|top
clk => clk.IN2
reset => reset.IN1
start => start.IN1
finish <= main:main_inst.finish
waitrequest => ~NO_FANOUT~
return_val[0] <= main:main_inst.return_val
return_val[1] <= main:main_inst.return_val
return_val[2] <= main:main_inst.return_val
return_val[3] <= main:main_inst.return_val
return_val[4] <= main:main_inst.return_val
return_val[5] <= main:main_inst.return_val
return_val[6] <= main:main_inst.return_val
return_val[7] <= main:main_inst.return_val
return_val[8] <= main:main_inst.return_val
return_val[9] <= main:main_inst.return_val
return_val[10] <= main:main_inst.return_val
return_val[11] <= main:main_inst.return_val
return_val[12] <= main:main_inst.return_val
return_val[13] <= main:main_inst.return_val
return_val[14] <= main:main_inst.return_val
return_val[15] <= main:main_inst.return_val
return_val[16] <= main:main_inst.return_val
return_val[17] <= main:main_inst.return_val
return_val[18] <= main:main_inst.return_val
return_val[19] <= main:main_inst.return_val
return_val[20] <= main:main_inst.return_val
return_val[21] <= main:main_inst.return_val
return_val[22] <= main:main_inst.return_val
return_val[23] <= main:main_inst.return_val
return_val[24] <= main:main_inst.return_val
return_val[25] <= main:main_inst.return_val
return_val[26] <= main:main_inst.return_val
return_val[27] <= main:main_inst.return_val
return_val[28] <= main:main_inst.return_val
return_val[29] <= main:main_inst.return_val
return_val[30] <= main:main_inst.return_val
return_val[31] <= main:main_inst.return_val


|top|memory_controller:memory_controller_inst
clk => clk.IN3
memory_controller_address_a[0] => ~NO_FANOUT~
memory_controller_address_a[1] => ~NO_FANOUT~
memory_controller_address_a[2] => input_var0_address_a.IN1
memory_controller_address_a[2] => correctOutput_address_a.IN1
memory_controller_address_a[2] => y_address_a.IN1
memory_controller_address_a[3] => input_var0_address_a.IN1
memory_controller_address_a[3] => correctOutput_address_a.IN1
memory_controller_address_a[3] => y_address_a.IN1
memory_controller_address_a[4] => input_var0_address_a.IN1
memory_controller_address_a[4] => correctOutput_address_a.IN1
memory_controller_address_a[4] => y_address_a.IN1
memory_controller_address_a[5] => input_var0_address_a.IN1
memory_controller_address_a[5] => correctOutput_address_a.IN1
memory_controller_address_a[5] => y_address_a.IN1
memory_controller_address_a[6] => input_var0_address_a.IN1
memory_controller_address_a[6] => correctOutput_address_a.IN1
memory_controller_address_a[6] => y_address_a.IN1
memory_controller_address_a[7] => input_var0_address_a.IN1
memory_controller_address_a[7] => correctOutput_address_a.IN1
memory_controller_address_a[7] => y_address_a.IN1
memory_controller_address_a[8] => input_var0_address_a.IN1
memory_controller_address_a[8] => correctOutput_address_a.IN1
memory_controller_address_a[8] => y_address_a.IN1
memory_controller_address_a[9] => ~NO_FANOUT~
memory_controller_address_a[10] => ~NO_FANOUT~
memory_controller_address_a[11] => ~NO_FANOUT~
memory_controller_address_a[12] => ~NO_FANOUT~
memory_controller_address_a[13] => ~NO_FANOUT~
memory_controller_address_a[14] => ~NO_FANOUT~
memory_controller_address_a[15] => ~NO_FANOUT~
memory_controller_address_a[16] => ~NO_FANOUT~
memory_controller_address_a[17] => ~NO_FANOUT~
memory_controller_address_a[18] => ~NO_FANOUT~
memory_controller_address_a[19] => ~NO_FANOUT~
memory_controller_address_a[20] => ~NO_FANOUT~
memory_controller_address_a[21] => ~NO_FANOUT~
memory_controller_address_a[22] => ~NO_FANOUT~
memory_controller_address_a[23] => Equal0.IN8
memory_controller_address_a[23] => Equal1.IN1
memory_controller_address_a[23] => Equal2.IN8
memory_controller_address_a[24] => Equal0.IN0
memory_controller_address_a[24] => Equal1.IN0
memory_controller_address_a[24] => Equal2.IN7
memory_controller_address_a[25] => Equal0.IN7
memory_controller_address_a[25] => Equal1.IN8
memory_controller_address_a[25] => Equal2.IN0
memory_controller_address_a[26] => Equal0.IN6
memory_controller_address_a[26] => Equal1.IN7
memory_controller_address_a[26] => Equal2.IN6
memory_controller_address_a[27] => Equal0.IN5
memory_controller_address_a[27] => Equal1.IN6
memory_controller_address_a[27] => Equal2.IN5
memory_controller_address_a[28] => Equal0.IN4
memory_controller_address_a[28] => Equal1.IN5
memory_controller_address_a[28] => Equal2.IN4
memory_controller_address_a[29] => Equal0.IN3
memory_controller_address_a[29] => Equal1.IN4
memory_controller_address_a[29] => Equal2.IN3
memory_controller_address_a[30] => Equal0.IN2
memory_controller_address_a[30] => Equal1.IN3
memory_controller_address_a[30] => Equal2.IN2
memory_controller_address_a[31] => Equal0.IN1
memory_controller_address_a[31] => Equal1.IN2
memory_controller_address_a[31] => Equal2.IN1
memory_controller_address_b[0] => ~NO_FANOUT~
memory_controller_address_b[1] => ~NO_FANOUT~
memory_controller_address_b[2] => input_var0_address_b.IN1
memory_controller_address_b[2] => correctOutput_address_b.IN1
memory_controller_address_b[2] => y_address_b.IN1
memory_controller_address_b[3] => input_var0_address_b.IN1
memory_controller_address_b[3] => correctOutput_address_b.IN1
memory_controller_address_b[3] => y_address_b.IN1
memory_controller_address_b[4] => input_var0_address_b.IN1
memory_controller_address_b[4] => correctOutput_address_b.IN1
memory_controller_address_b[4] => y_address_b.IN1
memory_controller_address_b[5] => input_var0_address_b.IN1
memory_controller_address_b[5] => correctOutput_address_b.IN1
memory_controller_address_b[5] => y_address_b.IN1
memory_controller_address_b[6] => input_var0_address_b.IN1
memory_controller_address_b[6] => correctOutput_address_b.IN1
memory_controller_address_b[6] => y_address_b.IN1
memory_controller_address_b[7] => input_var0_address_b.IN1
memory_controller_address_b[7] => correctOutput_address_b.IN1
memory_controller_address_b[7] => y_address_b.IN1
memory_controller_address_b[8] => input_var0_address_b.IN1
memory_controller_address_b[8] => correctOutput_address_b.IN1
memory_controller_address_b[8] => y_address_b.IN1
memory_controller_address_b[9] => ~NO_FANOUT~
memory_controller_address_b[10] => ~NO_FANOUT~
memory_controller_address_b[11] => ~NO_FANOUT~
memory_controller_address_b[12] => ~NO_FANOUT~
memory_controller_address_b[13] => ~NO_FANOUT~
memory_controller_address_b[14] => ~NO_FANOUT~
memory_controller_address_b[15] => ~NO_FANOUT~
memory_controller_address_b[16] => ~NO_FANOUT~
memory_controller_address_b[17] => ~NO_FANOUT~
memory_controller_address_b[18] => ~NO_FANOUT~
memory_controller_address_b[19] => ~NO_FANOUT~
memory_controller_address_b[20] => ~NO_FANOUT~
memory_controller_address_b[21] => ~NO_FANOUT~
memory_controller_address_b[22] => ~NO_FANOUT~
memory_controller_address_b[23] => Equal3.IN8
memory_controller_address_b[23] => Equal4.IN1
memory_controller_address_b[23] => Equal5.IN8
memory_controller_address_b[24] => Equal3.IN0
memory_controller_address_b[24] => Equal4.IN0
memory_controller_address_b[24] => Equal5.IN7
memory_controller_address_b[25] => Equal3.IN7
memory_controller_address_b[25] => Equal4.IN8
memory_controller_address_b[25] => Equal5.IN0
memory_controller_address_b[26] => Equal3.IN6
memory_controller_address_b[26] => Equal4.IN7
memory_controller_address_b[26] => Equal5.IN6
memory_controller_address_b[27] => Equal3.IN5
memory_controller_address_b[27] => Equal4.IN6
memory_controller_address_b[27] => Equal5.IN5
memory_controller_address_b[28] => Equal3.IN4
memory_controller_address_b[28] => Equal4.IN5
memory_controller_address_b[28] => Equal5.IN4
memory_controller_address_b[29] => Equal3.IN3
memory_controller_address_b[29] => Equal4.IN4
memory_controller_address_b[29] => Equal5.IN3
memory_controller_address_b[30] => Equal3.IN2
memory_controller_address_b[30] => Equal4.IN3
memory_controller_address_b[30] => Equal5.IN2
memory_controller_address_b[31] => Equal3.IN1
memory_controller_address_b[31] => Equal4.IN2
memory_controller_address_b[31] => Equal5.IN1
memory_controller_enable_a => memory_controller_enable_reg_a.DATAIN
memory_controller_enable_b => memory_controller_enable_reg_b.DATAIN
memory_controller_write_enable_a => y_write_enable_a.IN1
memory_controller_write_enable_b => y_write_enable_b.IN1
memory_controller_in_a[0] => y_in_a[0].IN1
memory_controller_in_a[1] => y_in_a[1].IN1
memory_controller_in_a[2] => y_in_a[2].IN1
memory_controller_in_a[3] => y_in_a[3].IN1
memory_controller_in_a[4] => y_in_a[4].IN1
memory_controller_in_a[5] => y_in_a[5].IN1
memory_controller_in_a[6] => y_in_a[6].IN1
memory_controller_in_a[7] => y_in_a[7].IN1
memory_controller_in_a[8] => y_in_a[8].IN1
memory_controller_in_a[9] => y_in_a[9].IN1
memory_controller_in_a[10] => y_in_a[10].IN1
memory_controller_in_a[11] => y_in_a[11].IN1
memory_controller_in_a[12] => y_in_a[12].IN1
memory_controller_in_a[13] => y_in_a[13].IN1
memory_controller_in_a[14] => y_in_a[14].IN1
memory_controller_in_a[15] => y_in_a[15].IN1
memory_controller_in_a[16] => y_in_a[16].IN1
memory_controller_in_a[17] => y_in_a[17].IN1
memory_controller_in_a[18] => y_in_a[18].IN1
memory_controller_in_a[19] => y_in_a[19].IN1
memory_controller_in_a[20] => y_in_a[20].IN1
memory_controller_in_a[21] => y_in_a[21].IN1
memory_controller_in_a[22] => y_in_a[22].IN1
memory_controller_in_a[23] => y_in_a[23].IN1
memory_controller_in_a[24] => y_in_a[24].IN1
memory_controller_in_a[25] => y_in_a[25].IN1
memory_controller_in_a[26] => y_in_a[26].IN1
memory_controller_in_a[27] => y_in_a[27].IN1
memory_controller_in_a[28] => y_in_a[28].IN1
memory_controller_in_a[29] => y_in_a[29].IN1
memory_controller_in_a[30] => y_in_a[30].IN1
memory_controller_in_a[31] => y_in_a[31].IN1
memory_controller_in_a[32] => ~NO_FANOUT~
memory_controller_in_a[33] => ~NO_FANOUT~
memory_controller_in_a[34] => ~NO_FANOUT~
memory_controller_in_a[35] => ~NO_FANOUT~
memory_controller_in_a[36] => ~NO_FANOUT~
memory_controller_in_a[37] => ~NO_FANOUT~
memory_controller_in_a[38] => ~NO_FANOUT~
memory_controller_in_a[39] => ~NO_FANOUT~
memory_controller_in_a[40] => ~NO_FANOUT~
memory_controller_in_a[41] => ~NO_FANOUT~
memory_controller_in_a[42] => ~NO_FANOUT~
memory_controller_in_a[43] => ~NO_FANOUT~
memory_controller_in_a[44] => ~NO_FANOUT~
memory_controller_in_a[45] => ~NO_FANOUT~
memory_controller_in_a[46] => ~NO_FANOUT~
memory_controller_in_a[47] => ~NO_FANOUT~
memory_controller_in_a[48] => ~NO_FANOUT~
memory_controller_in_a[49] => ~NO_FANOUT~
memory_controller_in_a[50] => ~NO_FANOUT~
memory_controller_in_a[51] => ~NO_FANOUT~
memory_controller_in_a[52] => ~NO_FANOUT~
memory_controller_in_a[53] => ~NO_FANOUT~
memory_controller_in_a[54] => ~NO_FANOUT~
memory_controller_in_a[55] => ~NO_FANOUT~
memory_controller_in_a[56] => ~NO_FANOUT~
memory_controller_in_a[57] => ~NO_FANOUT~
memory_controller_in_a[58] => ~NO_FANOUT~
memory_controller_in_a[59] => ~NO_FANOUT~
memory_controller_in_a[60] => ~NO_FANOUT~
memory_controller_in_a[61] => ~NO_FANOUT~
memory_controller_in_a[62] => ~NO_FANOUT~
memory_controller_in_a[63] => ~NO_FANOUT~
memory_controller_in_b[0] => y_in_b[0].IN1
memory_controller_in_b[1] => y_in_b[1].IN1
memory_controller_in_b[2] => y_in_b[2].IN1
memory_controller_in_b[3] => y_in_b[3].IN1
memory_controller_in_b[4] => y_in_b[4].IN1
memory_controller_in_b[5] => y_in_b[5].IN1
memory_controller_in_b[6] => y_in_b[6].IN1
memory_controller_in_b[7] => y_in_b[7].IN1
memory_controller_in_b[8] => y_in_b[8].IN1
memory_controller_in_b[9] => y_in_b[9].IN1
memory_controller_in_b[10] => y_in_b[10].IN1
memory_controller_in_b[11] => y_in_b[11].IN1
memory_controller_in_b[12] => y_in_b[12].IN1
memory_controller_in_b[13] => y_in_b[13].IN1
memory_controller_in_b[14] => y_in_b[14].IN1
memory_controller_in_b[15] => y_in_b[15].IN1
memory_controller_in_b[16] => y_in_b[16].IN1
memory_controller_in_b[17] => y_in_b[17].IN1
memory_controller_in_b[18] => y_in_b[18].IN1
memory_controller_in_b[19] => y_in_b[19].IN1
memory_controller_in_b[20] => y_in_b[20].IN1
memory_controller_in_b[21] => y_in_b[21].IN1
memory_controller_in_b[22] => y_in_b[22].IN1
memory_controller_in_b[23] => y_in_b[23].IN1
memory_controller_in_b[24] => y_in_b[24].IN1
memory_controller_in_b[25] => y_in_b[25].IN1
memory_controller_in_b[26] => y_in_b[26].IN1
memory_controller_in_b[27] => y_in_b[27].IN1
memory_controller_in_b[28] => y_in_b[28].IN1
memory_controller_in_b[29] => y_in_b[29].IN1
memory_controller_in_b[30] => y_in_b[30].IN1
memory_controller_in_b[31] => y_in_b[31].IN1
memory_controller_in_b[32] => ~NO_FANOUT~
memory_controller_in_b[33] => ~NO_FANOUT~
memory_controller_in_b[34] => ~NO_FANOUT~
memory_controller_in_b[35] => ~NO_FANOUT~
memory_controller_in_b[36] => ~NO_FANOUT~
memory_controller_in_b[37] => ~NO_FANOUT~
memory_controller_in_b[38] => ~NO_FANOUT~
memory_controller_in_b[39] => ~NO_FANOUT~
memory_controller_in_b[40] => ~NO_FANOUT~
memory_controller_in_b[41] => ~NO_FANOUT~
memory_controller_in_b[42] => ~NO_FANOUT~
memory_controller_in_b[43] => ~NO_FANOUT~
memory_controller_in_b[44] => ~NO_FANOUT~
memory_controller_in_b[45] => ~NO_FANOUT~
memory_controller_in_b[46] => ~NO_FANOUT~
memory_controller_in_b[47] => ~NO_FANOUT~
memory_controller_in_b[48] => ~NO_FANOUT~
memory_controller_in_b[49] => ~NO_FANOUT~
memory_controller_in_b[50] => ~NO_FANOUT~
memory_controller_in_b[51] => ~NO_FANOUT~
memory_controller_in_b[52] => ~NO_FANOUT~
memory_controller_in_b[53] => ~NO_FANOUT~
memory_controller_in_b[54] => ~NO_FANOUT~
memory_controller_in_b[55] => ~NO_FANOUT~
memory_controller_in_b[56] => ~NO_FANOUT~
memory_controller_in_b[57] => ~NO_FANOUT~
memory_controller_in_b[58] => ~NO_FANOUT~
memory_controller_in_b[59] => ~NO_FANOUT~
memory_controller_in_b[60] => ~NO_FANOUT~
memory_controller_in_b[61] => ~NO_FANOUT~
memory_controller_in_b[62] => ~NO_FANOUT~
memory_controller_in_b[63] => ~NO_FANOUT~
memory_controller_size_a[0] => ~NO_FANOUT~
memory_controller_size_a[1] => ~NO_FANOUT~
memory_controller_size_b[0] => ~NO_FANOUT~
memory_controller_size_b[1] => ~NO_FANOUT~
memory_controller_waitrequest => _.IN1
memory_controller_waitrequest => _.IN1
memory_controller_waitrequest => _.IN1
memory_controller_waitrequest => memory_controller_out_reg_a[45]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[44]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[43]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[42]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[41]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[40]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[39]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[38]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[37]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[36]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[35]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[34]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[33]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[32]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[31]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[30]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[29]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[28]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[27]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[26]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[25]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[24]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[23]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[22]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[21]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[20]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[19]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[18]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[17]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[16]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[15]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[14]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[13]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[12]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[11]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[10]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[9]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[8]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[7]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[6]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[5]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[4]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[3]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[2]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[1]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[0]~reg0.ENA
memory_controller_waitrequest => select_input_var0_reg_a[1].ENA
memory_controller_waitrequest => select_correctOutput_reg_a[1].ENA
memory_controller_waitrequest => memory_controller_out_reg_b[63]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[62]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[61]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[60]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[59]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[58]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[57]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[56]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[55]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[54]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[53]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[52]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[51]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[50]~reg0.ENA
memory_controller_waitrequest => memory_controller_enable_reg_a.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[49]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[48]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[47]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[46]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[45]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[44]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[43]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[42]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[41]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[40]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[39]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[38]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[37]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[36]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[35]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[34]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[33]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[32]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[31]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[30]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[29]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[28]~reg0.ENA
memory_controller_waitrequest => select_y_reg_a[1].ENA
memory_controller_waitrequest => memory_controller_out_reg_b[27]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[26]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[25]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[24]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[23]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[22]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[21]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[20]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[19]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[18]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[17]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[16]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[15]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[14]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[13]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[12]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[11]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[10]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[9]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[8]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[7]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[6]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[5]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[4]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[3]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[2]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[1]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[0]~reg0.ENA
memory_controller_waitrequest => select_input_var0_reg_b[1].ENA
memory_controller_waitrequest => select_correctOutput_reg_b[1].ENA
memory_controller_waitrequest => select_y_reg_b[1].ENA
memory_controller_waitrequest => memory_controller_enable_reg_b.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[46]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[47]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[48]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[49]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[50]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[51]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[52]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[53]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[54]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[55]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[56]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[57]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[58]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[59]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[60]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[61]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[62]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[63]~reg0.ENA
memory_controller_out_reg_a[0] <= memory_controller_out_reg_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[1] <= memory_controller_out_reg_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[2] <= memory_controller_out_reg_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[3] <= memory_controller_out_reg_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[4] <= memory_controller_out_reg_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[5] <= memory_controller_out_reg_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[6] <= memory_controller_out_reg_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[7] <= memory_controller_out_reg_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[8] <= memory_controller_out_reg_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[9] <= memory_controller_out_reg_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[10] <= memory_controller_out_reg_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[11] <= memory_controller_out_reg_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[12] <= memory_controller_out_reg_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[13] <= memory_controller_out_reg_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[14] <= memory_controller_out_reg_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[15] <= memory_controller_out_reg_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[16] <= memory_controller_out_reg_a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[17] <= memory_controller_out_reg_a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[18] <= memory_controller_out_reg_a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[19] <= memory_controller_out_reg_a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[20] <= memory_controller_out_reg_a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[21] <= memory_controller_out_reg_a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[22] <= memory_controller_out_reg_a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[23] <= memory_controller_out_reg_a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[24] <= memory_controller_out_reg_a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[25] <= memory_controller_out_reg_a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[26] <= memory_controller_out_reg_a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[27] <= memory_controller_out_reg_a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[28] <= memory_controller_out_reg_a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[29] <= memory_controller_out_reg_a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[30] <= memory_controller_out_reg_a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[31] <= memory_controller_out_reg_a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[32] <= memory_controller_out_reg_a[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[33] <= memory_controller_out_reg_a[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[34] <= memory_controller_out_reg_a[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[35] <= memory_controller_out_reg_a[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[36] <= memory_controller_out_reg_a[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[37] <= memory_controller_out_reg_a[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[38] <= memory_controller_out_reg_a[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[39] <= memory_controller_out_reg_a[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[40] <= memory_controller_out_reg_a[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[41] <= memory_controller_out_reg_a[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[42] <= memory_controller_out_reg_a[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[43] <= memory_controller_out_reg_a[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[44] <= memory_controller_out_reg_a[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[45] <= memory_controller_out_reg_a[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[46] <= memory_controller_out_reg_a[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[47] <= memory_controller_out_reg_a[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[48] <= memory_controller_out_reg_a[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[49] <= memory_controller_out_reg_a[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[50] <= memory_controller_out_reg_a[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[51] <= memory_controller_out_reg_a[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[52] <= memory_controller_out_reg_a[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[53] <= memory_controller_out_reg_a[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[54] <= memory_controller_out_reg_a[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[55] <= memory_controller_out_reg_a[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[56] <= memory_controller_out_reg_a[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[57] <= memory_controller_out_reg_a[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[58] <= memory_controller_out_reg_a[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[59] <= memory_controller_out_reg_a[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[60] <= memory_controller_out_reg_a[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[61] <= memory_controller_out_reg_a[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[62] <= memory_controller_out_reg_a[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[63] <= memory_controller_out_reg_a[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[0] <= memory_controller_out_reg_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[1] <= memory_controller_out_reg_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[2] <= memory_controller_out_reg_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[3] <= memory_controller_out_reg_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[4] <= memory_controller_out_reg_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[5] <= memory_controller_out_reg_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[6] <= memory_controller_out_reg_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[7] <= memory_controller_out_reg_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[8] <= memory_controller_out_reg_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[9] <= memory_controller_out_reg_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[10] <= memory_controller_out_reg_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[11] <= memory_controller_out_reg_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[12] <= memory_controller_out_reg_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[13] <= memory_controller_out_reg_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[14] <= memory_controller_out_reg_b[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[15] <= memory_controller_out_reg_b[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[16] <= memory_controller_out_reg_b[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[17] <= memory_controller_out_reg_b[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[18] <= memory_controller_out_reg_b[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[19] <= memory_controller_out_reg_b[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[20] <= memory_controller_out_reg_b[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[21] <= memory_controller_out_reg_b[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[22] <= memory_controller_out_reg_b[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[23] <= memory_controller_out_reg_b[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[24] <= memory_controller_out_reg_b[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[25] <= memory_controller_out_reg_b[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[26] <= memory_controller_out_reg_b[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[27] <= memory_controller_out_reg_b[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[28] <= memory_controller_out_reg_b[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[29] <= memory_controller_out_reg_b[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[30] <= memory_controller_out_reg_b[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[31] <= memory_controller_out_reg_b[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[32] <= memory_controller_out_reg_b[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[33] <= memory_controller_out_reg_b[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[34] <= memory_controller_out_reg_b[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[35] <= memory_controller_out_reg_b[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[36] <= memory_controller_out_reg_b[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[37] <= memory_controller_out_reg_b[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[38] <= memory_controller_out_reg_b[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[39] <= memory_controller_out_reg_b[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[40] <= memory_controller_out_reg_b[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[41] <= memory_controller_out_reg_b[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[42] <= memory_controller_out_reg_b[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[43] <= memory_controller_out_reg_b[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[44] <= memory_controller_out_reg_b[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[45] <= memory_controller_out_reg_b[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[46] <= memory_controller_out_reg_b[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[47] <= memory_controller_out_reg_b[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[48] <= memory_controller_out_reg_b[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[49] <= memory_controller_out_reg_b[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[50] <= memory_controller_out_reg_b[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[51] <= memory_controller_out_reg_b[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[52] <= memory_controller_out_reg_b[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[53] <= memory_controller_out_reg_b[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[54] <= memory_controller_out_reg_b[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[55] <= memory_controller_out_reg_b[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[56] <= memory_controller_out_reg_b[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[57] <= memory_controller_out_reg_b[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[58] <= memory_controller_out_reg_b[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[59] <= memory_controller_out_reg_b[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[60] <= memory_controller_out_reg_b[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[61] <= memory_controller_out_reg_b[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[62] <= memory_controller_out_reg_b[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[63] <= memory_controller_out_reg_b[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|memory_controller:memory_controller_inst|rom_dual_port:input_var0
clk => q_b_wire[0].CLK
clk => q_b_wire[1].CLK
clk => q_b_wire[2].CLK
clk => q_b_wire[3].CLK
clk => q_b_wire[4].CLK
clk => q_b_wire[5].CLK
clk => q_b_wire[6].CLK
clk => q_b_wire[7].CLK
clk => q_b_wire[8].CLK
clk => q_b_wire[9].CLK
clk => q_b_wire[10].CLK
clk => q_b_wire[11].CLK
clk => q_b_wire[12].CLK
clk => q_b_wire[13].CLK
clk => q_b_wire[14].CLK
clk => q_b_wire[15].CLK
clk => q_b_wire[16].CLK
clk => q_b_wire[17].CLK
clk => q_b_wire[18].CLK
clk => q_b_wire[19].CLK
clk => q_b_wire[20].CLK
clk => q_b_wire[21].CLK
clk => q_b_wire[22].CLK
clk => q_b_wire[23].CLK
clk => q_b_wire[24].CLK
clk => q_b_wire[25].CLK
clk => q_b_wire[26].CLK
clk => q_b_wire[27].CLK
clk => q_b_wire[28].CLK
clk => q_b_wire[29].CLK
clk => q_b_wire[30].CLK
clk => q_b_wire[31].CLK
clk => q_a_wire[0].CLK
clk => q_a_wire[1].CLK
clk => q_a_wire[2].CLK
clk => q_a_wire[3].CLK
clk => q_a_wire[4].CLK
clk => q_a_wire[5].CLK
clk => q_a_wire[6].CLK
clk => q_a_wire[7].CLK
clk => q_a_wire[8].CLK
clk => q_a_wire[9].CLK
clk => q_a_wire[10].CLK
clk => q_a_wire[11].CLK
clk => q_a_wire[12].CLK
clk => q_a_wire[13].CLK
clk => q_a_wire[14].CLK
clk => q_a_wire[15].CLK
clk => q_a_wire[16].CLK
clk => q_a_wire[17].CLK
clk => q_a_wire[18].CLK
clk => q_a_wire[19].CLK
clk => q_a_wire[20].CLK
clk => q_a_wire[21].CLK
clk => q_a_wire[22].CLK
clk => q_a_wire[23].CLK
clk => q_a_wire[24].CLK
clk => q_a_wire[25].CLK
clk => q_a_wire[26].CLK
clk => q_a_wire[27].CLK
clk => q_a_wire[28].CLK
clk => q_a_wire[29].CLK
clk => q_a_wire[30].CLK
clk => q_a_wire[31].CLK
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b_wire[31].ENA
clken => q_b_wire[30].ENA
clken => q_b_wire[29].ENA
clken => q_b_wire[28].ENA
clken => q_b_wire[27].ENA
clken => q_b_wire[26].ENA
clken => q_b_wire[25].ENA
clken => q_b_wire[24].ENA
clken => q_b_wire[23].ENA
clken => q_b_wire[22].ENA
clken => q_b_wire[21].ENA
clken => q_b_wire[20].ENA
clken => q_b_wire[19].ENA
clken => q_b_wire[18].ENA
clken => q_b_wire[17].ENA
clken => q_b_wire[16].ENA
clken => q_b_wire[15].ENA
clken => q_b_wire[14].ENA
clken => q_b_wire[13].ENA
clken => q_b_wire[12].ENA
clken => q_b_wire[11].ENA
clken => q_b_wire[10].ENA
clken => q_b_wire[9].ENA
clken => q_b_wire[8].ENA
clken => q_b_wire[7].ENA
clken => q_b_wire[6].ENA
clken => q_b_wire[5].ENA
clken => q_b_wire[4].ENA
clken => q_b_wire[3].ENA
clken => q_b_wire[2].ENA
clken => q_b_wire[1].ENA
clken => q_b_wire[0].ENA
clken => q_a_wire[0].ENA
clken => q_a_wire[1].ENA
clken => q_a_wire[2].ENA
clken => q_a_wire[3].ENA
clken => q_a_wire[4].ENA
clken => q_a_wire[5].ENA
clken => q_a_wire[6].ENA
clken => q_a_wire[7].ENA
clken => q_a_wire[8].ENA
clken => q_a_wire[9].ENA
clken => q_a_wire[10].ENA
clken => q_a_wire[11].ENA
clken => q_a_wire[12].ENA
clken => q_a_wire[13].ENA
clken => q_a_wire[14].ENA
clken => q_a_wire[15].ENA
clken => q_a_wire[16].ENA
clken => q_a_wire[17].ENA
clken => q_a_wire[18].ENA
clken => q_a_wire[19].ENA
clken => q_a_wire[20].ENA
clken => q_a_wire[21].ENA
clken => q_a_wire[22].ENA
clken => q_a_wire[23].ENA
clken => q_a_wire[24].ENA
clken => q_a_wire[25].ENA
clken => q_a_wire[26].ENA
clken => q_a_wire[27].ENA
clken => q_a_wire[28].ENA
clken => q_a_wire[29].ENA
clken => q_a_wire[30].ENA
clken => q_a_wire[31].ENA
address_a[0] => ram.RADDR
address_a[1] => ram.RADDR1
address_a[2] => ram.RADDR2
address_a[3] => ram.RADDR3
address_a[4] => ram.RADDR4
address_a[5] => ram.RADDR5
address_a[6] => ram.RADDR6
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.PORTBRADDR6
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b.DB_MAX_OUTPUT_PORT_TYPE


|top|memory_controller:memory_controller_inst|rom_dual_port:correctOutput
clk => q_b_wire[0].CLK
clk => q_b_wire[1].CLK
clk => q_b_wire[2].CLK
clk => q_b_wire[3].CLK
clk => q_b_wire[4].CLK
clk => q_b_wire[5].CLK
clk => q_b_wire[6].CLK
clk => q_b_wire[7].CLK
clk => q_b_wire[8].CLK
clk => q_b_wire[9].CLK
clk => q_b_wire[10].CLK
clk => q_b_wire[11].CLK
clk => q_b_wire[12].CLK
clk => q_b_wire[13].CLK
clk => q_b_wire[14].CLK
clk => q_b_wire[15].CLK
clk => q_b_wire[16].CLK
clk => q_b_wire[17].CLK
clk => q_b_wire[18].CLK
clk => q_b_wire[19].CLK
clk => q_b_wire[20].CLK
clk => q_b_wire[21].CLK
clk => q_b_wire[22].CLK
clk => q_b_wire[23].CLK
clk => q_b_wire[24].CLK
clk => q_b_wire[25].CLK
clk => q_b_wire[26].CLK
clk => q_b_wire[27].CLK
clk => q_b_wire[28].CLK
clk => q_b_wire[29].CLK
clk => q_b_wire[30].CLK
clk => q_b_wire[31].CLK
clk => q_a_wire[0].CLK
clk => q_a_wire[1].CLK
clk => q_a_wire[2].CLK
clk => q_a_wire[3].CLK
clk => q_a_wire[4].CLK
clk => q_a_wire[5].CLK
clk => q_a_wire[6].CLK
clk => q_a_wire[7].CLK
clk => q_a_wire[8].CLK
clk => q_a_wire[9].CLK
clk => q_a_wire[10].CLK
clk => q_a_wire[11].CLK
clk => q_a_wire[12].CLK
clk => q_a_wire[13].CLK
clk => q_a_wire[14].CLK
clk => q_a_wire[15].CLK
clk => q_a_wire[16].CLK
clk => q_a_wire[17].CLK
clk => q_a_wire[18].CLK
clk => q_a_wire[19].CLK
clk => q_a_wire[20].CLK
clk => q_a_wire[21].CLK
clk => q_a_wire[22].CLK
clk => q_a_wire[23].CLK
clk => q_a_wire[24].CLK
clk => q_a_wire[25].CLK
clk => q_a_wire[26].CLK
clk => q_a_wire[27].CLK
clk => q_a_wire[28].CLK
clk => q_a_wire[29].CLK
clk => q_a_wire[30].CLK
clk => q_a_wire[31].CLK
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b_wire[31].ENA
clken => q_b_wire[30].ENA
clken => q_b_wire[29].ENA
clken => q_b_wire[28].ENA
clken => q_b_wire[27].ENA
clken => q_b_wire[26].ENA
clken => q_b_wire[25].ENA
clken => q_b_wire[24].ENA
clken => q_b_wire[23].ENA
clken => q_b_wire[22].ENA
clken => q_b_wire[21].ENA
clken => q_b_wire[20].ENA
clken => q_b_wire[19].ENA
clken => q_b_wire[18].ENA
clken => q_b_wire[17].ENA
clken => q_b_wire[16].ENA
clken => q_b_wire[15].ENA
clken => q_b_wire[14].ENA
clken => q_b_wire[13].ENA
clken => q_b_wire[12].ENA
clken => q_b_wire[11].ENA
clken => q_b_wire[10].ENA
clken => q_b_wire[9].ENA
clken => q_b_wire[8].ENA
clken => q_b_wire[7].ENA
clken => q_b_wire[6].ENA
clken => q_b_wire[5].ENA
clken => q_b_wire[4].ENA
clken => q_b_wire[3].ENA
clken => q_b_wire[2].ENA
clken => q_b_wire[1].ENA
clken => q_b_wire[0].ENA
clken => q_a_wire[0].ENA
clken => q_a_wire[1].ENA
clken => q_a_wire[2].ENA
clken => q_a_wire[3].ENA
clken => q_a_wire[4].ENA
clken => q_a_wire[5].ENA
clken => q_a_wire[6].ENA
clken => q_a_wire[7].ENA
clken => q_a_wire[8].ENA
clken => q_a_wire[9].ENA
clken => q_a_wire[10].ENA
clken => q_a_wire[11].ENA
clken => q_a_wire[12].ENA
clken => q_a_wire[13].ENA
clken => q_a_wire[14].ENA
clken => q_a_wire[15].ENA
clken => q_a_wire[16].ENA
clken => q_a_wire[17].ENA
clken => q_a_wire[18].ENA
clken => q_a_wire[19].ENA
clken => q_a_wire[20].ENA
clken => q_a_wire[21].ENA
clken => q_a_wire[22].ENA
clken => q_a_wire[23].ENA
clken => q_a_wire[24].ENA
clken => q_a_wire[25].ENA
clken => q_a_wire[26].ENA
clken => q_a_wire[27].ENA
clken => q_a_wire[28].ENA
clken => q_a_wire[29].ENA
clken => q_a_wire[30].ENA
clken => q_a_wire[31].ENA
address_a[0] => ram.RADDR
address_a[1] => ram.RADDR1
address_a[2] => ram.RADDR2
address_a[3] => ram.RADDR3
address_a[4] => ram.RADDR4
address_a[5] => ram.RADDR5
address_a[6] => ram.RADDR6
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.PORTBRADDR6
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b.DB_MAX_OUTPUT_PORT_TYPE


|top|memory_controller:memory_controller_inst|ram_dual_port:y
clk => ram.we_a.CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.we_b.CLK
clk => ram.waddr_b[6].CLK
clk => ram.waddr_b[5].CLK
clk => ram.waddr_b[4].CLK
clk => ram.waddr_b[3].CLK
clk => ram.waddr_b[2].CLK
clk => ram.waddr_b[1].CLK
clk => ram.waddr_b[0].CLK
clk => ram.data_b[31].CLK
clk => ram.data_b[30].CLK
clk => ram.data_b[29].CLK
clk => ram.data_b[28].CLK
clk => ram.data_b[27].CLK
clk => ram.data_b[26].CLK
clk => ram.data_b[25].CLK
clk => ram.data_b[24].CLK
clk => ram.data_b[23].CLK
clk => ram.data_b[22].CLK
clk => ram.data_b[21].CLK
clk => ram.data_b[20].CLK
clk => ram.data_b[19].CLK
clk => ram.data_b[18].CLK
clk => ram.data_b[17].CLK
clk => ram.data_b[16].CLK
clk => ram.data_b[15].CLK
clk => ram.data_b[14].CLK
clk => ram.data_b[13].CLK
clk => ram.data_b[12].CLK
clk => ram.data_b[11].CLK
clk => ram.data_b[10].CLK
clk => ram.data_b[9].CLK
clk => ram.data_b[8].CLK
clk => ram.data_b[7].CLK
clk => ram.data_b[6].CLK
clk => ram.data_b[5].CLK
clk => ram.data_b[4].CLK
clk => ram.data_b[3].CLK
clk => ram.data_b[2].CLK
clk => ram.data_b[1].CLK
clk => ram.data_b[0].CLK
clk => q_b_wire[0].CLK
clk => q_b_wire[1].CLK
clk => q_b_wire[2].CLK
clk => q_b_wire[3].CLK
clk => q_b_wire[4].CLK
clk => q_b_wire[5].CLK
clk => q_b_wire[6].CLK
clk => q_b_wire[7].CLK
clk => q_b_wire[8].CLK
clk => q_b_wire[9].CLK
clk => q_b_wire[10].CLK
clk => q_b_wire[11].CLK
clk => q_b_wire[12].CLK
clk => q_b_wire[13].CLK
clk => q_b_wire[14].CLK
clk => q_b_wire[15].CLK
clk => q_b_wire[16].CLK
clk => q_b_wire[17].CLK
clk => q_b_wire[18].CLK
clk => q_b_wire[19].CLK
clk => q_b_wire[20].CLK
clk => q_b_wire[21].CLK
clk => q_b_wire[22].CLK
clk => q_b_wire[23].CLK
clk => q_b_wire[24].CLK
clk => q_b_wire[25].CLK
clk => q_b_wire[26].CLK
clk => q_b_wire[27].CLK
clk => q_b_wire[28].CLK
clk => q_b_wire[29].CLK
clk => q_b_wire[30].CLK
clk => q_b_wire[31].CLK
clk => q_a_wire[0].CLK
clk => q_a_wire[1].CLK
clk => q_a_wire[2].CLK
clk => q_a_wire[3].CLK
clk => q_a_wire[4].CLK
clk => q_a_wire[5].CLK
clk => q_a_wire[6].CLK
clk => q_a_wire[7].CLK
clk => q_a_wire[8].CLK
clk => q_a_wire[9].CLK
clk => q_a_wire[10].CLK
clk => q_a_wire[11].CLK
clk => q_a_wire[12].CLK
clk => q_a_wire[13].CLK
clk => q_a_wire[14].CLK
clk => q_a_wire[15].CLK
clk => q_a_wire[16].CLK
clk => q_a_wire[17].CLK
clk => q_a_wire[18].CLK
clk => q_a_wire[19].CLK
clk => q_a_wire[20].CLK
clk => q_a_wire[21].CLK
clk => q_a_wire[22].CLK
clk => q_a_wire[23].CLK
clk => q_a_wire[24].CLK
clk => q_a_wire[25].CLK
clk => q_a_wire[26].CLK
clk => q_a_wire[27].CLK
clk => q_a_wire[28].CLK
clk => q_a_wire[29].CLK
clk => q_a_wire[30].CLK
clk => q_a_wire[31].CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
clken => ram.OUTPUTSELECT
clken => ram.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_a_wire[0].ENA
clken => q_b_wire[31].ENA
clken => q_b_wire[30].ENA
clken => q_b_wire[29].ENA
clken => q_b_wire[28].ENA
clken => q_b_wire[27].ENA
clken => q_b_wire[26].ENA
clken => q_b_wire[25].ENA
clken => q_b_wire[24].ENA
clken => q_b_wire[23].ENA
clken => q_b_wire[22].ENA
clken => q_b_wire[21].ENA
clken => q_b_wire[20].ENA
clken => q_b_wire[19].ENA
clken => q_b_wire[18].ENA
clken => q_b_wire[17].ENA
clken => q_b_wire[16].ENA
clken => q_b_wire[15].ENA
clken => q_b_wire[14].ENA
clken => q_b_wire[13].ENA
clken => q_b_wire[12].ENA
clken => q_b_wire[11].ENA
clken => q_b_wire[10].ENA
clken => q_b_wire[9].ENA
clken => q_b_wire[8].ENA
clken => q_b_wire[7].ENA
clken => q_b_wire[6].ENA
clken => q_b_wire[5].ENA
clken => q_b_wire[4].ENA
clken => q_b_wire[3].ENA
clken => q_b_wire[2].ENA
clken => q_b_wire[1].ENA
clken => q_b_wire[0].ENA
clken => q_a_wire[1].ENA
clken => q_a_wire[2].ENA
clken => q_a_wire[3].ENA
clken => q_a_wire[4].ENA
clken => q_a_wire[5].ENA
clken => q_a_wire[6].ENA
clken => q_a_wire[7].ENA
clken => q_a_wire[8].ENA
clken => q_a_wire[9].ENA
clken => q_a_wire[10].ENA
clken => q_a_wire[11].ENA
clken => q_a_wire[12].ENA
clken => q_a_wire[13].ENA
clken => q_a_wire[14].ENA
clken => q_a_wire[15].ENA
clken => q_a_wire[16].ENA
clken => q_a_wire[17].ENA
clken => q_a_wire[18].ENA
clken => q_a_wire[19].ENA
clken => q_a_wire[20].ENA
clken => q_a_wire[21].ENA
clken => q_a_wire[22].ENA
clken => q_a_wire[23].ENA
clken => q_a_wire[24].ENA
clken => q_a_wire[25].ENA
clken => q_a_wire[26].ENA
clken => q_a_wire[27].ENA
clken => q_a_wire[28].ENA
clken => q_a_wire[29].ENA
clken => q_a_wire[30].ENA
clken => q_a_wire[31].ENA
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
wren_a => ram.DATAB
wren_b => ram.DATAB
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram.data_a[16].DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram.data_a[17].DATAIN
data_a[17] => ram.DATAIN17
data_a[18] => ram.data_a[18].DATAIN
data_a[18] => ram.DATAIN18
data_a[19] => ram.data_a[19].DATAIN
data_a[19] => ram.DATAIN19
data_a[20] => ram.data_a[20].DATAIN
data_a[20] => ram.DATAIN20
data_a[21] => ram.data_a[21].DATAIN
data_a[21] => ram.DATAIN21
data_a[22] => ram.data_a[22].DATAIN
data_a[22] => ram.DATAIN22
data_a[23] => ram.data_a[23].DATAIN
data_a[23] => ram.DATAIN23
data_a[24] => ram.data_a[24].DATAIN
data_a[24] => ram.DATAIN24
data_a[25] => ram.data_a[25].DATAIN
data_a[25] => ram.DATAIN25
data_a[26] => ram.data_a[26].DATAIN
data_a[26] => ram.DATAIN26
data_a[27] => ram.data_a[27].DATAIN
data_a[27] => ram.DATAIN27
data_a[28] => ram.data_a[28].DATAIN
data_a[28] => ram.DATAIN28
data_a[29] => ram.data_a[29].DATAIN
data_a[29] => ram.DATAIN29
data_a[30] => ram.data_a[30].DATAIN
data_a[30] => ram.DATAIN30
data_a[31] => ram.data_a[31].DATAIN
data_a[31] => ram.DATAIN31
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram.data_b[14].DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram.data_b[15].DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram.data_b[16].DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram.data_b[17].DATAIN
data_b[17] => ram.PORTBDATAIN17
data_b[18] => ram.data_b[18].DATAIN
data_b[18] => ram.PORTBDATAIN18
data_b[19] => ram.data_b[19].DATAIN
data_b[19] => ram.PORTBDATAIN19
data_b[20] => ram.data_b[20].DATAIN
data_b[20] => ram.PORTBDATAIN20
data_b[21] => ram.data_b[21].DATAIN
data_b[21] => ram.PORTBDATAIN21
data_b[22] => ram.data_b[22].DATAIN
data_b[22] => ram.PORTBDATAIN22
data_b[23] => ram.data_b[23].DATAIN
data_b[23] => ram.PORTBDATAIN23
data_b[24] => ram.data_b[24].DATAIN
data_b[24] => ram.PORTBDATAIN24
data_b[25] => ram.data_b[25].DATAIN
data_b[25] => ram.PORTBDATAIN25
data_b[26] => ram.data_b[26].DATAIN
data_b[26] => ram.PORTBDATAIN26
data_b[27] => ram.data_b[27].DATAIN
data_b[27] => ram.PORTBDATAIN27
data_b[28] => ram.data_b[28].DATAIN
data_b[28] => ram.PORTBDATAIN28
data_b[29] => ram.data_b[29].DATAIN
data_b[29] => ram.PORTBDATAIN29
data_b[30] => ram.data_b[30].DATAIN
data_b[30] => ram.PORTBDATAIN30
data_b[31] => ram.data_b[31].DATAIN
data_b[31] => ram.PORTBDATAIN31
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b.DB_MAX_OUTPUT_PORT_TYPE


|top|main:main_inst
clk => return_val[0]~reg0.CLK
clk => return_val[1]~reg0.CLK
clk => return_val[2]~reg0.CLK
clk => return_val[3]~reg0.CLK
clk => return_val[4]~reg0.CLK
clk => return_val[5]~reg0.CLK
clk => return_val[6]~reg0.CLK
clk => return_val[7]~reg0.CLK
clk => return_val[8]~reg0.CLK
clk => return_val[9]~reg0.CLK
clk => return_val[10]~reg0.CLK
clk => return_val[11]~reg0.CLK
clk => return_val[12]~reg0.CLK
clk => return_val[13]~reg0.CLK
clk => return_val[14]~reg0.CLK
clk => return_val[15]~reg0.CLK
clk => return_val[16]~reg0.CLK
clk => return_val[17]~reg0.CLK
clk => return_val[18]~reg0.CLK
clk => return_val[19]~reg0.CLK
clk => return_val[20]~reg0.CLK
clk => return_val[21]~reg0.CLK
clk => return_val[22]~reg0.CLK
clk => return_val[23]~reg0.CLK
clk => return_val[24]~reg0.CLK
clk => return_val[25]~reg0.CLK
clk => return_val[26]~reg0.CLK
clk => return_val[27]~reg0.CLK
clk => return_val[28]~reg0.CLK
clk => return_val[29]~reg0.CLK
clk => return_val[30]~reg0.CLK
clk => return_val[31]~reg0.CLK
clk => finish~reg0.CLK
clk => main_23_exitcond1_reg.CLK
clk => main_23_26_reg[0].CLK
clk => main_23_26_reg[1].CLK
clk => main_23_26_reg[2].CLK
clk => main_23_26_reg[3].CLK
clk => main_23_26_reg[4].CLK
clk => main_23_26_reg[5].CLK
clk => main_23_26_reg[6].CLK
clk => main_23_26_reg[7].CLK
clk => main_23_26_reg[8].CLK
clk => main_23_26_reg[9].CLK
clk => main_23_26_reg[10].CLK
clk => main_23_26_reg[11].CLK
clk => main_23_26_reg[12].CLK
clk => main_23_26_reg[13].CLK
clk => main_23_26_reg[14].CLK
clk => main_23_26_reg[15].CLK
clk => main_23_26_reg[16].CLK
clk => main_23_26_reg[17].CLK
clk => main_23_26_reg[18].CLK
clk => main_23_26_reg[19].CLK
clk => main_23_26_reg[20].CLK
clk => main_23_26_reg[21].CLK
clk => main_23_26_reg[22].CLK
clk => main_23_26_reg[23].CLK
clk => main_23_26_reg[24].CLK
clk => main_23_26_reg[25].CLK
clk => main_23_26_reg[26].CLK
clk => main_23_26_reg[27].CLK
clk => main_23_26_reg[28].CLK
clk => main_23_26_reg[29].CLK
clk => main_23_26_reg[30].CLK
clk => main_23_26_reg[31].CLK
clk => main_23_i11_reg[0].CLK
clk => main_23_i11_reg[1].CLK
clk => main_23_i11_reg[2].CLK
clk => main_23_i11_reg[3].CLK
clk => main_23_i11_reg[4].CLK
clk => main_23_i11_reg[5].CLK
clk => main_23_i11_reg[6].CLK
clk => main_23_i11_reg[7].CLK
clk => main_23_i11_reg[8].CLK
clk => main_23_i11_reg[9].CLK
clk => main_23_i11_reg[10].CLK
clk => main_23_i11_reg[11].CLK
clk => main_23_i11_reg[12].CLK
clk => main_23_i11_reg[13].CLK
clk => main_23_i11_reg[14].CLK
clk => main_23_i11_reg[15].CLK
clk => main_23_i11_reg[16].CLK
clk => main_23_i11_reg[17].CLK
clk => main_23_i11_reg[18].CLK
clk => main_23_i11_reg[19].CLK
clk => main_23_i11_reg[20].CLK
clk => main_23_i11_reg[21].CLK
clk => main_23_i11_reg[22].CLK
clk => main_23_i11_reg[23].CLK
clk => main_23_i11_reg[24].CLK
clk => main_23_i11_reg[25].CLK
clk => main_23_i11_reg[26].CLK
clk => main_23_i11_reg[27].CLK
clk => main_23_i11_reg[28].CLK
clk => main_23_i11_reg[29].CLK
clk => main_23_i11_reg[30].CLK
clk => main_23_i11_reg[31].CLK
clk => main_sortexit_exitcond_reg.CLK
clk => main_sortexit_20_reg[0].CLK
clk => main_sortexit_20_reg[1].CLK
clk => main_sortexit_20_reg[2].CLK
clk => main_sortexit_20_reg[3].CLK
clk => main_sortexit_20_reg[4].CLK
clk => main_sortexit_20_reg[5].CLK
clk => main_sortexit_20_reg[6].CLK
clk => main_sortexit_20_reg[7].CLK
clk => main_sortexit_20_reg[8].CLK
clk => main_sortexit_20_reg[9].CLK
clk => main_sortexit_20_reg[10].CLK
clk => main_sortexit_20_reg[11].CLK
clk => main_sortexit_20_reg[12].CLK
clk => main_sortexit_20_reg[13].CLK
clk => main_sortexit_20_reg[14].CLK
clk => main_sortexit_20_reg[15].CLK
clk => main_sortexit_20_reg[16].CLK
clk => main_sortexit_20_reg[17].CLK
clk => main_sortexit_20_reg[18].CLK
clk => main_sortexit_20_reg[19].CLK
clk => main_sortexit_20_reg[20].CLK
clk => main_sortexit_20_reg[21].CLK
clk => main_sortexit_20_reg[22].CLK
clk => main_sortexit_20_reg[23].CLK
clk => main_sortexit_20_reg[24].CLK
clk => main_sortexit_20_reg[25].CLK
clk => main_sortexit_20_reg[26].CLK
clk => main_sortexit_20_reg[27].CLK
clk => main_sortexit_20_reg[28].CLK
clk => main_sortexit_20_reg[29].CLK
clk => main_sortexit_20_reg[30].CLK
clk => main_sortexit_20_reg[31].CLK
clk => main_sortexit_i02_reg[0].CLK
clk => main_sortexit_i02_reg[1].CLK
clk => main_sortexit_i02_reg[2].CLK
clk => main_sortexit_i02_reg[3].CLK
clk => main_sortexit_i02_reg[4].CLK
clk => main_sortexit_i02_reg[5].CLK
clk => main_sortexit_i02_reg[6].CLK
clk => main_sortexit_i02_reg[7].CLK
clk => main_sortexit_i02_reg[8].CLK
clk => main_sortexit_i02_reg[9].CLK
clk => main_sortexit_i02_reg[10].CLK
clk => main_sortexit_i02_reg[11].CLK
clk => main_sortexit_i02_reg[12].CLK
clk => main_sortexit_i02_reg[13].CLK
clk => main_sortexit_i02_reg[14].CLK
clk => main_sortexit_i02_reg[15].CLK
clk => main_sortexit_i02_reg[16].CLK
clk => main_sortexit_i02_reg[17].CLK
clk => main_sortexit_i02_reg[18].CLK
clk => main_sortexit_i02_reg[19].CLK
clk => main_sortexit_i02_reg[20].CLK
clk => main_sortexit_i02_reg[21].CLK
clk => main_sortexit_i02_reg[22].CLK
clk => main_sortexit_i02_reg[23].CLK
clk => main_sortexit_i02_reg[24].CLK
clk => main_sortexit_i02_reg[25].CLK
clk => main_sortexit_i02_reg[26].CLK
clk => main_sortexit_i02_reg[27].CLK
clk => main_sortexit_i02_reg[28].CLK
clk => main_sortexit_i02_reg[29].CLK
clk => main_sortexit_i02_reg[30].CLK
clk => main_sortexit_i02_reg[31].CLK
clk => main__crit_edge9i_exitcond3_reg.CLK
clk => main__crit_edge9i_indvarnext_reg[0].CLK
clk => main__crit_edge9i_indvarnext_reg[1].CLK
clk => main__crit_edge9i_indvarnext_reg[2].CLK
clk => main__crit_edge9i_indvarnext_reg[3].CLK
clk => main__crit_edge9i_indvarnext_reg[4].CLK
clk => main__crit_edge9i_indvarnext_reg[5].CLK
clk => main__crit_edge9i_indvarnext_reg[6].CLK
clk => main__crit_edge9i_indvarnext_reg[7].CLK
clk => main__crit_edge9i_indvarnext_reg[8].CLK
clk => main__crit_edge9i_indvarnext_reg[9].CLK
clk => main__crit_edge9i_indvarnext_reg[10].CLK
clk => main__crit_edge9i_indvarnext_reg[11].CLK
clk => main__crit_edge9i_indvarnext_reg[12].CLK
clk => main__crit_edge9i_indvarnext_reg[13].CLK
clk => main__crit_edge9i_indvarnext_reg[14].CLK
clk => main__crit_edge9i_indvarnext_reg[15].CLK
clk => main__crit_edge9i_indvarnext_reg[16].CLK
clk => main__crit_edge9i_indvarnext_reg[17].CLK
clk => main__crit_edge9i_indvarnext_reg[18].CLK
clk => main__crit_edge9i_indvarnext_reg[19].CLK
clk => main__crit_edge9i_indvarnext_reg[20].CLK
clk => main__crit_edge9i_indvarnext_reg[21].CLK
clk => main__crit_edge9i_indvarnext_reg[22].CLK
clk => main__crit_edge9i_indvarnext_reg[23].CLK
clk => main__crit_edge9i_indvarnext_reg[24].CLK
clk => main__crit_edge9i_indvarnext_reg[25].CLK
clk => main__crit_edge9i_indvarnext_reg[26].CLK
clk => main__crit_edge9i_indvarnext_reg[27].CLK
clk => main__crit_edge9i_indvarnext_reg[28].CLK
clk => main__crit_edge9i_indvarnext_reg[29].CLK
clk => main__crit_edge9i_indvarnext_reg[30].CLK
clk => main__crit_edge9i_indvarnext_reg[31].CLK
clk => main__crit_edge9i_16_reg[0].CLK
clk => main__crit_edge9i_16_reg[1].CLK
clk => main__crit_edge9i_16_reg[2].CLK
clk => main__crit_edge9i_16_reg[3].CLK
clk => main__crit_edge9i_16_reg[4].CLK
clk => main__crit_edge9i_16_reg[5].CLK
clk => main__crit_edge9i_16_reg[6].CLK
clk => main__crit_edge9i_16_reg[7].CLK
clk => main__crit_edge9i_16_reg[8].CLK
clk => main__crit_edge9i_16_reg[9].CLK
clk => main__crit_edge9i_16_reg[10].CLK
clk => main__crit_edge9i_16_reg[11].CLK
clk => main__crit_edge9i_16_reg[12].CLK
clk => main__crit_edge9i_16_reg[13].CLK
clk => main__crit_edge9i_16_reg[14].CLK
clk => main__crit_edge9i_16_reg[15].CLK
clk => main__crit_edge9i_16_reg[16].CLK
clk => main__crit_edge9i_16_reg[17].CLK
clk => main__crit_edge9i_16_reg[18].CLK
clk => main__crit_edge9i_16_reg[19].CLK
clk => main__crit_edge9i_16_reg[20].CLK
clk => main__crit_edge9i_16_reg[21].CLK
clk => main__crit_edge9i_16_reg[22].CLK
clk => main__crit_edge9i_16_reg[23].CLK
clk => main__crit_edge9i_16_reg[24].CLK
clk => main__crit_edge9i_16_reg[25].CLK
clk => main__crit_edge9i_16_reg[26].CLK
clk => main__crit_edge9i_16_reg[27].CLK
clk => main__crit_edge9i_16_reg[28].CLK
clk => main__crit_edge9i_16_reg[29].CLK
clk => main__crit_edge9i_16_reg[30].CLK
clk => main__crit_edge9i_16_reg[31].CLK
clk => main__crit_edge9i_d0position0i_reg[0].CLK
clk => main__crit_edge9i_d0position0i_reg[1].CLK
clk => main__crit_edge9i_d0position0i_reg[2].CLK
clk => main__crit_edge9i_d0position0i_reg[3].CLK
clk => main__crit_edge9i_d0position0i_reg[4].CLK
clk => main__crit_edge9i_d0position0i_reg[5].CLK
clk => main__crit_edge9i_d0position0i_reg[6].CLK
clk => main__crit_edge9i_d0position0i_reg[7].CLK
clk => main__crit_edge9i_d0position0i_reg[8].CLK
clk => main__crit_edge9i_d0position0i_reg[9].CLK
clk => main__crit_edge9i_d0position0i_reg[10].CLK
clk => main__crit_edge9i_d0position0i_reg[11].CLK
clk => main__crit_edge9i_d0position0i_reg[12].CLK
clk => main__crit_edge9i_d0position0i_reg[13].CLK
clk => main__crit_edge9i_d0position0i_reg[14].CLK
clk => main__crit_edge9i_d0position0i_reg[15].CLK
clk => main__crit_edge9i_d0position0i_reg[16].CLK
clk => main__crit_edge9i_d0position0i_reg[17].CLK
clk => main__crit_edge9i_d0position0i_reg[18].CLK
clk => main__crit_edge9i_d0position0i_reg[19].CLK
clk => main__crit_edge9i_d0position0i_reg[20].CLK
clk => main__crit_edge9i_d0position0i_reg[21].CLK
clk => main__crit_edge9i_d0position0i_reg[22].CLK
clk => main__crit_edge9i_d0position0i_reg[23].CLK
clk => main__crit_edge9i_d0position0i_reg[24].CLK
clk => main__crit_edge9i_d0position0i_reg[25].CLK
clk => main__crit_edge9i_d0position0i_reg[26].CLK
clk => main__crit_edge9i_d0position0i_reg[27].CLK
clk => main__crit_edge9i_d0position0i_reg[28].CLK
clk => main__crit_edge9i_d0position0i_reg[29].CLK
clk => main__crit_edge9i_pre10i_reg[0].CLK
clk => main__crit_edge9i_pre10i_reg[1].CLK
clk => main__crit_edge9i_pre10i_reg[2].CLK
clk => main__crit_edge9i_pre10i_reg[3].CLK
clk => main__crit_edge9i_pre10i_reg[4].CLK
clk => main__crit_edge9i_pre10i_reg[5].CLK
clk => main__crit_edge9i_pre10i_reg[6].CLK
clk => main__crit_edge9i_pre10i_reg[7].CLK
clk => main__crit_edge9i_pre10i_reg[8].CLK
clk => main__crit_edge9i_pre10i_reg[9].CLK
clk => main__crit_edge9i_pre10i_reg[10].CLK
clk => main__crit_edge9i_pre10i_reg[11].CLK
clk => main__crit_edge9i_pre10i_reg[12].CLK
clk => main__crit_edge9i_pre10i_reg[13].CLK
clk => main__crit_edge9i_pre10i_reg[14].CLK
clk => main__crit_edge9i_pre10i_reg[15].CLK
clk => main__crit_edge9i_pre10i_reg[16].CLK
clk => main__crit_edge9i_pre10i_reg[17].CLK
clk => main__crit_edge9i_pre10i_reg[18].CLK
clk => main__crit_edge9i_pre10i_reg[19].CLK
clk => main__crit_edge9i_pre10i_reg[20].CLK
clk => main__crit_edge9i_pre10i_reg[21].CLK
clk => main__crit_edge9i_pre10i_reg[22].CLK
clk => main__crit_edge9i_pre10i_reg[23].CLK
clk => main__crit_edge9i_pre10i_reg[24].CLK
clk => main__crit_edge9i_pre10i_reg[25].CLK
clk => main__crit_edge9i_pre10i_reg[26].CLK
clk => main__crit_edge9i_pre10i_reg[27].CLK
clk => main__crit_edge9i_pre10i_reg[28].CLK
clk => main__crit_edge9i_pre10i_reg[29].CLK
clk => main__crit_edge9i_pre10i_reg[30].CLK
clk => main__crit_edge9i_pre10i_reg[31].CLK
clk => main__crit_edge9i_13_reg[0].CLK
clk => main__crit_edge9i_13_reg[1].CLK
clk => main__crit_edge9i_13_reg[2].CLK
clk => main__crit_edge9i_13_reg[3].CLK
clk => main__crit_edge9i_13_reg[4].CLK
clk => main__crit_edge9i_13_reg[5].CLK
clk => main__crit_edge9i_13_reg[6].CLK
clk => main__crit_edge9i_13_reg[7].CLK
clk => main__crit_edge9i_13_reg[8].CLK
clk => main__crit_edge9i_13_reg[9].CLK
clk => main__crit_edge9i_13_reg[10].CLK
clk => main__crit_edge9i_13_reg[11].CLK
clk => main__crit_edge9i_13_reg[12].CLK
clk => main__crit_edge9i_13_reg[13].CLK
clk => main__crit_edge9i_13_reg[14].CLK
clk => main__crit_edge9i_13_reg[15].CLK
clk => main__crit_edge9i_13_reg[16].CLK
clk => main__crit_edge9i_13_reg[17].CLK
clk => main__crit_edge9i_13_reg[18].CLK
clk => main__crit_edge9i_13_reg[19].CLK
clk => main__crit_edge9i_13_reg[20].CLK
clk => main__crit_edge9i_13_reg[21].CLK
clk => main__crit_edge9i_13_reg[22].CLK
clk => main__crit_edge9i_13_reg[23].CLK
clk => main__crit_edge9i_13_reg[24].CLK
clk => main__crit_edge9i_13_reg[25].CLK
clk => main__crit_edge9i_13_reg[26].CLK
clk => main__crit_edge9i_13_reg[27].CLK
clk => main__crit_edge9i_13_reg[28].CLK
clk => main__crit_edge9i_13_reg[29].CLK
clk => main__crit_edge9i_12_reg[0].CLK
clk => main__crit_edge9i_12_reg[1].CLK
clk => main__crit_edge9i_12_reg[2].CLK
clk => main__crit_edge9i_12_reg[3].CLK
clk => main__crit_edge9i_12_reg[4].CLK
clk => main__crit_edge9i_12_reg[5].CLK
clk => main__crit_edge9i_12_reg[6].CLK
clk => main__crit_edge9i_12_reg[7].CLK
clk => main__crit_edge9i_12_reg[8].CLK
clk => main__crit_edge9i_12_reg[9].CLK
clk => main__crit_edge9i_12_reg[10].CLK
clk => main__crit_edge9i_12_reg[11].CLK
clk => main__crit_edge9i_12_reg[12].CLK
clk => main__crit_edge9i_12_reg[13].CLK
clk => main__crit_edge9i_12_reg[14].CLK
clk => main__crit_edge9i_12_reg[15].CLK
clk => main__crit_edge9i_12_reg[16].CLK
clk => main__crit_edge9i_12_reg[17].CLK
clk => main__crit_edge9i_12_reg[18].CLK
clk => main__crit_edge9i_12_reg[19].CLK
clk => main__crit_edge9i_12_reg[20].CLK
clk => main__crit_edge9i_12_reg[21].CLK
clk => main__crit_edge9i_12_reg[22].CLK
clk => main__crit_edge9i_12_reg[23].CLK
clk => main__crit_edge9i_12_reg[24].CLK
clk => main__crit_edge9i_12_reg[25].CLK
clk => main__crit_edge9i_12_reg[26].CLK
clk => main__crit_edge9i_12_reg[27].CLK
clk => main__crit_edge9i_12_reg[28].CLK
clk => main__crit_edge9i_12_reg[29].CLK
clk => main__crit_edge9i_12_reg[30].CLK
clk => main__crit_edge9i_12_reg[31].CLK
clk => main__crit_edge9i_d0position0i5_reg[0].CLK
clk => main__crit_edge9i_d0position0i5_reg[1].CLK
clk => main__crit_edge9i_d0position0i5_reg[2].CLK
clk => main__crit_edge9i_d0position0i5_reg[3].CLK
clk => main__crit_edge9i_d0position0i5_reg[4].CLK
clk => main__crit_edge9i_d0position0i5_reg[5].CLK
clk => main__crit_edge9i_d0position0i5_reg[6].CLK
clk => main__crit_edge9i_d0position0i5_reg[7].CLK
clk => main__crit_edge9i_d0position0i5_reg[8].CLK
clk => main__crit_edge9i_d0position0i5_reg[9].CLK
clk => main__crit_edge9i_d0position0i5_reg[10].CLK
clk => main__crit_edge9i_d0position0i5_reg[11].CLK
clk => main__crit_edge9i_d0position0i5_reg[12].CLK
clk => main__crit_edge9i_d0position0i5_reg[13].CLK
clk => main__crit_edge9i_d0position0i5_reg[14].CLK
clk => main__crit_edge9i_d0position0i5_reg[15].CLK
clk => main__crit_edge9i_d0position0i5_reg[16].CLK
clk => main__crit_edge9i_d0position0i5_reg[17].CLK
clk => main__crit_edge9i_d0position0i5_reg[18].CLK
clk => main__crit_edge9i_d0position0i5_reg[19].CLK
clk => main__crit_edge9i_d0position0i5_reg[20].CLK
clk => main__crit_edge9i_d0position0i5_reg[21].CLK
clk => main__crit_edge9i_d0position0i5_reg[22].CLK
clk => main__crit_edge9i_d0position0i5_reg[23].CLK
clk => main__crit_edge9i_d0position0i5_reg[24].CLK
clk => main__crit_edge9i_d0position0i5_reg[25].CLK
clk => main__crit_edge9i_d0position0i5_reg[26].CLK
clk => main__crit_edge9i_d0position0i5_reg[27].CLK
clk => main__crit_edge9i_d0position0i5_reg[28].CLK
clk => main__crit_edge9i_d0position0i5_reg[29].CLK
clk => main__crit_edge9i_indvar_reg[0].CLK
clk => main__crit_edge9i_indvar_reg[1].CLK
clk => main__crit_edge9i_indvar_reg[2].CLK
clk => main__crit_edge9i_indvar_reg[3].CLK
clk => main__crit_edge9i_indvar_reg[4].CLK
clk => main__crit_edge9i_indvar_reg[5].CLK
clk => main__crit_edge9i_indvar_reg[6].CLK
clk => main__crit_edge9i_indvar_reg[7].CLK
clk => main__crit_edge9i_indvar_reg[8].CLK
clk => main__crit_edge9i_indvar_reg[9].CLK
clk => main__crit_edge9i_indvar_reg[10].CLK
clk => main__crit_edge9i_indvar_reg[11].CLK
clk => main__crit_edge9i_indvar_reg[12].CLK
clk => main__crit_edge9i_indvar_reg[13].CLK
clk => main__crit_edge9i_indvar_reg[14].CLK
clk => main__crit_edge9i_indvar_reg[15].CLK
clk => main__crit_edge9i_indvar_reg[16].CLK
clk => main__crit_edge9i_indvar_reg[17].CLK
clk => main__crit_edge9i_indvar_reg[18].CLK
clk => main__crit_edge9i_indvar_reg[19].CLK
clk => main__crit_edge9i_indvar_reg[20].CLK
clk => main__crit_edge9i_indvar_reg[21].CLK
clk => main__crit_edge9i_indvar_reg[22].CLK
clk => main__crit_edge9i_indvar_reg[23].CLK
clk => main__crit_edge9i_indvar_reg[24].CLK
clk => main__crit_edge9i_indvar_reg[25].CLK
clk => main__crit_edge9i_indvar_reg[26].CLK
clk => main__crit_edge9i_indvar_reg[27].CLK
clk => main__crit_edge9i_indvar_reg[28].CLK
clk => main__crit_edge9i_indvar_reg[29].CLK
clk => main__crit_edge9i_indvar_reg[30].CLK
clk => main__crit_edge9i_indvar_reg[31].CLK
clk => main_lrphi_exitcondi4_reg.CLK
clk => main_lrphi_10_reg[0].CLK
clk => main_lrphi_10_reg[1].CLK
clk => main_lrphi_10_reg[2].CLK
clk => main_lrphi_10_reg[3].CLK
clk => main_lrphi_10_reg[4].CLK
clk => main_lrphi_10_reg[5].CLK
clk => main_lrphi_10_reg[6].CLK
clk => main_lrphi_10_reg[7].CLK
clk => main_lrphi_10_reg[8].CLK
clk => main_lrphi_10_reg[9].CLK
clk => main_lrphi_10_reg[10].CLK
clk => main_lrphi_10_reg[11].CLK
clk => main_lrphi_10_reg[12].CLK
clk => main_lrphi_10_reg[13].CLK
clk => main_lrphi_10_reg[14].CLK
clk => main_lrphi_10_reg[15].CLK
clk => main_lrphi_10_reg[16].CLK
clk => main_lrphi_10_reg[17].CLK
clk => main_lrphi_10_reg[18].CLK
clk => main_lrphi_10_reg[19].CLK
clk => main_lrphi_10_reg[20].CLK
clk => main_lrphi_10_reg[21].CLK
clk => main_lrphi_10_reg[22].CLK
clk => main_lrphi_10_reg[23].CLK
clk => main_lrphi_10_reg[24].CLK
clk => main_lrphi_10_reg[25].CLK
clk => main_lrphi_10_reg[26].CLK
clk => main_lrphi_10_reg[27].CLK
clk => main_lrphi_10_reg[28].CLK
clk => main_lrphi_10_reg[29].CLK
clk => main_lrphi_10_reg[30].CLK
clk => main_lrphi_10_reg[31].CLK
clk => main_lrphi_d0position0i3_reg[0].CLK
clk => main_lrphi_d0position0i3_reg[1].CLK
clk => main_lrphi_d0position0i3_reg[2].CLK
clk => main_lrphi_d0position0i3_reg[3].CLK
clk => main_lrphi_d0position0i3_reg[4].CLK
clk => main_lrphi_d0position0i3_reg[5].CLK
clk => main_lrphi_d0position0i3_reg[6].CLK
clk => main_lrphi_d0position0i3_reg[7].CLK
clk => main_lrphi_d0position0i3_reg[8].CLK
clk => main_lrphi_d0position0i3_reg[9].CLK
clk => main_lrphi_d0position0i3_reg[10].CLK
clk => main_lrphi_d0position0i3_reg[11].CLK
clk => main_lrphi_d0position0i3_reg[12].CLK
clk => main_lrphi_d0position0i3_reg[13].CLK
clk => main_lrphi_d0position0i3_reg[14].CLK
clk => main_lrphi_d0position0i3_reg[15].CLK
clk => main_lrphi_d0position0i3_reg[16].CLK
clk => main_lrphi_d0position0i3_reg[17].CLK
clk => main_lrphi_d0position0i3_reg[18].CLK
clk => main_lrphi_d0position0i3_reg[19].CLK
clk => main_lrphi_d0position0i3_reg[20].CLK
clk => main_lrphi_d0position0i3_reg[21].CLK
clk => main_lrphi_d0position0i3_reg[22].CLK
clk => main_lrphi_d0position0i3_reg[23].CLK
clk => main_lrphi_d0position0i3_reg[24].CLK
clk => main_lrphi_d0position0i3_reg[25].CLK
clk => main_lrphi_d0position0i3_reg[26].CLK
clk => main_lrphi_d0position0i3_reg[27].CLK
clk => main_lrphi_d0position0i3_reg[28].CLK
clk => main_lrphi_d0position0i3_reg[29].CLK
clk => main_lrphi_prei_reg[0].CLK
clk => main_lrphi_prei_reg[1].CLK
clk => main_lrphi_prei_reg[2].CLK
clk => main_lrphi_prei_reg[3].CLK
clk => main_lrphi_prei_reg[4].CLK
clk => main_lrphi_prei_reg[5].CLK
clk => main_lrphi_prei_reg[6].CLK
clk => main_lrphi_prei_reg[7].CLK
clk => main_lrphi_prei_reg[8].CLK
clk => main_lrphi_prei_reg[9].CLK
clk => main_lrphi_prei_reg[10].CLK
clk => main_lrphi_prei_reg[11].CLK
clk => main_lrphi_prei_reg[12].CLK
clk => main_lrphi_prei_reg[13].CLK
clk => main_lrphi_prei_reg[14].CLK
clk => main_lrphi_prei_reg[15].CLK
clk => main_lrphi_prei_reg[16].CLK
clk => main_lrphi_prei_reg[17].CLK
clk => main_lrphi_prei_reg[18].CLK
clk => main_lrphi_prei_reg[19].CLK
clk => main_lrphi_prei_reg[20].CLK
clk => main_lrphi_prei_reg[21].CLK
clk => main_lrphi_prei_reg[22].CLK
clk => main_lrphi_prei_reg[23].CLK
clk => main_lrphi_prei_reg[24].CLK
clk => main_lrphi_prei_reg[25].CLK
clk => main_lrphi_prei_reg[26].CLK
clk => main_lrphi_prei_reg[27].CLK
clk => main_lrphi_prei_reg[28].CLK
clk => main_lrphi_prei_reg[29].CLK
clk => main_lrphi_prei_reg[30].CLK
clk => main_lrphi_prei_reg[31].CLK
clk => main_lrphi_7_reg[0].CLK
clk => main_lrphi_7_reg[1].CLK
clk => main_lrphi_7_reg[2].CLK
clk => main_lrphi_7_reg[3].CLK
clk => main_lrphi_7_reg[4].CLK
clk => main_lrphi_7_reg[5].CLK
clk => main_lrphi_7_reg[6].CLK
clk => main_lrphi_7_reg[7].CLK
clk => main_lrphi_7_reg[8].CLK
clk => main_lrphi_7_reg[9].CLK
clk => main_lrphi_7_reg[10].CLK
clk => main_lrphi_7_reg[11].CLK
clk => main_lrphi_7_reg[12].CLK
clk => main_lrphi_7_reg[13].CLK
clk => main_lrphi_7_reg[14].CLK
clk => main_lrphi_7_reg[15].CLK
clk => main_lrphi_7_reg[16].CLK
clk => main_lrphi_7_reg[17].CLK
clk => main_lrphi_7_reg[18].CLK
clk => main_lrphi_7_reg[19].CLK
clk => main_lrphi_7_reg[20].CLK
clk => main_lrphi_7_reg[21].CLK
clk => main_lrphi_7_reg[22].CLK
clk => main_lrphi_7_reg[23].CLK
clk => main_lrphi_7_reg[24].CLK
clk => main_lrphi_7_reg[25].CLK
clk => main_lrphi_7_reg[26].CLK
clk => main_lrphi_7_reg[27].CLK
clk => main_lrphi_7_reg[28].CLK
clk => main_lrphi_7_reg[29].CLK
clk => main_lrphi_7_reg[30].CLK
clk => main_lrphi_7_reg[31].CLK
clk => main_lrphi_6_reg[0].CLK
clk => main_lrphi_6_reg[1].CLK
clk => main_lrphi_6_reg[2].CLK
clk => main_lrphi_6_reg[3].CLK
clk => main_lrphi_6_reg[4].CLK
clk => main_lrphi_6_reg[5].CLK
clk => main_lrphi_6_reg[6].CLK
clk => main_lrphi_6_reg[7].CLK
clk => main_lrphi_6_reg[8].CLK
clk => main_lrphi_6_reg[9].CLK
clk => main_lrphi_6_reg[10].CLK
clk => main_lrphi_6_reg[11].CLK
clk => main_lrphi_6_reg[12].CLK
clk => main_lrphi_6_reg[13].CLK
clk => main_lrphi_6_reg[14].CLK
clk => main_lrphi_6_reg[15].CLK
clk => main_lrphi_6_reg[16].CLK
clk => main_lrphi_6_reg[17].CLK
clk => main_lrphi_6_reg[18].CLK
clk => main_lrphi_6_reg[19].CLK
clk => main_lrphi_6_reg[20].CLK
clk => main_lrphi_6_reg[21].CLK
clk => main_lrphi_6_reg[22].CLK
clk => main_lrphi_6_reg[23].CLK
clk => main_lrphi_6_reg[24].CLK
clk => main_lrphi_6_reg[25].CLK
clk => main_lrphi_6_reg[26].CLK
clk => main_lrphi_6_reg[27].CLK
clk => main_lrphi_6_reg[28].CLK
clk => main_lrphi_6_reg[29].CLK
clk => main_lrphi_scevgep7_reg[0].CLK
clk => main_lrphi_scevgep7_reg[1].CLK
clk => main_lrphi_scevgep7_reg[2].CLK
clk => main_lrphi_scevgep7_reg[3].CLK
clk => main_lrphi_scevgep7_reg[4].CLK
clk => main_lrphi_scevgep7_reg[5].CLK
clk => main_lrphi_scevgep7_reg[6].CLK
clk => main_lrphi_scevgep7_reg[7].CLK
clk => main_lrphi_scevgep7_reg[8].CLK
clk => main_lrphi_scevgep7_reg[9].CLK
clk => main_lrphi_scevgep7_reg[10].CLK
clk => main_lrphi_scevgep7_reg[11].CLK
clk => main_lrphi_scevgep7_reg[12].CLK
clk => main_lrphi_scevgep7_reg[13].CLK
clk => main_lrphi_scevgep7_reg[14].CLK
clk => main_lrphi_scevgep7_reg[15].CLK
clk => main_lrphi_scevgep7_reg[16].CLK
clk => main_lrphi_scevgep7_reg[17].CLK
clk => main_lrphi_scevgep7_reg[18].CLK
clk => main_lrphi_scevgep7_reg[19].CLK
clk => main_lrphi_scevgep7_reg[20].CLK
clk => main_lrphi_scevgep7_reg[21].CLK
clk => main_lrphi_scevgep7_reg[22].CLK
clk => main_lrphi_scevgep7_reg[23].CLK
clk => main_lrphi_scevgep7_reg[24].CLK
clk => main_lrphi_scevgep7_reg[25].CLK
clk => main_lrphi_scevgep7_reg[26].CLK
clk => main_lrphi_scevgep7_reg[27].CLK
clk => main_lrphi_scevgep7_reg[28].CLK
clk => main_lrphi_scevgep7_reg[29].CLK
clk => main_lrphi_scevgep7_reg[30].CLK
clk => main_lrphi_scevgep7_reg[31].CLK
clk => main_lrphi_5_reg[0].CLK
clk => main_lrphi_5_reg[1].CLK
clk => main_lrphi_5_reg[2].CLK
clk => main_lrphi_5_reg[3].CLK
clk => main_lrphi_5_reg[4].CLK
clk => main_lrphi_5_reg[5].CLK
clk => main_lrphi_5_reg[6].CLK
clk => main_lrphi_5_reg[7].CLK
clk => main_lrphi_5_reg[8].CLK
clk => main_lrphi_5_reg[9].CLK
clk => main_lrphi_5_reg[10].CLK
clk => main_lrphi_5_reg[11].CLK
clk => main_lrphi_5_reg[12].CLK
clk => main_lrphi_5_reg[13].CLK
clk => main_lrphi_5_reg[14].CLK
clk => main_lrphi_5_reg[15].CLK
clk => main_lrphi_5_reg[16].CLK
clk => main_lrphi_5_reg[17].CLK
clk => main_lrphi_5_reg[18].CLK
clk => main_lrphi_5_reg[19].CLK
clk => main_lrphi_5_reg[20].CLK
clk => main_lrphi_5_reg[21].CLK
clk => main_lrphi_5_reg[22].CLK
clk => main_lrphi_5_reg[23].CLK
clk => main_lrphi_5_reg[24].CLK
clk => main_lrphi_5_reg[25].CLK
clk => main_lrphi_5_reg[26].CLK
clk => main_lrphi_5_reg[27].CLK
clk => main_lrphi_5_reg[28].CLK
clk => main_lrphi_5_reg[29].CLK
clk => main_lrphi_5_reg[30].CLK
clk => main_lrphi_5_reg[31].CLK
clk => main_lrphi_4_reg[0].CLK
clk => main_lrphi_4_reg[1].CLK
clk => main_lrphi_4_reg[2].CLK
clk => main_lrphi_4_reg[3].CLK
clk => main_lrphi_4_reg[4].CLK
clk => main_lrphi_4_reg[5].CLK
clk => main_lrphi_4_reg[6].CLK
clk => main_lrphi_4_reg[7].CLK
clk => main_lrphi_4_reg[8].CLK
clk => main_lrphi_4_reg[9].CLK
clk => main_lrphi_4_reg[10].CLK
clk => main_lrphi_4_reg[11].CLK
clk => main_lrphi_4_reg[12].CLK
clk => main_lrphi_4_reg[13].CLK
clk => main_lrphi_4_reg[14].CLK
clk => main_lrphi_4_reg[15].CLK
clk => main_lrphi_4_reg[16].CLK
clk => main_lrphi_4_reg[17].CLK
clk => main_lrphi_4_reg[18].CLK
clk => main_lrphi_4_reg[19].CLK
clk => main_lrphi_4_reg[20].CLK
clk => main_lrphi_4_reg[21].CLK
clk => main_lrphi_4_reg[22].CLK
clk => main_lrphi_4_reg[23].CLK
clk => main_lrphi_4_reg[24].CLK
clk => main_lrphi_4_reg[25].CLK
clk => main_lrphi_4_reg[26].CLK
clk => main_lrphi_4_reg[27].CLK
clk => main_lrphi_4_reg[28].CLK
clk => main_lrphi_4_reg[29].CLK
clk => main_lrphi_4_reg[30].CLK
clk => main_lrphi_4_reg[31].CLK
clk => main_lrphi_3_reg[0].CLK
clk => main_lrphi_3_reg[1].CLK
clk => main_lrphi_3_reg[2].CLK
clk => main_lrphi_3_reg[3].CLK
clk => main_lrphi_3_reg[4].CLK
clk => main_lrphi_3_reg[5].CLK
clk => main_lrphi_3_reg[6].CLK
clk => main_lrphi_3_reg[7].CLK
clk => main_lrphi_3_reg[8].CLK
clk => main_lrphi_3_reg[9].CLK
clk => main_lrphi_3_reg[10].CLK
clk => main_lrphi_3_reg[11].CLK
clk => main_lrphi_3_reg[12].CLK
clk => main_lrphi_3_reg[13].CLK
clk => main_lrphi_3_reg[14].CLK
clk => main_lrphi_3_reg[15].CLK
clk => main_lrphi_3_reg[16].CLK
clk => main_lrphi_3_reg[17].CLK
clk => main_lrphi_3_reg[18].CLK
clk => main_lrphi_3_reg[19].CLK
clk => main_lrphi_3_reg[20].CLK
clk => main_lrphi_3_reg[21].CLK
clk => main_lrphi_3_reg[22].CLK
clk => main_lrphi_3_reg[23].CLK
clk => main_lrphi_3_reg[24].CLK
clk => main_lrphi_3_reg[25].CLK
clk => main_lrphi_3_reg[26].CLK
clk => main_lrphi_3_reg[27].CLK
clk => main_lrphi_3_reg[28].CLK
clk => main_lrphi_3_reg[29].CLK
clk => main_lrphi_3_reg[30].CLK
clk => main_lrphi_3_reg[31].CLK
clk => main_lrph7i_exitcond9_reg.CLK
clk => main_lrph7i_2_reg[0].CLK
clk => main_lrph7i_2_reg[1].CLK
clk => main_lrph7i_2_reg[2].CLK
clk => main_lrph7i_2_reg[3].CLK
clk => main_lrph7i_2_reg[4].CLK
clk => main_lrph7i_2_reg[5].CLK
clk => main_lrph7i_2_reg[6].CLK
clk => main_lrph7i_2_reg[7].CLK
clk => main_lrph7i_2_reg[8].CLK
clk => main_lrph7i_2_reg[9].CLK
clk => main_lrph7i_2_reg[10].CLK
clk => main_lrph7i_2_reg[11].CLK
clk => main_lrph7i_2_reg[12].CLK
clk => main_lrph7i_2_reg[13].CLK
clk => main_lrph7i_2_reg[14].CLK
clk => main_lrph7i_2_reg[15].CLK
clk => main_lrph7i_2_reg[16].CLK
clk => main_lrph7i_2_reg[17].CLK
clk => main_lrph7i_2_reg[18].CLK
clk => main_lrph7i_2_reg[19].CLK
clk => main_lrph7i_2_reg[20].CLK
clk => main_lrph7i_2_reg[21].CLK
clk => main_lrph7i_2_reg[22].CLK
clk => main_lrph7i_2_reg[23].CLK
clk => main_lrph7i_2_reg[24].CLK
clk => main_lrph7i_2_reg[25].CLK
clk => main_lrph7i_2_reg[26].CLK
clk => main_lrph7i_2_reg[27].CLK
clk => main_lrph7i_2_reg[28].CLK
clk => main_lrph7i_2_reg[29].CLK
clk => main_lrph7i_2_reg[30].CLK
clk => main_lrph7i_2_reg[31].CLK
clk => main_lrph7i_scevgep10_reg[0].CLK
clk => main_lrph7i_scevgep10_reg[1].CLK
clk => main_lrph7i_scevgep10_reg[2].CLK
clk => main_lrph7i_scevgep10_reg[3].CLK
clk => main_lrph7i_scevgep10_reg[4].CLK
clk => main_lrph7i_scevgep10_reg[5].CLK
clk => main_lrph7i_scevgep10_reg[6].CLK
clk => main_lrph7i_scevgep10_reg[7].CLK
clk => main_lrph7i_scevgep10_reg[8].CLK
clk => main_lrph7i_scevgep10_reg[9].CLK
clk => main_lrph7i_scevgep10_reg[10].CLK
clk => main_lrph7i_scevgep10_reg[11].CLK
clk => main_lrph7i_scevgep10_reg[12].CLK
clk => main_lrph7i_scevgep10_reg[13].CLK
clk => main_lrph7i_scevgep10_reg[14].CLK
clk => main_lrph7i_scevgep10_reg[15].CLK
clk => main_lrph7i_scevgep10_reg[16].CLK
clk => main_lrph7i_scevgep10_reg[17].CLK
clk => main_lrph7i_scevgep10_reg[18].CLK
clk => main_lrph7i_scevgep10_reg[19].CLK
clk => main_lrph7i_scevgep10_reg[20].CLK
clk => main_lrph7i_scevgep10_reg[21].CLK
clk => main_lrph7i_scevgep10_reg[22].CLK
clk => main_lrph7i_scevgep10_reg[23].CLK
clk => main_lrph7i_scevgep10_reg[24].CLK
clk => main_lrph7i_scevgep10_reg[25].CLK
clk => main_lrph7i_scevgep10_reg[26].CLK
clk => main_lrph7i_scevgep10_reg[27].CLK
clk => main_lrph7i_scevgep10_reg[28].CLK
clk => main_lrph7i_scevgep10_reg[29].CLK
clk => main_lrph7i_scevgep10_reg[30].CLK
clk => main_lrph7i_scevgep10_reg[31].CLK
clk => main_lrph7i_i05i_reg[0].CLK
clk => main_lrph7i_i05i_reg[1].CLK
clk => main_lrph7i_i05i_reg[2].CLK
clk => main_lrph7i_i05i_reg[3].CLK
clk => main_lrph7i_i05i_reg[4].CLK
clk => main_lrph7i_i05i_reg[5].CLK
clk => main_lrph7i_i05i_reg[6].CLK
clk => main_lrph7i_i05i_reg[7].CLK
clk => main_lrph7i_i05i_reg[8].CLK
clk => main_lrph7i_i05i_reg[9].CLK
clk => main_lrph7i_i05i_reg[10].CLK
clk => main_lrph7i_i05i_reg[11].CLK
clk => main_lrph7i_i05i_reg[12].CLK
clk => main_lrph7i_i05i_reg[13].CLK
clk => main_lrph7i_i05i_reg[14].CLK
clk => main_lrph7i_i05i_reg[15].CLK
clk => main_lrph7i_i05i_reg[16].CLK
clk => main_lrph7i_i05i_reg[17].CLK
clk => main_lrph7i_i05i_reg[18].CLK
clk => main_lrph7i_i05i_reg[19].CLK
clk => main_lrph7i_i05i_reg[20].CLK
clk => main_lrph7i_i05i_reg[21].CLK
clk => main_lrph7i_i05i_reg[22].CLK
clk => main_lrph7i_i05i_reg[23].CLK
clk => main_lrph7i_i05i_reg[24].CLK
clk => main_lrph7i_i05i_reg[25].CLK
clk => main_lrph7i_i05i_reg[26].CLK
clk => main_lrph7i_i05i_reg[27].CLK
clk => main_lrph7i_i05i_reg[28].CLK
clk => main_lrph7i_i05i_reg[29].CLK
clk => main_lrph7i_i05i_reg[30].CLK
clk => main_lrph7i_i05i_reg[31].CLK
clk => cur_state~37.DATAIN
clk2x => ~NO_FANOUT~
clk1x_follower => ~NO_FANOUT~
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => always3.IN1
finish <= finish~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => finish.DATAB
memory_controller_waitrequest => always60.IN0
memory_controller_waitrequest => always61.IN0
memory_controller_waitrequest => always68.IN0
memory_controller_waitrequest => always69.IN0
memory_controller_waitrequest => always3.IN0
memory_controller_waitrequest => always4.IN0
memory_controller_waitrequest => always14.IN0
memory_controller_waitrequest => always15.IN0
memory_controller_waitrequest => always38.IN0
memory_controller_waitrequest => always39.IN0
memory_controller_enable_a <= memory_controller_enable_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[0] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[1] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[2] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[3] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[4] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[5] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[6] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[7] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[8] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[9] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[10] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[11] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[12] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[13] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[14] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[15] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[16] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[17] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[18] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[19] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[20] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[21] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[22] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[23] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[24] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[25] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[26] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[27] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[28] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[29] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[30] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[31] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_enable_a <= memory_controller_write_enable_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[0] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[1] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[2] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[3] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[4] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[5] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[6] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[7] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[8] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[9] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[10] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[11] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[12] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[13] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[14] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[15] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[16] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[17] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[18] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[19] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[20] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[21] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[22] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[23] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[24] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[25] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[26] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[27] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[28] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[29] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[30] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[31] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[32] <= <GND>
memory_controller_in_a[33] <= <GND>
memory_controller_in_a[34] <= <GND>
memory_controller_in_a[35] <= <GND>
memory_controller_in_a[36] <= <GND>
memory_controller_in_a[37] <= <GND>
memory_controller_in_a[38] <= <GND>
memory_controller_in_a[39] <= <GND>
memory_controller_in_a[40] <= <GND>
memory_controller_in_a[41] <= <GND>
memory_controller_in_a[42] <= <GND>
memory_controller_in_a[43] <= <GND>
memory_controller_in_a[44] <= <GND>
memory_controller_in_a[45] <= <GND>
memory_controller_in_a[46] <= <GND>
memory_controller_in_a[47] <= <GND>
memory_controller_in_a[48] <= <GND>
memory_controller_in_a[49] <= <GND>
memory_controller_in_a[50] <= <GND>
memory_controller_in_a[51] <= <GND>
memory_controller_in_a[52] <= <GND>
memory_controller_in_a[53] <= <GND>
memory_controller_in_a[54] <= <GND>
memory_controller_in_a[55] <= <GND>
memory_controller_in_a[56] <= <GND>
memory_controller_in_a[57] <= <GND>
memory_controller_in_a[58] <= <GND>
memory_controller_in_a[59] <= <GND>
memory_controller_in_a[60] <= <GND>
memory_controller_in_a[61] <= <GND>
memory_controller_in_a[62] <= <GND>
memory_controller_in_a[63] <= <GND>
memory_controller_size_a[0] <= <GND>
memory_controller_size_a[1] <= memory_controller_size_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_a[0] => memory_controller_in_a.DATAB
memory_controller_out_a[0] => LessThan0.IN32
memory_controller_out_a[0] => memory_controller_in_a.DATAB
memory_controller_out_a[0] => LessThan1.IN32
memory_controller_out_a[0] => memory_controller_in_a.DATAB
memory_controller_out_a[0] => main_lrphi_prei_reg[0].DATAIN
memory_controller_out_a[0] => main__crit_edge9i_pre10i_reg[0].DATAIN
memory_controller_out_a[1] => memory_controller_in_a.DATAB
memory_controller_out_a[1] => LessThan0.IN31
memory_controller_out_a[1] => memory_controller_in_a.DATAB
memory_controller_out_a[1] => LessThan1.IN31
memory_controller_out_a[1] => memory_controller_in_a.DATAB
memory_controller_out_a[1] => main__crit_edge9i_pre10i_reg[1].DATAIN
memory_controller_out_a[1] => main_lrphi_prei_reg[1].DATAIN
memory_controller_out_a[2] => memory_controller_in_a.DATAB
memory_controller_out_a[2] => LessThan0.IN30
memory_controller_out_a[2] => memory_controller_in_a.DATAB
memory_controller_out_a[2] => LessThan1.IN30
memory_controller_out_a[2] => memory_controller_in_a.DATAB
memory_controller_out_a[2] => main__crit_edge9i_pre10i_reg[2].DATAIN
memory_controller_out_a[2] => main_lrphi_prei_reg[2].DATAIN
memory_controller_out_a[3] => memory_controller_in_a.DATAB
memory_controller_out_a[3] => LessThan0.IN29
memory_controller_out_a[3] => memory_controller_in_a.DATAB
memory_controller_out_a[3] => LessThan1.IN29
memory_controller_out_a[3] => memory_controller_in_a.DATAB
memory_controller_out_a[3] => main__crit_edge9i_pre10i_reg[3].DATAIN
memory_controller_out_a[3] => main_lrphi_prei_reg[3].DATAIN
memory_controller_out_a[4] => memory_controller_in_a.DATAB
memory_controller_out_a[4] => LessThan0.IN28
memory_controller_out_a[4] => memory_controller_in_a.DATAB
memory_controller_out_a[4] => LessThan1.IN28
memory_controller_out_a[4] => memory_controller_in_a.DATAB
memory_controller_out_a[4] => main__crit_edge9i_pre10i_reg[4].DATAIN
memory_controller_out_a[4] => main_lrphi_prei_reg[4].DATAIN
memory_controller_out_a[5] => memory_controller_in_a.DATAB
memory_controller_out_a[5] => LessThan0.IN27
memory_controller_out_a[5] => memory_controller_in_a.DATAB
memory_controller_out_a[5] => LessThan1.IN27
memory_controller_out_a[5] => memory_controller_in_a.DATAB
memory_controller_out_a[5] => main__crit_edge9i_pre10i_reg[5].DATAIN
memory_controller_out_a[5] => main_lrphi_prei_reg[5].DATAIN
memory_controller_out_a[6] => memory_controller_in_a.DATAB
memory_controller_out_a[6] => LessThan0.IN26
memory_controller_out_a[6] => memory_controller_in_a.DATAB
memory_controller_out_a[6] => LessThan1.IN26
memory_controller_out_a[6] => memory_controller_in_a.DATAB
memory_controller_out_a[6] => main__crit_edge9i_pre10i_reg[6].DATAIN
memory_controller_out_a[6] => main_lrphi_prei_reg[6].DATAIN
memory_controller_out_a[7] => memory_controller_in_a.DATAB
memory_controller_out_a[7] => LessThan0.IN25
memory_controller_out_a[7] => memory_controller_in_a.DATAB
memory_controller_out_a[7] => LessThan1.IN25
memory_controller_out_a[7] => memory_controller_in_a.DATAB
memory_controller_out_a[7] => main__crit_edge9i_pre10i_reg[7].DATAIN
memory_controller_out_a[7] => main_lrphi_prei_reg[7].DATAIN
memory_controller_out_a[8] => memory_controller_in_a.DATAB
memory_controller_out_a[8] => LessThan0.IN24
memory_controller_out_a[8] => memory_controller_in_a.DATAB
memory_controller_out_a[8] => LessThan1.IN24
memory_controller_out_a[8] => memory_controller_in_a.DATAB
memory_controller_out_a[8] => main__crit_edge9i_pre10i_reg[8].DATAIN
memory_controller_out_a[8] => main_lrphi_prei_reg[8].DATAIN
memory_controller_out_a[9] => memory_controller_in_a.DATAB
memory_controller_out_a[9] => LessThan0.IN23
memory_controller_out_a[9] => memory_controller_in_a.DATAB
memory_controller_out_a[9] => LessThan1.IN23
memory_controller_out_a[9] => memory_controller_in_a.DATAB
memory_controller_out_a[9] => main__crit_edge9i_pre10i_reg[9].DATAIN
memory_controller_out_a[9] => main_lrphi_prei_reg[9].DATAIN
memory_controller_out_a[10] => memory_controller_in_a.DATAB
memory_controller_out_a[10] => LessThan0.IN22
memory_controller_out_a[10] => memory_controller_in_a.DATAB
memory_controller_out_a[10] => LessThan1.IN22
memory_controller_out_a[10] => memory_controller_in_a.DATAB
memory_controller_out_a[10] => main__crit_edge9i_pre10i_reg[10].DATAIN
memory_controller_out_a[10] => main_lrphi_prei_reg[10].DATAIN
memory_controller_out_a[11] => memory_controller_in_a.DATAB
memory_controller_out_a[11] => LessThan0.IN21
memory_controller_out_a[11] => memory_controller_in_a.DATAB
memory_controller_out_a[11] => LessThan1.IN21
memory_controller_out_a[11] => memory_controller_in_a.DATAB
memory_controller_out_a[11] => main__crit_edge9i_pre10i_reg[11].DATAIN
memory_controller_out_a[11] => main_lrphi_prei_reg[11].DATAIN
memory_controller_out_a[12] => memory_controller_in_a.DATAB
memory_controller_out_a[12] => LessThan0.IN20
memory_controller_out_a[12] => memory_controller_in_a.DATAB
memory_controller_out_a[12] => LessThan1.IN20
memory_controller_out_a[12] => memory_controller_in_a.DATAB
memory_controller_out_a[12] => main__crit_edge9i_pre10i_reg[12].DATAIN
memory_controller_out_a[12] => main_lrphi_prei_reg[12].DATAIN
memory_controller_out_a[13] => memory_controller_in_a.DATAB
memory_controller_out_a[13] => LessThan0.IN19
memory_controller_out_a[13] => memory_controller_in_a.DATAB
memory_controller_out_a[13] => LessThan1.IN19
memory_controller_out_a[13] => memory_controller_in_a.DATAB
memory_controller_out_a[13] => main__crit_edge9i_pre10i_reg[13].DATAIN
memory_controller_out_a[13] => main_lrphi_prei_reg[13].DATAIN
memory_controller_out_a[14] => memory_controller_in_a.DATAB
memory_controller_out_a[14] => LessThan0.IN18
memory_controller_out_a[14] => memory_controller_in_a.DATAB
memory_controller_out_a[14] => LessThan1.IN18
memory_controller_out_a[14] => memory_controller_in_a.DATAB
memory_controller_out_a[14] => main__crit_edge9i_pre10i_reg[14].DATAIN
memory_controller_out_a[14] => main_lrphi_prei_reg[14].DATAIN
memory_controller_out_a[15] => memory_controller_in_a.DATAB
memory_controller_out_a[15] => LessThan0.IN17
memory_controller_out_a[15] => memory_controller_in_a.DATAB
memory_controller_out_a[15] => LessThan1.IN17
memory_controller_out_a[15] => memory_controller_in_a.DATAB
memory_controller_out_a[15] => main__crit_edge9i_pre10i_reg[15].DATAIN
memory_controller_out_a[15] => main_lrphi_prei_reg[15].DATAIN
memory_controller_out_a[16] => memory_controller_in_a.DATAB
memory_controller_out_a[16] => LessThan0.IN16
memory_controller_out_a[16] => memory_controller_in_a.DATAB
memory_controller_out_a[16] => LessThan1.IN16
memory_controller_out_a[16] => memory_controller_in_a.DATAB
memory_controller_out_a[16] => main__crit_edge9i_pre10i_reg[16].DATAIN
memory_controller_out_a[16] => main_lrphi_prei_reg[16].DATAIN
memory_controller_out_a[17] => memory_controller_in_a.DATAB
memory_controller_out_a[17] => LessThan0.IN15
memory_controller_out_a[17] => memory_controller_in_a.DATAB
memory_controller_out_a[17] => LessThan1.IN15
memory_controller_out_a[17] => memory_controller_in_a.DATAB
memory_controller_out_a[17] => main__crit_edge9i_pre10i_reg[17].DATAIN
memory_controller_out_a[17] => main_lrphi_prei_reg[17].DATAIN
memory_controller_out_a[18] => memory_controller_in_a.DATAB
memory_controller_out_a[18] => LessThan0.IN14
memory_controller_out_a[18] => memory_controller_in_a.DATAB
memory_controller_out_a[18] => LessThan1.IN14
memory_controller_out_a[18] => memory_controller_in_a.DATAB
memory_controller_out_a[18] => main__crit_edge9i_pre10i_reg[18].DATAIN
memory_controller_out_a[18] => main_lrphi_prei_reg[18].DATAIN
memory_controller_out_a[19] => memory_controller_in_a.DATAB
memory_controller_out_a[19] => LessThan0.IN13
memory_controller_out_a[19] => memory_controller_in_a.DATAB
memory_controller_out_a[19] => LessThan1.IN13
memory_controller_out_a[19] => memory_controller_in_a.DATAB
memory_controller_out_a[19] => main__crit_edge9i_pre10i_reg[19].DATAIN
memory_controller_out_a[19] => main_lrphi_prei_reg[19].DATAIN
memory_controller_out_a[20] => memory_controller_in_a.DATAB
memory_controller_out_a[20] => LessThan0.IN12
memory_controller_out_a[20] => memory_controller_in_a.DATAB
memory_controller_out_a[20] => LessThan1.IN12
memory_controller_out_a[20] => memory_controller_in_a.DATAB
memory_controller_out_a[20] => main__crit_edge9i_pre10i_reg[20].DATAIN
memory_controller_out_a[20] => main_lrphi_prei_reg[20].DATAIN
memory_controller_out_a[21] => memory_controller_in_a.DATAB
memory_controller_out_a[21] => LessThan0.IN11
memory_controller_out_a[21] => memory_controller_in_a.DATAB
memory_controller_out_a[21] => LessThan1.IN11
memory_controller_out_a[21] => memory_controller_in_a.DATAB
memory_controller_out_a[21] => main__crit_edge9i_pre10i_reg[21].DATAIN
memory_controller_out_a[21] => main_lrphi_prei_reg[21].DATAIN
memory_controller_out_a[22] => memory_controller_in_a.DATAB
memory_controller_out_a[22] => LessThan0.IN10
memory_controller_out_a[22] => memory_controller_in_a.DATAB
memory_controller_out_a[22] => LessThan1.IN10
memory_controller_out_a[22] => memory_controller_in_a.DATAB
memory_controller_out_a[22] => main__crit_edge9i_pre10i_reg[22].DATAIN
memory_controller_out_a[22] => main_lrphi_prei_reg[22].DATAIN
memory_controller_out_a[23] => memory_controller_in_a.DATAB
memory_controller_out_a[23] => LessThan0.IN9
memory_controller_out_a[23] => memory_controller_in_a.DATAB
memory_controller_out_a[23] => LessThan1.IN9
memory_controller_out_a[23] => memory_controller_in_a.DATAB
memory_controller_out_a[23] => main__crit_edge9i_pre10i_reg[23].DATAIN
memory_controller_out_a[23] => main_lrphi_prei_reg[23].DATAIN
memory_controller_out_a[24] => memory_controller_in_a.DATAB
memory_controller_out_a[24] => LessThan0.IN8
memory_controller_out_a[24] => memory_controller_in_a.DATAB
memory_controller_out_a[24] => LessThan1.IN8
memory_controller_out_a[24] => memory_controller_in_a.DATAB
memory_controller_out_a[24] => main__crit_edge9i_pre10i_reg[24].DATAIN
memory_controller_out_a[24] => main_lrphi_prei_reg[24].DATAIN
memory_controller_out_a[25] => memory_controller_in_a.DATAB
memory_controller_out_a[25] => LessThan0.IN7
memory_controller_out_a[25] => memory_controller_in_a.DATAB
memory_controller_out_a[25] => LessThan1.IN7
memory_controller_out_a[25] => memory_controller_in_a.DATAB
memory_controller_out_a[25] => main__crit_edge9i_pre10i_reg[25].DATAIN
memory_controller_out_a[25] => main_lrphi_prei_reg[25].DATAIN
memory_controller_out_a[26] => memory_controller_in_a.DATAB
memory_controller_out_a[26] => LessThan0.IN6
memory_controller_out_a[26] => memory_controller_in_a.DATAB
memory_controller_out_a[26] => LessThan1.IN6
memory_controller_out_a[26] => memory_controller_in_a.DATAB
memory_controller_out_a[26] => main__crit_edge9i_pre10i_reg[26].DATAIN
memory_controller_out_a[26] => main_lrphi_prei_reg[26].DATAIN
memory_controller_out_a[27] => memory_controller_in_a.DATAB
memory_controller_out_a[27] => LessThan0.IN5
memory_controller_out_a[27] => memory_controller_in_a.DATAB
memory_controller_out_a[27] => LessThan1.IN5
memory_controller_out_a[27] => memory_controller_in_a.DATAB
memory_controller_out_a[27] => main__crit_edge9i_pre10i_reg[27].DATAIN
memory_controller_out_a[27] => main_lrphi_prei_reg[27].DATAIN
memory_controller_out_a[28] => memory_controller_in_a.DATAB
memory_controller_out_a[28] => LessThan0.IN4
memory_controller_out_a[28] => memory_controller_in_a.DATAB
memory_controller_out_a[28] => LessThan1.IN4
memory_controller_out_a[28] => memory_controller_in_a.DATAB
memory_controller_out_a[28] => main__crit_edge9i_pre10i_reg[28].DATAIN
memory_controller_out_a[28] => main_lrphi_prei_reg[28].DATAIN
memory_controller_out_a[29] => memory_controller_in_a.DATAB
memory_controller_out_a[29] => LessThan0.IN3
memory_controller_out_a[29] => memory_controller_in_a.DATAB
memory_controller_out_a[29] => LessThan1.IN3
memory_controller_out_a[29] => memory_controller_in_a.DATAB
memory_controller_out_a[29] => main__crit_edge9i_pre10i_reg[29].DATAIN
memory_controller_out_a[29] => main_lrphi_prei_reg[29].DATAIN
memory_controller_out_a[30] => memory_controller_in_a.DATAB
memory_controller_out_a[30] => LessThan0.IN2
memory_controller_out_a[30] => memory_controller_in_a.DATAB
memory_controller_out_a[30] => LessThan1.IN2
memory_controller_out_a[30] => memory_controller_in_a.DATAB
memory_controller_out_a[30] => main__crit_edge9i_pre10i_reg[30].DATAIN
memory_controller_out_a[30] => main_lrphi_prei_reg[30].DATAIN
memory_controller_out_a[31] => memory_controller_in_a.DATAB
memory_controller_out_a[31] => LessThan0.IN1
memory_controller_out_a[31] => memory_controller_in_a.DATAB
memory_controller_out_a[31] => LessThan1.IN1
memory_controller_out_a[31] => memory_controller_in_a.DATAB
memory_controller_out_a[31] => main__crit_edge9i_pre10i_reg[31].DATAIN
memory_controller_out_a[31] => main_lrphi_prei_reg[31].DATAIN
memory_controller_out_a[32] => ~NO_FANOUT~
memory_controller_out_a[33] => ~NO_FANOUT~
memory_controller_out_a[34] => ~NO_FANOUT~
memory_controller_out_a[35] => ~NO_FANOUT~
memory_controller_out_a[36] => ~NO_FANOUT~
memory_controller_out_a[37] => ~NO_FANOUT~
memory_controller_out_a[38] => ~NO_FANOUT~
memory_controller_out_a[39] => ~NO_FANOUT~
memory_controller_out_a[40] => ~NO_FANOUT~
memory_controller_out_a[41] => ~NO_FANOUT~
memory_controller_out_a[42] => ~NO_FANOUT~
memory_controller_out_a[43] => ~NO_FANOUT~
memory_controller_out_a[44] => ~NO_FANOUT~
memory_controller_out_a[45] => ~NO_FANOUT~
memory_controller_out_a[46] => ~NO_FANOUT~
memory_controller_out_a[47] => ~NO_FANOUT~
memory_controller_out_a[48] => ~NO_FANOUT~
memory_controller_out_a[49] => ~NO_FANOUT~
memory_controller_out_a[50] => ~NO_FANOUT~
memory_controller_out_a[51] => ~NO_FANOUT~
memory_controller_out_a[52] => ~NO_FANOUT~
memory_controller_out_a[53] => ~NO_FANOUT~
memory_controller_out_a[54] => ~NO_FANOUT~
memory_controller_out_a[55] => ~NO_FANOUT~
memory_controller_out_a[56] => ~NO_FANOUT~
memory_controller_out_a[57] => ~NO_FANOUT~
memory_controller_out_a[58] => ~NO_FANOUT~
memory_controller_out_a[59] => ~NO_FANOUT~
memory_controller_out_a[60] => ~NO_FANOUT~
memory_controller_out_a[61] => ~NO_FANOUT~
memory_controller_out_a[62] => ~NO_FANOUT~
memory_controller_out_a[63] => ~NO_FANOUT~
memory_controller_enable_b <= <GND>
memory_controller_address_b[0] <= <GND>
memory_controller_address_b[1] <= <GND>
memory_controller_address_b[2] <= <GND>
memory_controller_address_b[3] <= <GND>
memory_controller_address_b[4] <= <GND>
memory_controller_address_b[5] <= <GND>
memory_controller_address_b[6] <= <GND>
memory_controller_address_b[7] <= <GND>
memory_controller_address_b[8] <= <GND>
memory_controller_address_b[9] <= <GND>
memory_controller_address_b[10] <= <GND>
memory_controller_address_b[11] <= <GND>
memory_controller_address_b[12] <= <GND>
memory_controller_address_b[13] <= <GND>
memory_controller_address_b[14] <= <GND>
memory_controller_address_b[15] <= <GND>
memory_controller_address_b[16] <= <GND>
memory_controller_address_b[17] <= <GND>
memory_controller_address_b[18] <= <GND>
memory_controller_address_b[19] <= <GND>
memory_controller_address_b[20] <= <GND>
memory_controller_address_b[21] <= <GND>
memory_controller_address_b[22] <= <GND>
memory_controller_address_b[23] <= <GND>
memory_controller_address_b[24] <= <GND>
memory_controller_address_b[25] <= <GND>
memory_controller_address_b[26] <= <GND>
memory_controller_address_b[27] <= <GND>
memory_controller_address_b[28] <= <GND>
memory_controller_address_b[29] <= <GND>
memory_controller_address_b[30] <= <GND>
memory_controller_address_b[31] <= <GND>
memory_controller_write_enable_b <= <GND>
memory_controller_in_b[0] <= <GND>
memory_controller_in_b[1] <= <GND>
memory_controller_in_b[2] <= <GND>
memory_controller_in_b[3] <= <GND>
memory_controller_in_b[4] <= <GND>
memory_controller_in_b[5] <= <GND>
memory_controller_in_b[6] <= <GND>
memory_controller_in_b[7] <= <GND>
memory_controller_in_b[8] <= <GND>
memory_controller_in_b[9] <= <GND>
memory_controller_in_b[10] <= <GND>
memory_controller_in_b[11] <= <GND>
memory_controller_in_b[12] <= <GND>
memory_controller_in_b[13] <= <GND>
memory_controller_in_b[14] <= <GND>
memory_controller_in_b[15] <= <GND>
memory_controller_in_b[16] <= <GND>
memory_controller_in_b[17] <= <GND>
memory_controller_in_b[18] <= <GND>
memory_controller_in_b[19] <= <GND>
memory_controller_in_b[20] <= <GND>
memory_controller_in_b[21] <= <GND>
memory_controller_in_b[22] <= <GND>
memory_controller_in_b[23] <= <GND>
memory_controller_in_b[24] <= <GND>
memory_controller_in_b[25] <= <GND>
memory_controller_in_b[26] <= <GND>
memory_controller_in_b[27] <= <GND>
memory_controller_in_b[28] <= <GND>
memory_controller_in_b[29] <= <GND>
memory_controller_in_b[30] <= <GND>
memory_controller_in_b[31] <= <GND>
memory_controller_in_b[32] <= <GND>
memory_controller_in_b[33] <= <GND>
memory_controller_in_b[34] <= <GND>
memory_controller_in_b[35] <= <GND>
memory_controller_in_b[36] <= <GND>
memory_controller_in_b[37] <= <GND>
memory_controller_in_b[38] <= <GND>
memory_controller_in_b[39] <= <GND>
memory_controller_in_b[40] <= <GND>
memory_controller_in_b[41] <= <GND>
memory_controller_in_b[42] <= <GND>
memory_controller_in_b[43] <= <GND>
memory_controller_in_b[44] <= <GND>
memory_controller_in_b[45] <= <GND>
memory_controller_in_b[46] <= <GND>
memory_controller_in_b[47] <= <GND>
memory_controller_in_b[48] <= <GND>
memory_controller_in_b[49] <= <GND>
memory_controller_in_b[50] <= <GND>
memory_controller_in_b[51] <= <GND>
memory_controller_in_b[52] <= <GND>
memory_controller_in_b[53] <= <GND>
memory_controller_in_b[54] <= <GND>
memory_controller_in_b[55] <= <GND>
memory_controller_in_b[56] <= <GND>
memory_controller_in_b[57] <= <GND>
memory_controller_in_b[58] <= <GND>
memory_controller_in_b[59] <= <GND>
memory_controller_in_b[60] <= <GND>
memory_controller_in_b[61] <= <GND>
memory_controller_in_b[62] <= <GND>
memory_controller_in_b[63] <= <GND>
memory_controller_size_b[0] <= <GND>
memory_controller_size_b[1] <= <GND>
memory_controller_out_b[0] => ~NO_FANOUT~
memory_controller_out_b[1] => ~NO_FANOUT~
memory_controller_out_b[2] => ~NO_FANOUT~
memory_controller_out_b[3] => ~NO_FANOUT~
memory_controller_out_b[4] => ~NO_FANOUT~
memory_controller_out_b[5] => ~NO_FANOUT~
memory_controller_out_b[6] => ~NO_FANOUT~
memory_controller_out_b[7] => ~NO_FANOUT~
memory_controller_out_b[8] => ~NO_FANOUT~
memory_controller_out_b[9] => ~NO_FANOUT~
memory_controller_out_b[10] => ~NO_FANOUT~
memory_controller_out_b[11] => ~NO_FANOUT~
memory_controller_out_b[12] => ~NO_FANOUT~
memory_controller_out_b[13] => ~NO_FANOUT~
memory_controller_out_b[14] => ~NO_FANOUT~
memory_controller_out_b[15] => ~NO_FANOUT~
memory_controller_out_b[16] => ~NO_FANOUT~
memory_controller_out_b[17] => ~NO_FANOUT~
memory_controller_out_b[18] => ~NO_FANOUT~
memory_controller_out_b[19] => ~NO_FANOUT~
memory_controller_out_b[20] => ~NO_FANOUT~
memory_controller_out_b[21] => ~NO_FANOUT~
memory_controller_out_b[22] => ~NO_FANOUT~
memory_controller_out_b[23] => ~NO_FANOUT~
memory_controller_out_b[24] => ~NO_FANOUT~
memory_controller_out_b[25] => ~NO_FANOUT~
memory_controller_out_b[26] => ~NO_FANOUT~
memory_controller_out_b[27] => ~NO_FANOUT~
memory_controller_out_b[28] => ~NO_FANOUT~
memory_controller_out_b[29] => ~NO_FANOUT~
memory_controller_out_b[30] => ~NO_FANOUT~
memory_controller_out_b[31] => ~NO_FANOUT~
memory_controller_out_b[32] => ~NO_FANOUT~
memory_controller_out_b[33] => ~NO_FANOUT~
memory_controller_out_b[34] => ~NO_FANOUT~
memory_controller_out_b[35] => ~NO_FANOUT~
memory_controller_out_b[36] => ~NO_FANOUT~
memory_controller_out_b[37] => ~NO_FANOUT~
memory_controller_out_b[38] => ~NO_FANOUT~
memory_controller_out_b[39] => ~NO_FANOUT~
memory_controller_out_b[40] => ~NO_FANOUT~
memory_controller_out_b[41] => ~NO_FANOUT~
memory_controller_out_b[42] => ~NO_FANOUT~
memory_controller_out_b[43] => ~NO_FANOUT~
memory_controller_out_b[44] => ~NO_FANOUT~
memory_controller_out_b[45] => ~NO_FANOUT~
memory_controller_out_b[46] => ~NO_FANOUT~
memory_controller_out_b[47] => ~NO_FANOUT~
memory_controller_out_b[48] => ~NO_FANOUT~
memory_controller_out_b[49] => ~NO_FANOUT~
memory_controller_out_b[50] => ~NO_FANOUT~
memory_controller_out_b[51] => ~NO_FANOUT~
memory_controller_out_b[52] => ~NO_FANOUT~
memory_controller_out_b[53] => ~NO_FANOUT~
memory_controller_out_b[54] => ~NO_FANOUT~
memory_controller_out_b[55] => ~NO_FANOUT~
memory_controller_out_b[56] => ~NO_FANOUT~
memory_controller_out_b[57] => ~NO_FANOUT~
memory_controller_out_b[58] => ~NO_FANOUT~
memory_controller_out_b[59] => ~NO_FANOUT~
memory_controller_out_b[60] => ~NO_FANOUT~
memory_controller_out_b[61] => ~NO_FANOUT~
memory_controller_out_b[62] => ~NO_FANOUT~
memory_controller_out_b[63] => ~NO_FANOUT~
return_val[0] <= return_val[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[1] <= return_val[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[2] <= return_val[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[3] <= return_val[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[4] <= return_val[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[5] <= return_val[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[6] <= return_val[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[7] <= return_val[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[8] <= return_val[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[9] <= return_val[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[10] <= return_val[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[11] <= return_val[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[12] <= return_val[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[13] <= return_val[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[14] <= return_val[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[15] <= return_val[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[16] <= return_val[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[17] <= return_val[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[18] <= return_val[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[19] <= return_val[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[20] <= return_val[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[21] <= return_val[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[22] <= return_val[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[23] <= return_val[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[24] <= return_val[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[25] <= return_val[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[26] <= return_val[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[27] <= return_val[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[28] <= return_val[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[29] <= return_val[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[30] <= return_val[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[31] <= return_val[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


