#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x61b8b2e73f00 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -12;
v0x61b8b2eb6f30_0 .var "A", 3 0;
v0x61b8b2eb7010_0 .var "B", 3 0;
v0x61b8b2eb70d0_0 .net "c_out", 0 0, v0x61b8b2eb6560_0;  1 drivers
v0x61b8b2eb71a0_0 .var "sel", 2 0;
v0x61b8b2eb7270_0 .net "y", 3 0, v0x61b8b2eb6da0_0;  1 drivers
S_0x61b8b2e74820 .scope module, "uut" "alu" 2 15, 3 1 0, S_0x61b8b2e73f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 3 "sel";
    .port_info 3 /OUTPUT 4 "y";
    .port_info 4 /OUTPUT 1 "c_out";
v0x61b8b2eb6210_0 .net "A", 3 0, v0x61b8b2eb6f30_0;  1 drivers
v0x61b8b2eb62d0_0 .net "B", 3 0, v0x61b8b2eb7010_0;  1 drivers
v0x61b8b2eb6390_0 .net "and_out", 3 0, L_0x61b8b2eb7730;  1 drivers
v0x61b8b2eb6490_0 .net "borrow_out", 0 0, L_0x61b8b2eb7f30;  1 drivers
v0x61b8b2eb6560_0 .var "c_out", 0 0;
v0x61b8b2eb6600_0 .net "carry_out", 0 0, L_0x61b8b2eb79b0;  1 drivers
v0x61b8b2eb66a0_0 .net "diff_out", 3 0, L_0x61b8b2eb7dc0;  1 drivers
v0x61b8b2eb6770_0 .net "not_out", 3 0, L_0x61b8b2eb81f0;  1 drivers
v0x61b8b2eb6840_0 .net "or_out", 3 0, L_0x61b8b2eb8070;  1 drivers
v0x61b8b2eb6910_0 .net "sel", 2 0, v0x61b8b2eb71a0_0;  1 drivers
v0x61b8b2eb69b0_0 .net "shift_by", 1 0, L_0x61b8b2eb7360;  1 drivers
v0x61b8b2eb6a70_0 .net "shift_left_out", 3 0, L_0x61b8b2eb82b0;  1 drivers
v0x61b8b2eb6b30_0 .net "shift_right_out", 3 0, L_0x61b8b2eb83c0;  1 drivers
v0x61b8b2eb6c00_0 .net "sum_out", 3 0, L_0x61b8b2eb7840;  1 drivers
v0x61b8b2eb6cd0_0 .net "xor_out", 3 0, L_0x61b8b2eb8130;  1 drivers
v0x61b8b2eb6da0_0 .var "y", 3 0;
E_0x61b8b2e8c3a0/0 .event anyedge, v0x61b8b2eb6910_0, v0x61b8b2eb3720_0, v0x61b8b2eb3580_0, v0x61b8b2eb5530_0;
E_0x61b8b2e8c3a0/1 .event anyedge, v0x61b8b2eb59f0_0, v0x61b8b2eb3c00_0, v0x61b8b2eb45a0_0, v0x61b8b2eb60d0_0;
E_0x61b8b2e8c3a0/2 .event anyedge, v0x61b8b2eb4040_0, v0x61b8b2eb4b20_0, v0x61b8b2eb4fe0_0;
E_0x61b8b2e8c3a0 .event/or E_0x61b8b2e8c3a0/0, E_0x61b8b2e8c3a0/1, E_0x61b8b2e8c3a0/2;
L_0x61b8b2eb7360 .part v0x61b8b2eb7010_0, 0, 2;
S_0x61b8b2e7be30 .scope module, "add_inst" "add" 3 12, 4 1 0, S_0x61b8b2e74820;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "sum";
    .port_info 3 /OUTPUT 1 "c_out";
v0x61b8b2e7c010_0 .net "A", 3 0, v0x61b8b2eb6f30_0;  alias, 1 drivers
v0x61b8b2eb30f0_0 .net "B", 3 0, v0x61b8b2eb7010_0;  alias, 1 drivers
v0x61b8b2eb31d0_0 .net *"_ivl_0", 4 0, L_0x61b8b2eb7400;  1 drivers
L_0x79e92f3b7018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61b8b2eb3290_0 .net *"_ivl_3", 0 0, L_0x79e92f3b7018;  1 drivers
v0x61b8b2eb3370_0 .net *"_ivl_4", 4 0, L_0x61b8b2eb7550;  1 drivers
L_0x79e92f3b7060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61b8b2eb34a0_0 .net *"_ivl_7", 0 0, L_0x79e92f3b7060;  1 drivers
v0x61b8b2eb3580_0 .net "c_out", 0 0, L_0x61b8b2eb79b0;  alias, 1 drivers
v0x61b8b2eb3640_0 .net "result", 4 0, L_0x61b8b2eb7690;  1 drivers
v0x61b8b2eb3720_0 .net "sum", 3 0, L_0x61b8b2eb7840;  alias, 1 drivers
L_0x61b8b2eb7400 .concat [ 4 1 0 0], v0x61b8b2eb6f30_0, L_0x79e92f3b7018;
L_0x61b8b2eb7550 .concat [ 4 1 0 0], v0x61b8b2eb7010_0, L_0x79e92f3b7060;
L_0x61b8b2eb7690 .arith/sum 5, L_0x61b8b2eb7400, L_0x61b8b2eb7550;
L_0x61b8b2eb7840 .part L_0x61b8b2eb7690, 0, 4;
L_0x61b8b2eb79b0 .part L_0x61b8b2eb7690, 4, 1;
S_0x61b8b2eb3880 .scope module, "and_inst" "and_g" 3 14, 5 1 0, S_0x61b8b2e74820;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "y";
L_0x61b8b2eb7730 .functor AND 4, v0x61b8b2eb6f30_0, v0x61b8b2eb7010_0, C4<1111>, C4<1111>;
v0x61b8b2eb3a80_0 .net "A", 3 0, v0x61b8b2eb6f30_0;  alias, 1 drivers
v0x61b8b2eb3b60_0 .net "B", 3 0, v0x61b8b2eb7010_0;  alias, 1 drivers
v0x61b8b2eb3c00_0 .net "y", 3 0, L_0x61b8b2eb7730;  alias, 1 drivers
S_0x61b8b2eb3d20 .scope module, "not_inst" "not_g" 3 17, 6 1 0, S_0x61b8b2e74820;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /OUTPUT 4 "y";
L_0x61b8b2eb81f0 .functor NOT 4, v0x61b8b2eb6f30_0, C4<0000>, C4<0000>, C4<0000>;
v0x61b8b2eb3f30_0 .net "A", 3 0, v0x61b8b2eb6f30_0;  alias, 1 drivers
v0x61b8b2eb4040_0 .net "y", 3 0, L_0x61b8b2eb81f0;  alias, 1 drivers
S_0x61b8b2eb4180 .scope module, "or_inst" "or_g" 3 15, 7 1 0, S_0x61b8b2e74820;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "y";
L_0x61b8b2eb8070 .functor OR 4, v0x61b8b2eb6f30_0, v0x61b8b2eb7010_0, C4<0000>, C4<0000>;
v0x61b8b2eb43b0_0 .net "A", 3 0, v0x61b8b2eb6f30_0;  alias, 1 drivers
v0x61b8b2eb4490_0 .net "B", 3 0, v0x61b8b2eb7010_0;  alias, 1 drivers
v0x61b8b2eb45a0_0 .net "y", 3 0, L_0x61b8b2eb8070;  alias, 1 drivers
S_0x61b8b2eb46e0 .scope module, "shift_left_inst" "shift_left" 3 18, 8 1 0, S_0x61b8b2e74820;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 2 "B";
    .port_info 2 /OUTPUT 4 "y";
v0x61b8b2eb4960_0 .net "A", 3 0, v0x61b8b2eb6f30_0;  alias, 1 drivers
v0x61b8b2eb4a40_0 .net "B", 1 0, L_0x61b8b2eb7360;  alias, 1 drivers
v0x61b8b2eb4b20_0 .net "y", 3 0, L_0x61b8b2eb82b0;  alias, 1 drivers
L_0x61b8b2eb82b0 .shift/l 4, v0x61b8b2eb6f30_0, L_0x61b8b2eb7360;
S_0x61b8b2eb4c60 .scope module, "shift_right_inst" "shift_right" 3 19, 9 1 0, S_0x61b8b2e74820;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 2 "B";
    .port_info 2 /OUTPUT 4 "y";
v0x61b8b2eb4e40_0 .net "A", 3 0, v0x61b8b2eb6f30_0;  alias, 1 drivers
v0x61b8b2eb4f20_0 .net "B", 1 0, L_0x61b8b2eb7360;  alias, 1 drivers
v0x61b8b2eb4fe0_0 .net "y", 3 0, L_0x61b8b2eb83c0;  alias, 1 drivers
L_0x61b8b2eb83c0 .shift/r 4, v0x61b8b2eb6f30_0, L_0x61b8b2eb7360;
S_0x61b8b2eb5130 .scope module, "sub_inst" "sub" 3 13, 10 1 0, S_0x61b8b2e74820;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "Diff";
    .port_info 3 /OUTPUT 1 "b_out";
v0x61b8b2eb53b0_0 .net "A", 3 0, v0x61b8b2eb6f30_0;  alias, 1 drivers
v0x61b8b2eb5470_0 .net "B", 3 0, v0x61b8b2eb7010_0;  alias, 1 drivers
v0x61b8b2eb5530_0 .net "Diff", 3 0, L_0x61b8b2eb7dc0;  alias, 1 drivers
L_0x79e92f3b70a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61b8b2eb5620_0 .net/2u *"_ivl_0", 0 0, L_0x79e92f3b70a8;  1 drivers
v0x61b8b2eb5700_0 .net *"_ivl_2", 4 0, L_0x61b8b2eb7aa0;  1 drivers
L_0x79e92f3b70f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61b8b2eb5830_0 .net/2u *"_ivl_4", 0 0, L_0x79e92f3b70f0;  1 drivers
v0x61b8b2eb5910_0 .net *"_ivl_6", 4 0, L_0x61b8b2eb7b90;  1 drivers
v0x61b8b2eb59f0_0 .net "b_out", 0 0, L_0x61b8b2eb7f30;  alias, 1 drivers
v0x61b8b2eb5ab0_0 .net "result", 4 0, L_0x61b8b2eb7c80;  1 drivers
L_0x61b8b2eb7aa0 .concat [ 4 1 0 0], v0x61b8b2eb6f30_0, L_0x79e92f3b70a8;
L_0x61b8b2eb7b90 .concat [ 4 1 0 0], v0x61b8b2eb7010_0, L_0x79e92f3b70f0;
L_0x61b8b2eb7c80 .arith/sub 5, L_0x61b8b2eb7aa0, L_0x61b8b2eb7b90;
L_0x61b8b2eb7dc0 .part L_0x61b8b2eb7c80, 0, 4;
L_0x61b8b2eb7f30 .part L_0x61b8b2eb7c80, 4, 1;
S_0x61b8b2eb5ca0 .scope module, "xor_inst" "xor_g" 3 16, 11 1 0, S_0x61b8b2e74820;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "y";
L_0x61b8b2eb8130 .functor XOR 4, v0x61b8b2eb6f30_0, v0x61b8b2eb7010_0, C4<0000>, C4<0000>;
v0x61b8b2eb5ea0_0 .net "A", 3 0, v0x61b8b2eb6f30_0;  alias, 1 drivers
v0x61b8b2eb5f80_0 .net "B", 3 0, v0x61b8b2eb7010_0;  alias, 1 drivers
v0x61b8b2eb60d0_0 .net "y", 3 0, L_0x61b8b2eb8130;  alias, 1 drivers
    .scope S_0x61b8b2e74820;
T_0 ;
    %wait E_0x61b8b2e8c3a0;
    %load/vec4 v0x61b8b2eb6910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61b8b2eb6da0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b8b2eb6560_0, 0, 1;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x61b8b2eb6c00_0;
    %store/vec4 v0x61b8b2eb6da0_0, 0, 4;
    %load/vec4 v0x61b8b2eb6600_0;
    %store/vec4 v0x61b8b2eb6560_0, 0, 1;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x61b8b2eb66a0_0;
    %store/vec4 v0x61b8b2eb6da0_0, 0, 4;
    %load/vec4 v0x61b8b2eb6490_0;
    %store/vec4 v0x61b8b2eb6560_0, 0, 1;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x61b8b2eb6390_0;
    %store/vec4 v0x61b8b2eb6da0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b8b2eb6560_0, 0, 1;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x61b8b2eb6840_0;
    %store/vec4 v0x61b8b2eb6da0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b8b2eb6560_0, 0, 1;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x61b8b2eb6cd0_0;
    %store/vec4 v0x61b8b2eb6da0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b8b2eb6560_0, 0, 1;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x61b8b2eb6770_0;
    %store/vec4 v0x61b8b2eb6da0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b8b2eb6560_0, 0, 1;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x61b8b2eb6a70_0;
    %store/vec4 v0x61b8b2eb6da0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b8b2eb6560_0, 0, 1;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x61b8b2eb6b30_0;
    %store/vec4 v0x61b8b2eb6da0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b8b2eb6560_0, 0, 1;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x61b8b2e73f00;
T_1 ;
    %vpi_call 2 25 "$dumpfile", "alu_tb.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x61b8b2e73f00 {0 0 0};
    %vpi_call 2 29 "$monitor", "Time=%0t A=%b B=%b sel=%b => y=%b c_out=%b", $time, v0x61b8b2eb6f30_0, v0x61b8b2eb7010_0, v0x61b8b2eb71a0_0, v0x61b8b2eb7270_0, v0x61b8b2eb70d0_0 {0 0 0};
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x61b8b2eb6f30_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x61b8b2eb7010_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x61b8b2eb71a0_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x61b8b2eb6f30_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x61b8b2eb7010_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x61b8b2eb71a0_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x61b8b2eb6f30_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x61b8b2eb7010_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x61b8b2eb71a0_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x61b8b2eb6f30_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x61b8b2eb7010_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x61b8b2eb71a0_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x61b8b2eb6f30_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x61b8b2eb7010_0, 0, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x61b8b2eb71a0_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x61b8b2eb6f30_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61b8b2eb7010_0, 0, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x61b8b2eb71a0_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x61b8b2eb6f30_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x61b8b2eb7010_0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x61b8b2eb71a0_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x61b8b2eb6f30_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x61b8b2eb7010_0, 0, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x61b8b2eb71a0_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "tb_alu.v";
    "alu_top.v";
    "add.v";
    "and.v";
    "not.v";
    "or.v";
    "shift_left.v";
    "shift_right.v";
    "sub.v";
    "xor.v";
