do wave.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:24:18 on Oct 25,2022
# vlog -reportprogress 300 part3.v 
# -- Compiling module part3
# -- Compiling module ALU
# -- Compiling module hex_decoder
# -- Compiling module part2
# -- Compiling module full_adder
# -- Compiling module mux2to1
# 
# Top level modules:
# 	ALU
# End time: 09:24:18 on Oct 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim part3 
# Start time: 09:24:19 on Oct 25,2022
# //  ModelSim - Intel FPGA Edition 2020.1 Feb 28 2020 Linux 5.10.0-18-amd64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.part3
# Loading work.part2
# Loading work.full_adder
# Loading work.mux2to1
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'c_in'. The port definition is at: part3.v(62).
#    Time: 0 ns  Iteration: 0  Instance: /part3/a0 File: part3.v Line: 10
# End time: 09:25:15 on Oct 25,2022, Elapsed time: 0:00:56
# Errors: 0, Warnings: 1
