# do {C:\Programy\Python\Python_3_8_3\Lib\site-packages\vunit\sim_if\tcl_read_eval_loop.tcl}
# vsim -modelsimini C:/Projekty/VHDL/Overwatch/src/ip_divider/vunit_out/modelsim/modelsim.ini -wlf C:/Projekty/VHDL/Overwatch/src/ip_divider/vunit_out/test_output/divider_tb_lib.divider_fxp_tb.T2_024c1697edc3dc9caf249819e2d1f17a85ae7ff0/modelsim/vsim.wlf -quiet -t ns -onfinish stop divider_tb_lib.divider_fxp_tb(beh) -L vunit_lib -L osvvm -L common_tb_lib -L common_lib -L divider_lib -L divider_tb_lib -g/divider_fxp_tb/runner_cfg="active python runner : true,enabled_test_cases : T2,output path : C::/Projekty/VHDL/Overwatch/src/ip_divider/vunit_out/test_output/divider_tb_lib.divider_fxp_tb.T2_024c1697edc3dc9caf249819e2d1f17a85ae7ff0/,tb path : C::/Projekty/VHDL/Overwatch/src/ip_divider/hdl_tb/,use_color : true" 
# Start time: 18:47:42 on Mar 20,2022
# ** Error: (vsim-3170) Could not find 'sfxp_to_ufxp(rtl)'.
#         Searched libraries:
#             C:/Projekty/VHDL/Overwatch/src/ip_divider/vunit_out/modelsim/libraries/vunit_lib
#             C:/Projekty/VHDL/Overwatch/src/ip_divider/vunit_out/modelsim/libraries/osvvm
#             C:/Projekty/VHDL/Overwatch/src/ip_divider/vunit_out/modelsim/libraries/common_tb_lib
#             C:/Projekty/VHDL/Overwatch/src/ip_divider/vunit_out/modelsim/libraries/common_lib
#             C:/Projekty/VHDL/Overwatch/src/ip_divider/vunit_out/modelsim/libraries/divider_lib
#             C:/Projekty/VHDL/Overwatch/src/ip_divider/vunit_out/modelsim/libraries/divider_tb_lib
# ** Error: (vsim-3170) Could not find 'sfxp_to_ufxp(rtl)'.
#         Searched libraries:
#             C:/Projekty/VHDL/Overwatch/src/ip_divider/vunit_out/modelsim/libraries/vunit_lib
#             C:/Projekty/VHDL/Overwatch/src/ip_divider/vunit_out/modelsim/libraries/osvvm
#             C:/Projekty/VHDL/Overwatch/src/ip_divider/vunit_out/modelsim/libraries/common_tb_lib
#             C:/Projekty/VHDL/Overwatch/src/ip_divider/vunit_out/modelsim/libraries/common_lib
#             C:/Projekty/VHDL/Overwatch/src/ip_divider/vunit_out/modelsim/libraries/divider_lib
#             C:/Projekty/VHDL/Overwatch/src/ip_divider/vunit_out/modelsim/libraries/divider_tb_lib
# Load interrupted
# Error loading design
# End time: 18:47:42 on Mar 20,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
