/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_us_core0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 10:03p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:10:17 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_us_core0.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 10:03p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_US_CORE0_H__
#define BCHP_US_CORE0_H__

/***************************************************************************
 *US_CORE0 - Upstream Core 0 Registers
 ***************************************************************************/
#define BCHP_US_CORE0_RST                        0x04e11800 /* Soft Resets */
#define BCHP_US_CORE0_TEST_MISC                  0x04e11804 /* Test Misc Control */
#define BCHP_US_CORE0_BYP                        0x04e11808 /* Bypass Control */
#define BCHP_US_CORE0_CG_MISC                    0x04e1180c /* Clock Generator Miscellaneous Control */
#define BCHP_US_CORE0_CG_LS_FCW_1                0x04e11810 /* Clock Generator Local Software Frequency Control Word (CG_LS_FCW[37:32]) */
#define BCHP_US_CORE0_CG_LS_FCW_0                0x04e11814 /* Clock Generator Local Software Frequency Control Word (CG_LS_FCW[31:00]) */
#define BCHP_US_CORE0_CG_LS_FCW_SCL_NUM          0x04e11818 /* Clock Generator Local Software Frequency Control Word Numerator Scale Factor */
#define BCHP_US_CORE0_CG_LS_FCW_SCL_DEN          0x04e1181c /* Clock Generator Local Software Frequency Control Word Denominator Scale Factor */
#define BCHP_US_CORE0_CG_BAUD_RATE               0x04e11820 /* Upstream Baud Rate Control */
#define BCHP_US_CORE0_CG_FRAC_TIME_ADJ           0x04e11824 /* Upstream Fractional Time Adjustment */
#define BCHP_US_CORE0_PREQ_MISC                  0x04e11828 /* Pre-Equalizer Miscellaneous Control */
#define BCHP_US_CORE0_PREQ_IMP                   0x04e1182c /* Pre-Equalizer Impulse Control */
#define BCHP_US_CORE0_PREQ_SFT_DIN               0x04e11830 /* Pre-Equalizer Software Data Input */
#define BCHP_US_CORE0_PREQ_COEFF_00              0x04e11834 /* Pre-Equalizer Tap 00 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_PREQ_COEFF_01              0x04e11838 /* Pre-Equalizer Tap 01 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_PREQ_COEFF_02              0x04e1183c /* Pre-Equalizer Tap 02 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_PREQ_COEFF_03              0x04e11840 /* Pre-Equalizer Tap 03 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_PREQ_COEFF_04              0x04e11844 /* Pre-Equalizer Tap 04 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_PREQ_COEFF_05              0x04e11848 /* Pre-Equalizer Tap 05 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_PREQ_COEFF_06              0x04e1184c /* Pre-Equalizer Tap 06 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_PREQ_COEFF_07              0x04e11850 /* Pre-Equalizer Tap 07 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_PREQ_COEFF_08              0x04e11854 /* Pre-Equalizer Tap 08 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_PREQ_COEFF_09              0x04e11858 /* Pre-Equalizer Tap 09 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_PREQ_COEFF_10              0x04e1185c /* Pre-Equalizer Tap 10 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_PREQ_COEFF_11              0x04e11860 /* Pre-Equalizer Tap 11 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_PREQ_COEFF_12              0x04e11864 /* Pre-Equalizer Tap 12 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_PREQ_COEFF_13              0x04e11868 /* Pre-Equalizer Tap 13 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_PREQ_COEFF_14              0x04e1186c /* Pre-Equalizer Tap 14 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_PREQ_COEFF_15              0x04e11870 /* Pre-Equalizer Tap 15 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_PREQ_COEFF_16              0x04e11874 /* Pre-Equalizer Tap 16 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_PREQ_COEFF_17              0x04e11878 /* Pre-Equalizer Tap 17 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_PREQ_COEFF_18              0x04e1187c /* Pre-Equalizer Tap 18 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_PREQ_COEFF_19              0x04e11880 /* Pre-Equalizer Tap 19 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_PREQ_COEFF_20              0x04e11884 /* Pre-Equalizer Tap 20 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_PREQ_COEFF_21              0x04e11888 /* Pre-Equalizer Tap 21 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_PREQ_COEFF_22              0x04e1188c /* Pre-Equalizer Tap 22 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_PREQ_COEFF_23              0x04e11890 /* Pre-Equalizer Tap 23 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_MOD_MISC                   0x04e11894 /* Modulator Miscellaneous Control */
#define BCHP_US_CORE0_MOD_NOM_RF1_FCW            0x04e11898 /* Modulator Nominal RF1 Frequency Control Word */
#define BCHP_US_CORE0_MOD_NOM_RF2_FCW            0x04e1189c /* Modulator Nominal RF2 Frequency Control Word */
#define BCHP_US_CORE0_MOD_RF_OFST_GAIN           0x04e118a0 /* Modulator RF Offset Gain */
#define BCHP_US_CORE0_MOD_GAIN                   0x04e118a4 /* Modulator Output Gain */
#define BCHP_US_CORE0_INT_CG_MISC                0x04e118c0 /* Internal Clock Generator Misceallaneous Control */
#define BCHP_US_CORE0_INT_CG_FCW_1               0x04e118c4 /* Internal Clock Generator Frequency Control Word (CG_FCW[37:32]) */
#define BCHP_US_CORE0_INT_CG_FCW_0               0x04e118c8 /* Internal Clock Generator Frequency Control Word (CG_FCW[31:00]) */
#define BCHP_US_CORE0_INT_CG_FCW_SCL_NUM         0x04e118cc /* Internal Clock Generator Reference Clock Frequency Numerator Factor */
#define BCHP_US_CORE0_INT_CG_FCW_SCL_DEN         0x04e118d0 /* Internal Clock Generator Reference Clock Frequency Denominator Factor */
#define BCHP_US_CORE0_INT_CG_BAUD_RATE           0x04e118d4 /* Internal Upstream Baud Rate Control */
#define BCHP_US_CORE0_INT_PREQ_IMP               0x04e118dc /* Internal Pre-Equalizer Impulse Control */
#define BCHP_US_CORE0_INT_PREQ_COEFF_00          0x04e118e0 /* Internal Pre-Equalizer Tap 00 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_INT_PREQ_COEFF_01          0x04e118e4 /* Internal Pre-Equalizer Tap 01 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_INT_PREQ_COEFF_02          0x04e118e8 /* Internal Pre-Equalizer Tap 02 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_INT_PREQ_COEFF_03          0x04e118ec /* Internal Pre-Equalizer Tap 03 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_INT_PREQ_COEFF_04          0x04e118f0 /* Internal Pre-Equalizer Tap 04 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_INT_PREQ_COEFF_05          0x04e118f4 /* Internal Pre-Equalizer Tap 05 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_INT_PREQ_COEFF_06          0x04e118f8 /* Internal Pre-Equalizer Tap 06 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_INT_PREQ_COEFF_07          0x04e118fc /* Internal Pre-Equalizer Tap 07 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_INT_PREQ_COEFF_08          0x04e11900 /* Internal Pre-Equalizer Tap 08 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_INT_PREQ_COEFF_09          0x04e11904 /* Internal Pre-Equalizer Tap 09 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_INT_PREQ_COEFF_10          0x04e11908 /* Internal Pre-Equalizer Tap 10 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_INT_PREQ_COEFF_11          0x04e1190c /* Internal Pre-Equalizer Tap 11 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_INT_PREQ_COEFF_12          0x04e11910 /* Internal Pre-Equalizer Tap 12 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_INT_PREQ_COEFF_13          0x04e11914 /* Internal Pre-Equalizer Tap 13 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_INT_PREQ_COEFF_14          0x04e11918 /* Internal Pre-Equalizer Tap 14 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_INT_PREQ_COEFF_15          0x04e1191c /* Internal Pre-Equalizer Tap 07 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_INT_PREQ_COEFF_16          0x04e11920 /* Internal Pre-Equalizer Tap 16 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_INT_PREQ_COEFF_17          0x04e11924 /* Internal Pre-Equalizer Tap 17 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_INT_PREQ_COEFF_18          0x04e11928 /* Internal Pre-Equalizer Tap 18 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_INT_PREQ_COEFF_19          0x04e1192c /* Internal Pre-Equalizer Tap 03 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_INT_PREQ_COEFF_20          0x04e11930 /* Internal Pre-Equalizer Tap 20 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_INT_PREQ_COEFF_21          0x04e11934 /* Internal Pre-Equalizer Tap 21 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_INT_PREQ_COEFF_22          0x04e11938 /* Internal Pre-Equalizer Tap 22 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_INT_PREQ_COEFF_23          0x04e1193c /* Internal Pre-Equalizer Tap 23 Real and Imaginary Coefficients */
#define BCHP_US_CORE0_INT_MOD_NOM_RF1_FCW        0x04e11940 /* Internal Modulator Nominal RF1 Frequency Control Word */
#define BCHP_US_CORE0_INT_MOD_NOM_RF2_FCW        0x04e11944 /* Internal Modulator Nominal RF2 Frequency Control Word */
#define BCHP_US_CORE0_INT_MOD_RF_OFST_GAIN       0x04e11948 /* Internal Modulator RF Offset Gain */
#define BCHP_US_CORE0_INT_MOD_RF_OFST_VAL        0x04e1194c /* Internal Modulator RF Offset Value */
#define BCHP_US_CORE0_INT_MOD_ADJ_RF1_FCW        0x04e11950 /* Internal Modulator Adjusted RF1 Frequency Control Word */
#define BCHP_US_CORE0_INT_MOD_GAIN               0x04e11954 /* Internal Modulator Output Gain */
#define BCHP_US_CORE0_CLIP                       0x04e11958 /* Clip Register */
#define BCHP_US_CORE0_MOD_SCL_CLIP_CNT           0x04e1195c /* Modulator Scaler Clip Count */
#define BCHP_US_CORE0_INT_RST                    0x04e11960 /* Internal Resets */
#define BCHP_US_CORE0_TC_DIN_I_Q_CRC             0x04e11970 /* TC Data Input I & Q CRC */
#define BCHP_US_CORE0_CG_CTRL_CRC                0x04e11974 /* Clock Generator Control CRC */
#define BCHP_US_CORE0_CG_FCW_CRC_1               0x04e11978 /* Clock Generator FCW CRC (Upper Word) */
#define BCHP_US_CORE0_CG_FCW_CRC_0               0x04e1197c /* Clock Generator FCW CRC (Lower Word) */
#define BCHP_US_CORE0_CG_OFST_CRC_1              0x04e11980 /* Clock Generator Offset CRC (Upper Word) */
#define BCHP_US_CORE0_CG_OFST_CRC_0              0x04e11984 /* Clock Generator OFST CRC (Lower Word) */
#define BCHP_US_CORE0_CG_NCO_CRC_1               0x04e11988 /* Clock Generator NCO CRC (Upper Word) */
#define BCHP_US_CORE0_CG_NCO_CRC_0               0x04e1198c /* Clock Generator NCO CRC (Lower Word) */
#define BCHP_US_CORE0_CG_DIV_MU_CRC              0x04e11990 /* Clock Generator Divider & MU CRC */
#define BCHP_US_CORE0_CG_BAUD_CRC_1              0x04e11994 /* Clock Generator Baud CRC (Upper Word) */
#define BCHP_US_CORE0_CG_BAUD_CRC_0              0x04e11998 /* Clock Generator Baud CRC (Lower Word) */
#define BCHP_US_CORE0_MOD_RF1_LOCK_CRC           0x04e1199c /* Modulator RF1 Lock CRC */
#define BCHP_US_CORE0_MOD_RF2_LOCK_CRC           0x04e119a0 /* Modulator RF2 Lock CRC */
#define BCHP_US_CORE0_PREQ_CRC                   0x04e119a4 /* Pre-Equalizer CRC */
#define BCHP_US_CORE0_BASEBAND_DATA_CRC          0x04e119a8 /* Baseband Data CRC */
#define BCHP_US_CORE0_MOD_FILT1_I_Q_CRC          0x04e119ac /* Modulator Filt1 I & Q CRC */
#define BCHP_US_CORE0_MOD_VID_I_Q_CRC            0x04e119b0 /* Modulator VID I & Q CRC */
#define BCHP_US_CORE0_MOD_FILT2_I_Q_CRC          0x04e119b4 /* Modulator Filt2 I & Q CRC */
#define BCHP_US_CORE0_MOD_COS_SIN_CRC            0x04e119b8 /* Modulator COS & SIN CRC */
#define BCHP_US_CORE0_MOD_MIX_SCL_CRC            0x04e119bc /* Modulator Mixer & Scaler CRC */

/***************************************************************************
 *RST - Soft Resets
 ***************************************************************************/
/* US_CORE0 :: RST :: RESERVED_2 [31:08] */
#define BCHP_US_CORE0_RST_RESERVED_2_MASK                          0xffffff00
#define BCHP_US_CORE0_RST_RESERVED_2_SHIFT                         8

/* US_CORE0 :: RST :: RESERVED_1 [07:07] */
#define BCHP_US_CORE0_RST_RESERVED_1_MASK                          0x00000080
#define BCHP_US_CORE0_RST_RESERVED_1_SHIFT                         7

/* US_CORE0 :: RST :: RESERVED_0 [06:06] */
#define BCHP_US_CORE0_RST_RESERVED_0_MASK                          0x00000040
#define BCHP_US_CORE0_RST_RESERVED_0_SHIFT                         6

/* US_CORE0 :: RST :: CLIP [05:05] */
#define BCHP_US_CORE0_RST_CLIP_MASK                                0x00000020
#define BCHP_US_CORE0_RST_CLIP_SHIFT                               5

/* US_CORE0 :: RST :: TEST [04:04] */
#define BCHP_US_CORE0_RST_TEST_MASK                                0x00000010
#define BCHP_US_CORE0_RST_TEST_SHIFT                               4

/* US_CORE0 :: RST :: MISC [03:03] */
#define BCHP_US_CORE0_RST_MISC_MASK                                0x00000008
#define BCHP_US_CORE0_RST_MISC_SHIFT                               3

/* US_CORE0 :: RST :: PWR [02:02] */
#define BCHP_US_CORE0_RST_PWR_MASK                                 0x00000004
#define BCHP_US_CORE0_RST_PWR_SHIFT                                2

/* US_CORE0 :: RST :: TX [01:01] */
#define BCHP_US_CORE0_RST_TX_MASK                                  0x00000002
#define BCHP_US_CORE0_RST_TX_SHIFT                                 1

/* US_CORE0 :: RST :: CG [00:00] */
#define BCHP_US_CORE0_RST_CG_MASK                                  0x00000001
#define BCHP_US_CORE0_RST_CG_SHIFT                                 0

/***************************************************************************
 *TEST_MISC - Test Misc Control
 ***************************************************************************/
/* US_CORE0 :: TEST_MISC :: MISC [31:16] */
#define BCHP_US_CORE0_TEST_MISC_MISC_MASK                          0xffff0000
#define BCHP_US_CORE0_TEST_MISC_MISC_SHIFT                         16

/* US_CORE0 :: TEST_MISC :: LENGTH [15:00] */
#define BCHP_US_CORE0_TEST_MISC_LENGTH_MASK                        0x0000ffff
#define BCHP_US_CORE0_TEST_MISC_LENGTH_SHIFT                       0

/***************************************************************************
 *BYP - Bypass Control
 ***************************************************************************/
/* US_CORE0 :: BYP :: RESERVED_0 [31:08] */
#define BCHP_US_CORE0_BYP_RESERVED_0_MASK                          0xffffff00
#define BCHP_US_CORE0_BYP_RESERVED_0_SHIFT                         8

/* US_CORE0 :: BYP :: CG_OFST [07:07] */
#define BCHP_US_CORE0_BYP_CG_OFST_MASK                             0x00000080
#define BCHP_US_CORE0_BYP_CG_OFST_SHIFT                            7

/* US_CORE0 :: BYP :: MOD_RF_LOCK [06:06] */
#define BCHP_US_CORE0_BYP_MOD_RF_LOCK_MASK                         0x00000040
#define BCHP_US_CORE0_BYP_MOD_RF_LOCK_SHIFT                        6

/* US_CORE0 :: BYP :: MOD_MIX_SEL_I_Qb [05:05] */
#define BCHP_US_CORE0_BYP_MOD_MIX_SEL_I_Qb_MASK                    0x00000020
#define BCHP_US_CORE0_BYP_MOD_MIX_SEL_I_Qb_SHIFT                   5

/* US_CORE0 :: BYP :: MOD_MIX [04:04] */
#define BCHP_US_CORE0_BYP_MOD_MIX_MASK                             0x00000010
#define BCHP_US_CORE0_BYP_MOD_MIX_SHIFT                            4

/* US_CORE0 :: BYP :: MOD_FILT2 [03:03] */
#define BCHP_US_CORE0_BYP_MOD_FILT2_MASK                           0x00000008
#define BCHP_US_CORE0_BYP_MOD_FILT2_SHIFT                          3

/* US_CORE0 :: BYP :: MOD_VID [02:02] */
#define BCHP_US_CORE0_BYP_MOD_VID_MASK                             0x00000004
#define BCHP_US_CORE0_BYP_MOD_VID_SHIFT                            2

/* US_CORE0 :: BYP :: MOD_FILT1 [01:01] */
#define BCHP_US_CORE0_BYP_MOD_FILT1_MASK                           0x00000002
#define BCHP_US_CORE0_BYP_MOD_FILT1_SHIFT                          1

/* US_CORE0 :: BYP :: PREQ [00:00] */
#define BCHP_US_CORE0_BYP_PREQ_MASK                                0x00000001
#define BCHP_US_CORE0_BYP_PREQ_SHIFT                               0

/***************************************************************************
 *CG_MISC - Clock Generator Miscellaneous Control
 ***************************************************************************/
/* US_CORE0 :: CG_MISC :: RESERVED_1 [31:05] */
#define BCHP_US_CORE0_CG_MISC_RESERVED_1_MASK                      0xffffffe0
#define BCHP_US_CORE0_CG_MISC_RESERVED_1_SHIFT                     5

/* US_CORE0 :: CG_MISC :: DISABLE_CLK_TC_REF [04:04] */
#define BCHP_US_CORE0_CG_MISC_DISABLE_CLK_TC_REF_MASK              0x00000010
#define BCHP_US_CORE0_CG_MISC_DISABLE_CLK_TC_REF_SHIFT             4

/* US_CORE0 :: CG_MISC :: RESERVED_0 [03:03] */
#define BCHP_US_CORE0_CG_MISC_RESERVED_0_MASK                      0x00000008
#define BCHP_US_CORE0_CG_MISC_RESERVED_0_SHIFT                     3

/* US_CORE0 :: CG_MISC :: TX_MODE [02:02] */
#define BCHP_US_CORE0_CG_MISC_TX_MODE_MASK                         0x00000004
#define BCHP_US_CORE0_CG_MISC_TX_MODE_SHIFT                        2

/* US_CORE0 :: CG_MISC :: FCW_SRC [01:00] */
#define BCHP_US_CORE0_CG_MISC_FCW_SRC_MASK                         0x00000003
#define BCHP_US_CORE0_CG_MISC_FCW_SRC_SHIFT                        0

/***************************************************************************
 *CG_LS_FCW_1 - Clock Generator Local Software Frequency Control Word (CG_LS_FCW[37:32])
 ***************************************************************************/
/* US_CORE0 :: CG_LS_FCW_1 :: RESERVED [31:06] */
#define BCHP_US_CORE0_CG_LS_FCW_1_RESERVED_MASK                    0xffffffc0
#define BCHP_US_CORE0_CG_LS_FCW_1_RESERVED_SHIFT                   6

/* US_CORE0 :: CG_LS_FCW_1 :: CG_LS_FCW_37_32_ [05:00] */
#define BCHP_US_CORE0_CG_LS_FCW_1_CG_LS_FCW_37_32__MASK            0x0000003f
#define BCHP_US_CORE0_CG_LS_FCW_1_CG_LS_FCW_37_32__SHIFT           0

/***************************************************************************
 *CG_LS_FCW_0 - Clock Generator Local Software Frequency Control Word (CG_LS_FCW[31:00])
 ***************************************************************************/
/* US_CORE0 :: CG_LS_FCW_0 :: CG_LS_FCW_31_00_ [31:00] */
#define BCHP_US_CORE0_CG_LS_FCW_0_CG_LS_FCW_31_00__MASK            0xffffffff
#define BCHP_US_CORE0_CG_LS_FCW_0_CG_LS_FCW_31_00__SHIFT           0

/***************************************************************************
 *CG_LS_FCW_SCL_NUM - Clock Generator Local Software Frequency Control Word Numerator Scale Factor
 ***************************************************************************/
/* US_CORE0 :: CG_LS_FCW_SCL_NUM :: RESERVED [31:16] */
#define BCHP_US_CORE0_CG_LS_FCW_SCL_NUM_RESERVED_MASK              0xffff0000
#define BCHP_US_CORE0_CG_LS_FCW_SCL_NUM_RESERVED_SHIFT             16

/* US_CORE0 :: CG_LS_FCW_SCL_NUM :: CG_LS_FCW_SCL_NUM [15:00] */
#define BCHP_US_CORE0_CG_LS_FCW_SCL_NUM_CG_LS_FCW_SCL_NUM_MASK     0x0000ffff
#define BCHP_US_CORE0_CG_LS_FCW_SCL_NUM_CG_LS_FCW_SCL_NUM_SHIFT    0

/***************************************************************************
 *CG_LS_FCW_SCL_DEN - Clock Generator Local Software Frequency Control Word Denominator Scale Factor
 ***************************************************************************/
/* US_CORE0 :: CG_LS_FCW_SCL_DEN :: RESERVED [31:22] */
#define BCHP_US_CORE0_CG_LS_FCW_SCL_DEN_RESERVED_MASK              0xffc00000
#define BCHP_US_CORE0_CG_LS_FCW_SCL_DEN_RESERVED_SHIFT             22

/* US_CORE0 :: CG_LS_FCW_SCL_DEN :: CG_LS_FCW_SCL_DEN [21:00] */
#define BCHP_US_CORE0_CG_LS_FCW_SCL_DEN_CG_LS_FCW_SCL_DEN_MASK     0x003fffff
#define BCHP_US_CORE0_CG_LS_FCW_SCL_DEN_CG_LS_FCW_SCL_DEN_SHIFT    0

/***************************************************************************
 *CG_BAUD_RATE - Upstream Baud Rate Control
 ***************************************************************************/
/* US_CORE0 :: CG_BAUD_RATE :: RESERVED [31:03] */
#define BCHP_US_CORE0_CG_BAUD_RATE_RESERVED_MASK                   0xfffffff8
#define BCHP_US_CORE0_CG_BAUD_RATE_RESERVED_SHIFT                  3

/* US_CORE0 :: CG_BAUD_RATE :: CG_BAUD_RATE [02:00] */
#define BCHP_US_CORE0_CG_BAUD_RATE_CG_BAUD_RATE_MASK               0x00000007
#define BCHP_US_CORE0_CG_BAUD_RATE_CG_BAUD_RATE_SHIFT              0

/***************************************************************************
 *CG_FRAC_TIME_ADJ - Upstream Fractional Time Adjustment
 ***************************************************************************/
/* US_CORE0 :: CG_FRAC_TIME_ADJ :: RESERVED [31:08] */
#define BCHP_US_CORE0_CG_FRAC_TIME_ADJ_RESERVED_MASK               0xffffff00
#define BCHP_US_CORE0_CG_FRAC_TIME_ADJ_RESERVED_SHIFT              8

/* US_CORE0 :: CG_FRAC_TIME_ADJ :: CG_FRAC_TIME_ADJ [07:00] */
#define BCHP_US_CORE0_CG_FRAC_TIME_ADJ_CG_FRAC_TIME_ADJ_MASK       0x000000ff
#define BCHP_US_CORE0_CG_FRAC_TIME_ADJ_CG_FRAC_TIME_ADJ_SHIFT      0

/***************************************************************************
 *PREQ_MISC - Pre-Equalizer Miscellaneous Control
 ***************************************************************************/
/* US_CORE0 :: PREQ_MISC :: RESERVED_1 [31:04] */
#define BCHP_US_CORE0_PREQ_MISC_RESERVED_1_MASK                    0xfffffff0
#define BCHP_US_CORE0_PREQ_MISC_RESERVED_1_SHIFT                   4

/* US_CORE0 :: PREQ_MISC :: RESERVED_0 [03:01] */
#define BCHP_US_CORE0_PREQ_MISC_RESERVED_0_MASK                    0x0000000e
#define BCHP_US_CORE0_PREQ_MISC_RESERVED_0_SHIFT                   1

/* US_CORE0 :: PREQ_MISC :: PREQ_GAIN [00:00] */
#define BCHP_US_CORE0_PREQ_MISC_PREQ_GAIN_MASK                     0x00000001
#define BCHP_US_CORE0_PREQ_MISC_PREQ_GAIN_SHIFT                    0

/***************************************************************************
 *PREQ_IMP - Pre-Equalizer Impulse Control
 ***************************************************************************/
/* US_CORE0 :: PREQ_IMP :: RESERVED_3 [31:24] */
#define BCHP_US_CORE0_PREQ_IMP_RESERVED_3_MASK                     0xff000000
#define BCHP_US_CORE0_PREQ_IMP_RESERVED_3_SHIFT                    24

/* US_CORE0 :: PREQ_IMP :: RESERVED_2 [23:21] */
#define BCHP_US_CORE0_PREQ_IMP_RESERVED_2_MASK                     0x00e00000
#define BCHP_US_CORE0_PREQ_IMP_RESERVED_2_SHIFT                    21

/* US_CORE0 :: PREQ_IMP :: USE_IMP_LEN [20:16] */
#define BCHP_US_CORE0_PREQ_IMP_USE_IMP_LEN_MASK                    0x001f0000
#define BCHP_US_CORE0_PREQ_IMP_USE_IMP_LEN_SHIFT                   16

/* US_CORE0 :: PREQ_IMP :: RESERVED_1 [15:13] */
#define BCHP_US_CORE0_PREQ_IMP_RESERVED_1_MASK                     0x0000e000
#define BCHP_US_CORE0_PREQ_IMP_RESERVED_1_SHIFT                    13

/* US_CORE0 :: PREQ_IMP :: IMP_EXT_LEN [12:08] */
#define BCHP_US_CORE0_PREQ_IMP_IMP_EXT_LEN_MASK                    0x00001f00
#define BCHP_US_CORE0_PREQ_IMP_IMP_EXT_LEN_SHIFT                   8

/* US_CORE0 :: PREQ_IMP :: RESERVED_0 [07:05] */
#define BCHP_US_CORE0_PREQ_IMP_RESERVED_0_MASK                     0x000000e0
#define BCHP_US_CORE0_PREQ_IMP_RESERVED_0_SHIFT                    5

/* US_CORE0 :: PREQ_IMP :: IMP_LOC [04:00] */
#define BCHP_US_CORE0_PREQ_IMP_IMP_LOC_MASK                        0x0000001f
#define BCHP_US_CORE0_PREQ_IMP_IMP_LOC_SHIFT                       0

/***************************************************************************
 *PREQ_SFT_DIN - Pre-Equalizer Software Data Input
 ***************************************************************************/
/* US_CORE0 :: PREQ_SFT_DIN :: PREQ_SFT_DIN [31:00] */
#define BCHP_US_CORE0_PREQ_SFT_DIN_PREQ_SFT_DIN_MASK               0xffffffff
#define BCHP_US_CORE0_PREQ_SFT_DIN_PREQ_SFT_DIN_SHIFT              0

/***************************************************************************
 *PREQ_COEFF_00 - Pre-Equalizer Tap 00 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: PREQ_COEFF_00 :: PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_PREQ_COEFF_00_PREQ_COEFF_I_MASK              0xfff00000
#define BCHP_US_CORE0_PREQ_COEFF_00_PREQ_COEFF_I_SHIFT             20

/* US_CORE0 :: PREQ_COEFF_00 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_PREQ_COEFF_00_RESERVED_1_MASK                0x000f0000
#define BCHP_US_CORE0_PREQ_COEFF_00_RESERVED_1_SHIFT               16

/* US_CORE0 :: PREQ_COEFF_00 :: PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_PREQ_COEFF_00_PREQ_COEFF_Q_MASK              0x0000fff0
#define BCHP_US_CORE0_PREQ_COEFF_00_PREQ_COEFF_Q_SHIFT             4

/* US_CORE0 :: PREQ_COEFF_00 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_PREQ_COEFF_00_RESERVED_0_MASK                0x0000000f
#define BCHP_US_CORE0_PREQ_COEFF_00_RESERVED_0_SHIFT               0

/***************************************************************************
 *PREQ_COEFF_01 - Pre-Equalizer Tap 01 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: PREQ_COEFF_01 :: PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_PREQ_COEFF_01_PREQ_COEFF_I_MASK              0xfff00000
#define BCHP_US_CORE0_PREQ_COEFF_01_PREQ_COEFF_I_SHIFT             20

/* US_CORE0 :: PREQ_COEFF_01 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_PREQ_COEFF_01_RESERVED_1_MASK                0x000f0000
#define BCHP_US_CORE0_PREQ_COEFF_01_RESERVED_1_SHIFT               16

/* US_CORE0 :: PREQ_COEFF_01 :: PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_PREQ_COEFF_01_PREQ_COEFF_Q_MASK              0x0000fff0
#define BCHP_US_CORE0_PREQ_COEFF_01_PREQ_COEFF_Q_SHIFT             4

/* US_CORE0 :: PREQ_COEFF_01 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_PREQ_COEFF_01_RESERVED_0_MASK                0x0000000f
#define BCHP_US_CORE0_PREQ_COEFF_01_RESERVED_0_SHIFT               0

/***************************************************************************
 *PREQ_COEFF_02 - Pre-Equalizer Tap 02 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: PREQ_COEFF_02 :: PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_PREQ_COEFF_02_PREQ_COEFF_I_MASK              0xfff00000
#define BCHP_US_CORE0_PREQ_COEFF_02_PREQ_COEFF_I_SHIFT             20

/* US_CORE0 :: PREQ_COEFF_02 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_PREQ_COEFF_02_RESERVED_1_MASK                0x000f0000
#define BCHP_US_CORE0_PREQ_COEFF_02_RESERVED_1_SHIFT               16

/* US_CORE0 :: PREQ_COEFF_02 :: PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_PREQ_COEFF_02_PREQ_COEFF_Q_MASK              0x0000fff0
#define BCHP_US_CORE0_PREQ_COEFF_02_PREQ_COEFF_Q_SHIFT             4

/* US_CORE0 :: PREQ_COEFF_02 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_PREQ_COEFF_02_RESERVED_0_MASK                0x0000000f
#define BCHP_US_CORE0_PREQ_COEFF_02_RESERVED_0_SHIFT               0

/***************************************************************************
 *PREQ_COEFF_03 - Pre-Equalizer Tap 03 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: PREQ_COEFF_03 :: PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_PREQ_COEFF_03_PREQ_COEFF_I_MASK              0xfff00000
#define BCHP_US_CORE0_PREQ_COEFF_03_PREQ_COEFF_I_SHIFT             20

/* US_CORE0 :: PREQ_COEFF_03 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_PREQ_COEFF_03_RESERVED_1_MASK                0x000f0000
#define BCHP_US_CORE0_PREQ_COEFF_03_RESERVED_1_SHIFT               16

/* US_CORE0 :: PREQ_COEFF_03 :: PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_PREQ_COEFF_03_PREQ_COEFF_Q_MASK              0x0000fff0
#define BCHP_US_CORE0_PREQ_COEFF_03_PREQ_COEFF_Q_SHIFT             4

/* US_CORE0 :: PREQ_COEFF_03 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_PREQ_COEFF_03_RESERVED_0_MASK                0x0000000f
#define BCHP_US_CORE0_PREQ_COEFF_03_RESERVED_0_SHIFT               0

/***************************************************************************
 *PREQ_COEFF_04 - Pre-Equalizer Tap 04 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: PREQ_COEFF_04 :: PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_PREQ_COEFF_04_PREQ_COEFF_I_MASK              0xfff00000
#define BCHP_US_CORE0_PREQ_COEFF_04_PREQ_COEFF_I_SHIFT             20

/* US_CORE0 :: PREQ_COEFF_04 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_PREQ_COEFF_04_RESERVED_1_MASK                0x000f0000
#define BCHP_US_CORE0_PREQ_COEFF_04_RESERVED_1_SHIFT               16

/* US_CORE0 :: PREQ_COEFF_04 :: PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_PREQ_COEFF_04_PREQ_COEFF_Q_MASK              0x0000fff0
#define BCHP_US_CORE0_PREQ_COEFF_04_PREQ_COEFF_Q_SHIFT             4

/* US_CORE0 :: PREQ_COEFF_04 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_PREQ_COEFF_04_RESERVED_0_MASK                0x0000000f
#define BCHP_US_CORE0_PREQ_COEFF_04_RESERVED_0_SHIFT               0

/***************************************************************************
 *PREQ_COEFF_05 - Pre-Equalizer Tap 05 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: PREQ_COEFF_05 :: PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_PREQ_COEFF_05_PREQ_COEFF_I_MASK              0xfff00000
#define BCHP_US_CORE0_PREQ_COEFF_05_PREQ_COEFF_I_SHIFT             20

/* US_CORE0 :: PREQ_COEFF_05 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_PREQ_COEFF_05_RESERVED_1_MASK                0x000f0000
#define BCHP_US_CORE0_PREQ_COEFF_05_RESERVED_1_SHIFT               16

/* US_CORE0 :: PREQ_COEFF_05 :: PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_PREQ_COEFF_05_PREQ_COEFF_Q_MASK              0x0000fff0
#define BCHP_US_CORE0_PREQ_COEFF_05_PREQ_COEFF_Q_SHIFT             4

/* US_CORE0 :: PREQ_COEFF_05 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_PREQ_COEFF_05_RESERVED_0_MASK                0x0000000f
#define BCHP_US_CORE0_PREQ_COEFF_05_RESERVED_0_SHIFT               0

/***************************************************************************
 *PREQ_COEFF_06 - Pre-Equalizer Tap 06 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: PREQ_COEFF_06 :: PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_PREQ_COEFF_06_PREQ_COEFF_I_MASK              0xfff00000
#define BCHP_US_CORE0_PREQ_COEFF_06_PREQ_COEFF_I_SHIFT             20

/* US_CORE0 :: PREQ_COEFF_06 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_PREQ_COEFF_06_RESERVED_1_MASK                0x000f0000
#define BCHP_US_CORE0_PREQ_COEFF_06_RESERVED_1_SHIFT               16

/* US_CORE0 :: PREQ_COEFF_06 :: PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_PREQ_COEFF_06_PREQ_COEFF_Q_MASK              0x0000fff0
#define BCHP_US_CORE0_PREQ_COEFF_06_PREQ_COEFF_Q_SHIFT             4

/* US_CORE0 :: PREQ_COEFF_06 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_PREQ_COEFF_06_RESERVED_0_MASK                0x0000000f
#define BCHP_US_CORE0_PREQ_COEFF_06_RESERVED_0_SHIFT               0

/***************************************************************************
 *PREQ_COEFF_07 - Pre-Equalizer Tap 07 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: PREQ_COEFF_07 :: PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_PREQ_COEFF_07_PREQ_COEFF_I_MASK              0xfff00000
#define BCHP_US_CORE0_PREQ_COEFF_07_PREQ_COEFF_I_SHIFT             20

/* US_CORE0 :: PREQ_COEFF_07 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_PREQ_COEFF_07_RESERVED_1_MASK                0x000f0000
#define BCHP_US_CORE0_PREQ_COEFF_07_RESERVED_1_SHIFT               16

/* US_CORE0 :: PREQ_COEFF_07 :: PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_PREQ_COEFF_07_PREQ_COEFF_Q_MASK              0x0000fff0
#define BCHP_US_CORE0_PREQ_COEFF_07_PREQ_COEFF_Q_SHIFT             4

/* US_CORE0 :: PREQ_COEFF_07 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_PREQ_COEFF_07_RESERVED_0_MASK                0x0000000f
#define BCHP_US_CORE0_PREQ_COEFF_07_RESERVED_0_SHIFT               0

/***************************************************************************
 *PREQ_COEFF_08 - Pre-Equalizer Tap 08 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: PREQ_COEFF_08 :: PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_PREQ_COEFF_08_PREQ_COEFF_I_MASK              0xfff00000
#define BCHP_US_CORE0_PREQ_COEFF_08_PREQ_COEFF_I_SHIFT             20

/* US_CORE0 :: PREQ_COEFF_08 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_PREQ_COEFF_08_RESERVED_1_MASK                0x000f0000
#define BCHP_US_CORE0_PREQ_COEFF_08_RESERVED_1_SHIFT               16

/* US_CORE0 :: PREQ_COEFF_08 :: PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_PREQ_COEFF_08_PREQ_COEFF_Q_MASK              0x0000fff0
#define BCHP_US_CORE0_PREQ_COEFF_08_PREQ_COEFF_Q_SHIFT             4

/* US_CORE0 :: PREQ_COEFF_08 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_PREQ_COEFF_08_RESERVED_0_MASK                0x0000000f
#define BCHP_US_CORE0_PREQ_COEFF_08_RESERVED_0_SHIFT               0

/***************************************************************************
 *PREQ_COEFF_09 - Pre-Equalizer Tap 09 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: PREQ_COEFF_09 :: PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_PREQ_COEFF_09_PREQ_COEFF_I_MASK              0xfff00000
#define BCHP_US_CORE0_PREQ_COEFF_09_PREQ_COEFF_I_SHIFT             20

/* US_CORE0 :: PREQ_COEFF_09 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_PREQ_COEFF_09_RESERVED_1_MASK                0x000f0000
#define BCHP_US_CORE0_PREQ_COEFF_09_RESERVED_1_SHIFT               16

/* US_CORE0 :: PREQ_COEFF_09 :: PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_PREQ_COEFF_09_PREQ_COEFF_Q_MASK              0x0000fff0
#define BCHP_US_CORE0_PREQ_COEFF_09_PREQ_COEFF_Q_SHIFT             4

/* US_CORE0 :: PREQ_COEFF_09 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_PREQ_COEFF_09_RESERVED_0_MASK                0x0000000f
#define BCHP_US_CORE0_PREQ_COEFF_09_RESERVED_0_SHIFT               0

/***************************************************************************
 *PREQ_COEFF_10 - Pre-Equalizer Tap 10 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: PREQ_COEFF_10 :: PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_PREQ_COEFF_10_PREQ_COEFF_I_MASK              0xfff00000
#define BCHP_US_CORE0_PREQ_COEFF_10_PREQ_COEFF_I_SHIFT             20

/* US_CORE0 :: PREQ_COEFF_10 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_PREQ_COEFF_10_RESERVED_1_MASK                0x000f0000
#define BCHP_US_CORE0_PREQ_COEFF_10_RESERVED_1_SHIFT               16

/* US_CORE0 :: PREQ_COEFF_10 :: PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_PREQ_COEFF_10_PREQ_COEFF_Q_MASK              0x0000fff0
#define BCHP_US_CORE0_PREQ_COEFF_10_PREQ_COEFF_Q_SHIFT             4

/* US_CORE0 :: PREQ_COEFF_10 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_PREQ_COEFF_10_RESERVED_0_MASK                0x0000000f
#define BCHP_US_CORE0_PREQ_COEFF_10_RESERVED_0_SHIFT               0

/***************************************************************************
 *PREQ_COEFF_11 - Pre-Equalizer Tap 11 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: PREQ_COEFF_11 :: PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_PREQ_COEFF_11_PREQ_COEFF_I_MASK              0xfff00000
#define BCHP_US_CORE0_PREQ_COEFF_11_PREQ_COEFF_I_SHIFT             20

/* US_CORE0 :: PREQ_COEFF_11 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_PREQ_COEFF_11_RESERVED_1_MASK                0x000f0000
#define BCHP_US_CORE0_PREQ_COEFF_11_RESERVED_1_SHIFT               16

/* US_CORE0 :: PREQ_COEFF_11 :: PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_PREQ_COEFF_11_PREQ_COEFF_Q_MASK              0x0000fff0
#define BCHP_US_CORE0_PREQ_COEFF_11_PREQ_COEFF_Q_SHIFT             4

/* US_CORE0 :: PREQ_COEFF_11 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_PREQ_COEFF_11_RESERVED_0_MASK                0x0000000f
#define BCHP_US_CORE0_PREQ_COEFF_11_RESERVED_0_SHIFT               0

/***************************************************************************
 *PREQ_COEFF_12 - Pre-Equalizer Tap 12 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: PREQ_COEFF_12 :: PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_PREQ_COEFF_12_PREQ_COEFF_I_MASK              0xfff00000
#define BCHP_US_CORE0_PREQ_COEFF_12_PREQ_COEFF_I_SHIFT             20

/* US_CORE0 :: PREQ_COEFF_12 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_PREQ_COEFF_12_RESERVED_1_MASK                0x000f0000
#define BCHP_US_CORE0_PREQ_COEFF_12_RESERVED_1_SHIFT               16

/* US_CORE0 :: PREQ_COEFF_12 :: PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_PREQ_COEFF_12_PREQ_COEFF_Q_MASK              0x0000fff0
#define BCHP_US_CORE0_PREQ_COEFF_12_PREQ_COEFF_Q_SHIFT             4

/* US_CORE0 :: PREQ_COEFF_12 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_PREQ_COEFF_12_RESERVED_0_MASK                0x0000000f
#define BCHP_US_CORE0_PREQ_COEFF_12_RESERVED_0_SHIFT               0

/***************************************************************************
 *PREQ_COEFF_13 - Pre-Equalizer Tap 13 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: PREQ_COEFF_13 :: PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_PREQ_COEFF_13_PREQ_COEFF_I_MASK              0xfff00000
#define BCHP_US_CORE0_PREQ_COEFF_13_PREQ_COEFF_I_SHIFT             20

/* US_CORE0 :: PREQ_COEFF_13 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_PREQ_COEFF_13_RESERVED_1_MASK                0x000f0000
#define BCHP_US_CORE0_PREQ_COEFF_13_RESERVED_1_SHIFT               16

/* US_CORE0 :: PREQ_COEFF_13 :: PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_PREQ_COEFF_13_PREQ_COEFF_Q_MASK              0x0000fff0
#define BCHP_US_CORE0_PREQ_COEFF_13_PREQ_COEFF_Q_SHIFT             4

/* US_CORE0 :: PREQ_COEFF_13 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_PREQ_COEFF_13_RESERVED_0_MASK                0x0000000f
#define BCHP_US_CORE0_PREQ_COEFF_13_RESERVED_0_SHIFT               0

/***************************************************************************
 *PREQ_COEFF_14 - Pre-Equalizer Tap 14 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: PREQ_COEFF_14 :: PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_PREQ_COEFF_14_PREQ_COEFF_I_MASK              0xfff00000
#define BCHP_US_CORE0_PREQ_COEFF_14_PREQ_COEFF_I_SHIFT             20

/* US_CORE0 :: PREQ_COEFF_14 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_PREQ_COEFF_14_RESERVED_1_MASK                0x000f0000
#define BCHP_US_CORE0_PREQ_COEFF_14_RESERVED_1_SHIFT               16

/* US_CORE0 :: PREQ_COEFF_14 :: PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_PREQ_COEFF_14_PREQ_COEFF_Q_MASK              0x0000fff0
#define BCHP_US_CORE0_PREQ_COEFF_14_PREQ_COEFF_Q_SHIFT             4

/* US_CORE0 :: PREQ_COEFF_14 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_PREQ_COEFF_14_RESERVED_0_MASK                0x0000000f
#define BCHP_US_CORE0_PREQ_COEFF_14_RESERVED_0_SHIFT               0

/***************************************************************************
 *PREQ_COEFF_15 - Pre-Equalizer Tap 15 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: PREQ_COEFF_15 :: PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_PREQ_COEFF_15_PREQ_COEFF_I_MASK              0xfff00000
#define BCHP_US_CORE0_PREQ_COEFF_15_PREQ_COEFF_I_SHIFT             20

/* US_CORE0 :: PREQ_COEFF_15 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_PREQ_COEFF_15_RESERVED_1_MASK                0x000f0000
#define BCHP_US_CORE0_PREQ_COEFF_15_RESERVED_1_SHIFT               16

/* US_CORE0 :: PREQ_COEFF_15 :: PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_PREQ_COEFF_15_PREQ_COEFF_Q_MASK              0x0000fff0
#define BCHP_US_CORE0_PREQ_COEFF_15_PREQ_COEFF_Q_SHIFT             4

/* US_CORE0 :: PREQ_COEFF_15 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_PREQ_COEFF_15_RESERVED_0_MASK                0x0000000f
#define BCHP_US_CORE0_PREQ_COEFF_15_RESERVED_0_SHIFT               0

/***************************************************************************
 *PREQ_COEFF_16 - Pre-Equalizer Tap 16 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: PREQ_COEFF_16 :: PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_PREQ_COEFF_16_PREQ_COEFF_I_MASK              0xfff00000
#define BCHP_US_CORE0_PREQ_COEFF_16_PREQ_COEFF_I_SHIFT             20

/* US_CORE0 :: PREQ_COEFF_16 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_PREQ_COEFF_16_RESERVED_1_MASK                0x000f0000
#define BCHP_US_CORE0_PREQ_COEFF_16_RESERVED_1_SHIFT               16

/* US_CORE0 :: PREQ_COEFF_16 :: PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_PREQ_COEFF_16_PREQ_COEFF_Q_MASK              0x0000fff0
#define BCHP_US_CORE0_PREQ_COEFF_16_PREQ_COEFF_Q_SHIFT             4

/* US_CORE0 :: PREQ_COEFF_16 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_PREQ_COEFF_16_RESERVED_0_MASK                0x0000000f
#define BCHP_US_CORE0_PREQ_COEFF_16_RESERVED_0_SHIFT               0

/***************************************************************************
 *PREQ_COEFF_17 - Pre-Equalizer Tap 17 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: PREQ_COEFF_17 :: PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_PREQ_COEFF_17_PREQ_COEFF_I_MASK              0xfff00000
#define BCHP_US_CORE0_PREQ_COEFF_17_PREQ_COEFF_I_SHIFT             20

/* US_CORE0 :: PREQ_COEFF_17 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_PREQ_COEFF_17_RESERVED_1_MASK                0x000f0000
#define BCHP_US_CORE0_PREQ_COEFF_17_RESERVED_1_SHIFT               16

/* US_CORE0 :: PREQ_COEFF_17 :: PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_PREQ_COEFF_17_PREQ_COEFF_Q_MASK              0x0000fff0
#define BCHP_US_CORE0_PREQ_COEFF_17_PREQ_COEFF_Q_SHIFT             4

/* US_CORE0 :: PREQ_COEFF_17 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_PREQ_COEFF_17_RESERVED_0_MASK                0x0000000f
#define BCHP_US_CORE0_PREQ_COEFF_17_RESERVED_0_SHIFT               0

/***************************************************************************
 *PREQ_COEFF_18 - Pre-Equalizer Tap 18 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: PREQ_COEFF_18 :: PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_PREQ_COEFF_18_PREQ_COEFF_I_MASK              0xfff00000
#define BCHP_US_CORE0_PREQ_COEFF_18_PREQ_COEFF_I_SHIFT             20

/* US_CORE0 :: PREQ_COEFF_18 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_PREQ_COEFF_18_RESERVED_1_MASK                0x000f0000
#define BCHP_US_CORE0_PREQ_COEFF_18_RESERVED_1_SHIFT               16

/* US_CORE0 :: PREQ_COEFF_18 :: PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_PREQ_COEFF_18_PREQ_COEFF_Q_MASK              0x0000fff0
#define BCHP_US_CORE0_PREQ_COEFF_18_PREQ_COEFF_Q_SHIFT             4

/* US_CORE0 :: PREQ_COEFF_18 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_PREQ_COEFF_18_RESERVED_0_MASK                0x0000000f
#define BCHP_US_CORE0_PREQ_COEFF_18_RESERVED_0_SHIFT               0

/***************************************************************************
 *PREQ_COEFF_19 - Pre-Equalizer Tap 19 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: PREQ_COEFF_19 :: PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_PREQ_COEFF_19_PREQ_COEFF_I_MASK              0xfff00000
#define BCHP_US_CORE0_PREQ_COEFF_19_PREQ_COEFF_I_SHIFT             20

/* US_CORE0 :: PREQ_COEFF_19 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_PREQ_COEFF_19_RESERVED_1_MASK                0x000f0000
#define BCHP_US_CORE0_PREQ_COEFF_19_RESERVED_1_SHIFT               16

/* US_CORE0 :: PREQ_COEFF_19 :: PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_PREQ_COEFF_19_PREQ_COEFF_Q_MASK              0x0000fff0
#define BCHP_US_CORE0_PREQ_COEFF_19_PREQ_COEFF_Q_SHIFT             4

/* US_CORE0 :: PREQ_COEFF_19 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_PREQ_COEFF_19_RESERVED_0_MASK                0x0000000f
#define BCHP_US_CORE0_PREQ_COEFF_19_RESERVED_0_SHIFT               0

/***************************************************************************
 *PREQ_COEFF_20 - Pre-Equalizer Tap 20 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: PREQ_COEFF_20 :: PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_PREQ_COEFF_20_PREQ_COEFF_I_MASK              0xfff00000
#define BCHP_US_CORE0_PREQ_COEFF_20_PREQ_COEFF_I_SHIFT             20

/* US_CORE0 :: PREQ_COEFF_20 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_PREQ_COEFF_20_RESERVED_1_MASK                0x000f0000
#define BCHP_US_CORE0_PREQ_COEFF_20_RESERVED_1_SHIFT               16

/* US_CORE0 :: PREQ_COEFF_20 :: PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_PREQ_COEFF_20_PREQ_COEFF_Q_MASK              0x0000fff0
#define BCHP_US_CORE0_PREQ_COEFF_20_PREQ_COEFF_Q_SHIFT             4

/* US_CORE0 :: PREQ_COEFF_20 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_PREQ_COEFF_20_RESERVED_0_MASK                0x0000000f
#define BCHP_US_CORE0_PREQ_COEFF_20_RESERVED_0_SHIFT               0

/***************************************************************************
 *PREQ_COEFF_21 - Pre-Equalizer Tap 21 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: PREQ_COEFF_21 :: PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_PREQ_COEFF_21_PREQ_COEFF_I_MASK              0xfff00000
#define BCHP_US_CORE0_PREQ_COEFF_21_PREQ_COEFF_I_SHIFT             20

/* US_CORE0 :: PREQ_COEFF_21 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_PREQ_COEFF_21_RESERVED_1_MASK                0x000f0000
#define BCHP_US_CORE0_PREQ_COEFF_21_RESERVED_1_SHIFT               16

/* US_CORE0 :: PREQ_COEFF_21 :: PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_PREQ_COEFF_21_PREQ_COEFF_Q_MASK              0x0000fff0
#define BCHP_US_CORE0_PREQ_COEFF_21_PREQ_COEFF_Q_SHIFT             4

/* US_CORE0 :: PREQ_COEFF_21 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_PREQ_COEFF_21_RESERVED_0_MASK                0x0000000f
#define BCHP_US_CORE0_PREQ_COEFF_21_RESERVED_0_SHIFT               0

/***************************************************************************
 *PREQ_COEFF_22 - Pre-Equalizer Tap 22 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: PREQ_COEFF_22 :: PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_PREQ_COEFF_22_PREQ_COEFF_I_MASK              0xfff00000
#define BCHP_US_CORE0_PREQ_COEFF_22_PREQ_COEFF_I_SHIFT             20

/* US_CORE0 :: PREQ_COEFF_22 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_PREQ_COEFF_22_RESERVED_1_MASK                0x000f0000
#define BCHP_US_CORE0_PREQ_COEFF_22_RESERVED_1_SHIFT               16

/* US_CORE0 :: PREQ_COEFF_22 :: PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_PREQ_COEFF_22_PREQ_COEFF_Q_MASK              0x0000fff0
#define BCHP_US_CORE0_PREQ_COEFF_22_PREQ_COEFF_Q_SHIFT             4

/* US_CORE0 :: PREQ_COEFF_22 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_PREQ_COEFF_22_RESERVED_0_MASK                0x0000000f
#define BCHP_US_CORE0_PREQ_COEFF_22_RESERVED_0_SHIFT               0

/***************************************************************************
 *PREQ_COEFF_23 - Pre-Equalizer Tap 23 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: PREQ_COEFF_23 :: PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_PREQ_COEFF_23_PREQ_COEFF_I_MASK              0xfff00000
#define BCHP_US_CORE0_PREQ_COEFF_23_PREQ_COEFF_I_SHIFT             20

/* US_CORE0 :: PREQ_COEFF_23 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_PREQ_COEFF_23_RESERVED_1_MASK                0x000f0000
#define BCHP_US_CORE0_PREQ_COEFF_23_RESERVED_1_SHIFT               16

/* US_CORE0 :: PREQ_COEFF_23 :: PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_PREQ_COEFF_23_PREQ_COEFF_Q_MASK              0x0000fff0
#define BCHP_US_CORE0_PREQ_COEFF_23_PREQ_COEFF_Q_SHIFT             4

/* US_CORE0 :: PREQ_COEFF_23 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_PREQ_COEFF_23_RESERVED_0_MASK                0x0000000f
#define BCHP_US_CORE0_PREQ_COEFF_23_RESERVED_0_SHIFT               0

/***************************************************************************
 *MOD_MISC - Modulator Miscellaneous Control
 ***************************************************************************/
/* US_CORE0 :: MOD_MISC :: RESERVED_0 [31:04] */
#define BCHP_US_CORE0_MOD_MISC_RESERVED_0_MASK                     0xfffffff0
#define BCHP_US_CORE0_MOD_MISC_RESERVED_0_SHIFT                    4

/* US_CORE0 :: MOD_MISC :: USE_FCW2 [03:03] */
#define BCHP_US_CORE0_MOD_MISC_USE_FCW2_MASK                       0x00000008
#define BCHP_US_CORE0_MOD_MISC_USE_FCW2_SHIFT                      3

/* US_CORE0 :: MOD_MISC :: SP_INV [02:02] */
#define BCHP_US_CORE0_MOD_MISC_SP_INV_MASK                         0x00000004
#define BCHP_US_CORE0_MOD_MISC_SP_INV_SHIFT                        2

/* US_CORE0 :: MOD_MISC :: ALPHA [01:00] */
#define BCHP_US_CORE0_MOD_MISC_ALPHA_MASK                          0x00000003
#define BCHP_US_CORE0_MOD_MISC_ALPHA_SHIFT                         0

/***************************************************************************
 *MOD_NOM_RF1_FCW - Modulator Nominal RF1 Frequency Control Word
 ***************************************************************************/
/* US_CORE0 :: MOD_NOM_RF1_FCW :: MOD_NOM_RF1_FCW [31:00] */
#define BCHP_US_CORE0_MOD_NOM_RF1_FCW_MOD_NOM_RF1_FCW_MASK         0xffffffff
#define BCHP_US_CORE0_MOD_NOM_RF1_FCW_MOD_NOM_RF1_FCW_SHIFT        0

/***************************************************************************
 *MOD_NOM_RF2_FCW - Modulator Nominal RF2 Frequency Control Word
 ***************************************************************************/
/* US_CORE0 :: MOD_NOM_RF2_FCW :: MOD_NOM_RF2_FCW [31:00] */
#define BCHP_US_CORE0_MOD_NOM_RF2_FCW_MOD_NOM_RF2_FCW_MASK         0xffffffff
#define BCHP_US_CORE0_MOD_NOM_RF2_FCW_MOD_NOM_RF2_FCW_SHIFT        0

/***************************************************************************
 *MOD_RF_OFST_GAIN - Modulator RF Offset Gain
 ***************************************************************************/
/* US_CORE0 :: MOD_RF_OFST_GAIN :: MOD_RF_OFST_GAIN [31:00] */
#define BCHP_US_CORE0_MOD_RF_OFST_GAIN_MOD_RF_OFST_GAIN_MASK       0xffffffff
#define BCHP_US_CORE0_MOD_RF_OFST_GAIN_MOD_RF_OFST_GAIN_SHIFT      0

/***************************************************************************
 *MOD_GAIN - Modulator Output Gain
 ***************************************************************************/
/* US_CORE0 :: MOD_GAIN :: RESERVED [31:12] */
#define BCHP_US_CORE0_MOD_GAIN_RESERVED_MASK                       0xfffff000
#define BCHP_US_CORE0_MOD_GAIN_RESERVED_SHIFT                      12

/* US_CORE0 :: MOD_GAIN :: MOD_GAIN [11:00] */
#define BCHP_US_CORE0_MOD_GAIN_MOD_GAIN_MASK                       0x00000fff
#define BCHP_US_CORE0_MOD_GAIN_MOD_GAIN_SHIFT                      0

/***************************************************************************
 *INT_CG_MISC - Internal Clock Generator Misceallaneous Control
 ***************************************************************************/
/* US_CORE0 :: INT_CG_MISC :: RESERVED_3 [31:04] */
#define BCHP_US_CORE0_INT_CG_MISC_RESERVED_3_MASK                  0xfffffff0
#define BCHP_US_CORE0_INT_CG_MISC_RESERVED_3_SHIFT                 4

/* US_CORE0 :: INT_CG_MISC :: RESERVED_0 [03:03] */
#define BCHP_US_CORE0_INT_CG_MISC_RESERVED_0_MASK                  0x00000008
#define BCHP_US_CORE0_INT_CG_MISC_RESERVED_0_SHIFT                 3

/* US_CORE0 :: INT_CG_MISC :: TX_MODE [02:02] */
#define BCHP_US_CORE0_INT_CG_MISC_TX_MODE_MASK                     0x00000004
#define BCHP_US_CORE0_INT_CG_MISC_TX_MODE_SHIFT                    2

/* US_CORE0 :: INT_CG_MISC :: FCW_SRC [01:00] */
#define BCHP_US_CORE0_INT_CG_MISC_FCW_SRC_MASK                     0x00000003
#define BCHP_US_CORE0_INT_CG_MISC_FCW_SRC_SHIFT                    0

/***************************************************************************
 *INT_CG_FCW_1 - Internal Clock Generator Frequency Control Word (CG_FCW[37:32])
 ***************************************************************************/
/* US_CORE0 :: INT_CG_FCW_1 :: RESERVED [31:06] */
#define BCHP_US_CORE0_INT_CG_FCW_1_RESERVED_MASK                   0xffffffc0
#define BCHP_US_CORE0_INT_CG_FCW_1_RESERVED_SHIFT                  6

/* US_CORE0 :: INT_CG_FCW_1 :: CG_FCW_37_32_ [05:00] */
#define BCHP_US_CORE0_INT_CG_FCW_1_CG_FCW_37_32__MASK              0x0000003f
#define BCHP_US_CORE0_INT_CG_FCW_1_CG_FCW_37_32__SHIFT             0

/***************************************************************************
 *INT_CG_FCW_0 - Internal Clock Generator Frequency Control Word (CG_FCW[31:00])
 ***************************************************************************/
/* US_CORE0 :: INT_CG_FCW_0 :: INT_CG_SFT_31_00_ [31:00] */
#define BCHP_US_CORE0_INT_CG_FCW_0_INT_CG_SFT_31_00__MASK          0xffffffff
#define BCHP_US_CORE0_INT_CG_FCW_0_INT_CG_SFT_31_00__SHIFT         0

/***************************************************************************
 *INT_CG_FCW_SCL_NUM - Internal Clock Generator Reference Clock Frequency Numerator Factor
 ***************************************************************************/
/* US_CORE0 :: INT_CG_FCW_SCL_NUM :: RESERVED [31:16] */
#define BCHP_US_CORE0_INT_CG_FCW_SCL_NUM_RESERVED_MASK             0xffff0000
#define BCHP_US_CORE0_INT_CG_FCW_SCL_NUM_RESERVED_SHIFT            16

/* US_CORE0 :: INT_CG_FCW_SCL_NUM :: INT_CG_FCW_SCL_NUM [15:00] */
#define BCHP_US_CORE0_INT_CG_FCW_SCL_NUM_INT_CG_FCW_SCL_NUM_MASK   0x0000ffff
#define BCHP_US_CORE0_INT_CG_FCW_SCL_NUM_INT_CG_FCW_SCL_NUM_SHIFT  0

/***************************************************************************
 *INT_CG_FCW_SCL_DEN - Internal Clock Generator Reference Clock Frequency Denominator Factor
 ***************************************************************************/
/* US_CORE0 :: INT_CG_FCW_SCL_DEN :: RESERVED [31:22] */
#define BCHP_US_CORE0_INT_CG_FCW_SCL_DEN_RESERVED_MASK             0xffc00000
#define BCHP_US_CORE0_INT_CG_FCW_SCL_DEN_RESERVED_SHIFT            22

/* US_CORE0 :: INT_CG_FCW_SCL_DEN :: INT_CG_FCW_SCL_DEN [21:00] */
#define BCHP_US_CORE0_INT_CG_FCW_SCL_DEN_INT_CG_FCW_SCL_DEN_MASK   0x003fffff
#define BCHP_US_CORE0_INT_CG_FCW_SCL_DEN_INT_CG_FCW_SCL_DEN_SHIFT  0

/***************************************************************************
 *INT_CG_BAUD_RATE - Internal Upstream Baud Rate Control
 ***************************************************************************/
/* US_CORE0 :: INT_CG_BAUD_RATE :: RESERVED [31:03] */
#define BCHP_US_CORE0_INT_CG_BAUD_RATE_RESERVED_MASK               0xfffffff8
#define BCHP_US_CORE0_INT_CG_BAUD_RATE_RESERVED_SHIFT              3

/* US_CORE0 :: INT_CG_BAUD_RATE :: INT_CG_BAUD_RATE [02:00] */
#define BCHP_US_CORE0_INT_CG_BAUD_RATE_INT_CG_BAUD_RATE_MASK       0x00000007
#define BCHP_US_CORE0_INT_CG_BAUD_RATE_INT_CG_BAUD_RATE_SHIFT      0

/***************************************************************************
 *INT_PREQ_IMP - Internal Pre-Equalizer Impulse Control
 ***************************************************************************/
/* US_CORE0 :: INT_PREQ_IMP :: RESERVED_2 [31:21] */
#define BCHP_US_CORE0_INT_PREQ_IMP_RESERVED_2_MASK                 0xffe00000
#define BCHP_US_CORE0_INT_PREQ_IMP_RESERVED_2_SHIFT                21

/* US_CORE0 :: INT_PREQ_IMP :: INT_USE_IMP_LEN [20:16] */
#define BCHP_US_CORE0_INT_PREQ_IMP_INT_USE_IMP_LEN_MASK            0x001f0000
#define BCHP_US_CORE0_INT_PREQ_IMP_INT_USE_IMP_LEN_SHIFT           16

/* US_CORE0 :: INT_PREQ_IMP :: RESERVED_1 [15:13] */
#define BCHP_US_CORE0_INT_PREQ_IMP_RESERVED_1_MASK                 0x0000e000
#define BCHP_US_CORE0_INT_PREQ_IMP_RESERVED_1_SHIFT                13

/* US_CORE0 :: INT_PREQ_IMP :: INT_IMP_EXT_LEN [12:08] */
#define BCHP_US_CORE0_INT_PREQ_IMP_INT_IMP_EXT_LEN_MASK            0x00001f00
#define BCHP_US_CORE0_INT_PREQ_IMP_INT_IMP_EXT_LEN_SHIFT           8

/* US_CORE0 :: INT_PREQ_IMP :: RESERVED_0 [07:05] */
#define BCHP_US_CORE0_INT_PREQ_IMP_RESERVED_0_MASK                 0x000000e0
#define BCHP_US_CORE0_INT_PREQ_IMP_RESERVED_0_SHIFT                5

/* US_CORE0 :: INT_PREQ_IMP :: INT_IMP_LOC [04:00] */
#define BCHP_US_CORE0_INT_PREQ_IMP_INT_IMP_LOC_MASK                0x0000001f
#define BCHP_US_CORE0_INT_PREQ_IMP_INT_IMP_LOC_SHIFT               0

/***************************************************************************
 *INT_PREQ_COEFF_00 - Internal Pre-Equalizer Tap 00 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: INT_PREQ_COEFF_00 :: INT_PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_00_INT_PREQ_COEFF_I_MASK      0xfff00000
#define BCHP_US_CORE0_INT_PREQ_COEFF_00_INT_PREQ_COEFF_I_SHIFT     20

/* US_CORE0 :: INT_PREQ_COEFF_00 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_00_RESERVED_1_MASK            0x000f0000
#define BCHP_US_CORE0_INT_PREQ_COEFF_00_RESERVED_1_SHIFT           16

/* US_CORE0 :: INT_PREQ_COEFF_00 :: INT_PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_00_INT_PREQ_COEFF_Q_MASK      0x0000fff0
#define BCHP_US_CORE0_INT_PREQ_COEFF_00_INT_PREQ_COEFF_Q_SHIFT     4

/* US_CORE0 :: INT_PREQ_COEFF_00 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_00_RESERVED_0_MASK            0x0000000f
#define BCHP_US_CORE0_INT_PREQ_COEFF_00_RESERVED_0_SHIFT           0

/***************************************************************************
 *INT_PREQ_COEFF_01 - Internal Pre-Equalizer Tap 01 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: INT_PREQ_COEFF_01 :: INT_PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_01_INT_PREQ_COEFF_I_MASK      0xfff00000
#define BCHP_US_CORE0_INT_PREQ_COEFF_01_INT_PREQ_COEFF_I_SHIFT     20

/* US_CORE0 :: INT_PREQ_COEFF_01 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_01_RESERVED_1_MASK            0x000f0000
#define BCHP_US_CORE0_INT_PREQ_COEFF_01_RESERVED_1_SHIFT           16

/* US_CORE0 :: INT_PREQ_COEFF_01 :: INT_PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_01_INT_PREQ_COEFF_Q_MASK      0x0000fff0
#define BCHP_US_CORE0_INT_PREQ_COEFF_01_INT_PREQ_COEFF_Q_SHIFT     4

/* US_CORE0 :: INT_PREQ_COEFF_01 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_01_RESERVED_0_MASK            0x0000000f
#define BCHP_US_CORE0_INT_PREQ_COEFF_01_RESERVED_0_SHIFT           0

/***************************************************************************
 *INT_PREQ_COEFF_02 - Internal Pre-Equalizer Tap 02 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: INT_PREQ_COEFF_02 :: INT_PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_02_INT_PREQ_COEFF_I_MASK      0xfff00000
#define BCHP_US_CORE0_INT_PREQ_COEFF_02_INT_PREQ_COEFF_I_SHIFT     20

/* US_CORE0 :: INT_PREQ_COEFF_02 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_02_RESERVED_1_MASK            0x000f0000
#define BCHP_US_CORE0_INT_PREQ_COEFF_02_RESERVED_1_SHIFT           16

/* US_CORE0 :: INT_PREQ_COEFF_02 :: INT_PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_02_INT_PREQ_COEFF_Q_MASK      0x0000fff0
#define BCHP_US_CORE0_INT_PREQ_COEFF_02_INT_PREQ_COEFF_Q_SHIFT     4

/* US_CORE0 :: INT_PREQ_COEFF_02 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_02_RESERVED_0_MASK            0x0000000f
#define BCHP_US_CORE0_INT_PREQ_COEFF_02_RESERVED_0_SHIFT           0

/***************************************************************************
 *INT_PREQ_COEFF_03 - Internal Pre-Equalizer Tap 03 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: INT_PREQ_COEFF_03 :: INT_PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_03_INT_PREQ_COEFF_I_MASK      0xfff00000
#define BCHP_US_CORE0_INT_PREQ_COEFF_03_INT_PREQ_COEFF_I_SHIFT     20

/* US_CORE0 :: INT_PREQ_COEFF_03 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_03_RESERVED_1_MASK            0x000f0000
#define BCHP_US_CORE0_INT_PREQ_COEFF_03_RESERVED_1_SHIFT           16

/* US_CORE0 :: INT_PREQ_COEFF_03 :: INT_PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_03_INT_PREQ_COEFF_Q_MASK      0x0000fff0
#define BCHP_US_CORE0_INT_PREQ_COEFF_03_INT_PREQ_COEFF_Q_SHIFT     4

/* US_CORE0 :: INT_PREQ_COEFF_03 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_03_RESERVED_0_MASK            0x0000000f
#define BCHP_US_CORE0_INT_PREQ_COEFF_03_RESERVED_0_SHIFT           0

/***************************************************************************
 *INT_PREQ_COEFF_04 - Internal Pre-Equalizer Tap 04 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: INT_PREQ_COEFF_04 :: INT_PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_04_INT_PREQ_COEFF_I_MASK      0xfff00000
#define BCHP_US_CORE0_INT_PREQ_COEFF_04_INT_PREQ_COEFF_I_SHIFT     20

/* US_CORE0 :: INT_PREQ_COEFF_04 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_04_RESERVED_1_MASK            0x000f0000
#define BCHP_US_CORE0_INT_PREQ_COEFF_04_RESERVED_1_SHIFT           16

/* US_CORE0 :: INT_PREQ_COEFF_04 :: INT_PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_04_INT_PREQ_COEFF_Q_MASK      0x0000fff0
#define BCHP_US_CORE0_INT_PREQ_COEFF_04_INT_PREQ_COEFF_Q_SHIFT     4

/* US_CORE0 :: INT_PREQ_COEFF_04 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_04_RESERVED_0_MASK            0x0000000f
#define BCHP_US_CORE0_INT_PREQ_COEFF_04_RESERVED_0_SHIFT           0

/***************************************************************************
 *INT_PREQ_COEFF_05 - Internal Pre-Equalizer Tap 05 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: INT_PREQ_COEFF_05 :: INT_PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_05_INT_PREQ_COEFF_I_MASK      0xfff00000
#define BCHP_US_CORE0_INT_PREQ_COEFF_05_INT_PREQ_COEFF_I_SHIFT     20

/* US_CORE0 :: INT_PREQ_COEFF_05 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_05_RESERVED_1_MASK            0x000f0000
#define BCHP_US_CORE0_INT_PREQ_COEFF_05_RESERVED_1_SHIFT           16

/* US_CORE0 :: INT_PREQ_COEFF_05 :: INT_PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_05_INT_PREQ_COEFF_Q_MASK      0x0000fff0
#define BCHP_US_CORE0_INT_PREQ_COEFF_05_INT_PREQ_COEFF_Q_SHIFT     4

/* US_CORE0 :: INT_PREQ_COEFF_05 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_05_RESERVED_0_MASK            0x0000000f
#define BCHP_US_CORE0_INT_PREQ_COEFF_05_RESERVED_0_SHIFT           0

/***************************************************************************
 *INT_PREQ_COEFF_06 - Internal Pre-Equalizer Tap 06 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: INT_PREQ_COEFF_06 :: INT_PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_06_INT_PREQ_COEFF_I_MASK      0xfff00000
#define BCHP_US_CORE0_INT_PREQ_COEFF_06_INT_PREQ_COEFF_I_SHIFT     20

/* US_CORE0 :: INT_PREQ_COEFF_06 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_06_RESERVED_1_MASK            0x000f0000
#define BCHP_US_CORE0_INT_PREQ_COEFF_06_RESERVED_1_SHIFT           16

/* US_CORE0 :: INT_PREQ_COEFF_06 :: INT_PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_06_INT_PREQ_COEFF_Q_MASK      0x0000fff0
#define BCHP_US_CORE0_INT_PREQ_COEFF_06_INT_PREQ_COEFF_Q_SHIFT     4

/* US_CORE0 :: INT_PREQ_COEFF_06 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_06_RESERVED_0_MASK            0x0000000f
#define BCHP_US_CORE0_INT_PREQ_COEFF_06_RESERVED_0_SHIFT           0

/***************************************************************************
 *INT_PREQ_COEFF_07 - Internal Pre-Equalizer Tap 07 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: INT_PREQ_COEFF_07 :: INT_PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_07_INT_PREQ_COEFF_I_MASK      0xfff00000
#define BCHP_US_CORE0_INT_PREQ_COEFF_07_INT_PREQ_COEFF_I_SHIFT     20

/* US_CORE0 :: INT_PREQ_COEFF_07 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_07_RESERVED_1_MASK            0x000f0000
#define BCHP_US_CORE0_INT_PREQ_COEFF_07_RESERVED_1_SHIFT           16

/* US_CORE0 :: INT_PREQ_COEFF_07 :: INT_PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_07_INT_PREQ_COEFF_Q_MASK      0x0000fff0
#define BCHP_US_CORE0_INT_PREQ_COEFF_07_INT_PREQ_COEFF_Q_SHIFT     4

/* US_CORE0 :: INT_PREQ_COEFF_07 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_07_RESERVED_0_MASK            0x0000000f
#define BCHP_US_CORE0_INT_PREQ_COEFF_07_RESERVED_0_SHIFT           0

/***************************************************************************
 *INT_PREQ_COEFF_08 - Internal Pre-Equalizer Tap 08 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: INT_PREQ_COEFF_08 :: INT_PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_08_INT_PREQ_COEFF_I_MASK      0xfff00000
#define BCHP_US_CORE0_INT_PREQ_COEFF_08_INT_PREQ_COEFF_I_SHIFT     20

/* US_CORE0 :: INT_PREQ_COEFF_08 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_08_RESERVED_1_MASK            0x000f0000
#define BCHP_US_CORE0_INT_PREQ_COEFF_08_RESERVED_1_SHIFT           16

/* US_CORE0 :: INT_PREQ_COEFF_08 :: INT_PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_08_INT_PREQ_COEFF_Q_MASK      0x0000fff0
#define BCHP_US_CORE0_INT_PREQ_COEFF_08_INT_PREQ_COEFF_Q_SHIFT     4

/* US_CORE0 :: INT_PREQ_COEFF_08 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_08_RESERVED_0_MASK            0x0000000f
#define BCHP_US_CORE0_INT_PREQ_COEFF_08_RESERVED_0_SHIFT           0

/***************************************************************************
 *INT_PREQ_COEFF_09 - Internal Pre-Equalizer Tap 09 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: INT_PREQ_COEFF_09 :: INT_PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_09_INT_PREQ_COEFF_I_MASK      0xfff00000
#define BCHP_US_CORE0_INT_PREQ_COEFF_09_INT_PREQ_COEFF_I_SHIFT     20

/* US_CORE0 :: INT_PREQ_COEFF_09 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_09_RESERVED_1_MASK            0x000f0000
#define BCHP_US_CORE0_INT_PREQ_COEFF_09_RESERVED_1_SHIFT           16

/* US_CORE0 :: INT_PREQ_COEFF_09 :: INT_PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_09_INT_PREQ_COEFF_Q_MASK      0x0000fff0
#define BCHP_US_CORE0_INT_PREQ_COEFF_09_INT_PREQ_COEFF_Q_SHIFT     4

/* US_CORE0 :: INT_PREQ_COEFF_09 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_09_RESERVED_0_MASK            0x0000000f
#define BCHP_US_CORE0_INT_PREQ_COEFF_09_RESERVED_0_SHIFT           0

/***************************************************************************
 *INT_PREQ_COEFF_10 - Internal Pre-Equalizer Tap 10 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: INT_PREQ_COEFF_10 :: INT_PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_10_INT_PREQ_COEFF_I_MASK      0xfff00000
#define BCHP_US_CORE0_INT_PREQ_COEFF_10_INT_PREQ_COEFF_I_SHIFT     20

/* US_CORE0 :: INT_PREQ_COEFF_10 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_10_RESERVED_1_MASK            0x000f0000
#define BCHP_US_CORE0_INT_PREQ_COEFF_10_RESERVED_1_SHIFT           16

/* US_CORE0 :: INT_PREQ_COEFF_10 :: INT_PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_10_INT_PREQ_COEFF_Q_MASK      0x0000fff0
#define BCHP_US_CORE0_INT_PREQ_COEFF_10_INT_PREQ_COEFF_Q_SHIFT     4

/* US_CORE0 :: INT_PREQ_COEFF_10 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_10_RESERVED_0_MASK            0x0000000f
#define BCHP_US_CORE0_INT_PREQ_COEFF_10_RESERVED_0_SHIFT           0

/***************************************************************************
 *INT_PREQ_COEFF_11 - Internal Pre-Equalizer Tap 11 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: INT_PREQ_COEFF_11 :: INT_PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_11_INT_PREQ_COEFF_I_MASK      0xfff00000
#define BCHP_US_CORE0_INT_PREQ_COEFF_11_INT_PREQ_COEFF_I_SHIFT     20

/* US_CORE0 :: INT_PREQ_COEFF_11 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_11_RESERVED_1_MASK            0x000f0000
#define BCHP_US_CORE0_INT_PREQ_COEFF_11_RESERVED_1_SHIFT           16

/* US_CORE0 :: INT_PREQ_COEFF_11 :: INT_PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_11_INT_PREQ_COEFF_Q_MASK      0x0000fff0
#define BCHP_US_CORE0_INT_PREQ_COEFF_11_INT_PREQ_COEFF_Q_SHIFT     4

/* US_CORE0 :: INT_PREQ_COEFF_11 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_11_RESERVED_0_MASK            0x0000000f
#define BCHP_US_CORE0_INT_PREQ_COEFF_11_RESERVED_0_SHIFT           0

/***************************************************************************
 *INT_PREQ_COEFF_12 - Internal Pre-Equalizer Tap 12 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: INT_PREQ_COEFF_12 :: INT_PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_12_INT_PREQ_COEFF_I_MASK      0xfff00000
#define BCHP_US_CORE0_INT_PREQ_COEFF_12_INT_PREQ_COEFF_I_SHIFT     20

/* US_CORE0 :: INT_PREQ_COEFF_12 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_12_RESERVED_1_MASK            0x000f0000
#define BCHP_US_CORE0_INT_PREQ_COEFF_12_RESERVED_1_SHIFT           16

/* US_CORE0 :: INT_PREQ_COEFF_12 :: INT_PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_12_INT_PREQ_COEFF_Q_MASK      0x0000fff0
#define BCHP_US_CORE0_INT_PREQ_COEFF_12_INT_PREQ_COEFF_Q_SHIFT     4

/* US_CORE0 :: INT_PREQ_COEFF_12 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_12_RESERVED_0_MASK            0x0000000f
#define BCHP_US_CORE0_INT_PREQ_COEFF_12_RESERVED_0_SHIFT           0

/***************************************************************************
 *INT_PREQ_COEFF_13 - Internal Pre-Equalizer Tap 13 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: INT_PREQ_COEFF_13 :: INT_PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_13_INT_PREQ_COEFF_I_MASK      0xfff00000
#define BCHP_US_CORE0_INT_PREQ_COEFF_13_INT_PREQ_COEFF_I_SHIFT     20

/* US_CORE0 :: INT_PREQ_COEFF_13 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_13_RESERVED_1_MASK            0x000f0000
#define BCHP_US_CORE0_INT_PREQ_COEFF_13_RESERVED_1_SHIFT           16

/* US_CORE0 :: INT_PREQ_COEFF_13 :: INT_PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_13_INT_PREQ_COEFF_Q_MASK      0x0000fff0
#define BCHP_US_CORE0_INT_PREQ_COEFF_13_INT_PREQ_COEFF_Q_SHIFT     4

/* US_CORE0 :: INT_PREQ_COEFF_13 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_13_RESERVED_0_MASK            0x0000000f
#define BCHP_US_CORE0_INT_PREQ_COEFF_13_RESERVED_0_SHIFT           0

/***************************************************************************
 *INT_PREQ_COEFF_14 - Internal Pre-Equalizer Tap 14 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: INT_PREQ_COEFF_14 :: INT_PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_14_INT_PREQ_COEFF_I_MASK      0xfff00000
#define BCHP_US_CORE0_INT_PREQ_COEFF_14_INT_PREQ_COEFF_I_SHIFT     20

/* US_CORE0 :: INT_PREQ_COEFF_14 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_14_RESERVED_1_MASK            0x000f0000
#define BCHP_US_CORE0_INT_PREQ_COEFF_14_RESERVED_1_SHIFT           16

/* US_CORE0 :: INT_PREQ_COEFF_14 :: INT_PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_14_INT_PREQ_COEFF_Q_MASK      0x0000fff0
#define BCHP_US_CORE0_INT_PREQ_COEFF_14_INT_PREQ_COEFF_Q_SHIFT     4

/* US_CORE0 :: INT_PREQ_COEFF_14 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_14_RESERVED_0_MASK            0x0000000f
#define BCHP_US_CORE0_INT_PREQ_COEFF_14_RESERVED_0_SHIFT           0

/***************************************************************************
 *INT_PREQ_COEFF_15 - Internal Pre-Equalizer Tap 07 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: INT_PREQ_COEFF_15 :: INT_PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_15_INT_PREQ_COEFF_I_MASK      0xfff00000
#define BCHP_US_CORE0_INT_PREQ_COEFF_15_INT_PREQ_COEFF_I_SHIFT     20

/* US_CORE0 :: INT_PREQ_COEFF_15 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_15_RESERVED_1_MASK            0x000f0000
#define BCHP_US_CORE0_INT_PREQ_COEFF_15_RESERVED_1_SHIFT           16

/* US_CORE0 :: INT_PREQ_COEFF_15 :: INT_PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_15_INT_PREQ_COEFF_Q_MASK      0x0000fff0
#define BCHP_US_CORE0_INT_PREQ_COEFF_15_INT_PREQ_COEFF_Q_SHIFT     4

/* US_CORE0 :: INT_PREQ_COEFF_15 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_15_RESERVED_0_MASK            0x0000000f
#define BCHP_US_CORE0_INT_PREQ_COEFF_15_RESERVED_0_SHIFT           0

/***************************************************************************
 *INT_PREQ_COEFF_16 - Internal Pre-Equalizer Tap 16 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: INT_PREQ_COEFF_16 :: INT_PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_16_INT_PREQ_COEFF_I_MASK      0xfff00000
#define BCHP_US_CORE0_INT_PREQ_COEFF_16_INT_PREQ_COEFF_I_SHIFT     20

/* US_CORE0 :: INT_PREQ_COEFF_16 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_16_RESERVED_1_MASK            0x000f0000
#define BCHP_US_CORE0_INT_PREQ_COEFF_16_RESERVED_1_SHIFT           16

/* US_CORE0 :: INT_PREQ_COEFF_16 :: INT_PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_16_INT_PREQ_COEFF_Q_MASK      0x0000fff0
#define BCHP_US_CORE0_INT_PREQ_COEFF_16_INT_PREQ_COEFF_Q_SHIFT     4

/* US_CORE0 :: INT_PREQ_COEFF_16 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_16_RESERVED_0_MASK            0x0000000f
#define BCHP_US_CORE0_INT_PREQ_COEFF_16_RESERVED_0_SHIFT           0

/***************************************************************************
 *INT_PREQ_COEFF_17 - Internal Pre-Equalizer Tap 17 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: INT_PREQ_COEFF_17 :: INT_PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_17_INT_PREQ_COEFF_I_MASK      0xfff00000
#define BCHP_US_CORE0_INT_PREQ_COEFF_17_INT_PREQ_COEFF_I_SHIFT     20

/* US_CORE0 :: INT_PREQ_COEFF_17 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_17_RESERVED_1_MASK            0x000f0000
#define BCHP_US_CORE0_INT_PREQ_COEFF_17_RESERVED_1_SHIFT           16

/* US_CORE0 :: INT_PREQ_COEFF_17 :: INT_PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_17_INT_PREQ_COEFF_Q_MASK      0x0000fff0
#define BCHP_US_CORE0_INT_PREQ_COEFF_17_INT_PREQ_COEFF_Q_SHIFT     4

/* US_CORE0 :: INT_PREQ_COEFF_17 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_17_RESERVED_0_MASK            0x0000000f
#define BCHP_US_CORE0_INT_PREQ_COEFF_17_RESERVED_0_SHIFT           0

/***************************************************************************
 *INT_PREQ_COEFF_18 - Internal Pre-Equalizer Tap 18 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: INT_PREQ_COEFF_18 :: INT_PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_18_INT_PREQ_COEFF_I_MASK      0xfff00000
#define BCHP_US_CORE0_INT_PREQ_COEFF_18_INT_PREQ_COEFF_I_SHIFT     20

/* US_CORE0 :: INT_PREQ_COEFF_18 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_18_RESERVED_1_MASK            0x000f0000
#define BCHP_US_CORE0_INT_PREQ_COEFF_18_RESERVED_1_SHIFT           16

/* US_CORE0 :: INT_PREQ_COEFF_18 :: INT_PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_18_INT_PREQ_COEFF_Q_MASK      0x0000fff0
#define BCHP_US_CORE0_INT_PREQ_COEFF_18_INT_PREQ_COEFF_Q_SHIFT     4

/* US_CORE0 :: INT_PREQ_COEFF_18 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_18_RESERVED_0_MASK            0x0000000f
#define BCHP_US_CORE0_INT_PREQ_COEFF_18_RESERVED_0_SHIFT           0

/***************************************************************************
 *INT_PREQ_COEFF_19 - Internal Pre-Equalizer Tap 03 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: INT_PREQ_COEFF_19 :: INT_PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_19_INT_PREQ_COEFF_I_MASK      0xfff00000
#define BCHP_US_CORE0_INT_PREQ_COEFF_19_INT_PREQ_COEFF_I_SHIFT     20

/* US_CORE0 :: INT_PREQ_COEFF_19 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_19_RESERVED_1_MASK            0x000f0000
#define BCHP_US_CORE0_INT_PREQ_COEFF_19_RESERVED_1_SHIFT           16

/* US_CORE0 :: INT_PREQ_COEFF_19 :: INT_PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_19_INT_PREQ_COEFF_Q_MASK      0x0000fff0
#define BCHP_US_CORE0_INT_PREQ_COEFF_19_INT_PREQ_COEFF_Q_SHIFT     4

/* US_CORE0 :: INT_PREQ_COEFF_19 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_19_RESERVED_0_MASK            0x0000000f
#define BCHP_US_CORE0_INT_PREQ_COEFF_19_RESERVED_0_SHIFT           0

/***************************************************************************
 *INT_PREQ_COEFF_20 - Internal Pre-Equalizer Tap 20 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: INT_PREQ_COEFF_20 :: INT_PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_20_INT_PREQ_COEFF_I_MASK      0xfff00000
#define BCHP_US_CORE0_INT_PREQ_COEFF_20_INT_PREQ_COEFF_I_SHIFT     20

/* US_CORE0 :: INT_PREQ_COEFF_20 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_20_RESERVED_1_MASK            0x000f0000
#define BCHP_US_CORE0_INT_PREQ_COEFF_20_RESERVED_1_SHIFT           16

/* US_CORE0 :: INT_PREQ_COEFF_20 :: INT_PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_20_INT_PREQ_COEFF_Q_MASK      0x0000fff0
#define BCHP_US_CORE0_INT_PREQ_COEFF_20_INT_PREQ_COEFF_Q_SHIFT     4

/* US_CORE0 :: INT_PREQ_COEFF_20 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_20_RESERVED_0_MASK            0x0000000f
#define BCHP_US_CORE0_INT_PREQ_COEFF_20_RESERVED_0_SHIFT           0

/***************************************************************************
 *INT_PREQ_COEFF_21 - Internal Pre-Equalizer Tap 21 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: INT_PREQ_COEFF_21 :: INT_PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_21_INT_PREQ_COEFF_I_MASK      0xfff00000
#define BCHP_US_CORE0_INT_PREQ_COEFF_21_INT_PREQ_COEFF_I_SHIFT     20

/* US_CORE0 :: INT_PREQ_COEFF_21 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_21_RESERVED_1_MASK            0x000f0000
#define BCHP_US_CORE0_INT_PREQ_COEFF_21_RESERVED_1_SHIFT           16

/* US_CORE0 :: INT_PREQ_COEFF_21 :: INT_PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_21_INT_PREQ_COEFF_Q_MASK      0x0000fff0
#define BCHP_US_CORE0_INT_PREQ_COEFF_21_INT_PREQ_COEFF_Q_SHIFT     4

/* US_CORE0 :: INT_PREQ_COEFF_21 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_21_RESERVED_0_MASK            0x0000000f
#define BCHP_US_CORE0_INT_PREQ_COEFF_21_RESERVED_0_SHIFT           0

/***************************************************************************
 *INT_PREQ_COEFF_22 - Internal Pre-Equalizer Tap 22 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: INT_PREQ_COEFF_22 :: INT_PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_22_INT_PREQ_COEFF_I_MASK      0xfff00000
#define BCHP_US_CORE0_INT_PREQ_COEFF_22_INT_PREQ_COEFF_I_SHIFT     20

/* US_CORE0 :: INT_PREQ_COEFF_22 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_22_RESERVED_1_MASK            0x000f0000
#define BCHP_US_CORE0_INT_PREQ_COEFF_22_RESERVED_1_SHIFT           16

/* US_CORE0 :: INT_PREQ_COEFF_22 :: INT_PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_22_INT_PREQ_COEFF_Q_MASK      0x0000fff0
#define BCHP_US_CORE0_INT_PREQ_COEFF_22_INT_PREQ_COEFF_Q_SHIFT     4

/* US_CORE0 :: INT_PREQ_COEFF_22 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_22_RESERVED_0_MASK            0x0000000f
#define BCHP_US_CORE0_INT_PREQ_COEFF_22_RESERVED_0_SHIFT           0

/***************************************************************************
 *INT_PREQ_COEFF_23 - Internal Pre-Equalizer Tap 23 Real and Imaginary Coefficients
 ***************************************************************************/
/* US_CORE0 :: INT_PREQ_COEFF_23 :: INT_PREQ_COEFF_I [31:20] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_23_INT_PREQ_COEFF_I_MASK      0xfff00000
#define BCHP_US_CORE0_INT_PREQ_COEFF_23_INT_PREQ_COEFF_I_SHIFT     20

/* US_CORE0 :: INT_PREQ_COEFF_23 :: RESERVED_1 [19:16] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_23_RESERVED_1_MASK            0x000f0000
#define BCHP_US_CORE0_INT_PREQ_COEFF_23_RESERVED_1_SHIFT           16

/* US_CORE0 :: INT_PREQ_COEFF_23 :: INT_PREQ_COEFF_Q [15:04] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_23_INT_PREQ_COEFF_Q_MASK      0x0000fff0
#define BCHP_US_CORE0_INT_PREQ_COEFF_23_INT_PREQ_COEFF_Q_SHIFT     4

/* US_CORE0 :: INT_PREQ_COEFF_23 :: RESERVED_0 [03:00] */
#define BCHP_US_CORE0_INT_PREQ_COEFF_23_RESERVED_0_MASK            0x0000000f
#define BCHP_US_CORE0_INT_PREQ_COEFF_23_RESERVED_0_SHIFT           0

/***************************************************************************
 *INT_MOD_NOM_RF1_FCW - Internal Modulator Nominal RF1 Frequency Control Word
 ***************************************************************************/
/* US_CORE0 :: INT_MOD_NOM_RF1_FCW :: INT_MOD_NOM_RF1_FCW [31:00] */
#define BCHP_US_CORE0_INT_MOD_NOM_RF1_FCW_INT_MOD_NOM_RF1_FCW_MASK 0xffffffff
#define BCHP_US_CORE0_INT_MOD_NOM_RF1_FCW_INT_MOD_NOM_RF1_FCW_SHIFT 0

/***************************************************************************
 *INT_MOD_NOM_RF2_FCW - Internal Modulator Nominal RF2 Frequency Control Word
 ***************************************************************************/
/* US_CORE0 :: INT_MOD_NOM_RF2_FCW :: INT_MOD_NOM_RF2_FCW [31:00] */
#define BCHP_US_CORE0_INT_MOD_NOM_RF2_FCW_INT_MOD_NOM_RF2_FCW_MASK 0xffffffff
#define BCHP_US_CORE0_INT_MOD_NOM_RF2_FCW_INT_MOD_NOM_RF2_FCW_SHIFT 0

/***************************************************************************
 *INT_MOD_RF_OFST_GAIN - Internal Modulator RF Offset Gain
 ***************************************************************************/
/* US_CORE0 :: INT_MOD_RF_OFST_GAIN :: INT_MOD_RF_OFST_GAIN [31:00] */
#define BCHP_US_CORE0_INT_MOD_RF_OFST_GAIN_INT_MOD_RF_OFST_GAIN_MASK 0xffffffff
#define BCHP_US_CORE0_INT_MOD_RF_OFST_GAIN_INT_MOD_RF_OFST_GAIN_SHIFT 0

/***************************************************************************
 *INT_MOD_RF_OFST_VAL - Internal Modulator RF Offset Value
 ***************************************************************************/
/* US_CORE0 :: INT_MOD_RF_OFST_VAL :: RESERVED [31:31] */
#define BCHP_US_CORE0_INT_MOD_RF_OFST_VAL_RESERVED_MASK            0x80000000
#define BCHP_US_CORE0_INT_MOD_RF_OFST_VAL_RESERVED_SHIFT           31

/* US_CORE0 :: INT_MOD_RF_OFST_VAL :: INT_MOD_RF_OFST_VAL [30:00] */
#define BCHP_US_CORE0_INT_MOD_RF_OFST_VAL_INT_MOD_RF_OFST_VAL_MASK 0x7fffffff
#define BCHP_US_CORE0_INT_MOD_RF_OFST_VAL_INT_MOD_RF_OFST_VAL_SHIFT 0

/***************************************************************************
 *INT_MOD_ADJ_RF1_FCW - Internal Modulator Adjusted RF1 Frequency Control Word
 ***************************************************************************/
/* US_CORE0 :: INT_MOD_ADJ_RF1_FCW :: INT_MOD_ADJ_RF1_FCW [31:00] */
#define BCHP_US_CORE0_INT_MOD_ADJ_RF1_FCW_INT_MOD_ADJ_RF1_FCW_MASK 0xffffffff
#define BCHP_US_CORE0_INT_MOD_ADJ_RF1_FCW_INT_MOD_ADJ_RF1_FCW_SHIFT 0

/***************************************************************************
 *INT_MOD_GAIN - Internal Modulator Output Gain
 ***************************************************************************/
/* US_CORE0 :: INT_MOD_GAIN :: RESERVED [31:12] */
#define BCHP_US_CORE0_INT_MOD_GAIN_RESERVED_MASK                   0xfffff000
#define BCHP_US_CORE0_INT_MOD_GAIN_RESERVED_SHIFT                  12

/* US_CORE0 :: INT_MOD_GAIN :: INT_MOD_GAIN [11:00] */
#define BCHP_US_CORE0_INT_MOD_GAIN_INT_MOD_GAIN_MASK               0x00000fff
#define BCHP_US_CORE0_INT_MOD_GAIN_INT_MOD_GAIN_SHIFT              0

/***************************************************************************
 *CLIP - Clip Register
 ***************************************************************************/
/* US_CORE0 :: CLIP :: RESERVED [31:13] */
#define BCHP_US_CORE0_CLIP_RESERVED_MASK                           0xffffe000
#define BCHP_US_CORE0_CLIP_RESERVED_SHIFT                          13

/* US_CORE0 :: CLIP :: MOD_BSBND_DATA [12:12] */
#define BCHP_US_CORE0_CLIP_MOD_BSBND_DATA_MASK                     0x00001000
#define BCHP_US_CORE0_CLIP_MOD_BSBND_DATA_SHIFT                    12

/* US_CORE0 :: CLIP :: MOD_RF1_OFST [11:11] */
#define BCHP_US_CORE0_CLIP_MOD_RF1_OFST_MASK                       0x00000800
#define BCHP_US_CORE0_CLIP_MOD_RF1_OFST_SHIFT                      11

/* US_CORE0 :: CLIP :: MOD_ADJ_RF1_FCW [10:10] */
#define BCHP_US_CORE0_CLIP_MOD_ADJ_RF1_FCW_MASK                    0x00000400
#define BCHP_US_CORE0_CLIP_MOD_ADJ_RF1_FCW_SHIFT                   10

/* US_CORE0 :: CLIP :: MOD_DDFS_COS [09:09] */
#define BCHP_US_CORE0_CLIP_MOD_DDFS_COS_MASK                       0x00000200
#define BCHP_US_CORE0_CLIP_MOD_DDFS_COS_SHIFT                      9

/* US_CORE0 :: CLIP :: MOD_DDFS_SIN [08:08] */
#define BCHP_US_CORE0_CLIP_MOD_DDFS_SIN_MASK                       0x00000100
#define BCHP_US_CORE0_CLIP_MOD_DDFS_SIN_SHIFT                      8

/* US_CORE0 :: CLIP :: MOD_SCL [07:07] */
#define BCHP_US_CORE0_CLIP_MOD_SCL_MASK                            0x00000080
#define BCHP_US_CORE0_CLIP_MOD_SCL_SHIFT                           7

/* US_CORE0 :: CLIP :: MOD_MIX [06:06] */
#define BCHP_US_CORE0_CLIP_MOD_MIX_MASK                            0x00000040
#define BCHP_US_CORE0_CLIP_MOD_MIX_SHIFT                           6

/* US_CORE0 :: CLIP :: MOD_VID_I [05:05] */
#define BCHP_US_CORE0_CLIP_MOD_VID_I_MASK                          0x00000020
#define BCHP_US_CORE0_CLIP_MOD_VID_I_SHIFT                         5

/* US_CORE0 :: CLIP :: MOD_VID_Q [04:04] */
#define BCHP_US_CORE0_CLIP_MOD_VID_Q_MASK                          0x00000010
#define BCHP_US_CORE0_CLIP_MOD_VID_Q_SHIFT                         4

/* US_CORE0 :: CLIP :: MOD_FILT1_I [03:03] */
#define BCHP_US_CORE0_CLIP_MOD_FILT1_I_MASK                        0x00000008
#define BCHP_US_CORE0_CLIP_MOD_FILT1_I_SHIFT                       3

/* US_CORE0 :: CLIP :: MOD_FILT1_Q [02:02] */
#define BCHP_US_CORE0_CLIP_MOD_FILT1_Q_MASK                        0x00000004
#define BCHP_US_CORE0_CLIP_MOD_FILT1_Q_SHIFT                       2

/* US_CORE0 :: CLIP :: MOD_FILT1_HB4X [01:01] */
#define BCHP_US_CORE0_CLIP_MOD_FILT1_HB4X_MASK                     0x00000002
#define BCHP_US_CORE0_CLIP_MOD_FILT1_HB4X_SHIFT                    1

/* US_CORE0 :: CLIP :: PREQ [00:00] */
#define BCHP_US_CORE0_CLIP_PREQ_MASK                               0x00000001
#define BCHP_US_CORE0_CLIP_PREQ_SHIFT                              0

/***************************************************************************
 *MOD_SCL_CLIP_CNT - Modulator Scaler Clip Count
 ***************************************************************************/
/* US_CORE0 :: MOD_SCL_CLIP_CNT :: RESERVED [31:16] */
#define BCHP_US_CORE0_MOD_SCL_CLIP_CNT_RESERVED_MASK               0xffff0000
#define BCHP_US_CORE0_MOD_SCL_CLIP_CNT_RESERVED_SHIFT              16

/* US_CORE0 :: MOD_SCL_CLIP_CNT :: MOD_SCL_CLIP_CNT [15:00] */
#define BCHP_US_CORE0_MOD_SCL_CLIP_CNT_MOD_SCL_CLIP_CNT_MASK       0x0000ffff
#define BCHP_US_CORE0_MOD_SCL_CLIP_CNT_MOD_SCL_CLIP_CNT_SHIFT      0

/***************************************************************************
 *INT_RST - Internal Resets
 ***************************************************************************/
/* US_CORE0 :: INT_RST :: RESERVED_2 [31:08] */
#define BCHP_US_CORE0_INT_RST_RESERVED_2_MASK                      0xffffff00
#define BCHP_US_CORE0_INT_RST_RESERVED_2_SHIFT                     8

/* US_CORE0 :: INT_RST :: RESERVED_1 [07:07] */
#define BCHP_US_CORE0_INT_RST_RESERVED_1_MASK                      0x00000080
#define BCHP_US_CORE0_INT_RST_RESERVED_1_SHIFT                     7

/* US_CORE0 :: INT_RST :: RESERVED_0 [06:06] */
#define BCHP_US_CORE0_INT_RST_RESERVED_0_MASK                      0x00000040
#define BCHP_US_CORE0_INT_RST_RESERVED_0_SHIFT                     6

/* US_CORE0 :: INT_RST :: CLIP [05:05] */
#define BCHP_US_CORE0_INT_RST_CLIP_MASK                            0x00000020
#define BCHP_US_CORE0_INT_RST_CLIP_SHIFT                           5

/* US_CORE0 :: INT_RST :: TEST [04:04] */
#define BCHP_US_CORE0_INT_RST_TEST_MASK                            0x00000010
#define BCHP_US_CORE0_INT_RST_TEST_SHIFT                           4

/* US_CORE0 :: INT_RST :: MISC [03:03] */
#define BCHP_US_CORE0_INT_RST_MISC_MASK                            0x00000008
#define BCHP_US_CORE0_INT_RST_MISC_SHIFT                           3

/* US_CORE0 :: INT_RST :: PWR [02:02] */
#define BCHP_US_CORE0_INT_RST_PWR_MASK                             0x00000004
#define BCHP_US_CORE0_INT_RST_PWR_SHIFT                            2

/* US_CORE0 :: INT_RST :: TX [01:01] */
#define BCHP_US_CORE0_INT_RST_TX_MASK                              0x00000002
#define BCHP_US_CORE0_INT_RST_TX_SHIFT                             1

/* US_CORE0 :: INT_RST :: CG [00:00] */
#define BCHP_US_CORE0_INT_RST_CG_MASK                              0x00000001
#define BCHP_US_CORE0_INT_RST_CG_SHIFT                             0

/***************************************************************************
 *TC_DIN_I_Q_CRC - TC Data Input I & Q CRC
 ***************************************************************************/
/* US_CORE0 :: TC_DIN_I_Q_CRC :: TC_DIN_CRC_I [31:16] */
#define BCHP_US_CORE0_TC_DIN_I_Q_CRC_TC_DIN_CRC_I_MASK             0xffff0000
#define BCHP_US_CORE0_TC_DIN_I_Q_CRC_TC_DIN_CRC_I_SHIFT            16

/* US_CORE0 :: TC_DIN_I_Q_CRC :: TC_DIN_CRC_Q [15:00] */
#define BCHP_US_CORE0_TC_DIN_I_Q_CRC_TC_DIN_CRC_Q_MASK             0x0000ffff
#define BCHP_US_CORE0_TC_DIN_I_Q_CRC_TC_DIN_CRC_Q_SHIFT            0

/***************************************************************************
 *CG_CTRL_CRC - Clock Generator Control CRC
 ***************************************************************************/
/* US_CORE0 :: CG_CTRL_CRC :: CG_CTRL_CRC [31:00] */
#define BCHP_US_CORE0_CG_CTRL_CRC_CG_CTRL_CRC_MASK                 0xffffffff
#define BCHP_US_CORE0_CG_CTRL_CRC_CG_CTRL_CRC_SHIFT                0

/***************************************************************************
 *CG_FCW_CRC_1 - Clock Generator FCW CRC (Upper Word)
 ***************************************************************************/
/* US_CORE0 :: CG_FCW_CRC_1 :: CG_FCW_CRC_1 [31:00] */
#define BCHP_US_CORE0_CG_FCW_CRC_1_CG_FCW_CRC_1_MASK               0xffffffff
#define BCHP_US_CORE0_CG_FCW_CRC_1_CG_FCW_CRC_1_SHIFT              0

/***************************************************************************
 *CG_FCW_CRC_0 - Clock Generator FCW CRC (Lower Word)
 ***************************************************************************/
/* US_CORE0 :: CG_FCW_CRC_0 :: CG_FCW_CRC_0 [31:00] */
#define BCHP_US_CORE0_CG_FCW_CRC_0_CG_FCW_CRC_0_MASK               0xffffffff
#define BCHP_US_CORE0_CG_FCW_CRC_0_CG_FCW_CRC_0_SHIFT              0

/***************************************************************************
 *CG_OFST_CRC_1 - Clock Generator Offset CRC (Upper Word)
 ***************************************************************************/
/* US_CORE0 :: CG_OFST_CRC_1 :: CG_OFST_CRC_1 [31:00] */
#define BCHP_US_CORE0_CG_OFST_CRC_1_CG_OFST_CRC_1_MASK             0xffffffff
#define BCHP_US_CORE0_CG_OFST_CRC_1_CG_OFST_CRC_1_SHIFT            0

/***************************************************************************
 *CG_OFST_CRC_0 - Clock Generator OFST CRC (Lower Word)
 ***************************************************************************/
/* US_CORE0 :: CG_OFST_CRC_0 :: CG_OFST_CRC_0 [31:00] */
#define BCHP_US_CORE0_CG_OFST_CRC_0_CG_OFST_CRC_0_MASK             0xffffffff
#define BCHP_US_CORE0_CG_OFST_CRC_0_CG_OFST_CRC_0_SHIFT            0

/***************************************************************************
 *CG_NCO_CRC_1 - Clock Generator NCO CRC (Upper Word)
 ***************************************************************************/
/* US_CORE0 :: CG_NCO_CRC_1 :: CG_NCO_CRC_1 [31:00] */
#define BCHP_US_CORE0_CG_NCO_CRC_1_CG_NCO_CRC_1_MASK               0xffffffff
#define BCHP_US_CORE0_CG_NCO_CRC_1_CG_NCO_CRC_1_SHIFT              0

/***************************************************************************
 *CG_NCO_CRC_0 - Clock Generator NCO CRC (Lower Word)
 ***************************************************************************/
/* US_CORE0 :: CG_NCO_CRC_0 :: CG_FCW_CRC_0 [31:00] */
#define BCHP_US_CORE0_CG_NCO_CRC_0_CG_FCW_CRC_0_MASK               0xffffffff
#define BCHP_US_CORE0_CG_NCO_CRC_0_CG_FCW_CRC_0_SHIFT              0

/***************************************************************************
 *CG_DIV_MU_CRC - Clock Generator Divider & MU CRC
 ***************************************************************************/
/* US_CORE0 :: CG_DIV_MU_CRC :: CG_DIV_CRC [31:16] */
#define BCHP_US_CORE0_CG_DIV_MU_CRC_CG_DIV_CRC_MASK                0xffff0000
#define BCHP_US_CORE0_CG_DIV_MU_CRC_CG_DIV_CRC_SHIFT               16

/* US_CORE0 :: CG_DIV_MU_CRC :: CG_MU_CRC [15:00] */
#define BCHP_US_CORE0_CG_DIV_MU_CRC_CG_MU_CRC_MASK                 0x0000ffff
#define BCHP_US_CORE0_CG_DIV_MU_CRC_CG_MU_CRC_SHIFT                0

/***************************************************************************
 *CG_BAUD_CRC_1 - Clock Generator Baud CRC (Upper Word)
 ***************************************************************************/
/* US_CORE0 :: CG_BAUD_CRC_1 :: CG_CTRL_CRC [31:00] */
#define BCHP_US_CORE0_CG_BAUD_CRC_1_CG_CTRL_CRC_MASK               0xffffffff
#define BCHP_US_CORE0_CG_BAUD_CRC_1_CG_CTRL_CRC_SHIFT              0

/***************************************************************************
 *CG_BAUD_CRC_0 - Clock Generator Baud CRC (Lower Word)
 ***************************************************************************/
/* US_CORE0 :: CG_BAUD_CRC_0 :: CG_CTRL_CRC [31:00] */
#define BCHP_US_CORE0_CG_BAUD_CRC_0_CG_CTRL_CRC_MASK               0xffffffff
#define BCHP_US_CORE0_CG_BAUD_CRC_0_CG_CTRL_CRC_SHIFT              0

/***************************************************************************
 *MOD_RF1_LOCK_CRC - Modulator RF1 Lock CRC
 ***************************************************************************/
/* US_CORE0 :: MOD_RF1_LOCK_CRC :: MOD_RF1_LOCK_CRC [31:00] */
#define BCHP_US_CORE0_MOD_RF1_LOCK_CRC_MOD_RF1_LOCK_CRC_MASK       0xffffffff
#define BCHP_US_CORE0_MOD_RF1_LOCK_CRC_MOD_RF1_LOCK_CRC_SHIFT      0

/***************************************************************************
 *MOD_RF2_LOCK_CRC - Modulator RF2 Lock CRC
 ***************************************************************************/
/* US_CORE0 :: MOD_RF2_LOCK_CRC :: MOD_RF2_LOCK_CRC [31:00] */
#define BCHP_US_CORE0_MOD_RF2_LOCK_CRC_MOD_RF2_LOCK_CRC_MASK       0xffffffff
#define BCHP_US_CORE0_MOD_RF2_LOCK_CRC_MOD_RF2_LOCK_CRC_SHIFT      0

/***************************************************************************
 *PREQ_CRC - Pre-Equalizer CRC
 ***************************************************************************/
/* US_CORE0 :: PREQ_CRC :: RESERVED [31:16] */
#define BCHP_US_CORE0_PREQ_CRC_RESERVED_MASK                       0xffff0000
#define BCHP_US_CORE0_PREQ_CRC_RESERVED_SHIFT                      16

/* US_CORE0 :: PREQ_CRC :: PREQ_CRC [15:00] */
#define BCHP_US_CORE0_PREQ_CRC_PREQ_CRC_MASK                       0x0000ffff
#define BCHP_US_CORE0_PREQ_CRC_PREQ_CRC_SHIFT                      0

/***************************************************************************
 *BASEBAND_DATA_CRC - Baseband Data CRC
 ***************************************************************************/
/* US_CORE0 :: BASEBAND_DATA_CRC :: RESERVED [31:16] */
#define BCHP_US_CORE0_BASEBAND_DATA_CRC_RESERVED_MASK              0xffff0000
#define BCHP_US_CORE0_BASEBAND_DATA_CRC_RESERVED_SHIFT             16

/* US_CORE0 :: BASEBAND_DATA_CRC :: BASEBAND_DATA_CRC [15:00] */
#define BCHP_US_CORE0_BASEBAND_DATA_CRC_BASEBAND_DATA_CRC_MASK     0x0000ffff
#define BCHP_US_CORE0_BASEBAND_DATA_CRC_BASEBAND_DATA_CRC_SHIFT    0

/***************************************************************************
 *MOD_FILT1_I_Q_CRC - Modulator Filt1 I & Q CRC
 ***************************************************************************/
/* US_CORE0 :: MOD_FILT1_I_Q_CRC :: MOD_FILT1_I_CRC [31:16] */
#define BCHP_US_CORE0_MOD_FILT1_I_Q_CRC_MOD_FILT1_I_CRC_MASK       0xffff0000
#define BCHP_US_CORE0_MOD_FILT1_I_Q_CRC_MOD_FILT1_I_CRC_SHIFT      16

/* US_CORE0 :: MOD_FILT1_I_Q_CRC :: MOD_FILT1_Q_CRC [15:00] */
#define BCHP_US_CORE0_MOD_FILT1_I_Q_CRC_MOD_FILT1_Q_CRC_MASK       0x0000ffff
#define BCHP_US_CORE0_MOD_FILT1_I_Q_CRC_MOD_FILT1_Q_CRC_SHIFT      0

/***************************************************************************
 *MOD_VID_I_Q_CRC - Modulator VID I & Q CRC
 ***************************************************************************/
/* US_CORE0 :: MOD_VID_I_Q_CRC :: MOD_VID_I_CRC [31:16] */
#define BCHP_US_CORE0_MOD_VID_I_Q_CRC_MOD_VID_I_CRC_MASK           0xffff0000
#define BCHP_US_CORE0_MOD_VID_I_Q_CRC_MOD_VID_I_CRC_SHIFT          16

/* US_CORE0 :: MOD_VID_I_Q_CRC :: MOD_VID_Q_CRC [15:00] */
#define BCHP_US_CORE0_MOD_VID_I_Q_CRC_MOD_VID_Q_CRC_MASK           0x0000ffff
#define BCHP_US_CORE0_MOD_VID_I_Q_CRC_MOD_VID_Q_CRC_SHIFT          0

/***************************************************************************
 *MOD_FILT2_I_Q_CRC - Modulator Filt2 I & Q CRC
 ***************************************************************************/
/* US_CORE0 :: MOD_FILT2_I_Q_CRC :: MOD_FILT2_I_CRC [31:16] */
#define BCHP_US_CORE0_MOD_FILT2_I_Q_CRC_MOD_FILT2_I_CRC_MASK       0xffff0000
#define BCHP_US_CORE0_MOD_FILT2_I_Q_CRC_MOD_FILT2_I_CRC_SHIFT      16

/* US_CORE0 :: MOD_FILT2_I_Q_CRC :: MOD_FILT2_Q_CRC [15:00] */
#define BCHP_US_CORE0_MOD_FILT2_I_Q_CRC_MOD_FILT2_Q_CRC_MASK       0x0000ffff
#define BCHP_US_CORE0_MOD_FILT2_I_Q_CRC_MOD_FILT2_Q_CRC_SHIFT      0

/***************************************************************************
 *MOD_COS_SIN_CRC - Modulator COS & SIN CRC
 ***************************************************************************/
/* US_CORE0 :: MOD_COS_SIN_CRC :: MOD_COS_CRC [31:16] */
#define BCHP_US_CORE0_MOD_COS_SIN_CRC_MOD_COS_CRC_MASK             0xffff0000
#define BCHP_US_CORE0_MOD_COS_SIN_CRC_MOD_COS_CRC_SHIFT            16

/* US_CORE0 :: MOD_COS_SIN_CRC :: MOD_SIN_CRC [15:00] */
#define BCHP_US_CORE0_MOD_COS_SIN_CRC_MOD_SIN_CRC_MASK             0x0000ffff
#define BCHP_US_CORE0_MOD_COS_SIN_CRC_MOD_SIN_CRC_SHIFT            0

/***************************************************************************
 *MOD_MIX_SCL_CRC - Modulator Mixer & Scaler CRC
 ***************************************************************************/
/* US_CORE0 :: MOD_MIX_SCL_CRC :: MOD_MIX_CRC [31:16] */
#define BCHP_US_CORE0_MOD_MIX_SCL_CRC_MOD_MIX_CRC_MASK             0xffff0000
#define BCHP_US_CORE0_MOD_MIX_SCL_CRC_MOD_MIX_CRC_SHIFT            16

/* US_CORE0 :: MOD_MIX_SCL_CRC :: MOD_SCL_CRC [15:00] */
#define BCHP_US_CORE0_MOD_MIX_SCL_CRC_MOD_SCL_CRC_MASK             0x0000ffff
#define BCHP_US_CORE0_MOD_MIX_SCL_CRC_MOD_SCL_CRC_SHIFT            0

#endif /* #ifndef BCHP_US_CORE0_H__ */

/* End of File */
