$date
	Wed Jan 29 22:48:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module PC_2bit $end
$var wire 1 ! clk $end
$var wire 1 " clr $end
$var reg 2 # state [1:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 #
1"
1!
$end
#5000
0!
#10000
b1 #
1!
0"
#15000
0!
#20000
b10 #
1!
#25000
0!
#30000
b11 #
1!
#35000
0!
#40000
1"
b0 #
1!
#45000
0!
#50000
0"
1!
#55000
0!
#60000
b1 #
1!
#65000
0!
#70000
b10 #
1!
#75000
0!
#80000
b11 #
1!
#85000
0!
#90000
b0 #
1!
#95000
0!
#100001
