<?xml version="1.0" encoding="utf-8"?>
<project name="wishbone_example51" version="1.0">
    <description>insert a description here
    </description>
    <components>
        <component name="apf51" platform="true" />
        <component name="imx51_wb16_wrapper00" />
        <component name="rstgen_syscon00" />
        <component name="irq_mngr00" />
        <component name="led00" />
        <component name="button00" />
        <component name="imx51_wb16_wrapper00_mwb16_intercon" />
    </components>
    <platform name="apf51" version="0.1">
        <description>
        Armadeus apf51 card
        </description>
        <fpga device="XC6SLX16" family="spartan6" main_clock="95000" package="CSG225" speed="-2" />
        <simulation>
            <simlib filename="apf51_test_pkg.vhd">
                <description>
                 Defines communication functions between imx51 and spartan6:
                </description>
            </simlib>
        </simulation>
        <components>
            <component name="wrappers/imx51_wb16_wrapper" />
            <component name="syscons/rstgen_syscon" />
            <component name="components/irq_mngr" />
        </components>
        <interfaces>
            <interface name="fpga">
                <ports>
                    <port dir="inout" name="IO_L1P_A25_1" position="B14" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L1N_A24_VREF_1" position="B15" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L30P_A21_M1RESET_1_NOTLX4" position="G11" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L30N_A20_M1A11_1_NOTLX4" position="G12" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L31P_A19_M1CKE_1_NOTLX4" position="F11" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L31N_A18_M1A12_1_NOTLX4" position="F12" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L32P_A17_M1A8_1_NOTLX4" position="H10" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L32N_A16_M1A9_1_NOTLX4" position="H11" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L33P_A15_M1A10_1" position="C14" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L33N_A14_M1A4_1" position="C15" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L34P_A13_M1WE_1_NOTLX4" position="H12" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L34N_A12_M1BA2_1_NOTLX4" position="G13" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L35P_A11_M1A7_1" position="D13" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L35N_A10_M1A2_1" position="D15" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L36P_A9_M1BA0_1" position="J11" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L36N_A8_M1BA1_1" position="J13" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L37P_A7_M1A0_1" position="E14" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L37N_A6_M1A1_1" position="E15" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L38P_A5_M1CLK_1" position="K10" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L38N_A4_M1CLKN_1" position="K11" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L39P_M1A3_1" position="F13" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L39N_M1ODT_1" position="F15" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L40P_GCLK11_M1A5_1" position="K12" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L40N_GCLK10_M1A6_1" position="L12" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L41P_GCLK9_IRDY1_M1RASN_1" position="G14" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L41N_GCLK8_M1CASN_1" position="G15" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L42P_GCLK7_M1UDM_1" position="H13" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L42N_GCLK6_TRDY1_M1LDM" position="H15" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L43P_GCLK5_M1DQ4_1" position="J14" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L43N_GCLK4_M1DQ5_1" position="J15" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L44P_A3_M1DQ6_1" position="K13" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L44N_A2_M1DQ7_1" position="K15" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L45P_A1_M1LDQS_1" position="L14" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L45N_A0_M1LDQSN_1" position="L15" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L46P_FCS_B_M1DQS2_1" position="M13" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L46N_FOE_B_M1DQ3_1" position="M15" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L47P_FWE_B_M1DQ0_1" position="N14" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L47N_LDC_M1DQ1_1" position="N15" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L74P_AWAKE_1" position="P14" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L74N_DOUT_BUSY_1" position="P15" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L39P_M3LDQS_3" position="L2" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L39N_M3LDQSN_3" position="L1" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L40P_M3DQ6_3" position="K3" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L40N_M3DQ7_3" position="K1" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L41P_GCLK27_M3DQ4_3" position="J2" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L41N_GCLK26_M3DQ5_3" position="J1" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L42P_GCLK25_TRDY2_M3UDM_3" position="H3" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L42N_GCLK24_M3LDM_3" position="H1" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L43P_GCLK23_M3RASN_3" position="K4" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L43N_GCLK22_IRDY2_M3CASN_3" position="J3" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L44P_GCLK21_M3A5_3" position="G2" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L44N_GCLK20_M3A6_3" position="G1" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L45P_M3A3_3" position="K5" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L45N_M3ODT_3" position="J4" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L46P_M3CLK_3" position="F3" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L46N_M3CLKN_3" position="F1" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L52P_M3A8_3" position="E2" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L52N_M3A9_3" position="E1" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L53P_M3CKE_3" position="D4" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L53N_M3A12_3" position="E3" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L54P_M3RESET_3" position="D3" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L54N_M3A11_3" position="D1" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L83P_3" position="C2" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="IO_L83N_VREF_3" position="C1" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="EIM_BCLK" position="N12" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="EIM_EB1" position="P13" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="EIM_DA7" position="P11" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="EIM_CS1" position="R11" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="EIM_DA6" position="M11" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="EIM_DA5" position="N11" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="EIM_DA13" position="R10" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="EIM_DA12" position="L9" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="EIM_DA11" position="M10" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="EIM_CS2" position="N9" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="EIM_LBA" position="R9" size="1" standard="LVCMOS33" />
                    <port dir="inout" freq="95" name="IO_L29P_GCLK3_2" position="N8" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="EIM_DA10" position="M8" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="CLKO" position="N7" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="EIM_DA9" position="K8" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="EIM_DA8" position="L8" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="EIM_EB0" position="P7" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="EIM_OE" position="R7" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="EIM_DA0" position="N6" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="EIM_RW" position="R6" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="EIM_DA4" position="P5" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="EIM_DA3" position="R5" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="EIM_DA2" position="L6" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="EIM_DA1" position="L5" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="EIM_DTACK" position="N4" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="EIM_WAIT" position="R4" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="EIM_DA15" position="M5" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="EIM_DA14" position="N5" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="FPGA_INITB" position="P3" size="1" standard="LVCMOS33" />
                    <port dir="inout" name="FPGA_PROGRAM" position="R2" size="1" standard="LVCMOS33" />
                </ports>
            </interface>
        </interfaces>
    </platform>
</project>
