0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/Philip Wee/Documents/Dissertation/Shenjing-RTL-FPGA/Shenjing-RTL-FPGA.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/Philip Wee/Documents/Dissertation/Shenjing-RTL-FPGA/Shenjing-RTL-FPGA.srcs/sim_1/new/testbench.v,1614322890,verilog,,,,testbench,,,,,,,,
C:/Users/Philip Wee/Documents/Dissertation/Shenjing-RTL-FPGA/Shenjing-RTL-FPGA.srcs/sources_1/new/des.v,1614313265,verilog,,C:/Users/Philip Wee/Documents/Dissertation/Shenjing-RTL-FPGA/Shenjing-RTL-FPGA.srcs/sim_1/new/testbench.v,,des,,,,,,,,
C:/Users/Philip Wee/Documents/Dissertation/Shenjing-RTL-FPGA/Shenjing-RTL-FPGA.srcs/sources_1/new/shenjing.v,1613971786,verilog,,C:/Users/Philip Wee/Documents/Dissertation/Shenjing-RTL-FPGA/Shenjing-RTL-FPGA.srcs/sim_1/new/testbench.v,,shenjing,,,,,,,,
C:/Users/Philip Wee/Documents/Dissertation/Shenjing-RTL-FPGA/Shenjing-RTL-FPGA.srcs/sources_1/new/sram_custom.v,1614321714,verilog,,C:/Users/Philip Wee/Documents/Dissertation/Shenjing-RTL-FPGA/Shenjing-RTL-FPGA.srcs/sim_1/new/testbench.v,,sram_custom,,,,,,,,
