{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 17 23:21:40 2017 " "Info: Processing started: Sun Sep 17 23:21:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic -c traffic --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off traffic -c traffic --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file traffic.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic " "Info: Found entity 1: traffic" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide F:/Qutuars9.0/traffic/divide.v " "Warning: Entity \"divide\" obtained from \"F:/Qutuars9.0/traffic/divide.v\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide " "Info: Found entity 1: divide" {  } { { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg.v(275) " "Warning (10268): Verilog HDL information at seg.v(275): always construct contains both blocking and non-blocking assignments" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 275 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg " "Info: Found entity 1: seg" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Info: Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "seg inst9 " "Warning: Block or symbol \"seg\" of instance \"inst9\" overlaps another block or symbol" {  } { { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 192 928 1088 320 "inst9" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traffic traffic:inst " "Info: Elaborating entity \"traffic\" for hierarchy \"traffic:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 144 456 592 336 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m traffic.v(16) " "Warning (10036): Verilog HDL or VHDL warning at traffic.v(16): object \"m\" assigned a value but never read" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c traffic.v(17) " "Warning (10036): Verilog HDL or VHDL warning at traffic.v(17): object \"c\" assigned a value but never read" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide divide:inst1 " "Info: Elaborating entity \"divide\" for hierarchy \"divide:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 144 64 192 240 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:inst9 " "Info: Elaborating entity \"seg\" for hierarchy \"seg:inst9\"" {  } { { "Block1.bdf" "inst9" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 192 928 1088 320 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "seg.v(134) " "Warning (10272): Verilog HDL Case Statement warning at seg.v(134): case item expression covers a value already covered by a previous case item" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 134 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg.v(23) " "Warning (10270): Verilog HDL Case Statement warning at seg.v(23): incomplete case statement has no default case item" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 seg.v(144) " "Warning (10230): Verilog HDL assignment warning at seg.v(144): truncated value with size 8 to match size of target (4)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_reg3 seg.v(19) " "Warning (10240): Verilog HDL Always Construct warning at seg.v(19): inferring latch(es) for variable \"seg_reg3\", which holds its previous value in one or more paths through the always construct" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_reg4 seg.v(19) " "Warning (10240): Verilog HDL Always Construct warning at seg.v(19): inferring latch(es) for variable \"seg_reg4\", which holds its previous value in one or more paths through the always construct" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg.v(151) " "Warning (10270): Verilog HDL Case Statement warning at seg.v(151): incomplete case statement has no default case item" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 151 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 seg.v(272) " "Warning (10230): Verilog HDL assignment warning at seg.v(272): truncated value with size 8 to match size of target (4)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_reg seg.v(147) " "Warning (10240): Verilog HDL Always Construct warning at seg.v(147): inferring latch(es) for variable \"seg_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_reg2 seg.v(147) " "Warning (10240): Verilog HDL Always Construct warning at seg.v(147): inferring latch(es) for variable \"seg_reg2\", which holds its previous value in one or more paths through the always construct" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg2.1001 seg.v(147) " "Info (10041): Inferred latch for \"seg_reg2.1001\" at seg.v(147)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg2.1000 seg.v(147) " "Info (10041): Inferred latch for \"seg_reg2.1000\" at seg.v(147)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg2.0111 seg.v(147) " "Info (10041): Inferred latch for \"seg_reg2.0111\" at seg.v(147)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg2.0110 seg.v(147) " "Info (10041): Inferred latch for \"seg_reg2.0110\" at seg.v(147)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg2.0101 seg.v(147) " "Info (10041): Inferred latch for \"seg_reg2.0101\" at seg.v(147)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg2.0100 seg.v(147) " "Info (10041): Inferred latch for \"seg_reg2.0100\" at seg.v(147)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg2.0011 seg.v(147) " "Info (10041): Inferred latch for \"seg_reg2.0011\" at seg.v(147)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg2.0010 seg.v(147) " "Info (10041): Inferred latch for \"seg_reg2.0010\" at seg.v(147)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg2.0001 seg.v(147) " "Info (10041): Inferred latch for \"seg_reg2.0001\" at seg.v(147)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg2.0000 seg.v(147) " "Info (10041): Inferred latch for \"seg_reg2.0000\" at seg.v(147)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg\[0\] seg.v(147) " "Info (10041): Inferred latch for \"seg_reg\[0\]\" at seg.v(147)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg\[1\] seg.v(147) " "Info (10041): Inferred latch for \"seg_reg\[1\]\" at seg.v(147)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg\[2\] seg.v(147) " "Info (10041): Inferred latch for \"seg_reg\[2\]\" at seg.v(147)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg\[3\] seg.v(147) " "Info (10041): Inferred latch for \"seg_reg\[3\]\" at seg.v(147)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg4.1001 seg.v(19) " "Info (10041): Inferred latch for \"seg_reg4.1001\" at seg.v(19)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg4.1000 seg.v(19) " "Info (10041): Inferred latch for \"seg_reg4.1000\" at seg.v(19)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg4.0111 seg.v(19) " "Info (10041): Inferred latch for \"seg_reg4.0111\" at seg.v(19)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg4.0110 seg.v(19) " "Info (10041): Inferred latch for \"seg_reg4.0110\" at seg.v(19)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg4.0101 seg.v(19) " "Info (10041): Inferred latch for \"seg_reg4.0101\" at seg.v(19)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg4.0100 seg.v(19) " "Info (10041): Inferred latch for \"seg_reg4.0100\" at seg.v(19)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg4.0011 seg.v(19) " "Info (10041): Inferred latch for \"seg_reg4.0011\" at seg.v(19)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg4.0010 seg.v(19) " "Info (10041): Inferred latch for \"seg_reg4.0010\" at seg.v(19)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg4.0001 seg.v(19) " "Info (10041): Inferred latch for \"seg_reg4.0001\" at seg.v(19)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg4.0000 seg.v(19) " "Info (10041): Inferred latch for \"seg_reg4.0000\" at seg.v(19)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg3\[0\] seg.v(19) " "Info (10041): Inferred latch for \"seg_reg3\[0\]\" at seg.v(19)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg3\[1\] seg.v(19) " "Info (10041): Inferred latch for \"seg_reg3\[1\]\" at seg.v(19)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg3\[2\] seg.v(19) " "Info (10041): Inferred latch for \"seg_reg3\[2\]\" at seg.v(19)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg3\[3\] seg.v(19) " "Info (10041): Inferred latch for \"seg_reg3\[3\]\" at seg.v(19)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7402 7402:inst10 " "Info: Elaborating entity \"7402\" for hierarchy \"7402:inst10\"" {  } { { "Block1.bdf" "inst10" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 392 536 600 432 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "7402:inst10 " "Info: Elaborated megafunction instantiation \"7402:inst10\"" {  } { { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 392 536 600 432 "inst10" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "divide:inst1\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"divide:inst1\|Add0\"" {  } { { "divide.v" "Add0" { Text "F:/Qutuars9.0/traffic/divide.v" 12 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "traffic:inst\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"traffic:inst\|Add0\"" {  } { { "traffic.v" "Add0" { Text "F:/Qutuars9.0/traffic/traffic.v" 93 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "traffic:inst\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"traffic:inst\|Add1\"" {  } { { "traffic.v" "Add1" { Text "F:/Qutuars9.0/traffic/traffic.v" 94 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "divide:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"divide:inst1\|lpm_add_sub:Add0\"" {  } { { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 12 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divide:inst1\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"divide:inst1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 12 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "divide:inst1\|lpm_add_sub:Add0\|addcore:adder divide:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"divide:inst1\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"divide:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "f:/qutuars9.0/main/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 12 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "divide:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node divide:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"divide:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"divide:inst1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "f:/qutuars9.0/main/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 12 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "divide:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node divide:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"divide:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"divide:inst1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "f:/qutuars9.0/main/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 12 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "divide:inst1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs divide:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"divide:inst1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"divide:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "f:/qutuars9.0/main/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 12 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "divide:inst1\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs divide:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"divide:inst1\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"divide:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "f:/qutuars9.0/main/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 12 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "traffic:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"traffic:inst\|lpm_add_sub:Add0\"" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 93 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "traffic:inst\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"traffic:inst\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 93 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "traffic:inst\|lpm_add_sub:Add0\|addcore:adder traffic:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"traffic:inst\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"traffic:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "f:/qutuars9.0/main/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 93 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "traffic:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node traffic:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"traffic:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"traffic:inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "f:/qutuars9.0/main/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 93 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "traffic:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node traffic:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"traffic:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"traffic:inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "f:/qutuars9.0/main/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 93 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "traffic:inst\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs traffic:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"traffic:inst\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"traffic:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "f:/qutuars9.0/main/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 93 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 13 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 17 23:21:41 2017 " "Info: Processing ended: Sun Sep 17 23:21:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
