/*
 * Copyright (C) Cvitek Co., Ltd. 2021-2023. All rights reserved.
 *
 * File Name: athena2-clock.h
 * Description:
 */

#ifndef __DT_BINDINGS_CLK_ATHENA2_H__
#define __DT_BINDINGS_CLK_ATHENA2_H__

#define ATHENA2_CLK_FPLL		     0
#define ATHENA2_CLK_MPLL		     1
#define ATHENA2_CLK_TPLL		     2
#define ATHENA2_CLK_MIPIMPLL0		     3
#define ATHENA2_CLK_CAM0PLL		     4
#define ATHENA2_CLK_DISPPLL0		     5
#define ATHENA2_CLK_MIPIMPLL1		     6
#define ATHENA2_CLK_CAM1PLL		     7
#define ATHENA2_CLK_DISPPLL1		     8
#define ATHENA2_CLK_MIPIMPLL2		     9
#define ATHENA2_CLK_A0PLL		     10
#define ATHENA2_CLK_A53PLL		     11
#define ATHENA2_CLK_RVPLL		     12
#define ATHENA2_TOP_CLK_FAB0		     13
#define ATHENA2_TOP_CLK_FAB1		     14
#define ATHENA2_TOP_CLK_HSPERI		     15
#define ATHENA2_RTC_CLK_RTC_FAB		     16
#define ATHENA2_TOP_CLK_1M		     17
#define ATHENA2_AP_CPU_CLK		     18
#define ATHENA2_AP_CLK_RV0		     19
#define ATHENA2_AP_DBG_CLK		     20
#define ATHENA2_AP_SC_CLK		     21
#define ATHENA2_AP_BUS_CLK		     22
#define ATHENA2_AP_CLK_SECURITY		     23
#define ATHENA2_AP_CLK_HSPERI_FAB	     24
#define ATHENA2_AP_CLK_PERI_FAB		     25
#define ATHENA2_AP_CA53_PM_CLKIN	     26
#define ATHENA2_AP_CLK_RTC_FAB		     27
#define ATHENA2_AP_CLK_TOP_FAB0		     28
#define ATHENA2_TPU_CLK_TPU		     29
#define ATHENA2_TPU_CLK_TOP_FAB0	     30
#define ATHENA2_TPU_CLK_TC906B		     31
#define ATHENA2_TPU_CLK_TIMER_50M	     32
#define ATHENA2_TPU_CLK_GDMA		     33
#define ATHENA2_VD0_CLK_SRC1_VDSYS	     34
#define ATHENA2_VD0_CLK_SRC0_VDSYS	     35
#define ATHENA2_VD0_CLK_SRC2_VDSYS	     36
#define ATHENA2_VD0_CLK_AXI_VDSYS_0	     37
#define ATHENA2_VD0_CLK_AXI_VDSYS_1	     38
#define ATHENA2_VD0_CLK_TOP_AXI		     39
#define ATHENA2_VD1_CLK_SRC1_VDSYS	     40
#define ATHENA2_VD1_CLK_SRC0_VDSYS	     41
#define ATHENA2_VD1_CLK_SRC2_VDSYS	     42
#define ATHENA2_VD1_CLK_AXI_VDSYS_0	     43
#define ATHENA2_VD1_CLK_AXI_VDSYS_1	     44
#define ATHENA2_VD1_CLK_TOP_AXI		     45
#define ATHENA2_VE_CLK_SRC1_VESYS	     46
#define ATHENA2_VE_CLK_SRC0_VESYS	     47
#define ATHENA2_VE_CLK_SRC2_VESYS	     48
#define ATHENA2_VE_CLK_AXI_VESYS	     49
#define ATHENA2_VE_CLK_TOP_AXI		     50
#define ATHENA2_VI_CLK_X2P		     51
#define ATHENA2_VI_CLK_RAW_AXI		     52
#define ATHENA2_VI_CAM0_CLK		     53
#define ATHENA2_VI_CAM1_CLK		     54
#define ATHENA2_VI_CAM2_CLK		     55
#define ATHENA2_VI_CLK_SRC_VI_SYS_0	     56
#define ATHENA2_VI_CLK_SRC_VI_SYS_1	     57
#define ATHENA2_VI_CLK_SRC_VI_SYS_2	     58
#define ATHENA2_VI_CLK_SRC_VI_SYS_3	     59
#define ATHENA2_VI_CLK_SRC_VI_SYS_4	     60
#define ATHENA2_VI_CLK_SRC_VI_SYS_5	     61
#define ATHENA2_VO_CLK_RAW_AXI		     62
#define ATHENA2_VO_CLK_X2P		     63
#define ATHENA2_VO_CLK_SRC_VO_SYS_0	     64
#define ATHENA2_VO_CLK_SRC_VO_SYS_1	     65
#define ATHENA2_VO_CLK_SRC_VO_SYS_2	     66
#define ATHENA2_VO_CLK_SYS_DISP0	     67
#define ATHENA2_VO_CLK_SYS_DISP1	     68
#define ATHENA2_VO_CLK_RAW_DSI_TX_ESC0	     69
#define ATHENA2_VO_CLK_RAW_DSI_TX_ESC1	     70
#define ATHENA2_VO_CLK_SFR		     71
#define ATHENA2_VO_CLK_MIPIMPLL0	     72
#define ATHENA2_VO_CLK_MIPIMPLL1	     73
#define ATHENA2_DDR_ACLK_M2_SYS1	     74
#define ATHENA2_DDR_CLKI_DDRPLL_MAS_REF_SYS1 75
#define ATHENA2_DDR_CLKI_DDRPLL_MAS_REF_SYS2 76
#define ATHENA2_DDR_ACLK_M1_SYS1	     77
#define ATHENA2_DDR_ACLK_M1_SYS2	     78
#define ATHENA2_DDR_ACLK_M4_SYS1	     79
#define ATHENA2_DDR_ACLK_M4_SYS2	     80
#define ATHENA2_DDR_PCLK_CTRL_SYS1	     81
#define ATHENA2_DDR_PCLK_CTRL_SYS2	     82
#define ATHENA2_DDR_TOP_FAB_ACLK_OFFLINE     83
#define ATHENA2_DDR_TOP_FAB_ACLK_RLT	     84
#define ATHENA2_DDR_TOP_FAB_ACLK_TPU	     85
#define ATHENA2_DDR_TOP_FAB_ACLK_OFFLINE_M1  86
#define ATHENA2_DDR_TOP_FAB_ACLK_OFFLINE_M2  87
#define ATHENA2_DDR_TOP_FAB_ACLK_OFFLINE_M3  88
#define ATHENA2_DDR_TOP_FAB_ACLK_OFFLINE_M4  89
#define ATHENA2_DDR_TOP_FAB_ACLK_OFFLINE_M5  90
#define ATHENA2_DDR_TOP_FAB_ACLK_OFFLINE_M6  91
#define ATHENA2_DDR_TOP_FAB_ACLK_OFFLINE_M7  92
#define ATHENA2_DDR_TOP_FAB_ACLK_OFFLINE_M8  93
#define ATHENA2_DDR_TOP_FAB_ACLK_OFFLINE_M9  94
#define ATHENA2_DDR_TOP_FAB_ACLK_OFFLINE_M10 95
#define ATHENA2_DDR_TOP_FAB_ACLK_OFFLINE_M11 96
#define ATHENA2_DDR_TOP_FAB_ACLK_OFFLINE_M12 97
#define ATHENA2_DDR_TOP_FAB_PCLK_FW	     98
#define ATHENA2_DDR_TOP_FAB_PCLK_TOP	     99
#define ATHENA2_USB_CLK_TOP_USB_FAB	     100
#define ATHENA2_USB_TEST_PHY_CLK_480	     101
#define ATHENA2_USB_TEST_PHY_CLK_500	     102
#define ATHENA2_USB_CLK_USB_FAB		     103
#define ATHENA2_USB_CLK_USB_SUSPEND	     104
#define ATHENA2_SSPERI_ACLK_DDR		     105
#define ATHENA2_SSPERI_ACLK_CFG2TOP	     106
#define ATHENA2_SSPERI_ACLK_CFG		     107
#define ATHENA2_SSPERI_TEST_PHY_CLK	     108
#define ATHENA2_CLK_RXOOB		     109
#define ATHENA2_CLK_SD0			     110
#define ATHENA2_CLK_100K_SD0		     111
#define ATHENA2_CLK_SD1			     112
#define ATHENA2_CLK_100K_SD1		     113
#define ATHENA2_CLK_SD2			     114
#define ATHENA2_CLK_100K_SD2		     115
#define ATHENA2_CLK_EMMC		     116
#define ATHENA2_CLK_100K_EMMC		     117
#define ATHENA2_CLK_ETH0_TX		     118
#define ATHENA2_CLK_ETH1_TX		     119
#define ATHENA2_CLK_ETH1_REF		     120
#define ATHENA2_CLK_ETH0_REF		     121
#define ATHENA2_CLK_AXI4_ACLK		     122
#define ATHENA2_CLK_SPI_NAND		     123
#define ATHENA2_CLK_AUDSRC		     124
#define ATHENA2_CLK_AUD0		     125
#define ATHENA2_CLK_AUD1		     126
#define ATHENA2_CLK_AUD2		     127
#define ATHENA2_CLK_AUD3		     128
#define ATHENA2_CLK_AUD4		     129
#define ATHENA2_CLK_AUD5		     130
#define ATHENA2_CLK_AUD_DW		     131
#define ATHENA2_CLK_SPI			     132
#define ATHENA2_CLK_I2C			     133
#define ATHENA2_CLK_UART0		     134
#define ATHENA2_CLK_UART1		     135
#define ATHENA2_CLK_UART2		     136
#define ATHENA2_CLK_UART3		     137
#define ATHENA2_CLK_UART4		     138
#define ATHENA2_CLK_UART5		     139
#define ATHENA2_CLK_UART6		     140
#define ATHENA2_CLK_UART7		     141
#define ATHENA2_CLK_CAN			     142
#define ATHENA2_CLK_WDT			     143
#define ATHENA2_CLK_GPIO_DB		     144
#define ATHENA2_CLK_WGN			     145
#define ATHENA2_CLK_KEYSCAN		     146
#define ATHENA2_CLK_APB_EFUSE		     147
#define ATHENA2_CLK_EFUSE		     148
#define ATHENA2_CLK_INTC		     149
#define ATHENA2_CLK_OTP_C		     150
#define ATHENA2_CLK_100M		     151
#define ATHENA2_CLK_PWM			     152
#define ATHENA2_CLK_RTC_32K		     153
#define ATHENA2_CLK_XTAL_MISC		     154
#define ATHENA2_CLK_TEMPSEN		     155
#define ATHENA2_CLK_SARADC		     156
#define ATHENA2_CLK_100M_FREE		     157
#define ATHENA2_CLK_OTP			     158
#define ATHENA2_CLK_DBGSYS		     159
#define ATHENA2_CLK_AXI_VI		     160
#define ATHENA2_CLK_CSI_MAC0_VI		     161
#define ATHENA2_CLK_CSI_MAC1_VI		     162
#define ATHENA2_CLK_CSI_MAC2_VI		     163
#define ATHENA2_CLK_CSI_MAC3_VI		     164
#define ATHENA2_CLK_CSI_MAC4_VI		     165
#define ATHENA2_CLK_CSI_MAC5_VI		     166
#define ATHENA2_CLK_CSI_MAC6_VI		     167
#define ATHENA2_CLK_CSI_MAC7_VI		     168
#define ATHENA2_CLK_CSI_BE_VI		     169
#define ATHENA2_CLK_ISP_TOP_VI		     170
#define ATHENA2_CLK_RAW_VI		     171
#define ATHENA2_CLK_VPSS0_VI		     172
#define ATHENA2_CLK_VPSS1_VI		     173
#define ATHENA2_CLK_VPSS2_VI		     174
#define ATHENA2_CLK_VPSS3_VI		     175
#define ATHENA2_CLK_DWA0_VI		     176
#define ATHENA2_CLK_DWA1_VI		     177
#define ATHENA2_CLK_LDC0_VI		     178
#define ATHENA2_CLK_LDC1_VI		     179
#define ATHENA2_CLK_DPU_VI		     180
#define ATHENA2_CLK_IVE0_VI		     181
#define ATHENA2_CLK_IVE1_VI		     182
#define ATHENA2_CLK_STITCHING_VI	     183
#define ATHENA2_CLK_LVDS0_VI		     184
#define ATHENA2_CLK_LVDS1_VI		     185
#define ATHENA2_CLK_LVDS2_VI		     186
#define ATHENA2_CLK_LVDS3_VI		     187
#define ATHENA2_CLK_LVDS4_VI		     188
#define ATHENA2_CLK_LVDS5_VI		     189
#define ATHENA2_CLK_CSI0_RX_VI		     190
#define ATHENA2_CLK_CSI1_RX_VI		     191
#define ATHENA2_CLK_CSI2_RX_VI		     192
#define ATHENA2_CLK_CSI3_RX_VI		     193
#define ATHENA2_CLK_CSI4_RX_VI		     194
#define ATHENA2_CLK_CSI5_RX_VI		     195
#define ATHENA2_PAD_VI0_CLK0_VI		     196
#define ATHENA2_PAD_VI0_CLK1_VI		     197
#define ATHENA2_PAD_VI1_CLK_VI		     198
#define ATHENA2_PAD_VI2_CLK_VI		     199
#define ATHENA2_VD0_CLK_APB_VDSYS_TOP	     200
#define ATHENA2_VD0_CLK_APB_VDSYS_VD	     201
#define ATHENA2_VD0_CLK_APB_VDSYS_VPSS_0     202
#define ATHENA2_VD0_CLK_APB_VDSYS_VPSS_1     203
#define ATHENA2_VD0_CLK_VDSYS_VD	     204
#define ATHENA2_VD0_CLK_VDSYS_VPSS_0	     205
#define ATHENA2_VD0_CLK_VDSYS_VPSS_1	     206
#define ATHENA2_VD1_CLK_APB_VDSYS_TOP	     207
#define ATHENA2_VD1_CLK_APB_VDSYS_VD	     208
#define ATHENA2_VD1_CLK_APB_VDSYS_VPSS_0     209
#define ATHENA2_VD1_CLK_APB_VDSYS_VPSS_1     210
#define ATHENA2_VD1_CLK_VDSYS_VD	     211
#define ATHENA2_VD1_CLK_VDSYS_VPSS_0	     212
#define ATHENA2_VD1_CLK_VDSYS_VPSS_1	     213
#define ATHENA2_CLK_APB_VESYS_TOP	     214
#define ATHENA2_CLK_APB_VESYS_VE	     215
#define ATHENA2_CLK_APB_VESYS_JPEG_0	     216
#define ATHENA2_CLK_APB_VESYS_JPEG_1	     217
#define ATHENA2_CLK_APB_VESYS_JPEG_2	     218
#define ATHENA2_CLK_APB_VESYS_JPEG_3	     219
#define ATHENA2_CLK_VESYS_VE		     220
#define ATHENA2_CLK_VESYS_JPEG_0	     221
#define ATHENA2_CLK_VESYS_JPEG_1	     222
#define ATHENA2_CLK_VESYS_JPEG_2	     223
#define ATHENA2_CLK_VESYS_JPEG_3	     224
#define ATHENA2_VO_CLK_AXI		     225
#define ATHENA2_VO_CLK_2DE0		     226
#define ATHENA2_VO_CLK_2DE1		     227
#define ATHENA2_VO_CLK_OENC0		     228
#define ATHENA2_VO_CLK_OENC1		     229
#define ATHENA2_VO_CLK_VPSS0		     230
#define ATHENA2_VO_CLK_VPSS1		     231
#define ATHENA2_VO_CLK_DISP0		     232
#define ATHENA2_VO_CLK_DISP1		     233
#define ATHENA2_VO_CLK_VO_MAC0		     234
#define ATHENA2_VO_CLK_VO_MAC1		     235
#define ATHENA2_VO_CLK_DSI_MAC0		     236
#define ATHENA2_VO_CLK_DSI_MAC1		     237
#define ATHENA2_PCIEX2_CLK		     238
#define ATHENA2_PCIEX4_CLK		     239
#define ATHENA2_SATA_CLK		     240
#define ATHENA2_CLK_AHB_ROM		     241
#define ATHENA2_CLK_AXI4_EMMC		     242
#define ATHENA2_CLK_AXI4_SD0		     243
#define ATHENA2_CLK_AXI4_SD1		     244
#define ATHENA2_CLK_AXI4_ETH0		     245
#define ATHENA2_CLK_AXI4_ETH1		     246
#define ATHENA2_CLK_AHB_SF		     247
#define ATHENA2_CLK_SDMA0_AXI		     248
#define ATHENA2_CLK_SDMA1_AXI		     249
#define ATHENA2_CLK_SPI0		     250
#define ATHENA2_CLK_SPI1		     251
#define ATHENA2_CLK_SPI2		     252
#define ATHENA2_CLK_SPI3		     253
#define ATHENA2_CLK_APB_SPI0		     254
#define ATHENA2_CLK_APB_SPI1		     255
#define ATHENA2_CLK_APB_SPI2		     256
#define ATHENA2_CLK_APB_SPI3		     257
#define ATHENA2_CLK_APB_UART0		     258
#define ATHENA2_CLK_APB_UART1		     259
#define ATHENA2_CLK_APB_UART2		     260
#define ATHENA2_CLK_APB_UART3		     261
#define ATHENA2_CLK_APB_UART4		     262
#define ATHENA2_CLK_APB_UART5		     263
#define ATHENA2_CLK_APB_UART6		     264
#define ATHENA2_CLK_APB_UART7		     265
#define ATHENA2_CLK_APB_I2S_GLOBAL	     266
#define ATHENA2_CLK_APB_I2S0		     267
#define ATHENA2_CLK_APB_I2S1		     268
#define ATHENA2_CLK_APB_I2S2		     269
#define ATHENA2_CLK_APB_I2S3		     270
#define ATHENA2_CLK_APB_I2S4		     271
#define ATHENA2_CLK_APB_I2S5		     272
#define ATHENA2_CLK_APB_I2S6		     273
#define ATHENA2_CLK_I2C0		     274
#define ATHENA2_CLK_I2C1		     275
#define ATHENA2_CLK_I2C2		     276
#define ATHENA2_CLK_I2C3		     277
#define ATHENA2_CLK_I2C4		     278
#define ATHENA2_CLK_I2C5		     279
#define ATHENA2_CLK_I2C6		     280
#define ATHENA2_CLK_I2C7		     281
#define ATHENA2_CLK_I2C8		     282
#define ATHENA2_CLK_I2C9		     283
#define ATHENA2_CLK_APB_I2C0		     284
#define ATHENA2_CLK_APB_I2C1		     285
#define ATHENA2_CLK_APB_I2C2		     286
#define ATHENA2_CLK_APB_I2C3		     287
#define ATHENA2_CLK_APB_I2C4		     288
#define ATHENA2_CLK_APB_I2C5		     289
#define ATHENA2_CLK_APB_I2C6		     290
#define ATHENA2_CLK_APB_I2C7		     291
#define ATHENA2_CLK_APB_I2C8		     292
#define ATHENA2_CLK_APB_I2C9		     293
#define ATHENA2_CLK_CAN0		     294
#define ATHENA2_CLK_CAN1		     295
#define ATHENA2_CLK_APB_CAN0		     296
#define ATHENA2_CLK_APB_CAN1		     297
#define ATHENA2_CLK_APB_WDT		     298
#define ATHENA2_CLK_APB_MAILBOX		     299
#define ATHENA2_CLK_APB_OTP		     300
#define ATHENA2_CLK_APB_OTP_C		     301
#define ATHENA2_CLK_APB_GPIO		     302
#define ATHENA2_CLK_WGN0		     303
#define ATHENA2_CLK_WGN1		     304
#define ATHENA2_CLK_TIMER0		     305
#define ATHENA2_CLK_TIMER1		     306
#define ATHENA2_CLK_TIMER2		     307
#define ATHENA2_CLK_TIMER3		     308
#define ATHENA2_CLK_TIMER4		     309
#define ATHENA2_CLK_TIMER5		     310
#define ATHENA2_CLK_TIMER6		     311
#define ATHENA2_CLK_TIMER7		     312
#define ATHENA2_CLK_DUMMY_0		     313
#define ATHENA2_CLK_DUMMY_1		     314
#define ATHENA2_CLK_DUMMY_2		     315
#define ATHENA2_CLK_DUMMY_3		     316
#define ATHENA2_VO_CLK_HDMI_MAC		     317

#endif /* __DT_BINDINGS_CLK_ATHENA2_H__ */
