<stg><name>mload</name>


<trans_list>

<trans id="321" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="4" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="7" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
<literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond135" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="12" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="13" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop12:2 %state_addr = getelementptr i256 %state, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="256" op_0_bw="14">
<![CDATA[
memset.loop12:3 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="256" op_0_bw="14">
<![CDATA[
memset.loop12:3 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="14" op_0_bw="256">
<![CDATA[
memset.loop12:4 %trunc_ln42 = trunc i256 %state_load

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop12:5 %add_ln42 = add i14 %trunc_ln42, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
memset.loop12:6 %shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop12:7 %index = add i19 %shl_ln, i19 64

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop12:8 %tmp_s = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %index, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="14">
<![CDATA[
memset.loop12:9 %zext_ln213 = zext i14 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln213"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop12:10 %state_addr_23 = getelementptr i256 %state, i64 0, i64 %zext_ln213

]]></Node>
<StgValue><ssdm name="state_addr_23"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="256" op_0_bw="14">
<![CDATA[
memset.loop12:11 %state_load_20 = load i14 %state_addr_23

]]></Node>
<StgValue><ssdm name="state_load_20"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
memset.loop12:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
memset.loop12:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="256" op_0_bw="14">
<![CDATA[
memset.loop12:11 %state_load_20 = load i14 %state_addr_23

]]></Node>
<StgValue><ssdm name="state_load_20"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
memset.loop12:12 %br_ln211 = br void

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_54 = phi i3 0, void %memset.loop12, i3 %i, void %.split6

]]></Node>
<StgValue><ssdm name="i_54"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %k = phi i1 0, void %memset.loop12, i1 %k_18, void %.split6

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:2 %p_phi = phi i14 0, void %memset.loop12, i14 %tmp_s, void %.split6

]]></Node>
<StgValue><ssdm name="p_phi"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %i = add i3 %i_54, i3 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %icmp_ln211 = icmp_eq  i3 %i_54, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln211 = br i1 %icmp_ln211, void %.split6, void %_ZN4intxgtILj256EjvEEbRKNS_4uintIXT_EEERKT0_.exit.i

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="3">
<![CDATA[
.split6:0 %trunc_ln50 = trunc i3 %i_54

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split6:1 %tmp = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 4294967295, i64 0, i64 0, i64 0, i2 %trunc_ln50

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split6:2 %shl_ln22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln22"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="256" op_0_bw="8">
<![CDATA[
.split6:3 %zext_ln213_4 = zext i8 %shl_ln22

]]></Node>
<StgValue><ssdm name="zext_ln213_4"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split6:4 %lshr_ln213 = lshr i256 %state_load_20, i256 %zext_ln213_4

]]></Node>
<StgValue><ssdm name="lshr_ln213"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="256">
<![CDATA[
.split6:5 %trunc_ln213 = trunc i256 %lshr_ln213

]]></Node>
<StgValue><ssdm name="trunc_ln213"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:6 %sub_ln213 = sub i64 %tmp, i64 %trunc_ln213

]]></Node>
<StgValue><ssdm name="sub_ln213"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:7 %k1 = icmp_ult  i64 %tmp, i64 %trunc_ln213

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="1">
<![CDATA[
.split6:8 %zext_ln215 = zext i1 %k

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:9 %k2 = icmp_ult  i64 %sub_ln213, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="k2"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split6:10 %k_18 = or i1 %k1, i1 %k2

]]></Node>
<StgValue><ssdm name="k_18"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.split6:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="14">
<![CDATA[
_ZN4intxgtILj256EjvEEbRKNS_4uintIXT_EEERKT0_.exit.i:0 %zext_ln211 = zext i14 %p_phi

]]></Node>
<StgValue><ssdm name="zext_ln211"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intxgtILj256EjvEEbRKNS_4uintIXT_EEERKT0_.exit.i:1 %br_ln26 = br i1 %k, void, void %_Z12check_memoryR14ExecutionStateRKN4intx4uintILj256EEEy.exit

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %state_addr_24 = getelementptr i256 %state, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="state_addr_24"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="256" op_0_bw="14">
<![CDATA[
:1 %state_load_21 = load i14 %state_addr_24

]]></Node>
<StgValue><ssdm name="state_load_21"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="256" op_0_bw="14">
<![CDATA[
:1 %state_load_21 = load i14 %state_addr_24

]]></Node>
<StgValue><ssdm name="state_load_21"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="256">
<![CDATA[
:2 %trunc_ln69 = trunc i256 %state_load_21

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %new_size = add i64 %trunc_ln69, i64 32

]]></Node>
<StgValue><ssdm name="new_size"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %icmp_ln31 = icmp_ugt  i64 %new_size, i64 16384

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln31 = br i1 %icmp_ln31, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %add_ln21 = add i64 %trunc_ln69, i64 63

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:1 %tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln21, i32 63

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %sub_ln21 = sub i64 18446744073709551553, i64 %trunc_ln69

]]></Node>
<StgValue><ssdm name="sub_ln21"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln21_3 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %sub_ln21, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln21_3"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="60" op_0_bw="59">
<![CDATA[
:4 %zext_ln21 = zext i59 %trunc_ln21_3

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
:5 %sub_ln21_2 = sub i60 0, i60 %zext_ln21

]]></Node>
<StgValue><ssdm name="sub_ln21_2"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %trunc_ln21_4 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln21, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln21_4"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="60" op_0_bw="59">
<![CDATA[
:7 %zext_ln21_2 = zext i59 %trunc_ln21_4

]]></Node>
<StgValue><ssdm name="zext_ln21_2"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
:8 %new_words = select i1 %tmp_117, i60 %sub_ln21_2, i60 %zext_ln21_2

]]></Node>
<StgValue><ssdm name="new_words"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="60">
<![CDATA[
:9 %sext_ln33 = sext i60 %new_words

]]></Node>
<StgValue><ssdm name="sext_ln33"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %mul_ln35 = mul i64 %sext_ln33, i64 %sext_ln33

]]></Node>
<StgValue><ssdm name="mul_ln35"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %state_addr_25 = getelementptr i256 %state, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="state_addr_25"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="256" op_0_bw="14">
<![CDATA[
:13 %state_load_22 = load i14 %state_addr_25

]]></Node>
<StgValue><ssdm name="state_load_22"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:18 %tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln35, i32 63

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19 %p_neg = sub i64 0, i64 %mul_ln35

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="55" op_0_bw="55" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20 %p_lshr_cast = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %p_neg, i32 9, i32 63

]]></Node>
<StgValue><ssdm name="p_lshr_cast"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="56" op_0_bw="55">
<![CDATA[
:21 %p_lshr_cast_cast = zext i55 %p_lshr_cast

]]></Node>
<StgValue><ssdm name="p_lshr_cast_cast"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="55" op_0_bw="55" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22 %p_lshr_f_cast = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %mul_ln35, i32 9, i32 63

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="56" op_0_bw="55">
<![CDATA[
:23 %p_lshr_f_cast_cast = zext i55 %p_lshr_f_cast

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast_cast"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:24 %p_neg_f = sub i56 0, i56 %p_lshr_f_cast_cast

]]></Node>
<StgValue><ssdm name="p_neg_f"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="56" op_0_bw="1" op_1_bw="56" op_2_bw="56">
<![CDATA[
:25 %div5_i_neg = select i1 %tmp_118, i56 %p_lshr_cast_cast, i56 %p_neg_f

]]></Node>
<StgValue><ssdm name="div5_i_neg"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="57" op_0_bw="56">
<![CDATA[
:26 %sext_ln39 = sext i56 %div5_i_neg

]]></Node>
<StgValue><ssdm name="sext_ln39"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
:28 %add_ln39_4 = add i57 %sext_ln39, i57 2048

]]></Node>
<StgValue><ssdm name="add_ln39_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="62" op_0_bw="60">
<![CDATA[
:10 %sext_ln33_2 = sext i60 %new_words

]]></Node>
<StgValue><ssdm name="sext_ln33_2"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="256" op_0_bw="14">
<![CDATA[
:13 %state_load_22 = load i14 %state_addr_25

]]></Node>
<StgValue><ssdm name="state_load_22"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="256">
<![CDATA[
:14 %trunc_ln39 = trunc i256 %state_load_22

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="62" op_0_bw="62" op_1_bw="60" op_2_bw="2">
<![CDATA[
:15 %p_shl = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i60.i2, i60 %new_words, i2 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
:16 %empty_186 = sub i62 %sext_ln33_2, i62 %p_shl

]]></Node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="62">
<![CDATA[
:17 %p_cast183 = sext i62 %empty_186

]]></Node>
<StgValue><ssdm name="p_cast183"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27 %add_ln39_3 = add i64 %trunc_ln39, i64 %p_cast183

]]></Node>
<StgValue><ssdm name="add_ln39_3"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="57">
<![CDATA[
:29 %sext_ln39_2 = sext i57 %add_ln39_4

]]></Node>
<StgValue><ssdm name="sext_ln39_2"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:30 %add_ln39 = add i64 %sext_ln39_2, i64 %add_ln39_3

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="256" op_0_bw="64">
<![CDATA[
:31 %zext_ln39 = zext i64 %add_ln39

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
:32 %store_ln39 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_25, i256 %zext_ln39, i32 255

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:33 %tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln39, i32 63

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:34 %br_ln39 = br i1 %tmp_119, void %.critedge, void %_Z12check_memoryR14ExecutionStateRKN4intx4uintILj256EEEy.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="93" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
.critedge:0 %state_load_23 = load i14 %state_addr_24

]]></Node>
<StgValue><ssdm name="state_load_23"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="94" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
.critedge:0 %state_load_23 = load i14 %state_addr_24

]]></Node>
<StgValue><ssdm name="state_load_23"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="19" op_0_bw="256">
<![CDATA[
.critedge:1 %trunc_ln69_1 = trunc i256 %state_load_23

]]></Node>
<StgValue><ssdm name="trunc_ln69_1"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="256">
<![CDATA[
.critedge:2 %empty_187 = trunc i256 %state_load_23

]]></Node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
.critedge:3 %br_ln1008 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln1008"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="0" op_2_bw="256" op_3_bw="0">
<![CDATA[
load-store-loop:0 %empty_188 = phi i256 0, void %.critedge, i256 %x, void %load-store-loop.split

]]></Node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
load-store-loop:1 %loop_index = phi i6 0, void %.critedge, i6 %empty_189, void %load-store-loop.split

]]></Node>
<StgValue><ssdm name="loop_index"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
load-store-loop:2 %empty_189 = add i6 %loop_index, i6 1

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
load-store-loop:3 %exitcond135 = icmp_eq  i6 %loop_index, i6 32

]]></Node>
<StgValue><ssdm name="exitcond135"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop:4 %empty_190 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop:5 %br_ln0 = br i1 %exitcond135, void %load-store-loop.split, void %memcpy-split.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="6">
<![CDATA[
load-store-loop.split:0 %empty_191 = trunc i6 %loop_index

]]></Node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="19" op_0_bw="19" op_1_bw="13" op_2_bw="6">
<![CDATA[
load-store-loop.split:1 %tmp120 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i13.i6, i13 4097, i6 %loop_index

]]></Node>
<StgValue><ssdm name="tmp120"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
load-store-loop.split:2 %empty_192 = add i19 %tmp120, i19 %trunc_ln69_1

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:3 %tmp_121 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %empty_192, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="14">
<![CDATA[
load-store-loop.split:4 %p_cast37_cast = zext i14 %tmp_121

]]></Node>
<StgValue><ssdm name="p_cast37_cast"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:5 %state_addr_26 = getelementptr i256 %state, i64 0, i64 %p_cast37_cast

]]></Node>
<StgValue><ssdm name="state_addr_26"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="256" op_0_bw="14">
<![CDATA[
load-store-loop.split:6 %state_load_24 = load i14 %state_addr_26

]]></Node>
<StgValue><ssdm name="state_load_24"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="32">
<![CDATA[
memcpy-split.preheader:0 %z_word_num_bits_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_0_0"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="32">
<![CDATA[
memcpy-split.preheader:1 %z_word_num_bits_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_0"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="32">
<![CDATA[
memcpy-split.preheader:2 %z_word_num_bits_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_2_0"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="32">
<![CDATA[
memcpy-split.preheader:3 %z_word_num_bits_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_3_0"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
memcpy-split.preheader:4 %br_ln0 = br void %memcpy-split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="116" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="256" op_0_bw="14">
<![CDATA[
load-store-loop.split:6 %state_load_24 = load i14 %state_addr_26

]]></Node>
<StgValue><ssdm name="state_load_24"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
load-store-loop.split:7 %empty_193 = add i5 %empty_187, i5 %empty_191

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
load-store-loop.split:8 %tmp_122 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_193, i3 0

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="256" op_0_bw="8">
<![CDATA[
load-store-loop.split:9 %p_cast184 = zext i8 %tmp_122

]]></Node>
<StgValue><ssdm name="p_cast184"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
load-store-loop.split:10 %empty_194 = lshr i256 %state_load_24, i256 %p_cast184

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="256">
<![CDATA[
load-store-loop.split:11 %empty_195 = trunc i256 %empty_194

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="256" op_0_bw="8">
<![CDATA[
load-store-loop.split:12 %p_cast39_cast = zext i8 %empty_195

]]></Node>
<StgValue><ssdm name="p_cast39_cast"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="5">
<![CDATA[
load-store-loop.split:13 %loop_index_cast40_cast = zext i5 %empty_191

]]></Node>
<StgValue><ssdm name="loop_index_cast40_cast"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
load-store-loop.split:14 %empty_196 = shl i32 1, i32 %loop_index_cast40_cast

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
load-store-loop.split:15 %tmp_123 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_191, i3 0

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="256" op_0_bw="8">
<![CDATA[
load-store-loop.split:16 %p_cast185 = zext i8 %tmp_123

]]></Node>
<StgValue><ssdm name="p_cast185"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
load-store-loop.split:17 %empty_197 = shl i256 %p_cast39_cast, i256 %p_cast185

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="32">
<![CDATA[
load-store-loop.split:18 %empty_198 = trunc i32 %empty_196

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="256">
<![CDATA[
load-store-loop.split:19 %empty_199 = trunc i256 %empty_197

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="256">
<![CDATA[
load-store-loop.split:20 %empty_200 = trunc i256 %empty_188

]]></Node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:21 %empty_201 = select i1 %empty_198, i8 %empty_199, i8 %empty_200

]]></Node>
<StgValue><ssdm name="empty_201"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:22 %tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 1

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:23 %tmp_125 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:24 %tmp_126 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:25 %empty_202 = select i1 %tmp_124, i8 %tmp_125, i8 %tmp_126

]]></Node>
<StgValue><ssdm name="empty_202"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:26 %tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 2

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:27 %tmp_128 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:28 %tmp_129 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:29 %empty_203 = select i1 %tmp_127, i8 %tmp_128, i8 %tmp_129

]]></Node>
<StgValue><ssdm name="empty_203"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:30 %tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 3

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:31 %tmp_131 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:32 %tmp_132 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:33 %empty_204 = select i1 %tmp_130, i8 %tmp_131, i8 %tmp_132

]]></Node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:34 %tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 4

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:35 %tmp_134 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:36 %tmp_135 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:37 %empty_205 = select i1 %tmp_133, i8 %tmp_134, i8 %tmp_135

]]></Node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:38 %tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 5

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:39 %tmp_137 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:40 %tmp_138 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:41 %empty_206 = select i1 %tmp_136, i8 %tmp_137, i8 %tmp_138

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:42 %tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 6

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:43 %tmp_140 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:44 %tmp_141 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:45 %empty_207 = select i1 %tmp_139, i8 %tmp_140, i8 %tmp_141

]]></Node>
<StgValue><ssdm name="empty_207"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:46 %tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 7

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:47 %tmp_143 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:48 %tmp_144 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:49 %empty_208 = select i1 %tmp_142, i8 %tmp_143, i8 %tmp_144

]]></Node>
<StgValue><ssdm name="empty_208"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:50 %tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 8

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:51 %tmp_146 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:52 %tmp_147 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:53 %empty_209 = select i1 %tmp_145, i8 %tmp_146, i8 %tmp_147

]]></Node>
<StgValue><ssdm name="empty_209"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:54 %tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 9

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:55 %tmp_149 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 72, i32 79

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:56 %tmp_150 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 72, i32 79

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:57 %empty_210 = select i1 %tmp_148, i8 %tmp_149, i8 %tmp_150

]]></Node>
<StgValue><ssdm name="empty_210"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:58 %tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 10

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:59 %tmp_152 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 80, i32 87

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:60 %tmp_153 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 80, i32 87

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:61 %empty_211 = select i1 %tmp_151, i8 %tmp_152, i8 %tmp_153

]]></Node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:62 %tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 11

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:63 %tmp_155 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 88, i32 95

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:64 %tmp_156 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 88, i32 95

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:65 %empty_212 = select i1 %tmp_154, i8 %tmp_155, i8 %tmp_156

]]></Node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:66 %tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 12

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:67 %tmp_158 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 96, i32 103

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:68 %tmp_159 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 96, i32 103

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:69 %empty_213 = select i1 %tmp_157, i8 %tmp_158, i8 %tmp_159

]]></Node>
<StgValue><ssdm name="empty_213"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:70 %tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 13

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:71 %tmp_161 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 104, i32 111

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:72 %tmp_162 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 104, i32 111

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:73 %empty_214 = select i1 %tmp_160, i8 %tmp_161, i8 %tmp_162

]]></Node>
<StgValue><ssdm name="empty_214"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:74 %tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 14

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:75 %tmp_164 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 112, i32 119

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:76 %tmp_165 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 112, i32 119

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:77 %empty_215 = select i1 %tmp_163, i8 %tmp_164, i8 %tmp_165

]]></Node>
<StgValue><ssdm name="empty_215"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:78 %tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 15

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:79 %tmp_167 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 120, i32 127

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:80 %tmp_168 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 120, i32 127

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:81 %empty_216 = select i1 %tmp_166, i8 %tmp_167, i8 %tmp_168

]]></Node>
<StgValue><ssdm name="empty_216"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:82 %tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 16

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:83 %tmp_170 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 128, i32 135

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:84 %tmp_171 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 128, i32 135

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:85 %empty_217 = select i1 %tmp_169, i8 %tmp_170, i8 %tmp_171

]]></Node>
<StgValue><ssdm name="empty_217"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:86 %tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 17

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:87 %tmp_173 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 136, i32 143

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:88 %tmp_174 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 136, i32 143

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:89 %empty_218 = select i1 %tmp_172, i8 %tmp_173, i8 %tmp_174

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:90 %tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 18

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:91 %tmp_176 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 144, i32 151

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:92 %tmp_177 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 144, i32 151

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:93 %empty_219 = select i1 %tmp_175, i8 %tmp_176, i8 %tmp_177

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:94 %tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 19

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:95 %tmp_179 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 152, i32 159

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:96 %tmp_180 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 152, i32 159

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:97 %empty_220 = select i1 %tmp_178, i8 %tmp_179, i8 %tmp_180

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:98 %tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 20

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:99 %tmp_182 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 160, i32 167

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:100 %tmp_183 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 160, i32 167

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:101 %empty_221 = select i1 %tmp_181, i8 %tmp_182, i8 %tmp_183

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:102 %tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 21

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:103 %tmp_185 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 168, i32 175

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:104 %tmp_186 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 168, i32 175

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:105 %empty_222 = select i1 %tmp_184, i8 %tmp_185, i8 %tmp_186

]]></Node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:106 %tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 22

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:107 %tmp_188 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 176, i32 183

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:108 %tmp_189 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 176, i32 183

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:109 %empty_223 = select i1 %tmp_187, i8 %tmp_188, i8 %tmp_189

]]></Node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:110 %tmp_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 23

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:111 %tmp_191 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 184, i32 191

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:112 %tmp_192 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 184, i32 191

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:113 %empty_224 = select i1 %tmp_190, i8 %tmp_191, i8 %tmp_192

]]></Node>
<StgValue><ssdm name="empty_224"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:114 %tmp_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 24

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:115 %tmp_194 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 192, i32 199

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:116 %tmp_195 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 192, i32 199

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:117 %empty_225 = select i1 %tmp_193, i8 %tmp_194, i8 %tmp_195

]]></Node>
<StgValue><ssdm name="empty_225"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:118 %tmp_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 25

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:119 %tmp_197 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 200, i32 207

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:120 %tmp_198 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 200, i32 207

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:121 %empty_226 = select i1 %tmp_196, i8 %tmp_197, i8 %tmp_198

]]></Node>
<StgValue><ssdm name="empty_226"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:122 %tmp_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 26

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:123 %tmp_200 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 208, i32 215

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:124 %tmp_201 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 208, i32 215

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:125 %empty_227 = select i1 %tmp_199, i8 %tmp_200, i8 %tmp_201

]]></Node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:126 %tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 27

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:127 %tmp_203 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 216, i32 223

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:128 %tmp_204 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 216, i32 223

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:129 %empty_228 = select i1 %tmp_202, i8 %tmp_203, i8 %tmp_204

]]></Node>
<StgValue><ssdm name="empty_228"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:130 %tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 28

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:131 %tmp_206 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 224, i32 231

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:132 %tmp_207 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 224, i32 231

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:133 %empty_229 = select i1 %tmp_205, i8 %tmp_206, i8 %tmp_207

]]></Node>
<StgValue><ssdm name="empty_229"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:134 %tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 29

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:135 %tmp_209 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 232, i32 239

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:136 %tmp_210 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 232, i32 239

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:137 %empty_230 = select i1 %tmp_208, i8 %tmp_209, i8 %tmp_210

]]></Node>
<StgValue><ssdm name="empty_230"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:138 %tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 30

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:139 %tmp_212 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 240, i32 247

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:140 %tmp_213 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 240, i32 247

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:141 %empty_231 = select i1 %tmp_211, i8 %tmp_212, i8 %tmp_213

]]></Node>
<StgValue><ssdm name="empty_231"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:142 %tmp_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_196, i32 31

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:143 %tmp_215 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_197, i32 248, i32 255

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:144 %tmp_216 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_188, i32 248, i32 255

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop.split:145 %empty_232 = select i1 %tmp_214, i8 %tmp_215, i8 %tmp_216

]]></Node>
<StgValue><ssdm name="empty_232"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="256" op_0_bw="256" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8">
<![CDATA[
load-store-loop.split:146 %x = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %empty_232, i8 %empty_231, i8 %empty_230, i8 %empty_229, i8 %empty_228, i8 %empty_227, i8 %empty_226, i8 %empty_225, i8 %empty_224, i8 %empty_223, i8 %empty_222, i8 %empty_221, i8 %empty_220, i8 %empty_219, i8 %empty_218, i8 %empty_217, i8 %empty_216, i8 %empty_215, i8 %empty_214, i8 %empty_213, i8 %empty_212, i8 %empty_211, i8 %empty_210, i8 %empty_209, i8 %empty_208, i8 %empty_207, i8 %empty_206, i8 %empty_205, i8 %empty_204, i8 %empty_203, i8 %empty_202, i8 %empty_201

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop.split:147 %br_ln0 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="258" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
memcpy-split:0 %phi_ln29 = phi i2 %add_ln29, void %memcpy-split, i2 0, void %memcpy-split.preheader

]]></Node>
<StgValue><ssdm name="phi_ln29"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
memcpy-split:1 %add_ln29 = add i2 %phi_ln29, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64">
<![CDATA[
memcpy-split:2 %z_word_num_bits_0_0_load = load i64 %z_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_0_0_load"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64">
<![CDATA[
memcpy-split:3 %z_word_num_bits_1_0_load = load i64 %z_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_0_load"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64">
<![CDATA[
memcpy-split:4 %z_word_num_bits_2_0_load = load i64 %z_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_2_0_load"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64">
<![CDATA[
memcpy-split:5 %z_word_num_bits_3_0_load = load i64 %z_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_3_0_load"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
memcpy-split:6 %z_word_num_bits_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %z_word_num_bits_0_0_load, i64 %z_word_num_bits_0_0_load, i64 %z_word_num_bits_0_0_load, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="z_word_num_bits_0_1"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
memcpy-split:7 %z_word_num_bits_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_1_0_load, i64 0, i64 %z_word_num_bits_1_0_load, i64 %z_word_num_bits_1_0_load, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_1"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
memcpy-split:8 %z_word_num_bits_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_2_0_load, i64 %z_word_num_bits_2_0_load, i64 0, i64 %z_word_num_bits_2_0_load, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="z_word_num_bits_2_1"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
memcpy-split:9 %z_word_num_bits_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_3_0_load, i64 %z_word_num_bits_3_0_load, i64 %z_word_num_bits_3_0_load, i64 0, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="z_word_num_bits_3_1"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
memcpy-split:10 %icmp_ln29 = icmp_eq  i2 %phi_ln29, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy-split:11 %empty_233 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_233"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
memcpy-split:12 %store_ln29 = store i64 %z_word_num_bits_3_1, i64 %z_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
memcpy-split:13 %store_ln29 = store i64 %z_word_num_bits_2_1, i64 %z_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
memcpy-split:14 %store_ln29 = store i64 %z_word_num_bits_1_1, i64 %z_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
memcpy-split:15 %store_ln29 = store i64 %z_word_num_bits_0_1, i64 %z_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy-split:16 %br_ln29 = br i1 %icmp_ln29, void %memcpy-split, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:0 %z_word_num_bits_0_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_0_2"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:1 %z_word_num_bits_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_2"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:2 %z_word_num_bits_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_2_2"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:3 %z_word_num_bits_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_3_2"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:4 %store_ln740 = store i64 %z_word_num_bits_3_1, i64 %z_word_num_bits_3_2

]]></Node>
<StgValue><ssdm name="store_ln740"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:5 %store_ln740 = store i64 %z_word_num_bits_2_1, i64 %z_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="store_ln740"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:6 %store_ln740 = store i64 %z_word_num_bits_1_1, i64 %z_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="store_ln740"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:7 %store_ln740 = store i64 %z_word_num_bits_0_1, i64 %z_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="store_ln740"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:8 %br_ln740 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln740"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="284" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:0 %i_55 = phi i3 %i_70, void %.split42, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader

]]></Node>
<StgValue><ssdm name="i_55"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:1 %i_70 = add i3 %i_55, i3 1

]]></Node>
<StgValue><ssdm name="i_70"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:2 %icmp_ln740 = icmp_eq  i3 %i_55, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln740"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:3 %empty_234 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_234"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:4 %br_ln740 = br i1 %icmp_ln740, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln740"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="2" op_0_bw="3">
<![CDATA[
.split:0 %trunc_ln50_26 = trunc i3 %i_55

]]></Node>
<StgValue><ssdm name="trunc_ln50_26"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split:1 %shl_ln23 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_26, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln23"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="256" op_0_bw="8">
<![CDATA[
.split:2 %zext_ln741 = zext i8 %shl_ln23

]]></Node>
<StgValue><ssdm name="zext_ln741"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split:3 %lshr_ln741 = lshr i256 %empty_188, i256 %zext_ln741

]]></Node>
<StgValue><ssdm name="lshr_ln741"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="256">
<![CDATA[
.split:4 %empty_235 = trunc i256 %lshr_ln741

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:5 %p_7 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:6 %p_1 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:7 %p_6 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:8 %p_2 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:9 %p_5 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:10 %p_3 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:11 %p_4 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
.split:12 %tmp_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %empty_235, i8 %p_1, i8 %p_2, i8 %p_3, i8 %p_4, i8 %p_5, i8 %p_6, i8 %p_7

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split:13 %xor_ln48 = xor i2 %trunc_ln50_26, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln48"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split:14 %switch_ln741 = switch i2 %xor_ln48, void %branch7, i2 0, void %.split..split42_crit_edge, i2 1, void %branch5, i2 2, void %branch6

]]></Node>
<StgValue><ssdm name="switch_ln741"/></StgValue>
</operation>

<operation id="304" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="0"/>
<literal name="xor_ln48" val="-2"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="0"/>
<literal name="xor_ln48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch6:0 %store_ln741 = store i64 %tmp_4, i64 %z_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="store_ln741"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="0"/>
<literal name="xor_ln48" val="-2"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="0"/>
<literal name="xor_ln48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln741 = br void %.split42

]]></Node>
<StgValue><ssdm name="br_ln741"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="0"/>
<literal name="xor_ln48" val="1"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="0"/>
<literal name="xor_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch5:0 %store_ln741 = store i64 %tmp_4, i64 %z_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="store_ln741"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="0"/>
<literal name="xor_ln48" val="1"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="0"/>
<literal name="xor_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln741 = br void %.split42

]]></Node>
<StgValue><ssdm name="br_ln741"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="0"/>
<literal name="xor_ln48" val="0"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="0"/>
<literal name="xor_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.split..split42_crit_edge:0 %store_ln741 = store i64 %tmp_4, i64 %z_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="store_ln741"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="0"/>
<literal name="xor_ln48" val="0"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="0"/>
<literal name="xor_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
.split..split42_crit_edge:1 %br_ln741 = br void %.split42

]]></Node>
<StgValue><ssdm name="br_ln741"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="0"/>
<literal name="xor_ln48" val="-1"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="0"/>
<literal name="xor_ln48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch7:0 %store_ln741 = store i64 %tmp_4, i64 %z_word_num_bits_3_2

]]></Node>
<StgValue><ssdm name="store_ln741"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="0"/>
<literal name="xor_ln48" val="-1"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="0"/>
<literal name="xor_ln48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln741 = br void %.split42

]]></Node>
<StgValue><ssdm name="br_ln741"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
.split42:0 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="1"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0 %z_word_num_bits_0_2_load = load i64 %z_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="z_word_num_bits_0_2_load"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="1"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:1 %z_word_num_bits_1_2_load = load i64 %z_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_2_load"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="1"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:2 %z_word_num_bits_2_2_load = load i64 %z_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="z_word_num_bits_2_2_load"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="1"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:3 %z_word_num_bits_3_2_load = load i64 %z_word_num_bits_3_2

]]></Node>
<StgValue><ssdm name="z_word_num_bits_3_2_load"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="1"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:4 %or_ln609_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %z_word_num_bits_3_2_load, i64 %z_word_num_bits_2_2_load, i64 %z_word_num_bits_1_2_load, i64 %z_word_num_bits_0_2_load

]]></Node>
<StgValue><ssdm name="or_ln609_2"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="1"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
:5 %store_ln609 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_24, i256 %or_ln609_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln609"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
<literal name="tmp_119" val="0"/>
<literal name="icmp_ln740" val="1"/>
</and_exp><and_exp><literal name="k" val="0"/>
<literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln610 = br void %_Z12check_memoryR14ExecutionStateRKN4intx4uintILj256EEEy.exit

]]></Node>
<StgValue><ssdm name="br_ln610"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
</and_exp><and_exp><literal name="icmp_ln31" val="1"/>
<literal name="tmp_119" val="1"/>
</and_exp><and_exp><literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0">
<![CDATA[
_Z12check_memoryR14ExecutionStateRKN4intx4uintILj256EEEy.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
