{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "bd_0_hls_inst_0",
    "cell_name": "hls_inst",
    "component_reference": "xilinx.com:hls:lz4CompressEngineRun:1.0",
    "ip_revision": "2114329212",
    "gen_directory": "../../../../../../project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "bd_0_hls_inst_0", "resolve_type": "user", "usage": "all" } ],
        "clk_period": [ { "value": "15", "enabled": false, "usage": "all" } ],
        "machine": [ { "value": "64", "enabled": false, "usage": "all" } ],
        "combinational": [ { "value": "0", "enabled": false, "usage": "all" } ],
        "latency": [ { "value": "undef", "enabled": false, "usage": "all" } ],
        "II": [ { "value": "undef", "enabled": false, "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynq" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7z020" } ],
        "PACKAGE": [ { "value": "clg484" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "2114329212" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2024.2" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "max_lit_limit_ap_vld": [ { "direction": "out" } ],
        "inStream_dout": [ { "direction": "in", "size_left": "7", "size_right": "0" } ],
        "inStream_empty_n": [ { "direction": "in" } ],
        "inStream_read": [ { "direction": "out" } ],
        "lz4Out_din": [ { "direction": "out", "size_left": "7", "size_right": "0" } ],
        "lz4Out_full_n": [ { "direction": "in" } ],
        "lz4Out_write": [ { "direction": "out" } ],
        "lz4Out_eos_din": [ { "direction": "out" } ],
        "lz4Out_eos_full_n": [ { "direction": "in" } ],
        "lz4Out_eos_write": [ { "direction": "out" } ],
        "lz4OutSize_din": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "lz4OutSize_full_n": [ { "direction": "in" } ],
        "lz4OutSize_write": [ { "direction": "out" } ],
        "max_lit_limit": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "input_size": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "core_idx": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "ap_clk": [ { "direction": "in" } ],
        "ap_rst": [ { "direction": "in" } ],
        "ap_done": [ { "direction": "out" } ],
        "ap_idle": [ { "direction": "out" } ],
        "ap_ready": [ { "direction": "out" } ],
        "ap_start": [ { "direction": "in" } ]
      },
      "interfaces": {
        "inStream": {
          "vlnv": "xilinx.com:interface:acc_fifo_read:1.0",
          "abstraction_type": "xilinx.com:interface:acc_fifo_read_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "RD_DATA": [ { "physical_name": "inStream_dout" } ],
            "EMPTY_N": [ { "physical_name": "inStream_empty_n" } ],
            "RD_EN": [ { "physical_name": "inStream_read" } ]
          }
        },
        "lz4Out": {
          "vlnv": "xilinx.com:interface:acc_fifo_write:1.0",
          "abstraction_type": "xilinx.com:interface:acc_fifo_write_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "WR_DATA": [ { "physical_name": "lz4Out_din" } ],
            "FULL_N": [ { "physical_name": "lz4Out_full_n" } ],
            "WR_EN": [ { "physical_name": "lz4Out_write" } ]
          }
        },
        "lz4Out_eos": {
          "vlnv": "xilinx.com:interface:acc_fifo_write:1.0",
          "abstraction_type": "xilinx.com:interface:acc_fifo_write_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "WR_DATA": [ { "physical_name": "lz4Out_eos_din" } ],
            "FULL_N": [ { "physical_name": "lz4Out_eos_full_n" } ],
            "WR_EN": [ { "physical_name": "lz4Out_eos_write" } ]
          }
        },
        "lz4OutSize": {
          "vlnv": "xilinx.com:interface:acc_fifo_write:1.0",
          "abstraction_type": "xilinx.com:interface:acc_fifo_write_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "WR_DATA": [ { "physical_name": "lz4OutSize_din" } ],
            "FULL_N": [ { "physical_name": "lz4OutSize_full_n" } ],
            "WR_EN": [ { "physical_name": "lz4OutSize_write" } ]
          }
        },
        "max_lit_limit": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "master",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "max_lit_limit" } ]
          }
        },
        "input_size": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "input_size" } ]
          }
        },
        "core_idx": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "core_idx" } ]
          }
        },
        "ap_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_RESET": [ { "value": "ap_rst", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "66000000.0", "value_src": "user_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "bd_0_ap_clk_0", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "ap_clk" } ]
          }
        },
        "ap_rst": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "ap_rst" } ]
          }
        },
        "ap_ctrl": {
          "vlnv": "xilinx.com:interface:acc_handshake:1.0",
          "abstraction_type": "xilinx.com:interface:acc_handshake_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "done": [ { "physical_name": "ap_done" } ],
            "idle": [ { "physical_name": "ap_idle" } ],
            "ready": [ { "physical_name": "ap_ready" } ],
            "start": [ { "physical_name": "ap_start" } ]
          }
        }
      }
    }
  }
}