

================================================================
== Vitis HLS Report for 'VecDotProduct'
================================================================
* Date:           Tue Sep 14 14:04:51 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        MBKM-Tutorial5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.300 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                       |                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                Instance               |         Module        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_EWiseMultipiler_fu_164             |EWiseMultipiler        |        ?|        ?|          ?|          ?|    ?|    ?|   none  |
        |grp_AdderTree_fu_172                   |AdderTree              |        ?|        ?|          ?|          ?|    ?|    ?|   none  |
        |grp_VecReader_fu_179                   |VecReader              |        1|        ?| 10.000 ns |          ?|    1|    ?|   none  |
        |grp_VecReader1_fu_188                  |VecReader1             |        1|        ?| 10.000 ns |          ?|    1|    ?|   none  |
        |grp_Accumulator_fu_197                 |Accumulator            |        ?|        ?|          ?|          ?|    ?|    ?|   none  |
        |grp_ScaWriter_fu_204                   |ScaWriter              |        7|        7| 70.000 ns | 70.000 ns |    7|    7|   none  |
        |call_ln3_VecDotProduct_entry43_fu_212  |VecDotProduct_entry43  |        0|        0|    0 ns   |    0 ns   |    0|    0|   none  |
        +---------------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.88>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%readRep_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %readRep" [MBKM-Tutorial5/Top.cpp:3]   --->   Operation 12 'read' 'readRep_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%scaC_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %scaC" [MBKM-Tutorial5/Top.cpp:3]   --->   Operation 13 'read' 'scaC_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%vecB_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %vecB" [MBKM-Tutorial5/Top.cpp:3]   --->   Operation 14 'read' 'vecB_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%vecA_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %vecA" [MBKM-Tutorial5/Top.cpp:3]   --->   Operation 15 'read' 'vecA_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%scaC_c = alloca i64" [MBKM-Tutorial5/Top.cpp:3]   --->   Operation 16 'alloca' 'scaC_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 6> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%vecB_c = alloca i64" [MBKM-Tutorial5/Top.cpp:3]   --->   Operation 17 'alloca' 'vecB_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%vecA_c = alloca i64" [MBKM-Tutorial5/Top.cpp:3]   --->   Operation 18 'alloca' 'vecA_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%fifoA_stream_s = alloca i64" [MBKM-Tutorial5/Top.cpp:12]   --->   Operation 19 'alloca' 'fifoA_stream_s' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%fifoB_stream_s = alloca i64" [MBKM-Tutorial5/Top.cpp:13]   --->   Operation 20 'alloca' 'fifoB_stream_s' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%fifoC1_stream_s = alloca i64" [MBKM-Tutorial5/Top.cpp:14]   --->   Operation 21 'alloca' 'fifoC1_stream_s' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%fifoC2_stream_s = alloca i64" [MBKM-Tutorial5/Top.cpp:15]   --->   Operation 22 'alloca' 'fifoC2_stream_s' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%fifoC3_stream_s = alloca i64" [MBKM-Tutorial5/Top.cpp:16]   --->   Operation 23 'alloca' 'fifoC3_stream_s' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (1.88ns)   --->   "%call_ln3 = call void @VecDotProduct.entry43, i64 %vecA_read, i64 %vecB_read, i64 %scaC_read, i64 %vecA_c, i64 %vecB_c, i64 %scaC_c" [MBKM-Tutorial5/Top.cpp:3]   --->   Operation 24 'call' 'call_ln3' <Predicate = true> <Delay = 1.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 25 [2/2] (0.99ns)   --->   "%call_ln19 = call void @VecReader, i128 %ddr0, i128 %fifoA_stream_s, i64 %vecA_c, i32 %readRep_read, void %call_ln3, void %call_ln3" [MBKM-Tutorial5/Top.cpp:19]   --->   Operation 25 'call' 'call_ln19' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [2/2] (0.99ns)   --->   "%call_ln22 = call void @VecReader1, i128 %ddr1, i128 %fifoB_stream_s, i64 %vecB_c, i32 %readRep_read, void %call_ln3" [MBKM-Tutorial5/Top.cpp:22]   --->   Operation 26 'call' 'call_ln22' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln19 = call void @VecReader, i128 %ddr0, i128 %fifoA_stream_s, i64 %vecA_c, i32 %readRep_read, void %call_ln3, void %call_ln3" [MBKM-Tutorial5/Top.cpp:19]   --->   Operation 27 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln22 = call void @VecReader1, i128 %ddr1, i128 %fifoB_stream_s, i64 %vecB_c, i32 %readRep_read, void %call_ln3" [MBKM-Tutorial5/Top.cpp:22]   --->   Operation 28 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln25 = call void @EWiseMultipiler, i128 %fifoA_stream_s, i128 %fifoB_stream_s, i256 %fifoC1_stream_s, i32 %readRep_read, void %call_ln22, void %call_ln19, void %call_ln19" [MBKM-Tutorial5/Top.cpp:25]   --->   Operation 29 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln25 = call void @EWiseMultipiler, i128 %fifoA_stream_s, i128 %fifoB_stream_s, i256 %fifoC1_stream_s, i32 %readRep_read, void %call_ln22, void %call_ln19, void %call_ln19" [MBKM-Tutorial5/Top.cpp:25]   --->   Operation 30 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln28 = call void @AdderTree, i256 %fifoC1_stream_s, i32 %fifoC2_stream_s, i32 %readRep_read, void %call_ln25, void %call_ln25" [MBKM-Tutorial5/Top.cpp:28]   --->   Operation 31 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln28 = call void @AdderTree, i256 %fifoC1_stream_s, i32 %fifoC2_stream_s, i32 %readRep_read, void %call_ln25, void %call_ln25" [MBKM-Tutorial5/Top.cpp:28]   --->   Operation 32 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln31 = call void @Accumulator, i32 %fifoC2_stream_s, i32 %fifoC3_stream_s, i32 %readRep_read, void %call_ln28, void %call_ln28" [MBKM-Tutorial5/Top.cpp:31]   --->   Operation 33 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln31 = call void @Accumulator, i32 %fifoC2_stream_s, i32 %fifoC3_stream_s, i32 %readRep_read, void %call_ln28, void %call_ln28" [MBKM-Tutorial5/Top.cpp:31]   --->   Operation 34 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln34 = call void @ScaWriter, i32 %fifoC3_stream_s, i32 %ddr2, i64 %scaC_c, void %call_ln31, void %call_ln31" [MBKM-Tutorial5/Top.cpp:34]   --->   Operation 35 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 36 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @empty_0"   --->   Operation 36 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 37 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10"   --->   Operation 37 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ddr0, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %ddr0"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ddr1, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %ddr1"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ddr2, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ddr2"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vecA, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_3, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_4"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vecA, void @empty_5, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_4"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vecB, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_6, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_4"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vecB, void @empty_5, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_4"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %scaC, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_7, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_4"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %scaC, void @empty_5, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_4"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %readRep"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %readRep, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_8, void @empty_3, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %readRep, void @empty_5, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @fifoA_OC_stream_str, i32, void @p_str, void @p_str, i32, i32, i128 %fifoA_stream_s, i128 %fifoA_stream_s"   --->   Operation 54 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifoA_stream_s, void @empty_9, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%empty_93 = specchannel i32 @_ssdm_op_SpecChannel, void @fifoB_OC_stream_str, i32, void @p_str, void @p_str, i32, i32, i128 %fifoB_stream_s, i128 %fifoB_stream_s"   --->   Operation 56 'specchannel' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifoB_stream_s, void @empty_9, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%empty_94 = specchannel i32 @_ssdm_op_SpecChannel, void @fifoC1_OC_stream_str, i32, void @p_str, void @p_str, i32, i32, i256 %fifoC1_stream_s, i256 %fifoC1_stream_s"   --->   Operation 58 'specchannel' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifoC1_stream_s, void @empty_9, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%empty_95 = specchannel i32 @_ssdm_op_SpecChannel, void @fifoC2_OC_stream_str, i32, void @p_str, void @p_str, i32, i32, i32 %fifoC2_stream_s, i32 %fifoC2_stream_s"   --->   Operation 60 'specchannel' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoC2_stream_s, void @empty_9, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%empty_96 = specchannel i32 @_ssdm_op_SpecChannel, void @fifoC3_OC_stream_str, i32, void @p_str, void @p_str, i32, i32, i32 %fifoC3_stream_s, i32 %fifoC3_stream_s"   --->   Operation 62 'specchannel' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoC3_stream_s, void @empty_9, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%specstablecontent_ln3 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %readRep, void" [MBKM-Tutorial5/Top.cpp:3]   --->   Operation 64 'specstablecontent' 'specstablecontent_ln3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%specshared_ln6 = specshared void @_ssdm_op_SpecShared, i32 %readRep, void" [MBKM-Tutorial5/Top.cpp:6]   --->   Operation 65 'specshared' 'specshared_ln6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%empty_97 = specchannel i32 @_ssdm_op_SpecChannel, void @vecA_c_str, i32, void @p_str, void @p_str, i32, i32, i64 %vecA_c, i64 %vecA_c" [MBKM-Tutorial5/Top.cpp:3]   --->   Operation 66 'specchannel' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i64 %vecA_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [MBKM-Tutorial5/Top.cpp:3]   --->   Operation 67 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%empty_98 = specchannel i32 @_ssdm_op_SpecChannel, void @vecB_c_str, i32, void @p_str, void @p_str, i32, i32, i64 %vecB_c, i64 %vecB_c" [MBKM-Tutorial5/Top.cpp:3]   --->   Operation 68 'specchannel' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i64 %vecB_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [MBKM-Tutorial5/Top.cpp:3]   --->   Operation 69 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%empty_99 = specchannel i32 @_ssdm_op_SpecChannel, void @scaC_c_str, i32, void @p_str, void @p_str, i32, i32, i64 %scaC_c, i64 %scaC_c" [MBKM-Tutorial5/Top.cpp:3]   --->   Operation 70 'specchannel' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i64 %scaC_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [MBKM-Tutorial5/Top.cpp:3]   --->   Operation 71 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln34 = call void @ScaWriter, i32 %fifoC3_stream_s, i32 %ddr2, i64 %scaC_c, void %call_ln31, void %call_ln31" [MBKM-Tutorial5/Top.cpp:34]   --->   Operation 72 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [MBKM-Tutorial5/Top.cpp:35]   --->   Operation 73 'ret' 'ret_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ddr0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ddr1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ddr2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ vecA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vecB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scaC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ readRep]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
readRep_read             (read                ) [ 001111111100]
scaC_read                (read                ) [ 000000000000]
vecB_read                (read                ) [ 000000000000]
vecA_read                (read                ) [ 000000000000]
scaC_c                   (alloca              ) [ 011111111111]
vecB_c                   (alloca              ) [ 011111111111]
vecA_c                   (alloca              ) [ 011111111111]
fifoA_stream_s           (alloca              ) [ 001111111111]
fifoB_stream_s           (alloca              ) [ 001111111111]
fifoC1_stream_s          (alloca              ) [ 001111111111]
fifoC2_stream_s          (alloca              ) [ 001111111111]
fifoC3_stream_s          (alloca              ) [ 001111111111]
call_ln3                 (call                ) [ 000000000000]
call_ln19                (call                ) [ 000000000000]
call_ln22                (call                ) [ 000000000000]
call_ln25                (call                ) [ 000000000000]
call_ln28                (call                ) [ 000000000000]
call_ln31                (call                ) [ 000000000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 000000000000]
spectopmodule_ln0        (spectopmodule       ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
empty                    (specchannel         ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
empty_93                 (specchannel         ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
empty_94                 (specchannel         ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
empty_95                 (specchannel         ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
empty_96                 (specchannel         ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
specstablecontent_ln3    (specstablecontent   ) [ 000000000000]
specshared_ln6           (specshared          ) [ 000000000000]
empty_97                 (specchannel         ) [ 000000000000]
specinterface_ln3        (specinterface       ) [ 000000000000]
empty_98                 (specchannel         ) [ 000000000000]
specinterface_ln3        (specinterface       ) [ 000000000000]
empty_99                 (specchannel         ) [ 000000000000]
specinterface_ln3        (specinterface       ) [ 000000000000]
call_ln34                (call                ) [ 000000000000]
ret_ln35                 (ret                 ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ddr0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ddr1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ddr2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="vecA">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vecA"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="vecB">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vecB"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="scaC">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scaC"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="readRep">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readRep"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VecDotProduct.entry43"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VecReader"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VecReader1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="EWiseMultipiler"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AdderTree"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Accumulator"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScaWriter"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoA_OC_stream_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoB_OC_stream_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoC1_OC_stream_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoC2_OC_stream_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoC3_OC_stream_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecShared"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="vecA_c_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="vecB_c_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="scaC_c_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="scaC_c_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="scaC_c/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="vecB_c_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vecB_c/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="vecA_c_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vecA_c/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="fifoA_stream_s_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifoA_stream_s/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="fifoB_stream_s_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifoB_stream_s/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="fifoC1_stream_s_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="256" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifoC1_stream_s/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="fifoC2_stream_s_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifoC2_stream_s/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="fifoC3_stream_s_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifoC3_stream_s/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="readRep_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="readRep_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="scaC_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scaC_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="vecB_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vecB_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="vecA_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vecA_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_EWiseMultipiler_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="128" slack="3"/>
<pin id="167" dir="0" index="2" bw="128" slack="3"/>
<pin id="168" dir="0" index="3" bw="256" slack="3"/>
<pin id="169" dir="0" index="4" bw="32" slack="3"/>
<pin id="170" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln25/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_AdderTree_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="256" slack="5"/>
<pin id="175" dir="0" index="2" bw="32" slack="5"/>
<pin id="176" dir="0" index="3" bw="32" slack="5"/>
<pin id="177" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln28/6 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_VecReader_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="128" slack="0"/>
<pin id="182" dir="0" index="2" bw="128" slack="1"/>
<pin id="183" dir="0" index="3" bw="64" slack="1"/>
<pin id="184" dir="0" index="4" bw="32" slack="1"/>
<pin id="185" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln19/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_VecReader1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="128" slack="0"/>
<pin id="191" dir="0" index="2" bw="128" slack="1"/>
<pin id="192" dir="0" index="3" bw="64" slack="1"/>
<pin id="193" dir="0" index="4" bw="32" slack="1"/>
<pin id="194" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln22/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_Accumulator_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="0" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="7"/>
<pin id="200" dir="0" index="2" bw="32" slack="7"/>
<pin id="201" dir="0" index="3" bw="32" slack="7"/>
<pin id="202" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/8 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_ScaWriter_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="9"/>
<pin id="207" dir="0" index="2" bw="32" slack="0"/>
<pin id="208" dir="0" index="3" bw="64" slack="9"/>
<pin id="209" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln34/10 "/>
</bind>
</comp>

<comp id="212" class="1004" name="call_ln3_VecDotProduct_entry43_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="0" index="2" bw="64" slack="0"/>
<pin id="216" dir="0" index="3" bw="64" slack="0"/>
<pin id="217" dir="0" index="4" bw="64" slack="0"/>
<pin id="218" dir="0" index="5" bw="64" slack="0"/>
<pin id="219" dir="0" index="6" bw="64" slack="0"/>
<pin id="220" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln3/1 "/>
</bind>
</comp>

<comp id="225" class="1005" name="readRep_read_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="readRep_read "/>
</bind>
</comp>

<comp id="234" class="1005" name="scaC_c_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="scaC_c "/>
</bind>
</comp>

<comp id="240" class="1005" name="vecB_c_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="vecB_c "/>
</bind>
</comp>

<comp id="246" class="1005" name="vecA_c_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="vecA_c "/>
</bind>
</comp>

<comp id="252" class="1005" name="fifoA_stream_s_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="128" slack="1"/>
<pin id="254" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="fifoA_stream_s "/>
</bind>
</comp>

<comp id="258" class="1005" name="fifoB_stream_s_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="128" slack="1"/>
<pin id="260" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="fifoB_stream_s "/>
</bind>
</comp>

<comp id="264" class="1005" name="fifoC1_stream_s_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="256" slack="3"/>
<pin id="266" dir="1" index="1" bw="256" slack="3"/>
</pin_list>
<bind>
<opset="fifoC1_stream_s "/>
</bind>
</comp>

<comp id="270" class="1005" name="fifoC2_stream_s_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="5"/>
<pin id="272" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="fifoC2_stream_s "/>
</bind>
</comp>

<comp id="276" class="1005" name="fifoC3_stream_s_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="7"/>
<pin id="278" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="fifoC3_stream_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="2" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="210"><net_src comp="32" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="4" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="221"><net_src comp="20" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="158" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="152" pin="2"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="146" pin="2"/><net_sink comp="212" pin=3"/></net>

<net id="228"><net_src comp="140" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="179" pin=4"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="188" pin=4"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="164" pin=4"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="172" pin=3"/></net>

<net id="233"><net_src comp="225" pin="1"/><net_sink comp="197" pin=3"/></net>

<net id="237"><net_src comp="108" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="212" pin=6"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="204" pin=3"/></net>

<net id="243"><net_src comp="112" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="212" pin=5"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="188" pin=3"/></net>

<net id="249"><net_src comp="116" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="212" pin=4"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="179" pin=3"/></net>

<net id="255"><net_src comp="120" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="261"><net_src comp="124" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="267"><net_src comp="128" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="164" pin=3"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="273"><net_src comp="132" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="279"><net_src comp="136" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="204" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ddr2 | {10 11 }
 - Input state : 
	Port: VecDotProduct : ddr0 | {2 3 }
	Port: VecDotProduct : ddr1 | {2 3 }
	Port: VecDotProduct : vecA | {1 }
	Port: VecDotProduct : vecB | {1 }
	Port: VecDotProduct : scaC | {1 }
	Port: VecDotProduct : readRep | {1 }
  - Chain level:
	State 1
		call_ln3 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |       grp_EWiseMultipiler_fu_164      |    0    |    0    |    95   |   698   |
|          |          grp_AdderTree_fu_172         |    0    |    0    |   115   |   399   |
|          |          grp_VecReader_fu_179         |    0    |  0.656  |   443   |    87   |
|   call   |         grp_VecReader1_fu_188         |    0    |  0.656  |   443   |    87   |
|          |         grp_Accumulator_fu_197        |    0    |  0.656  |   159   |   106   |
|          |          grp_ScaWriter_fu_204         |    0    |  0.656  |    64   |    0    |
|          | call_ln3_VecDotProduct_entry43_fu_212 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |        readRep_read_read_fu_140       |    0    |    0    |    0    |    0    |
|   read   |         scaC_read_read_fu_146         |    0    |    0    |    0    |    0    |
|          |         vecB_read_read_fu_152         |    0    |    0    |    0    |    0    |
|          |         vecA_read_read_fu_158         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|   Total  |                                       |    0    |  2.624  |   1319  |   1377  |
|----------|---------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| fifoA_stream_s_reg_252|   128  |
| fifoB_stream_s_reg_258|   128  |
|fifoC1_stream_s_reg_264|   256  |
|fifoC2_stream_s_reg_270|   32   |
|fifoC3_stream_s_reg_276|   32   |
|  readRep_read_reg_225 |   32   |
|     scaC_c_reg_234    |   64   |
|     vecA_c_reg_246    |   64   |
|     vecB_c_reg_240    |   64   |
+-----------------------+--------+
|         Total         |   800  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    2   |  1319  |  1377  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   800  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |  2119  |  1377  |
+-----------+--------+--------+--------+--------+
