IP Generator (Version 2020.3 build 62942)
Check out license ...
Start generating at 2020-10-12 17:31
Instance: udp_tx_fifo1 (C:\Users\hspu\Desktop\pgr_ARM_Cortex_M1_PGL22_256\pnr\ipcore\udp_tx_fifo1\udp_tx_fifo1.idf)
Model: Distributed FIFO (1.2)
Part: Logos-PGL22G-FBG256--6
Create directory 'rtl' ...
Copy 'rtl\ipm_distributed_fifo_ctr_v1_0.v' to 'rtl' ...
Copy 'rtl\ipm_distributed_fifo_v1_2.v.xml' to 'rtl' ...
Copy 'rtl\ipm_distributed_sdpram_v1_2.v.xml' to 'rtl' ...
Compile file 'rtl\ipm_distributed_fifo_v1_2.v.xml' to 'rtl\ipm_distributed_fifo_v1_2_udp_tx_fifo1.v' ...
Compile file 'rtl\ipm_distributed_sdpram_v1_2.v.xml' to 'rtl\ipm_distributed_sdpram_v1_2_udp_tx_fifo1.v' ...
Copy 'ipm_distributed_fifo_wrapper_v1_2.v.xml' ...
Copy 'ipm_distributed_fifo_wrapper_v1_2_tb.v.xml' ...
Compile file 'ipm_distributed_fifo_wrapper_v1_2.v.xml' to 'udp_tx_fifo1.v' ...
Found top module 'udp_tx_fifo1' in file 'udp_tx_fifo1.v'.
Compile file 'ipm_distributed_fifo_wrapper_v1_2_tb.v.xml' to 'udp_tx_fifo1_tb.v' ...
Create template file 'udp_tx_fifo1_tmpl.v' ...
Create template file 'udp_tx_fifo1_tmpl.vhdl' ...
There are 4 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
