// Seed: 4060154926
module module_0 #(
    parameter id_1 = 32'd35,
    parameter id_2 = 32'd86
);
  wire _id_1;
  parameter id_2 = 1;
  wire id_3;
  wire [id_2  .  id_1 : -1 'b0] id_4;
  always @(posedge 1'b0) begin : LABEL_0
    $signed(id_2);
    ;
  end
endmodule
module module_1 #(
    parameter id_5 = 32'd21
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  output wire _id_5;
  inout reg id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  bit id_6;
  logic [id_5  ^  1 : (  -1  )] id_7;
  always @(-1) begin : LABEL_0
    id_4 <= id_6;
    if (1 - 1) id_6 = 1 < "";
  end
endmodule
