<stg><name>rdwr_vec_Pipeline_rdwr</name>


<trans_list>

<trans id="114" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %wr_resp = alloca i32 1

]]></Node>
<StgValue><ssdm name="wr_resp"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %wr_req = alloca i32 1

]]></Node>
<StgValue><ssdm name="wr_req"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %rd_resp = alloca i32 1

]]></Node>
<StgValue><ssdm name="rd_resp"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %rd_req = alloca i32 1

]]></Node>
<StgValue><ssdm name="rd_req"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %q_dout, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %q_din_s, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %vec_p_write_resp_s, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %vec_p_write_data, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %vec_p_write_addr, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %vec_p_read_data_s, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %vec_p_read_addr, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %rd_end_addr_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rd_end_addr

]]></Node>
<StgValue><ssdm name="rd_end_addr_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %wr_end_addr_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wr_end_addr

]]></Node>
<StgValue><ssdm name="wr_end_addr_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %wr_total_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wr_total

]]></Node>
<StgValue><ssdm name="wr_total_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %rd_total_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rd_total

]]></Node>
<StgValue><ssdm name="rd_total_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %inst_base_addr_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inst_base_addr

]]></Node>
<StgValue><ssdm name="inst_base_addr_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i32 %inst_base_addr_read, i32 %rd_req

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i32 0, i32 %rd_resp

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i32 %inst_base_addr_read, i32 %wr_req

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i32 0, i32 %wr_resp

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:20 %br_ln0 = br void %for.cond47

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond47:0 %wr_resp_1 = load i32 %wr_resp

]]></Node>
<StgValue><ssdm name="wr_resp_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond47:1 %wr_req_1 = load i32 %wr_req

]]></Node>
<StgValue><ssdm name="wr_req_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond47:2 %rd_resp_1 = load i32 %rd_resp

]]></Node>
<StgValue><ssdm name="rd_resp_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond47:3 %rd_req_1 = load i32 %rd_req

]]></Node>
<StgValue><ssdm name="rd_req_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond47:4 %icmp_ln182 = icmp_slt  i32 %rd_resp_1, i32 %rd_total_read

]]></Node>
<StgValue><ssdm name="icmp_ln182"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond47:5 %icmp_ln182_1 = icmp_slt  i32 %wr_resp_1, i32 %wr_total_read

]]></Node>
<StgValue><ssdm name="icmp_ln182_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.cond47:6 %or_ln182 = or i1 %icmp_ln182, i1 %icmp_ln182_1

]]></Node>
<StgValue><ssdm name="or_ln182"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond47:7 %br_ln180 = br i1 %or_ln182, void %for.end.exitStub, void %for.body

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body:0 %specpipeline_ln184 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln184"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:1 %speclooptripcount_ln183 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 500000, i64 250000

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln183"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body:2 %specloopname_ln186 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln186"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:3 %icmp_ln186 = icmp_slt  i32 %rd_req_1, i32 %rd_end_addr_read

]]></Node>
<StgValue><ssdm name="icmp_ln186"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body:4 %tmp = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i65P0A, i65 %vec_p_read_addr, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body:5 %and_ln186 = and i1 %icmp_ln186, i1 %tmp

]]></Node>
<StgValue><ssdm name="and_ln186"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:6 %br_ln186 = br i1 %and_ln186, void %if.end, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
if.then:0 %sext_ln188 = sext i32 %rd_req_1

]]></Node>
<StgValue><ssdm name="sext_ln188"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="64">
<![CDATA[
if.then:1 %p_s = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 0, i64 %sext_ln188

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65" op_3_bw="0">
<![CDATA[
if.then:2 %empty = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %vec_p_read_addr, i65 %p_s

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:3 %rd_req_2 = add i32 %rd_req_1, i32 1

]]></Node>
<StgValue><ssdm name="rd_req_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then:4 %store_ln190 = store i32 %rd_req_2, i32 %rd_req

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
if.then:5 %br_ln190 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
if.end:0 %tmp_5 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i513P0A, i513 %q_dout, i32 1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
if.end:1 %tmp_6 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i513P0A, i513 %vec_p_read_data_s, i32 1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end:2 %and_ln191 = and i1 %tmp_5, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln191"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end:3 %br_ln191 = br i1 %and_ln191, void %if.end73, void %if.then68

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="514" op_0_bw="514" op_1_bw="513" op_2_bw="0">
<![CDATA[
if.then68:0 %vec_p_read_data_s_read = nbread i514 @_ssdm_op_NbRead.ap_fifo.volatile.i513P0A, i513 %vec_p_read_data_s

]]></Node>
<StgValue><ssdm name="vec_p_read_data_s_read"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="514">
<![CDATA[
if.then68:1 %p_vld8 = extractvalue i514 %vec_p_read_data_s_read

]]></Node>
<StgValue><ssdm name="p_vld8"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="513" op_0_bw="514">
<![CDATA[
if.then68:2 %p_1 = extractvalue i514 %vec_p_read_data_s_read

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="513">
<![CDATA[
if.then68:3 %elem_val_M_elems = trunc i513 %p_1

]]></Node>
<StgValue><ssdm name="elem_val_M_elems"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then68:4 %br_ln78 = br i1 %p_vld8, void %_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit54, void %if.then.i.i51

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln191" val="1"/>
<literal name="p_vld8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i51:0 %tmp_8 = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_1, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln191" val="1"/>
<literal name="p_vld8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i51:1 %tmp_9 = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_1, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln191" val="1"/>
<literal name="p_vld8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i51:2 %tmp_s = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_1, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln191" val="1"/>
<literal name="p_vld8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i51:3 %tmp_1 = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_1, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln191" val="1"/>
<literal name="p_vld8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
if.then.i.i51:4 %br_ln78 = br void %_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit54

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit54:0 %empty_16 = phi i64 %tmp_8, void %if.then.i.i51, i64 0, void %if.then68

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit54:1 %empty_17 = phi i64 %tmp_9, void %if.then.i.i51, i64 0, void %if.then68

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit54:2 %empty_18 = phi i64 %tmp_s, void %if.then.i.i51, i64 0, void %if.then68

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit54:3 %empty_19 = phi i64 %tmp_1, void %if.then.i.i51, i64 0, void %if.then68

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="192" op_0_bw="192" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit54:4 %tmp_3 = partselect i192 @_ssdm_op_PartSelect.i192.i513.i32.i32, i513 %p_1, i32 320, i32 511

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="513" op_0_bw="513" op_1_bw="1" op_2_bw="192" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit54:5 %p_2 = bitconcatenate i513 @_ssdm_op_BitConcatenate.i513.i1.i192.i64.i64.i64.i64.i64, i1 0, i192 %tmp_3, i64 %empty_19, i64 %empty_18, i64 %empty_17, i64 %empty_16, i64 %elem_val_M_elems

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="513" op_3_bw="0">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit54:6 %empty_20 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i513P0A, i513 %q_dout, i513 %p_2

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit54:7 %rd_resp_2 = add i32 %rd_resp_1, i32 1

]]></Node>
<StgValue><ssdm name="rd_resp_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit54:8 %store_ln196 = store i32 %rd_resp_2, i32 %rd_resp

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit54:9 %br_ln196 = br void %if.end73

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end73:0 %icmp_ln198 = icmp_slt  i32 %wr_req_1, i32 %wr_end_addr_read

]]></Node>
<StgValue><ssdm name="icmp_ln198"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
if.end73:1 %tmp_7 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i513P0A, i513 %q_din_s, i32 1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
if.end73:2 %tmp_2 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i65P0A, i65 %vec_p_write_addr, i32 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
if.end73:3 %tmp_4 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i513P0A, i513 %vec_p_write_data, i32 1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end73:4 %and_ln200_2 = and i1 %tmp_2, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln200_2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end73:5 %and_ln200_1 = and i1 %and_ln200_2, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln200_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end73:6 %and_ln200 = and i1 %and_ln200_1, i1 %icmp_ln198

]]></Node>
<StgValue><ssdm name="and_ln200"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end73:7 %br_ln198 = br i1 %and_ln200, void %if.end100, void %if.then91

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="32">
<![CDATA[
if.then91:0 %sext_ln202 = sext i32 %wr_req_1

]]></Node>
<StgValue><ssdm name="sext_ln202"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="64">
<![CDATA[
if.then91:1 %p_3 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 0, i64 %sext_ln202

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65" op_3_bw="0">
<![CDATA[
if.then91:2 %empty_26 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %vec_p_write_addr, i65 %p_3

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="514" op_0_bw="514" op_1_bw="513" op_2_bw="0">
<![CDATA[
if.then91:3 %q_din_s_read = nbread i514 @_ssdm_op_NbRead.ap_fifo.volatile.i513P0A, i513 %q_din_s

]]></Node>
<StgValue><ssdm name="q_din_s_read"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="514">
<![CDATA[
if.then91:4 %p_vld1 = extractvalue i514 %q_din_s_read

]]></Node>
<StgValue><ssdm name="p_vld1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="513" op_0_bw="514">
<![CDATA[
if.then91:5 %p_4 = extractvalue i514 %q_din_s_read

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="513">
<![CDATA[
if.then91:6 %elem_val_M_elems_1 = trunc i513 %p_4

]]></Node>
<StgValue><ssdm name="elem_val_M_elems_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then91:7 %br_ln78 = br i1 %p_vld1, void %_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit, void %if.then.i.i26

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln200" val="1"/>
<literal name="p_vld1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i26:0 %tmp_10 = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_4, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln200" val="1"/>
<literal name="p_vld1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i26:1 %tmp_11 = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_4, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln200" val="1"/>
<literal name="p_vld1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i26:2 %tmp_12 = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_4, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln200" val="1"/>
<literal name="p_vld1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i26:3 %tmp_13 = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_4, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln200" val="1"/>
<literal name="p_vld1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
if.then.i.i26:4 %br_ln78 = br void %_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit:0 %empty_21 = phi i64 %tmp_13, void %if.then.i.i26, i64 0, void %if.then91

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit:1 %empty_22 = phi i64 %tmp_12, void %if.then.i.i26, i64 0, void %if.then91

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit:2 %empty_23 = phi i64 %tmp_11, void %if.then.i.i26, i64 0, void %if.then91

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit:3 %empty_24 = phi i64 %tmp_10, void %if.then.i.i26, i64 0, void %if.then91

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="192" op_0_bw="192" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit:4 %tmp_14 = partselect i192 @_ssdm_op_PartSelect.i192.i513.i32.i32, i513 %p_4, i32 320, i32 511

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="513" op_0_bw="513" op_1_bw="1" op_2_bw="192" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit:5 %p_0 = bitconcatenate i513 @_ssdm_op_BitConcatenate.i513.i1.i192.i64.i64.i64.i64.i64, i1 0, i192 %tmp_14, i64 %empty_21, i64 %empty_22, i64 %empty_23, i64 %empty_24, i64 %elem_val_M_elems_1

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="513" op_3_bw="0">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit:6 %empty_25 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i513P0A, i513 %vec_p_write_data, i513 %p_0

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit:7 %wr_req_2 = add i32 %wr_req_1, i32 1

]]></Node>
<StgValue><ssdm name="wr_req_2"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit:8 %store_ln207 = store i32 %wr_req_2, i32 %wr_req

]]></Node>
<StgValue><ssdm name="store_ln207"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="and_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit:9 %br_ln207 = br void %if.end100

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
if.end100:0 %vec_p_write_resp_s_read = nbread i10 @_ssdm_op_NbRead.ap_fifo.volatile.i9P0A, i9 %vec_p_write_resp_s

]]></Node>
<StgValue><ssdm name="vec_p_write_resp_s_read"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="10">
<![CDATA[
if.end100:1 %is_success = extractvalue i10 %vec_p_write_resp_s_read

]]></Node>
<StgValue><ssdm name="is_success"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="10">
<![CDATA[
if.end100:2 %p_5 = extractvalue i10 %vec_p_write_resp_s_read

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="9">
<![CDATA[
if.end100:3 %elem_val = trunc i9 %p_5

]]></Node>
<StgValue><ssdm name="elem_val"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end100:4 %br_ln209 = br i1 %is_success, void %if.end107, void %if.then103

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="is_success" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="8">
<![CDATA[
if.then103:0 %zext_ln210 = zext i8 %elem_val

]]></Node>
<StgValue><ssdm name="zext_ln210"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="is_success" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then103:1 %add_ln210 = add i9 %zext_ln210, i9 1

]]></Node>
<StgValue><ssdm name="add_ln210"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="is_success" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="9">
<![CDATA[
if.then103:2 %zext_ln210_1 = zext i9 %add_ln210

]]></Node>
<StgValue><ssdm name="zext_ln210_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="is_success" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then103:3 %wr_resp_2 = add i32 %zext_ln210_1, i32 %wr_resp_1

]]></Node>
<StgValue><ssdm name="wr_resp_2"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="is_success" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then103:4 %store_ln211 = store i32 %wr_resp_2, i32 %wr_resp

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="is_success" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
if.then103:5 %br_ln211 = br void %if.end107

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
if.end107:0 %br_ln180 = br void %for.cond47

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0">
<![CDATA[
for.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
