Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/XILINX/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 865d8acbb88c4dafa197e86dfdf523db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Traffic_Light_controller_t_behav xil_defaultlib.Traffic_Light_controller_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/verilog/hardware_exp/final_practice/Lab5_Traffic_Light_Controller.v" Line 1. Module Traffic_Light_Controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Traffic_Light_Controller
Compiling module xil_defaultlib.Traffic_Light_controller_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Traffic_Light_controller_t_behav
