Metric,Value
design__instance__count,4452
design__instance__area,33916.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,24
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,151
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0011176149128004909
power__switching__total,0.0005826363922096789
power__leakage__total,2.6918021589494856E-8
power__total,0.0017002782551571727
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.28796318922230985
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.28789052512329305
timing__hold__ws__corner:nom_tt_025C_1v80,0.31893399934874317
timing__setup__ws__corner:nom_tt_025C_1v80,3.401020006330492
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.318934
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,300
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,151
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.3145357119344205
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.31446421356961246
timing__hold__ws__corner:nom_ss_100C_1v60,0.8739632598324962
timing__setup__ws__corner:nom_ss_100C_1v60,-6.941386328868719
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-379.73971353358576
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-6.941386328868719
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.873963
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,64
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,151
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2782059383832865
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2781319420166025
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11484780118658419
timing__setup__ws__corner:nom_ff_n40C_1v95,7.816667534491022
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.114848
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,370
design__max_fanout_violation__count,151
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.27558570094876333
clock__skew__worst_setup,0.2755445671845376
timing__hold__ws,0.11195161781148612
timing__setup__ws,-7.547125804592526
timing__hold__tns,0.0
timing__setup__tns,-417.05812961387886
timing__hold__wns,0
timing__setup__wns,-7.547125804592526
timing__hold_vio__count,0
timing__hold_r2r__ws,0.111952
timing__hold_r2r_vio__count,0
timing__setup_vio__count,192
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 210.0 205.0
design__core__bbox,5.52 10.88 204.24 193.12
design__io,139
design__die__area,43050
design__core__area,36214.7
design__instance__count__stdcell,4452
design__instance__area__stdcell,33916.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.936533
design__instance__utilization__stdcell,0.936533
design__instance__count__class:inverter,108
design__instance__count__class:sequential_cell,348
design__instance__count__class:multi_input_combinational_cell,1544
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,915
design__instance__count__class:tap_cell,517
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,91774.4
design__violations,0
design__instance__count__class:timing_repair_buffer,433
design__instance__count__class:clock_buffer,41
design__instance__count__class:clock_inverter,29
design__instance__count__setup_buffer,9
design__instance__count__hold_buffer,113
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
design__instance__count__class:antenna_cell,1432
antenna_diodes_count,11
route__net,2543
route__net__special,2
route__drc_errors__iter:1,3074
route__wirelength__iter:1,113714
route__drc_errors__iter:2,2149
route__wirelength__iter:2,112807
route__drc_errors__iter:3,1854
route__wirelength__iter:3,112321
route__drc_errors__iter:4,617
route__wirelength__iter:4,112052
route__drc_errors__iter:5,290
route__wirelength__iter:5,112044
route__drc_errors__iter:6,134
route__wirelength__iter:6,112042
route__drc_errors__iter:7,73
route__wirelength__iter:7,111998
route__drc_errors__iter:8,57
route__wirelength__iter:8,112056
route__drc_errors__iter:9,28
route__wirelength__iter:9,112066
route__drc_errors__iter:10,28
route__wirelength__iter:10,112066
route__drc_errors__iter:11,25
route__wirelength__iter:11,112068
route__drc_errors__iter:12,0
route__wirelength__iter:12,112053
route__drc_errors,0
route__wirelength,112053
route__vias,26077
route__vias__singlecut,26077
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,589.98
timing__unannotated_net__count__corner:nom_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,12
design__max_fanout_violation__count__corner:min_tt_025C_1v80,151
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2848179828157455
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2847778482522702
timing__hold__ws__corner:min_tt_025C_1v80,0.31499681532516377
timing__setup__ws__corner:min_tt_025C_1v80,3.7700492683685574
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.314997
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,242
design__max_fanout_violation__count__corner:min_ss_100C_1v60,151
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.30696387967002836
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.3069244667515395
timing__hold__ws__corner:min_ss_100C_1v60,0.8670148178140619
timing__setup__ws__corner:min_ss_100C_1v60,-6.262823326097269
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-337.58721928981475
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-6.262823326097269
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.867015
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,64
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,151
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.27558570094876333
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2755445671845376
timing__hold__ws__corner:min_ff_n40C_1v95,0.11195161781148612
timing__setup__ws__corner:min_ff_n40C_1v95,8.058894224497537
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.111952
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,24
design__max_fanout_violation__count__corner:max_tt_025C_1v80,151
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.28856842732130156
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2884303155731321
timing__hold__ws__corner:max_tt_025C_1v80,0.3237520343449723
timing__setup__ws__corner:max_tt_025C_1v80,3.0620467028651195
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.323752
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,370
design__max_fanout_violation__count__corner:max_ss_100C_1v60,151
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.31648337624160405
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.3163474849395467
timing__hold__ws__corner:max_ss_100C_1v60,0.8819730750924899
timing__setup__ws__corner:max_ss_100C_1v60,-7.547125804592526
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-417.05812961387886
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-7.547125804592526
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.881973
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,64
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,151
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2784177134312232
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.27827699265887207
timing__hold__ws__corner:max_ff_n40C_1v95,0.1184272713415125
timing__setup__ws__corner:max_ff_n40C_1v95,7.591846477467635
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.118427
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,32
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79977
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000229406
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000245314
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000637952
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000245314
design_powergrid__voltage__worst,0.000245314
design_powergrid__voltage__worst__net:vccd1,1.79977
design_powergrid__drop__worst,0.000245314
design_powergrid__drop__worst__net:vccd1,0.000229406
design_powergrid__voltage__worst__net:vssd1,0.000245314
design_powergrid__drop__worst__net:vssd1,0.000245314
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000063999999999999997103879156856720555879292078316211700439453125
ir__drop__worst,0.00022900000000000000975435010541758629187825135886669158935546875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
