/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   C:/Workdir/PBU/cfs_workspace/cfs_workspace_blinky1/m33/build/zephyr/zephyr.dts.pre
 *
 * Directories with bindings:
 *   $ZEPHYR_BASE\dts\bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /cpus
 *   3   /cpus/power-states
 *   4   /cpus/power-states/standby
 *   5   /bt_hci_max32
 *   6   /chosen
 *   7   /null_ptr_detect@0
 *   8   /soc
 *   9   /soc/interrupt-controller@e000e100
 *   10  /clocks
 *   11  /clocks/clk_ipo
 *   12  /soc/peripheral@50000000
 *   13  /soc/peripheral@50000000/clock-controller@0
 *   14  /soc/peripheral@50000000/pin-controller@8000
 *   15  /soc/peripheral@50000000/pin-controller@8000/gpio@8000
 *   16  /buttons
 *   17  /buttons/pb1
 *   18  /clocks/clk_erfo
 *   19  /clocks/clk_ertco
 *   20  /clocks/clk_ibro
 *   21  /clocks/clk_inro
 *   22  /cpus/power-states/idle
 *   23  /cpus/power-states/powerdown
 *   24  /cpus/cpu@0
 *   25  /cpus/cpu@0/mpu@e000ed90
 *   26  /cpus/power-states/backup
 *   27  /leds
 *   28  /leds/led_1
 *   29  /reserved-memory
 *   30  /reserved-memory/partition@30000000
 *   31  /soc/timer@e000e010
 *   32  /soc/peripheral@50000000/dma@35000
 *   33  /soc/peripheral@50000000/rtc_counter@6000
 *   34  /soc/peripheral@50000000/pin-controller@8000/uart0_rx_p0_5
 *   35  /soc/peripheral@50000000/pin-controller@8000/uart0_tx_p0_9
 *   36  /soc/peripheral@50000000/serial@42000
 *   37  /soc/peripheral@50000000/trng@4d000
 *   38  /soc/peripheral@50000000/watchdog@3000
 *   39  /soc/peripheral@50000000/flash_controller@29000
 *   40  /soc/peripheral@50000000/flash_controller@29000/flash@1000000
 *   41  /soc/peripheral@50000000/flash_controller@29000/flash@1000000/partitions
 *   42  /soc/peripheral@50000000/flash_controller@29000/flash@1000000/partitions/partition@0
 *   43  /soc/peripheral@50000000/flash_controller@29000/flash@1000000/partitions/partition@f0000
 *   44  /soc/peripheral@50000000/pin-controller@8000/i3c_pur_p0_8
 *   45  /soc/peripheral@50000000/pin-controller@8000/i3c_scl_p0_0
 *   46  /soc/peripheral@50000000/pin-controller@8000/i3c_sda_p0_1
 *   47  /soc/peripheral@50000000/i3c@18000
 *   48  /soc/peripheral@50000000/i3c@18000/adxl367@530000000000000000
 *   49  /soc/peripheral@50000000/pin-controller@8000/spi0_miso_p0_4
 *   50  /soc/peripheral@50000000/pin-controller@8000/spi0_mosi_p0_2
 *   51  /soc/peripheral@50000000/pin-controller@8000/spi0_sck_p0_6
 *   52  /soc/peripheral@50000000/pin-controller@8000/spi0_ss0_p0_3
 *   53  /soc/peripheral@50000000/spi@46000
 *   54  /soc/peripheral@50000000/spi@46000/max30123@0
 *   55  /soc/peripheral@50000000/timer@10000
 *   56  /soc/peripheral@50000000/timer@10000/counter
 *   57  /soc/peripheral@50000000/timer@10000/pwm
 *   58  /soc/peripheral@50000000/timer@11000
 *   59  /soc/peripheral@50000000/timer@11000/counter
 *   60  /soc/peripheral@50000000/timer@11000/pwm
 *   61  /soc/peripheral@50000000/timer@12000
 *   62  /soc/peripheral@50000000/timer@12000/counter
 *   63  /soc/peripheral@50000000/timer@12000/pwm
 *   64  /soc/peripheral@50000000/timer@13000
 *   65  /soc/peripheral@50000000/timer@13000/counter
 *   66  /soc/peripheral@50000000/timer@13000/pwm
 *   67  /soc/peripheral@50000000/timer@14000
 *   68  /soc/peripheral@50000000/timer@14000/counter
 *   69  /soc/peripheral@50000000/timer@14000/pwm
 *   70  /soc/peripheral@50000000/timer@15000
 *   71  /soc/peripheral@50000000/timer@15000/counter
 *   72  /soc/peripheral@50000000/timer@15000/pwm
 *   73  /soc/peripheral@50000000/timer@6400
 *   74  /soc/peripheral@50000000/timer@6400/counter
 *   75  /soc/peripheral@50000000/timer@6600
 *   76  /soc/peripheral@50000000/timer@6600/counter
 *   77  /soc/sram@30000000
 *   78  /soc/sram@30000000/memory@0
 *   79  /soc/sram@30000000/memory@8000
 *   80  /soc/sram@30000000/memory@10000
 *   81  /soc/sram@30000000/memory@20000
 *   82  /soc/sram@30000000/memory@30000
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/* Used to remove brackets from around a single argument */
#define DT_DEBRACKET_INTERNAL(...) __VA_ARGS__

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"
#define DT_N_FULL_NAME_UNQUOTED /
#define DT_N_FULL_NAME_TOKEN _
#define DT_N_FULL_NAME_UPPER_TOKEN _

/* Helpers for dealing with node labels: */
#define DT_N_NODELABEL_NUM 0
#define DT_N_FOREACH_NODELABEL(fn) 
#define DT_N_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_FOREACH_ANCESTOR(fn) 

/* Helper macros for child nodes of this node. */
#define DT_N_CHILD_NUM 10
#define DT_N_CHILD_NUM_STATUS_OKAY 10
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_null_ptr_detect_0) fn(DT_N_S_cpus) fn(DT_N_S_clocks) fn(DT_N_S_bt_hci_max32) fn(DT_N_S_leds) fn(DT_N_S_buttons) fn(DT_N_S_reserved_memory)
#define DT_N_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_null_ptr_detect_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_bt_hci_max32) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory)
#define DT_N_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_null_ptr_detect_0, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_bt_hci_max32, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_buttons, __VA_ARGS__) fn(DT_N_S_reserved_memory, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_null_ptr_detect_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_bt_hci_max32, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_null_ptr_detect_0) fn(DT_N_S_cpus) fn(DT_N_S_clocks) fn(DT_N_S_bt_hci_max32) fn(DT_N_S_leds) fn(DT_N_S_buttons) fn(DT_N_S_reserved_memory)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_null_ptr_detect_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_bt_hci_max32) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_null_ptr_detect_0, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_bt_hci_max32, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_buttons, __VA_ARGS__) fn(DT_N_S_reserved_memory, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_null_ptr_detect_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_bt_hci_max32, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory, __VA_ARGS__)

/* Node's hash: */
#define DT_N_HASH il7asoJjJEMhngUeSt4tHVu8Zxx4EFG_FDeJfL3_oPE

/* Node's dependency ordinal: */
#define DT_N_ORD 0
#define DT_N_ORD_STR_SORTABLE 00000

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, /* /aliases */ \
	2, /* /cpus */ \
	5, /* /bt_hci_max32 */ \
	6, /* /chosen */ \
	7, /* /null_ptr_detect@0 */ \
	8, /* /soc */ \
	10, /* /clocks */ \
	16, /* /buttons */ \
	27, /* /leds */ \
	29, /* /reserved-memory */

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_adi_max32657evkit DT_N

/* Macros for properties that are special in the specification: */
#define DT_N_REG_NUM 0
#define DT_N_RANGES_NUM 0
#define DT_N_FOREACH_RANGE(fn) 
#define DT_N_IRQ_NUM 0
#define DT_N_IRQ_LEVEL 0
#define DT_N_COMPAT_MATCHES_adi_max32657evkit 1
#define DT_N_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_0 "max32657evkit"
#define DT_N_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_P_compatible {"adi,max32657evkit"}
#define DT_N_P_compatible_IDX_0_EXISTS 1
#define DT_N_P_compatible_IDX_0 "adi,max32657evkit"
#define DT_N_P_compatible_IDX_0_STRING_UNQUOTED adi,max32657evkit
#define DT_N_P_compatible_IDX_0_STRING_TOKEN adi_max32657evkit
#define DT_N_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32657EVKIT
#define DT_N_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N, compatible, 0)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N, compatible, 0)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N, compatible, 0, __VA_ARGS__)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N, compatible, 0, __VA_ARGS__)
#define DT_N_P_compatible_LEN 1
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"
#define DT_N_S_aliases_FULL_NAME_UNQUOTED aliases
#define DT_N_S_aliases_FULL_NAME_TOKEN aliases
#define DT_N_S_aliases_FULL_NAME_UPPER_TOKEN ALIASES

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_aliases_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_aliases_NODELABEL_NUM 0
#define DT_N_S_aliases_FOREACH_NODELABEL(fn) 
#define DT_N_S_aliases_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_aliases_CHILD_NUM 0
#define DT_N_S_aliases_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_aliases_FOREACH_CHILD(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_aliases_HASH QavYY6yplHKhLPRKsRzaLCGlR0CWZ0JUNJakcBCfDXA

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1
#define DT_N_S_aliases_ORD_STR_SORTABLE 00001

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_RANGES_NUM 0
#define DT_N_S_aliases_FOREACH_RANGE(fn) 
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_IRQ_LEVEL 0
#define DT_N_S_aliases_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_aliases_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"
#define DT_N_S_cpus_FULL_NAME_UNQUOTED cpus
#define DT_N_S_cpus_FULL_NAME_TOKEN cpus
#define DT_N_S_cpus_FULL_NAME_UPPER_TOKEN CPUS

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_NODELABEL_NUM 0
#define DT_N_S_cpus_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_cpus_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_CHILD_NUM 2
#define DT_N_S_cpus_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_cpus_HASH iL3XRGZVvvtpNJqKV0_jvtuXF7m6kgky4nI2ifizwdg

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 2
#define DT_N_S_cpus_ORD_STR_SORTABLE 00002

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	3, /* /cpus/power-states */ \
	24, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_RANGES_NUM 0
#define DT_N_S_cpus_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_IRQ_LEVEL 0
#define DT_N_S_cpus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/power-states
 *
 * Node identifier: DT_N_S_cpus_S_power_states
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_PATH "/cpus/power-states"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_FULL_NAME "power-states"
#define DT_N_S_cpus_S_power_states_FULL_NAME_UNQUOTED power-states
#define DT_N_S_cpus_S_power_states_FULL_NAME_TOKEN power_states
#define DT_N_S_cpus_S_power_states_FULL_NAME_UPPER_TOKEN POWER_STATES

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_power_states_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_power_states_NODELABEL_NUM 0
#define DT_N_S_cpus_S_power_states_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_S_power_states_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_CHILD_NUM 4
#define DT_N_S_cpus_S_power_states_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_power_states_S_idle) fn(DT_N_S_cpus_S_power_states_S_standby) fn(DT_N_S_cpus_S_power_states_S_backup) fn(DT_N_S_cpus_S_power_states_S_powerdown)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_idle) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_standby) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_backup) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_powerdown)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_idle, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_standby, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_backup, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_powerdown, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_idle, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_standby, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_backup, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_powerdown, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_power_states_S_idle) fn(DT_N_S_cpus_S_power_states_S_standby) fn(DT_N_S_cpus_S_power_states_S_backup)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_idle) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_standby) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_backup)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_idle, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_standby, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_backup, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_idle, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_standby, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_backup, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_cpus_S_power_states_HASH qMexuiO6C_SHOSQQCC_3by3odasm1z5VRx723zYLVgY

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_ORD 3
#define DT_N_S_cpus_S_power_states_ORD_STR_SORTABLE 00003

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_REQUIRES_ORDS \
	2, /* /cpus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_SUPPORTS_ORDS \
	4, /* /cpus/power-states/standby */ \
	22, /* /cpus/power-states/idle */ \
	23, /* /cpus/power-states/powerdown */ \
	26, /* /cpus/power-states/backup */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_REG_NUM 0
#define DT_N_S_cpus_S_power_states_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_IRQ_LEVEL 0
#define DT_N_S_cpus_S_power_states_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/power-states/standby
 *
 * Node identifier: DT_N_S_cpus_S_power_states_S_standby
 *
 * Binding (compatible = zephyr,power-state):
 *   $ZEPHYR_BASE\dts\bindings\power\zephyr,power-state.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_S_standby_PATH "/cpus/power-states/standby"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_S_standby_FULL_NAME "standby"
#define DT_N_S_cpus_S_power_states_S_standby_FULL_NAME_UNQUOTED standby
#define DT_N_S_cpus_S_power_states_S_standby_FULL_NAME_TOKEN standby
#define DT_N_S_cpus_S_power_states_S_standby_FULL_NAME_UPPER_TOKEN STANDBY

/* Node parent (/cpus/power-states) identifier: */
#define DT_N_S_cpus_S_power_states_S_standby_PARENT DT_N_S_cpus_S_power_states

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_S_standby_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_power_states_S_standby_NODELABEL_NUM 1
#define DT_N_S_cpus_S_power_states_S_standby_FOREACH_NODELABEL(fn) fn(standby)
#define DT_N_S_cpus_S_power_states_S_standby_FOREACH_NODELABEL_VARGS(fn, ...) fn(standby, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_standby_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus_S_power_states) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_S_standby_CHILD_NUM 0
#define DT_N_S_cpus_S_power_states_S_standby_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_power_states_S_standby_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_power_states_S_standby_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_standby_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_standby_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_power_states_S_standby_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_power_states_S_standby_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_standby_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_standby_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_cpus_S_power_states_S_standby_HASH 2LUKvkkCO63VCLCvXetmkFnCRquuFS8HuYIMSeCeYGk

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_S_standby_ORD 4
#define DT_N_S_cpus_S_power_states_S_standby_ORD_STR_SORTABLE 00004

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_S_standby_REQUIRES_ORDS \
	3, /* /cpus/power-states */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_S_standby_SUPPORTS_ORDS \
	5, /* /bt_hci_max32 */ \
	24, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_S_standby_EXISTS 1
#define DT_N_INST_1_zephyr_power_state DT_N_S_cpus_S_power_states_S_standby
#define DT_N_NODELABEL_standby         DT_N_S_cpus_S_power_states_S_standby

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_S_standby_REG_NUM 0
#define DT_N_S_cpus_S_power_states_S_standby_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_S_standby_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_S_standby_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_S_standby_IRQ_LEVEL 0
#define DT_N_S_cpus_S_power_states_S_standby_COMPAT_MATCHES_zephyr_power_state 1
#define DT_N_S_cpus_S_power_states_S_standby_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_standby_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_cpus_S_power_states_S_standby_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_standby_COMPAT_MODEL_IDX_0 "power-state"
#define DT_N_S_cpus_S_power_states_S_standby_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_S_standby_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_power_states_S_standby_P_power_state_name "standby"
#define DT_N_S_cpus_S_power_states_S_standby_P_power_state_name_STRING_UNQUOTED standby
#define DT_N_S_cpus_S_power_states_S_standby_P_power_state_name_STRING_TOKEN standby
#define DT_N_S_cpus_S_power_states_S_standby_P_power_state_name_STRING_UPPER_TOKEN STANDBY
#define DT_N_S_cpus_S_power_states_S_standby_P_power_state_name_IDX_0 "standby"
#define DT_N_S_cpus_S_power_states_S_standby_P_power_state_name_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_standby_P_power_state_name_IDX_0_ENUM_IDX 3
#define DT_N_S_cpus_S_power_states_S_standby_P_power_state_name_IDX_0_ENUM_VAL_standby_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_standby_P_power_state_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_power_states_S_standby, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_standby_P_power_state_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_standby, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_standby_P_power_state_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_standby, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_standby_P_power_state_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_standby, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_standby_P_power_state_name_LEN 1
#define DT_N_S_cpus_S_power_states_S_standby_P_power_state_name_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_standby_P_min_residency_us 1000
#define DT_N_S_cpus_S_power_states_S_standby_P_min_residency_us_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_standby_P_exit_latency_us 20
#define DT_N_S_cpus_S_power_states_S_standby_P_exit_latency_us_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_standby_P_zephyr_pm_device_disabled 0
#define DT_N_S_cpus_S_power_states_S_standby_P_zephyr_pm_device_disabled_EXISTS 1

/*
 * Devicetree node: /bt_hci_max32
 *
 * Node identifier: DT_N_S_bt_hci_max32
 *
 * Binding (compatible = adi,max32-hci):
 *   $ZEPHYR_BASE\dts\bindings\bluetooth\adi,max32-hci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_bt_hci_max32_PATH "/bt_hci_max32"

/* Node's name with unit-address: */
#define DT_N_S_bt_hci_max32_FULL_NAME "bt_hci_max32"
#define DT_N_S_bt_hci_max32_FULL_NAME_UNQUOTED bt_hci_max32
#define DT_N_S_bt_hci_max32_FULL_NAME_TOKEN bt_hci_max32
#define DT_N_S_bt_hci_max32_FULL_NAME_UPPER_TOKEN BT_HCI_MAX32

/* Node parent (/) identifier: */
#define DT_N_S_bt_hci_max32_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_bt_hci_max32_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_bt_hci_max32_NODELABEL_NUM 1
#define DT_N_S_bt_hci_max32_FOREACH_NODELABEL(fn) fn(bt_hci_max32)
#define DT_N_S_bt_hci_max32_FOREACH_NODELABEL_VARGS(fn, ...) fn(bt_hci_max32, __VA_ARGS__)
#define DT_N_S_bt_hci_max32_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_bt_hci_max32_CHILD_NUM 0
#define DT_N_S_bt_hci_max32_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_bt_hci_max32_FOREACH_CHILD(fn) 
#define DT_N_S_bt_hci_max32_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_bt_hci_max32_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_bt_hci_max32_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_bt_hci_max32_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_bt_hci_max32_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_bt_hci_max32_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_bt_hci_max32_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_bt_hci_max32_HASH nbMXnqwOYcS_78sZFRHbCsGozeI6VIuMehJmQtsPe2Q

/* Node's dependency ordinal: */
#define DT_N_S_bt_hci_max32_ORD 5
#define DT_N_S_bt_hci_max32_ORD_STR_SORTABLE 00005

/* Ordinals for what this node depends on directly: */
#define DT_N_S_bt_hci_max32_REQUIRES_ORDS \
	0, /* / */ \
	4, /* /cpus/power-states/standby */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_bt_hci_max32_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_bt_hci_max32_EXISTS 1
#define DT_N_INST_0_adi_max32_hci   DT_N_S_bt_hci_max32
#define DT_N_NODELABEL_bt_hci_max32 DT_N_S_bt_hci_max32

/* Macros for properties that are special in the specification: */
#define DT_N_S_bt_hci_max32_REG_NUM 0
#define DT_N_S_bt_hci_max32_RANGES_NUM 0
#define DT_N_S_bt_hci_max32_FOREACH_RANGE(fn) 
#define DT_N_S_bt_hci_max32_IRQ_NUM 0
#define DT_N_S_bt_hci_max32_IRQ_LEVEL 0
#define DT_N_S_bt_hci_max32_COMPAT_MATCHES_adi_max32_hci 1
#define DT_N_S_bt_hci_max32_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_bt_hci_max32_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_bt_hci_max32_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_bt_hci_max32_COMPAT_MODEL_IDX_0 "max32-hci"
#define DT_N_S_bt_hci_max32_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_bt_hci_max32_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_bt_hci_max32_P_bt_hci_name "BT MAX32"
#define DT_N_S_bt_hci_max32_P_bt_hci_name_STRING_UNQUOTED BT MAX32
#define DT_N_S_bt_hci_max32_P_bt_hci_name_STRING_TOKEN BT_MAX32
#define DT_N_S_bt_hci_max32_P_bt_hci_name_STRING_UPPER_TOKEN BT_MAX32
#define DT_N_S_bt_hci_max32_P_bt_hci_name_IDX_0 "BT MAX32"
#define DT_N_S_bt_hci_max32_P_bt_hci_name_IDX_0_EXISTS 1
#define DT_N_S_bt_hci_max32_P_bt_hci_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_bt_hci_max32, bt_hci_name, 0)
#define DT_N_S_bt_hci_max32_P_bt_hci_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_bt_hci_max32, bt_hci_name, 0)
#define DT_N_S_bt_hci_max32_P_bt_hci_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_bt_hci_max32, bt_hci_name, 0, __VA_ARGS__)
#define DT_N_S_bt_hci_max32_P_bt_hci_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_bt_hci_max32, bt_hci_name, 0, __VA_ARGS__)
#define DT_N_S_bt_hci_max32_P_bt_hci_name_LEN 1
#define DT_N_S_bt_hci_max32_P_bt_hci_name_EXISTS 1
#define DT_N_S_bt_hci_max32_P_bt_hci_bus "virtual"
#define DT_N_S_bt_hci_max32_P_bt_hci_bus_STRING_UNQUOTED virtual
#define DT_N_S_bt_hci_max32_P_bt_hci_bus_STRING_TOKEN virtual
#define DT_N_S_bt_hci_max32_P_bt_hci_bus_STRING_UPPER_TOKEN VIRTUAL
#define DT_N_S_bt_hci_max32_P_bt_hci_bus_IDX_0 "virtual"
#define DT_N_S_bt_hci_max32_P_bt_hci_bus_IDX_0_EXISTS 1
#define DT_N_S_bt_hci_max32_P_bt_hci_bus_IDX_0_ENUM_IDX 0
#define DT_N_S_bt_hci_max32_P_bt_hci_bus_IDX_0_ENUM_VAL_virtual_EXISTS 1
#define DT_N_S_bt_hci_max32_P_bt_hci_bus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_bt_hci_max32, bt_hci_bus, 0)
#define DT_N_S_bt_hci_max32_P_bt_hci_bus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_bt_hci_max32, bt_hci_bus, 0)
#define DT_N_S_bt_hci_max32_P_bt_hci_bus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_bt_hci_max32, bt_hci_bus, 0, __VA_ARGS__)
#define DT_N_S_bt_hci_max32_P_bt_hci_bus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_bt_hci_max32, bt_hci_bus, 0, __VA_ARGS__)
#define DT_N_S_bt_hci_max32_P_bt_hci_bus_LEN 1
#define DT_N_S_bt_hci_max32_P_bt_hci_bus_EXISTS 1
#define DT_N_S_bt_hci_max32_P_bt_hci_vs_ext 0
#define DT_N_S_bt_hci_max32_P_bt_hci_vs_ext_EXISTS 1
#define DT_N_S_bt_hci_max32_P_status "okay"
#define DT_N_S_bt_hci_max32_P_status_STRING_UNQUOTED okay
#define DT_N_S_bt_hci_max32_P_status_STRING_TOKEN okay
#define DT_N_S_bt_hci_max32_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_bt_hci_max32_P_status_IDX_0 "okay"
#define DT_N_S_bt_hci_max32_P_status_IDX_0_EXISTS 1
#define DT_N_S_bt_hci_max32_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_bt_hci_max32_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_bt_hci_max32_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_bt_hci_max32, status, 0)
#define DT_N_S_bt_hci_max32_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_bt_hci_max32, status, 0)
#define DT_N_S_bt_hci_max32_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_bt_hci_max32, status, 0, __VA_ARGS__)
#define DT_N_S_bt_hci_max32_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_bt_hci_max32, status, 0, __VA_ARGS__)
#define DT_N_S_bt_hci_max32_P_status_LEN 1
#define DT_N_S_bt_hci_max32_P_status_EXISTS 1
#define DT_N_S_bt_hci_max32_P_compatible {"adi,max32-hci"}
#define DT_N_S_bt_hci_max32_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_bt_hci_max32_P_compatible_IDX_0 "adi,max32-hci"
#define DT_N_S_bt_hci_max32_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-hci
#define DT_N_S_bt_hci_max32_P_compatible_IDX_0_STRING_TOKEN adi_max32_hci
#define DT_N_S_bt_hci_max32_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_HCI
#define DT_N_S_bt_hci_max32_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_bt_hci_max32, compatible, 0)
#define DT_N_S_bt_hci_max32_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_bt_hci_max32, compatible, 0)
#define DT_N_S_bt_hci_max32_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_bt_hci_max32, compatible, 0, __VA_ARGS__)
#define DT_N_S_bt_hci_max32_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_bt_hci_max32, compatible, 0, __VA_ARGS__)
#define DT_N_S_bt_hci_max32_P_compatible_LEN 1
#define DT_N_S_bt_hci_max32_P_compatible_EXISTS 1
#define DT_N_S_bt_hci_max32_P_zephyr_deferred_init 0
#define DT_N_S_bt_hci_max32_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_bt_hci_max32_P_wakeup_source 0
#define DT_N_S_bt_hci_max32_P_wakeup_source_EXISTS 1
#define DT_N_S_bt_hci_max32_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_bt_hci_max32_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_bt_hci_max32_P_zephyr_disabling_power_states_IDX_0 DT_N_S_cpus_S_power_states_S_standby
#define DT_N_S_bt_hci_max32_P_zephyr_disabling_power_states_IDX_0_PH DT_N_S_cpus_S_power_states_S_standby
#define DT_N_S_bt_hci_max32_P_zephyr_disabling_power_states_IDX_0_EXISTS 1
#define DT_N_S_bt_hci_max32_P_zephyr_disabling_power_states_FOREACH_PROP_ELEM(fn) fn(DT_N_S_bt_hci_max32, zephyr_disabling_power_states, 0)
#define DT_N_S_bt_hci_max32_P_zephyr_disabling_power_states_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_bt_hci_max32, zephyr_disabling_power_states, 0)
#define DT_N_S_bt_hci_max32_P_zephyr_disabling_power_states_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_bt_hci_max32, zephyr_disabling_power_states, 0, __VA_ARGS__)
#define DT_N_S_bt_hci_max32_P_zephyr_disabling_power_states_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_bt_hci_max32, zephyr_disabling_power_states, 0, __VA_ARGS__)
#define DT_N_S_bt_hci_max32_P_zephyr_disabling_power_states_LEN 1
#define DT_N_S_bt_hci_max32_P_zephyr_disabling_power_states_EXISTS 1

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"
#define DT_N_S_chosen_FULL_NAME_UNQUOTED chosen
#define DT_N_S_chosen_FULL_NAME_TOKEN chosen
#define DT_N_S_chosen_FULL_NAME_UPPER_TOKEN CHOSEN

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_chosen_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_chosen_NODELABEL_NUM 0
#define DT_N_S_chosen_FOREACH_NODELABEL(fn) 
#define DT_N_S_chosen_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_chosen_CHILD_NUM 0
#define DT_N_S_chosen_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_chosen_FOREACH_CHILD(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_chosen_HASH qNExeeLInzqaWpm1KroyYDk4lRIxVO2ig78mq_hOnA8

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 6
#define DT_N_S_chosen_ORD_STR_SORTABLE 00006

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_RANGES_NUM 0
#define DT_N_S_chosen_FOREACH_RANGE(fn) 
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_IRQ_LEVEL 0
#define DT_N_S_chosen_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_chosen_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /null_ptr_detect@0
 *
 * Node identifier: DT_N_S_null_ptr_detect_0
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE\dts\bindings\base\zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_null_ptr_detect_0_PATH "/null_ptr_detect@0"

/* Node's name with unit-address: */
#define DT_N_S_null_ptr_detect_0_FULL_NAME "null_ptr_detect@0"
#define DT_N_S_null_ptr_detect_0_FULL_NAME_UNQUOTED null_ptr_detect@0
#define DT_N_S_null_ptr_detect_0_FULL_NAME_TOKEN null_ptr_detect_0
#define DT_N_S_null_ptr_detect_0_FULL_NAME_UPPER_TOKEN NULL_PTR_DETECT_0

/* Node parent (/) identifier: */
#define DT_N_S_null_ptr_detect_0_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_null_ptr_detect_0_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_null_ptr_detect_0_NODELABEL_NUM 1
#define DT_N_S_null_ptr_detect_0_FOREACH_NODELABEL(fn) fn(null_ptr_detect)
#define DT_N_S_null_ptr_detect_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(null_ptr_detect, __VA_ARGS__)
#define DT_N_S_null_ptr_detect_0_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_null_ptr_detect_0_CHILD_NUM 0
#define DT_N_S_null_ptr_detect_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_null_ptr_detect_0_FOREACH_CHILD(fn) 
#define DT_N_S_null_ptr_detect_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_null_ptr_detect_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_null_ptr_detect_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_null_ptr_detect_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_null_ptr_detect_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_null_ptr_detect_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_null_ptr_detect_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_null_ptr_detect_0_HASH DoslnSEXaBFq7sFlWlxoZAglYS1W_lfS5OQZWZO1i34

/* Node's dependency ordinal: */
#define DT_N_S_null_ptr_detect_0_ORD 7
#define DT_N_S_null_ptr_detect_0_ORD_STR_SORTABLE 00007

/* Ordinals for what this node depends on directly: */
#define DT_N_S_null_ptr_detect_0_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_null_ptr_detect_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_null_ptr_detect_0_EXISTS 1
#define DT_N_INST_0_zephyr_memory_region DT_N_S_null_ptr_detect_0
#define DT_N_NODELABEL_null_ptr_detect   DT_N_S_null_ptr_detect_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_null_ptr_detect_0_REG_NUM 1
#define DT_N_S_null_ptr_detect_0_REG_IDX_0_EXISTS 1
#define DT_N_S_null_ptr_detect_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_null_ptr_detect_0_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_null_ptr_detect_0_RANGES_NUM 0
#define DT_N_S_null_ptr_detect_0_FOREACH_RANGE(fn) 
#define DT_N_S_null_ptr_detect_0_IRQ_NUM 0
#define DT_N_S_null_ptr_detect_0_IRQ_LEVEL 0
#define DT_N_S_null_ptr_detect_0_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_null_ptr_detect_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_null_ptr_detect_0_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_null_ptr_detect_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_null_ptr_detect_0_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_null_ptr_detect_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_null_ptr_detect_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_null_ptr_detect_0_P_zephyr_memory_region "NULL_PTR_DETECT"
#define DT_N_S_null_ptr_detect_0_P_zephyr_memory_region_STRING_UNQUOTED NULL_PTR_DETECT
#define DT_N_S_null_ptr_detect_0_P_zephyr_memory_region_STRING_TOKEN NULL_PTR_DETECT
#define DT_N_S_null_ptr_detect_0_P_zephyr_memory_region_STRING_UPPER_TOKEN NULL_PTR_DETECT
#define DT_N_S_null_ptr_detect_0_P_zephyr_memory_region_IDX_0 "NULL_PTR_DETECT"
#define DT_N_S_null_ptr_detect_0_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_null_ptr_detect_0_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_null_ptr_detect_0, zephyr_memory_region, 0)
#define DT_N_S_null_ptr_detect_0_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_null_ptr_detect_0, zephyr_memory_region, 0)
#define DT_N_S_null_ptr_detect_0_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_null_ptr_detect_0, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_null_ptr_detect_0_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_null_ptr_detect_0, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_null_ptr_detect_0_P_zephyr_memory_region_LEN 1
#define DT_N_S_null_ptr_detect_0_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_null_ptr_detect_0_P_compatible {"zephyr,memory-region"}
#define DT_N_S_null_ptr_detect_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_null_ptr_detect_0_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_null_ptr_detect_0_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_null_ptr_detect_0_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_null_ptr_detect_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_null_ptr_detect_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_null_ptr_detect_0, compatible, 0)
#define DT_N_S_null_ptr_detect_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_null_ptr_detect_0, compatible, 0)
#define DT_N_S_null_ptr_detect_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_null_ptr_detect_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_null_ptr_detect_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_null_ptr_detect_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_null_ptr_detect_0_P_compatible_LEN 1
#define DT_N_S_null_ptr_detect_0_P_compatible_EXISTS 1
#define DT_N_S_null_ptr_detect_0_P_reg {0 /* 0x0 */, 1024 /* 0x400 */}
#define DT_N_S_null_ptr_detect_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_null_ptr_detect_0_P_reg_IDX_0 0
#define DT_N_S_null_ptr_detect_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_null_ptr_detect_0_P_reg_IDX_1 1024
#define DT_N_S_null_ptr_detect_0_P_reg_EXISTS 1
#define DT_N_S_null_ptr_detect_0_P_zephyr_deferred_init 0
#define DT_N_S_null_ptr_detect_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_null_ptr_detect_0_P_wakeup_source 0
#define DT_N_S_null_ptr_detect_0_P_wakeup_source_EXISTS 1
#define DT_N_S_null_ptr_detect_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_null_ptr_detect_0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_null_ptr_detect_0_P_zephyr_memory_attr 4194304
#define DT_N_S_null_ptr_detect_0_P_zephyr_memory_attr_EXISTS 1

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"
#define DT_N_S_soc_FULL_NAME_UNQUOTED soc
#define DT_N_S_soc_FULL_NAME_TOKEN soc
#define DT_N_S_soc_FULL_NAME_UPPER_TOKEN SOC

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_NODELABEL_NUM 0
#define DT_N_S_soc_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_CHILD_NUM 4
#define DT_N_S_soc_CHILD_NUM_STATUS_OKAY 4
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_sram_30000000) fn(DT_N_S_soc_S_peripheral_50000000)
#define DT_N_S_soc_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000)
#define DT_N_S_soc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_sram_30000000) fn(DT_N_S_soc_S_peripheral_50000000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_HASH DcVqqq9YzG86l3_Hk7pNncUh2rnHG8USjbVY6wBdFts

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 8
#define DT_N_S_soc_ORD_STR_SORTABLE 00008

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	12, /* /soc/peripheral@50000000 */ \
	31, /* /soc/timer@e000e010 */ \
	77, /* /soc/sram@30000000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_simple_bus DT_N_S_soc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_RANGES_NUM 0
#define DT_N_S_soc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_IRQ_LEVEL 0
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UNQUOTED simple-bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_TOKEN simple_bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UPPER_TOKEN SIMPLE_BUS
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_LEN 1
#define DT_N_S_soc_P_compatible_EXISTS 1
#define DT_N_S_soc_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@e000e100
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v8m-nvic):
 *   $ZEPHYR_BASE\dts\bindings\interrupt-controller\arm,v8m-nvic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PATH "/soc/interrupt-controller@e000e100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME "interrupt-controller@e000e100"
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_UNQUOTED interrupt-controller@e000e100
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_TOKEN interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_UPPER_TOKEN INTERRUPT_CONTROLLER_E000E100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_NODELABEL_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL(fn) fn(nvic)
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL_VARGS(fn, ...) fn(nvic, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_HASH MNKByYDCdVxyLwiy4A_bv2jZfVhfDT01mZ2_1uEhUYQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD 9
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD_STR_SORTABLE 00009

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REQUIRES_ORDS \
	8, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_SUPPORTS_ORDS \
	15, /* /soc/peripheral@50000000/pin-controller@8000/gpio@8000 */ \
	32, /* /soc/peripheral@50000000/dma@35000 */ \
	33, /* /soc/peripheral@50000000/rtc_counter@6000 */ \
	36, /* /soc/peripheral@50000000/serial@42000 */ \
	38, /* /soc/peripheral@50000000/watchdog@3000 */ \
	47, /* /soc/peripheral@50000000/i3c@18000 */ \
	53, /* /soc/peripheral@50000000/spi@46000 */ \
	55, /* /soc/peripheral@50000000/timer@10000 */ \
	58, /* /soc/peripheral@50000000/timer@11000 */ \
	61, /* /soc/peripheral@50000000/timer@12000 */ \
	64, /* /soc/peripheral@50000000/timer@13000 */ \
	67, /* /soc/peripheral@50000000/timer@14000 */ \
	70, /* /soc/peripheral@50000000/timer@15000 */ \
	73, /* /soc/peripheral@50000000/timer@6400 */ \
	75, /* /soc/peripheral@50000000/timer@6600 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v8m_nvic DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic      DT_N_S_soc_S_interrupt_controller_e000e100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984 /* 0xe000e100 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072 /* 0xc00 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_LEVEL 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v8m_nvic 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0 "v8m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg {3758153984 /* 0xe000e100 */, 3072 /* 0xc00 */}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 3
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible {"arm,v8m-nvic"}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v8m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UNQUOTED arm,v8m-nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_TOKEN arm_v8m_nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_V8M_NVIC
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks
 *
 * Node identifier: DT_N_S_clocks
 */

/* Node's full path: */
#define DT_N_S_clocks_PATH "/clocks"

/* Node's name with unit-address: */
#define DT_N_S_clocks_FULL_NAME "clocks"
#define DT_N_S_clocks_FULL_NAME_UNQUOTED clocks
#define DT_N_S_clocks_FULL_NAME_TOKEN clocks
#define DT_N_S_clocks_FULL_NAME_UPPER_TOKEN CLOCKS

/* Node parent (/) identifier: */
#define DT_N_S_clocks_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_NODELABEL_NUM 0
#define DT_N_S_clocks_FOREACH_NODELABEL(fn) 
#define DT_N_S_clocks_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_clocks_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_CHILD_NUM 5
#define DT_N_S_clocks_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_clocks_FOREACH_CHILD(fn) fn(DT_N_S_clocks_S_clk_ipo) fn(DT_N_S_clocks_S_clk_inro) fn(DT_N_S_clocks_S_clk_ibro) fn(DT_N_S_clocks_S_clk_ertco) fn(DT_N_S_clocks_S_clk_erfo)
#define DT_N_S_clocks_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_ipo) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_inro) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_ibro) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_ertco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_erfo)
#define DT_N_S_clocks_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_ipo, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_inro, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_ibro, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_ertco, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_erfo, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_ipo, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_inro, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_ibro, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_ertco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_erfo, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_clocks_S_clk_ipo)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_ipo)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_ipo, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_ipo, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_clocks_HASH 3P3fmk_q5wPvaymGA6NeomHHBb_cCfQX2PaKw_k1t_w

/* Node's dependency ordinal: */
#define DT_N_S_clocks_ORD 10
#define DT_N_S_clocks_ORD_STR_SORTABLE 00010

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_SUPPORTS_ORDS \
	11, /* /clocks/clk_ipo */ \
	18, /* /clocks/clk_erfo */ \
	19, /* /clocks/clk_ertco */ \
	20, /* /clocks/clk_ibro */ \
	21, /* /clocks/clk_inro */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_REG_NUM 0
#define DT_N_S_clocks_RANGES_NUM 0
#define DT_N_S_clocks_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_IRQ_NUM 0
#define DT_N_S_clocks_IRQ_LEVEL 0
#define DT_N_S_clocks_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /clocks/clk_ipo
 *
 * Node identifier: DT_N_S_clocks_S_clk_ipo
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_ipo_PATH "/clocks/clk_ipo"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_ipo_FULL_NAME "clk_ipo"
#define DT_N_S_clocks_S_clk_ipo_FULL_NAME_UNQUOTED clk_ipo
#define DT_N_S_clocks_S_clk_ipo_FULL_NAME_TOKEN clk_ipo
#define DT_N_S_clocks_S_clk_ipo_FULL_NAME_UPPER_TOKEN CLK_IPO

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_ipo_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_ipo_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clk_ipo_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clk_ipo_FOREACH_NODELABEL(fn) fn(clk_ipo)
#define DT_N_S_clocks_S_clk_ipo_FOREACH_NODELABEL_VARGS(fn, ...) fn(clk_ipo, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ipo_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_ipo_CHILD_NUM 0
#define DT_N_S_clocks_S_clk_ipo_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clk_ipo_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_ipo_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_ipo_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_ipo_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_ipo_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_ipo_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_ipo_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_ipo_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clk_ipo_HASH JFmXnNgLoyzExfV0VTBKT3lPjiyhsi35iNubPJ_i_mE

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_ipo_ORD 11
#define DT_N_S_clocks_S_clk_ipo_ORD_STR_SORTABLE 00011

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_ipo_REQUIRES_ORDS \
	10, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_ipo_SUPPORTS_ORDS \
	13, /* /soc/peripheral@50000000/clock-controller@0 */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_ipo_EXISTS 1
#define DT_N_INST_0_fixed_clock DT_N_S_clocks_S_clk_ipo
#define DT_N_NODELABEL_clk_ipo  DT_N_S_clocks_S_clk_ipo

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_ipo_REG_NUM 0
#define DT_N_S_clocks_S_clk_ipo_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_ipo_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_ipo_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_ipo_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clk_ipo_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clk_ipo_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_ipo_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_ipo_P_clock_frequency 50000000
#define DT_N_S_clocks_S_clk_ipo_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clk_ipo_P_status "okay"
#define DT_N_S_clocks_S_clk_ipo_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_clk_ipo_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_clk_ipo_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_clk_ipo_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_clk_ipo_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_ipo_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_clk_ipo_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_clk_ipo_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_ipo, status, 0)
#define DT_N_S_clocks_S_clk_ipo_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_ipo, status, 0)
#define DT_N_S_clocks_S_clk_ipo_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_ipo, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ipo_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_ipo, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ipo_P_status_LEN 1
#define DT_N_S_clocks_S_clk_ipo_P_status_EXISTS 1
#define DT_N_S_clocks_S_clk_ipo_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_clk_ipo_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_ipo_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_clk_ipo_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_clk_ipo_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_clk_ipo_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_clk_ipo_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_ipo, compatible, 0)
#define DT_N_S_clocks_S_clk_ipo_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_ipo, compatible, 0)
#define DT_N_S_clocks_S_clk_ipo_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_ipo, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ipo_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_ipo, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ipo_P_compatible_LEN 1
#define DT_N_S_clocks_S_clk_ipo_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clk_ipo_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clk_ipo_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clk_ipo_P_wakeup_source 0
#define DT_N_S_clocks_S_clk_ipo_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clk_ipo_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clk_ipo_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_PATH "/soc/peripheral@50000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_FULL_NAME "peripheral@50000000"
#define DT_N_S_soc_S_peripheral_50000000_FULL_NAME_UNQUOTED peripheral@50000000
#define DT_N_S_soc_S_peripheral_50000000_FULL_NAME_TOKEN peripheral_50000000
#define DT_N_S_soc_S_peripheral_50000000_FULL_NAME_UPPER_TOKEN PERIPHERAL_50000000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_NODELABEL(fn) fn(peripheral)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(peripheral, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_CHILD_NUM 18
#define DT_N_S_soc_S_peripheral_50000000_CHILD_NUM_STATUS_OKAY 7
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_35000) fn(DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000) fn(DT_N_S_soc_S_peripheral_50000000_S_trng_4d000) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6400) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dma_35000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_trng_4d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_35000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_trng_4d000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6400, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dma_35000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_trng_4d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000) fn(DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000) fn(DT_N_S_soc_S_peripheral_50000000_S_trng_4d000) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_trng_4d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_trng_4d000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_trng_4d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_HASH 28fD_igmPBtYluaI3Ha3G4XzJzLZsrJj3_t8aasSMhQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_ORD 12
#define DT_N_S_soc_S_peripheral_50000000_ORD_STR_SORTABLE 00012

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_REQUIRES_ORDS \
	8, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_SUPPORTS_ORDS \
	13, /* /soc/peripheral@50000000/clock-controller@0 */ \
	14, /* /soc/peripheral@50000000/pin-controller@8000 */ \
	32, /* /soc/peripheral@50000000/dma@35000 */ \
	33, /* /soc/peripheral@50000000/rtc_counter@6000 */ \
	36, /* /soc/peripheral@50000000/serial@42000 */ \
	37, /* /soc/peripheral@50000000/trng@4d000 */ \
	38, /* /soc/peripheral@50000000/watchdog@3000 */ \
	39, /* /soc/peripheral@50000000/flash_controller@29000 */ \
	47, /* /soc/peripheral@50000000/i3c@18000 */ \
	53, /* /soc/peripheral@50000000/spi@46000 */ \
	55, /* /soc/peripheral@50000000/timer@10000 */ \
	58, /* /soc/peripheral@50000000/timer@11000 */ \
	61, /* /soc/peripheral@50000000/timer@12000 */ \
	64, /* /soc/peripheral@50000000/timer@13000 */ \
	67, /* /soc/peripheral@50000000/timer@14000 */ \
	70, /* /soc/peripheral@50000000/timer@15000 */ \
	73, /* /soc/peripheral@50000000/timer@6400 */ \
	75, /* /soc/peripheral@50000000/timer@6600 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_EXISTS 1
#define DT_N_NODELABEL_peripheral DT_N_S_soc_S_peripheral_50000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_RANGES_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_peripheral_50000000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 1342177280 /* 0x50000000 */
#define DT_N_S_soc_S_peripheral_50000000_RANGES_IDX_0_VAL_LENGTH 268435456 /* 0x10000000 */
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_RANGE(fn) fn(DT_N_S_soc_S_peripheral_50000000, 0)
#define DT_N_S_soc_S_peripheral_50000000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/clock-controller@0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0
 *
 * Binding (compatible = adi,max32-gcr):
 *   $ZEPHYR_BASE\dts\bindings\clock\adi,max32-gcr.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_PATH "/soc/peripheral@50000000/clock-controller@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_FULL_NAME "clock-controller@0"
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_FULL_NAME_UNQUOTED clock-controller@0
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_FULL_NAME_TOKEN clock_controller_0
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_FULL_NAME_UPPER_TOKEN CLOCK_CONTROLLER_0

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_FOREACH_NODELABEL(fn) fn(gcr)
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(gcr, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_HASH OrtsXiQzMX8kvCCb9lc67tuQK5IT1l3cykfEL8rlNCs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_ORD 13
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_ORD_STR_SORTABLE 00013

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_REQUIRES_ORDS \
	11, /* /clocks/clk_ipo */ \
	12, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_SUPPORTS_ORDS \
	15, /* /soc/peripheral@50000000/pin-controller@8000/gpio@8000 */ \
	32, /* /soc/peripheral@50000000/dma@35000 */ \
	36, /* /soc/peripheral@50000000/serial@42000 */ \
	37, /* /soc/peripheral@50000000/trng@4d000 */ \
	38, /* /soc/peripheral@50000000/watchdog@3000 */ \
	47, /* /soc/peripheral@50000000/i3c@18000 */ \
	53, /* /soc/peripheral@50000000/spi@46000 */ \
	55, /* /soc/peripheral@50000000/timer@10000 */ \
	58, /* /soc/peripheral@50000000/timer@11000 */ \
	61, /* /soc/peripheral@50000000/timer@12000 */ \
	64, /* /soc/peripheral@50000000/timer@13000 */ \
	67, /* /soc/peripheral@50000000/timer@14000 */ \
	70, /* /soc/peripheral@50000000/timer@15000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_EXISTS 1
#define DT_N_INST_0_adi_max32_gcr DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0
#define DT_N_NODELABEL_gcr        DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_REG_IDX_0_VAL_ADDRESS 1342177280 /* 0x50000000 */
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_COMPAT_MATCHES_adi_max32_gcr 1
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_COMPAT_MODEL_IDX_0 "max32-gcr"
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_reg {0 /* 0x0 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_reg_IDX_1 1024
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_sysclk_prescaler 1
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_sysclk_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_sysclk_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_sysclk_prescaler_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_sysclk_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_compatible {"adi,max32-gcr"}
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_compatible_IDX_0 "adi,max32-gcr"
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-gcr
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_compatible_IDX_0_STRING_TOKEN adi_max32_gcr
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_GCR
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_clocks_IDX_0_PH DT_N_S_clocks_S_clk_ipo
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pin-controller@8000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000
 *
 * Binding (compatible = adi,max32-pinctrl):
 *   $ZEPHYR_BASE\dts\bindings\pinctrl\adi,max32-pinctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_PATH "/soc/peripheral@50000000/pin-controller@8000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_FULL_NAME "pin-controller@8000"
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_FULL_NAME_UNQUOTED pin-controller@8000
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_FULL_NAME_TOKEN pin_controller_8000
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_FULL_NAME_UPPER_TOKEN PIN_CONTROLLER_8000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_FOREACH_NODELABEL(fn) fn(pinctrl)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinctrl, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_CHILD_NUM 10
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_CHILD_NUM_STATUS_OKAY 10
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_HASH gZm670ZnOMU_7j7antCAI90ZPs5uwQOYrkBV_yLTXrA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_ORD 14
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_ORD_STR_SORTABLE 00014

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_REQUIRES_ORDS \
	12, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_SUPPORTS_ORDS \
	15, /* /soc/peripheral@50000000/pin-controller@8000/gpio@8000 */ \
	34, /* /soc/peripheral@50000000/pin-controller@8000/uart0_rx_p0_5 */ \
	35, /* /soc/peripheral@50000000/pin-controller@8000/uart0_tx_p0_9 */ \
	44, /* /soc/peripheral@50000000/pin-controller@8000/i3c_pur_p0_8 */ \
	45, /* /soc/peripheral@50000000/pin-controller@8000/i3c_scl_p0_0 */ \
	46, /* /soc/peripheral@50000000/pin-controller@8000/i3c_sda_p0_1 */ \
	49, /* /soc/peripheral@50000000/pin-controller@8000/spi0_miso_p0_4 */ \
	50, /* /soc/peripheral@50000000/pin-controller@8000/spi0_mosi_p0_2 */ \
	51, /* /soc/peripheral@50000000/pin-controller@8000/spi0_sck_p0_6 */ \
	52, /* /soc/peripheral@50000000/pin-controller@8000/spi0_ss0_p0_3 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_EXISTS 1
#define DT_N_INST_0_adi_max32_pinctrl DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000
#define DT_N_NODELABEL_pinctrl        DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_REG_IDX_0_VAL_ADDRESS 1342210048 /* 0x50008000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_RANGES_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 32768 /* 0x8000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 1342210048 /* 0x50008000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_RANGES_IDX_0_VAL_LENGTH 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_FOREACH_RANGE(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_COMPAT_MATCHES_adi_max32_pinctrl 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_COMPAT_MODEL_IDX_0 "max32-pinctrl"
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_P_reg {32768 /* 0x8000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_P_reg_IDX_0 32768
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_P_compatible {"adi,max32-pinctrl"}
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_P_compatible_IDX_0 "adi,max32-pinctrl"
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-pinctrl
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_P_compatible_IDX_0_STRING_TOKEN adi_max32_pinctrl
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_PINCTRL
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pin-controller@8000/gpio@8000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000
 *
 * Binding (compatible = adi,max32-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\adi,max32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_PATH "/soc/peripheral@50000000/pin-controller@8000/gpio@8000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_FULL_NAME "gpio@8000"
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_FULL_NAME_UNQUOTED gpio@8000
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_FULL_NAME_TOKEN gpio_8000
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_FULL_NAME_UPPER_TOKEN GPIO_8000

/* Node parent (/soc/peripheral@50000000/pin-controller@8000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_PARENT DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_FOREACH_NODELABEL(fn) fn(gpio0)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_HASH TWWVD6DkoQemSdlCOq1_a463MO4emKRju495f0DKkOU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_ORD 15
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_ORD_STR_SORTABLE 00015

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_REQUIRES_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	13, /* /soc/peripheral@50000000/clock-controller@0 */ \
	14, /* /soc/peripheral@50000000/pin-controller@8000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_SUPPORTS_ORDS \
	16, /* /buttons */ \
	17, /* /buttons/pb1 */ \
	27, /* /leds */ \
	28, /* /leds/led_1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_EXISTS 1
#define DT_N_ALIAS_gpio0           DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000
#define DT_N_INST_0_adi_max32_gpio DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000
#define DT_N_NODELABEL_gpio0       DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_REG_IDX_0_VAL_ADDRESS 1342210048 /* 0x50008000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_IRQ_IDX_0_VAL_irq 14
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_COMPAT_MATCHES_adi_max32_gpio 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_COMPAT_MODEL_IDX_0 "max32-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_reg {32768 /* 0x8000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_reg_IDX_0 32768
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_ngpios 32
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_compatible {"adi,max32-gpio"}
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_compatible_IDX_0 "adi,max32-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-gpio
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_compatible_IDX_0_STRING_TOKEN adi_max32_gpio
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_GPIO
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_interrupts {14 /* 0xe */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_interrupts_IDX_0 14
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_clocks_IDX_0_VAL_bit 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /buttons
 *
 * Node identifier: DT_N_S_buttons
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE\dts\bindings\input\gpio-keys.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_buttons_PATH "/buttons"

/* Node's name with unit-address: */
#define DT_N_S_buttons_FULL_NAME "buttons"
#define DT_N_S_buttons_FULL_NAME_UNQUOTED buttons
#define DT_N_S_buttons_FULL_NAME_TOKEN buttons
#define DT_N_S_buttons_FULL_NAME_UPPER_TOKEN BUTTONS

/* Node parent (/) identifier: */
#define DT_N_S_buttons_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_buttons_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_buttons_NODELABEL_NUM 0
#define DT_N_S_buttons_FOREACH_NODELABEL(fn) 
#define DT_N_S_buttons_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_buttons_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_buttons_CHILD_NUM 1
#define DT_N_S_buttons_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_buttons_FOREACH_CHILD(fn) fn(DT_N_S_buttons_S_pb1)
#define DT_N_S_buttons_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_buttons_S_pb1)
#define DT_N_S_buttons_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_buttons_S_pb1, __VA_ARGS__)
#define DT_N_S_buttons_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons_S_pb1, __VA_ARGS__)
#define DT_N_S_buttons_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_buttons_S_pb1)
#define DT_N_S_buttons_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_buttons_S_pb1)
#define DT_N_S_buttons_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_buttons_S_pb1, __VA_ARGS__)
#define DT_N_S_buttons_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons_S_pb1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_buttons_HASH 5PjIhtTrOdD7xh1YVA9zDmUgeKJd76iHjBCCBzXYfdo

/* Node's dependency ordinal: */
#define DT_N_S_buttons_ORD 16
#define DT_N_S_buttons_ORD_STR_SORTABLE 00016

/* Ordinals for what this node depends on directly: */
#define DT_N_S_buttons_REQUIRES_ORDS \
	0, /* / */ \
	15, /* /soc/peripheral@50000000/pin-controller@8000/gpio@8000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_buttons_SUPPORTS_ORDS \
	17, /* /buttons/pb1 */

/* Existence and alternate IDs: */
#define DT_N_S_buttons_EXISTS 1
#define DT_N_INST_0_gpio_keys DT_N_S_buttons

/* Macros for properties that are special in the specification: */
#define DT_N_S_buttons_REG_NUM 0
#define DT_N_S_buttons_RANGES_NUM 0
#define DT_N_S_buttons_FOREACH_RANGE(fn) 
#define DT_N_S_buttons_IRQ_NUM 0
#define DT_N_S_buttons_IRQ_LEVEL 0
#define DT_N_S_buttons_COMPAT_MATCHES_gpio_keys 1
#define DT_N_S_buttons_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_buttons_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_buttons_P_debounce_interval_ms 30
#define DT_N_S_buttons_P_debounce_interval_ms_EXISTS 1
#define DT_N_S_buttons_P_polling_mode 0
#define DT_N_S_buttons_P_polling_mode_EXISTS 1
#define DT_N_S_buttons_P_no_disconnect 0
#define DT_N_S_buttons_P_no_disconnect_EXISTS 1
#define DT_N_S_buttons_P_compatible {"gpio-keys"}
#define DT_N_S_buttons_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_buttons_P_compatible_IDX_0 "gpio-keys"
#define DT_N_S_buttons_P_compatible_IDX_0_STRING_UNQUOTED gpio-keys
#define DT_N_S_buttons_P_compatible_IDX_0_STRING_TOKEN gpio_keys
#define DT_N_S_buttons_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_KEYS
#define DT_N_S_buttons_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_buttons, compatible, 0)
#define DT_N_S_buttons_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_buttons, compatible, 0)
#define DT_N_S_buttons_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_buttons, compatible, 0, __VA_ARGS__)
#define DT_N_S_buttons_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons, compatible, 0, __VA_ARGS__)
#define DT_N_S_buttons_P_compatible_LEN 1
#define DT_N_S_buttons_P_compatible_EXISTS 1
#define DT_N_S_buttons_P_zephyr_deferred_init 0
#define DT_N_S_buttons_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_buttons_P_wakeup_source 0
#define DT_N_S_buttons_P_wakeup_source_EXISTS 1
#define DT_N_S_buttons_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_buttons_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /buttons/pb1
 *
 * Node identifier: DT_N_S_buttons_S_pb1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_buttons_S_pb1_PATH "/buttons/pb1"

/* Node's name with unit-address: */
#define DT_N_S_buttons_S_pb1_FULL_NAME "pb1"
#define DT_N_S_buttons_S_pb1_FULL_NAME_UNQUOTED pb1
#define DT_N_S_buttons_S_pb1_FULL_NAME_TOKEN pb1
#define DT_N_S_buttons_S_pb1_FULL_NAME_UPPER_TOKEN PB1

/* Node parent (/buttons) identifier: */
#define DT_N_S_buttons_S_pb1_PARENT DT_N_S_buttons

/* Node's index in its parent's list of children: */
#define DT_N_S_buttons_S_pb1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_buttons_S_pb1_NODELABEL_NUM 1
#define DT_N_S_buttons_S_pb1_FOREACH_NODELABEL(fn) fn(pb1)
#define DT_N_S_buttons_S_pb1_FOREACH_NODELABEL_VARGS(fn, ...) fn(pb1, __VA_ARGS__)
#define DT_N_S_buttons_S_pb1_FOREACH_ANCESTOR(fn) fn(DT_N_S_buttons) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_buttons_S_pb1_CHILD_NUM 0
#define DT_N_S_buttons_S_pb1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_buttons_S_pb1_FOREACH_CHILD(fn) 
#define DT_N_S_buttons_S_pb1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_buttons_S_pb1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_buttons_S_pb1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_buttons_S_pb1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_buttons_S_pb1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_buttons_S_pb1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_buttons_S_pb1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_buttons_S_pb1_HASH cD0mKpLzYyJLyB9NSnI3lYcBhJXEmMzygFJXtDVC42g

/* Node's dependency ordinal: */
#define DT_N_S_buttons_S_pb1_ORD 17
#define DT_N_S_buttons_S_pb1_ORD_STR_SORTABLE 00017

/* Ordinals for what this node depends on directly: */
#define DT_N_S_buttons_S_pb1_REQUIRES_ORDS \
	15, /* /soc/peripheral@50000000/pin-controller@8000/gpio@8000 */ \
	16, /* /buttons */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_buttons_S_pb1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_buttons_S_pb1_EXISTS 1
#define DT_N_ALIAS_sw0     DT_N_S_buttons_S_pb1
#define DT_N_NODELABEL_pb1 DT_N_S_buttons_S_pb1

/* Macros for properties that are special in the specification: */
#define DT_N_S_buttons_S_pb1_REG_NUM 0
#define DT_N_S_buttons_S_pb1_RANGES_NUM 0
#define DT_N_S_buttons_S_pb1_FOREACH_RANGE(fn) 
#define DT_N_S_buttons_S_pb1_IRQ_NUM 0
#define DT_N_S_buttons_S_pb1_IRQ_LEVEL 0
#define DT_N_S_buttons_S_pb1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_buttons_S_pb1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_buttons_S_pb1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_buttons_S_pb1_P_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000
#define DT_N_S_buttons_S_pb1_P_gpios_IDX_0_VAL_pin 12
#define DT_N_S_buttons_S_pb1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_buttons_S_pb1_P_gpios_IDX_0_VAL_flags 17
#define DT_N_S_buttons_S_pb1_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_buttons_S_pb1_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_buttons_S_pb1, gpios, 0)
#define DT_N_S_buttons_S_pb1_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_buttons_S_pb1, gpios, 0)
#define DT_N_S_buttons_S_pb1_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_buttons_S_pb1, gpios, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_pb1_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons_S_pb1, gpios, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_pb1_P_gpios_LEN 1
#define DT_N_S_buttons_S_pb1_P_gpios_EXISTS 1
#define DT_N_S_buttons_S_pb1_P_label "SW2"
#define DT_N_S_buttons_S_pb1_P_label_STRING_UNQUOTED SW2
#define DT_N_S_buttons_S_pb1_P_label_STRING_TOKEN SW2
#define DT_N_S_buttons_S_pb1_P_label_STRING_UPPER_TOKEN SW2
#define DT_N_S_buttons_S_pb1_P_label_IDX_0 "SW2"
#define DT_N_S_buttons_S_pb1_P_label_IDX_0_EXISTS 1
#define DT_N_S_buttons_S_pb1_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_buttons_S_pb1, label, 0)
#define DT_N_S_buttons_S_pb1_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_buttons_S_pb1, label, 0)
#define DT_N_S_buttons_S_pb1_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_buttons_S_pb1, label, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_pb1_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons_S_pb1, label, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_pb1_P_label_LEN 1
#define DT_N_S_buttons_S_pb1_P_label_EXISTS 1
#define DT_N_S_buttons_S_pb1_P_zephyr_code 11
#define DT_N_S_buttons_S_pb1_P_zephyr_code_EXISTS 1

/*
 * Devicetree node: /clocks/clk_erfo
 *
 * Node identifier: DT_N_S_clocks_S_clk_erfo
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_erfo_PATH "/clocks/clk_erfo"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_erfo_FULL_NAME "clk_erfo"
#define DT_N_S_clocks_S_clk_erfo_FULL_NAME_UNQUOTED clk_erfo
#define DT_N_S_clocks_S_clk_erfo_FULL_NAME_TOKEN clk_erfo
#define DT_N_S_clocks_S_clk_erfo_FULL_NAME_UPPER_TOKEN CLK_ERFO

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_erfo_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_erfo_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clk_erfo_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clk_erfo_FOREACH_NODELABEL(fn) fn(clk_erfo)
#define DT_N_S_clocks_S_clk_erfo_FOREACH_NODELABEL_VARGS(fn, ...) fn(clk_erfo, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_erfo_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_erfo_CHILD_NUM 0
#define DT_N_S_clocks_S_clk_erfo_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clk_erfo_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_erfo_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_erfo_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_erfo_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_erfo_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_erfo_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_erfo_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_erfo_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clk_erfo_HASH X4yktPYXVtryVb0g5_apNV75uS9UCYi5q1Brp44gNHE

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_erfo_ORD 18
#define DT_N_S_clocks_S_clk_erfo_ORD_STR_SORTABLE 00018

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_erfo_REQUIRES_ORDS \
	10, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_erfo_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_erfo_EXISTS 1
#define DT_N_INST_4_fixed_clock DT_N_S_clocks_S_clk_erfo
#define DT_N_NODELABEL_clk_erfo DT_N_S_clocks_S_clk_erfo

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_erfo_REG_NUM 0
#define DT_N_S_clocks_S_clk_erfo_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_erfo_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_erfo_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_erfo_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clk_erfo_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clk_erfo_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_erfo_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_erfo_P_clock_frequency 32000000
#define DT_N_S_clocks_S_clk_erfo_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clk_erfo_P_status "disabled"
#define DT_N_S_clocks_S_clk_erfo_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_clk_erfo_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_clk_erfo_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_clk_erfo_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_clk_erfo_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_erfo_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_clk_erfo_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_clk_erfo_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_erfo, status, 0)
#define DT_N_S_clocks_S_clk_erfo_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_erfo, status, 0)
#define DT_N_S_clocks_S_clk_erfo_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_erfo, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_erfo_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_erfo, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_erfo_P_status_LEN 1
#define DT_N_S_clocks_S_clk_erfo_P_status_EXISTS 1
#define DT_N_S_clocks_S_clk_erfo_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_clk_erfo_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_erfo_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_clk_erfo_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_clk_erfo_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_clk_erfo_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_clk_erfo_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_erfo, compatible, 0)
#define DT_N_S_clocks_S_clk_erfo_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_erfo, compatible, 0)
#define DT_N_S_clocks_S_clk_erfo_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_erfo, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_erfo_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_erfo, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_erfo_P_compatible_LEN 1
#define DT_N_S_clocks_S_clk_erfo_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clk_erfo_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clk_erfo_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clk_erfo_P_wakeup_source 0
#define DT_N_S_clocks_S_clk_erfo_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clk_erfo_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clk_erfo_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/clk_ertco
 *
 * Node identifier: DT_N_S_clocks_S_clk_ertco
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_ertco_PATH "/clocks/clk_ertco"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_ertco_FULL_NAME "clk_ertco"
#define DT_N_S_clocks_S_clk_ertco_FULL_NAME_UNQUOTED clk_ertco
#define DT_N_S_clocks_S_clk_ertco_FULL_NAME_TOKEN clk_ertco
#define DT_N_S_clocks_S_clk_ertco_FULL_NAME_UPPER_TOKEN CLK_ERTCO

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_ertco_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_ertco_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clk_ertco_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clk_ertco_FOREACH_NODELABEL(fn) fn(clk_ertco)
#define DT_N_S_clocks_S_clk_ertco_FOREACH_NODELABEL_VARGS(fn, ...) fn(clk_ertco, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ertco_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_ertco_CHILD_NUM 0
#define DT_N_S_clocks_S_clk_ertco_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clk_ertco_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_ertco_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_ertco_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_ertco_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_ertco_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_ertco_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_ertco_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_ertco_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clk_ertco_HASH j7_A8THjjSrByZ54XLzFjllyFj6ljL_ihHL5t2nbWM8

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_ertco_ORD 19
#define DT_N_S_clocks_S_clk_ertco_ORD_STR_SORTABLE 00019

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_ertco_REQUIRES_ORDS \
	10, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_ertco_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_ertco_EXISTS 1
#define DT_N_INST_3_fixed_clock  DT_N_S_clocks_S_clk_ertco
#define DT_N_NODELABEL_clk_ertco DT_N_S_clocks_S_clk_ertco

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_ertco_REG_NUM 0
#define DT_N_S_clocks_S_clk_ertco_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_ertco_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_ertco_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_ertco_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clk_ertco_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clk_ertco_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_ertco_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_ertco_P_clock_frequency 32768
#define DT_N_S_clocks_S_clk_ertco_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clk_ertco_P_status "disabled"
#define DT_N_S_clocks_S_clk_ertco_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_clk_ertco_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_clk_ertco_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_clk_ertco_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_clk_ertco_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_ertco_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_clk_ertco_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_clk_ertco_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_ertco, status, 0)
#define DT_N_S_clocks_S_clk_ertco_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_ertco, status, 0)
#define DT_N_S_clocks_S_clk_ertco_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_ertco, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ertco_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_ertco, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ertco_P_status_LEN 1
#define DT_N_S_clocks_S_clk_ertco_P_status_EXISTS 1
#define DT_N_S_clocks_S_clk_ertco_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_clk_ertco_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_ertco_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_clk_ertco_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_clk_ertco_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_clk_ertco_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_clk_ertco_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_ertco, compatible, 0)
#define DT_N_S_clocks_S_clk_ertco_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_ertco, compatible, 0)
#define DT_N_S_clocks_S_clk_ertco_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_ertco, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ertco_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_ertco, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ertco_P_compatible_LEN 1
#define DT_N_S_clocks_S_clk_ertco_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clk_ertco_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clk_ertco_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clk_ertco_P_wakeup_source 0
#define DT_N_S_clocks_S_clk_ertco_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clk_ertco_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clk_ertco_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/clk_ibro
 *
 * Node identifier: DT_N_S_clocks_S_clk_ibro
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_ibro_PATH "/clocks/clk_ibro"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_ibro_FULL_NAME "clk_ibro"
#define DT_N_S_clocks_S_clk_ibro_FULL_NAME_UNQUOTED clk_ibro
#define DT_N_S_clocks_S_clk_ibro_FULL_NAME_TOKEN clk_ibro
#define DT_N_S_clocks_S_clk_ibro_FULL_NAME_UPPER_TOKEN CLK_IBRO

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_ibro_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_ibro_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clk_ibro_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clk_ibro_FOREACH_NODELABEL(fn) fn(clk_ibro)
#define DT_N_S_clocks_S_clk_ibro_FOREACH_NODELABEL_VARGS(fn, ...) fn(clk_ibro, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ibro_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_ibro_CHILD_NUM 0
#define DT_N_S_clocks_S_clk_ibro_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clk_ibro_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_ibro_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_ibro_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_ibro_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_ibro_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_ibro_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_ibro_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_ibro_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clk_ibro_HASH qYONml6_xSTdFaH2VYxHm4W2_VWt_WJDSNUCCL1Ozb4

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_ibro_ORD 20
#define DT_N_S_clocks_S_clk_ibro_ORD_STR_SORTABLE 00020

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_ibro_REQUIRES_ORDS \
	10, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_ibro_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_ibro_EXISTS 1
#define DT_N_INST_2_fixed_clock DT_N_S_clocks_S_clk_ibro
#define DT_N_NODELABEL_clk_ibro DT_N_S_clocks_S_clk_ibro

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_ibro_REG_NUM 0
#define DT_N_S_clocks_S_clk_ibro_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_ibro_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_ibro_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_ibro_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clk_ibro_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clk_ibro_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_ibro_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_ibro_P_clock_frequency 7372800
#define DT_N_S_clocks_S_clk_ibro_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clk_ibro_P_status "disabled"
#define DT_N_S_clocks_S_clk_ibro_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_clk_ibro_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_clk_ibro_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_clk_ibro_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_clk_ibro_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_ibro_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_clk_ibro_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_clk_ibro_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_ibro, status, 0)
#define DT_N_S_clocks_S_clk_ibro_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_ibro, status, 0)
#define DT_N_S_clocks_S_clk_ibro_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_ibro, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ibro_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_ibro, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ibro_P_status_LEN 1
#define DT_N_S_clocks_S_clk_ibro_P_status_EXISTS 1
#define DT_N_S_clocks_S_clk_ibro_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_clk_ibro_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_ibro_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_clk_ibro_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_clk_ibro_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_clk_ibro_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_clk_ibro_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_ibro, compatible, 0)
#define DT_N_S_clocks_S_clk_ibro_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_ibro, compatible, 0)
#define DT_N_S_clocks_S_clk_ibro_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_ibro, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ibro_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_ibro, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ibro_P_compatible_LEN 1
#define DT_N_S_clocks_S_clk_ibro_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clk_ibro_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clk_ibro_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clk_ibro_P_wakeup_source 0
#define DT_N_S_clocks_S_clk_ibro_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clk_ibro_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clk_ibro_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/clk_inro
 *
 * Node identifier: DT_N_S_clocks_S_clk_inro
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_inro_PATH "/clocks/clk_inro"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_inro_FULL_NAME "clk_inro"
#define DT_N_S_clocks_S_clk_inro_FULL_NAME_UNQUOTED clk_inro
#define DT_N_S_clocks_S_clk_inro_FULL_NAME_TOKEN clk_inro
#define DT_N_S_clocks_S_clk_inro_FULL_NAME_UPPER_TOKEN CLK_INRO

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_inro_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_inro_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clk_inro_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clk_inro_FOREACH_NODELABEL(fn) fn(clk_inro)
#define DT_N_S_clocks_S_clk_inro_FOREACH_NODELABEL_VARGS(fn, ...) fn(clk_inro, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_inro_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_inro_CHILD_NUM 0
#define DT_N_S_clocks_S_clk_inro_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clk_inro_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_inro_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_inro_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_inro_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_inro_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_inro_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_inro_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_inro_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clk_inro_HASH Lxl86Xxf3bgqiC2sgeJTkQ_aZdEoPOYGxYG02Sk4R5Y

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_inro_ORD 21
#define DT_N_S_clocks_S_clk_inro_ORD_STR_SORTABLE 00021

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_inro_REQUIRES_ORDS \
	10, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_inro_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_inro_EXISTS 1
#define DT_N_INST_1_fixed_clock DT_N_S_clocks_S_clk_inro
#define DT_N_NODELABEL_clk_inro DT_N_S_clocks_S_clk_inro

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_inro_REG_NUM 0
#define DT_N_S_clocks_S_clk_inro_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_inro_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_inro_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_inro_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clk_inro_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clk_inro_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_inro_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_inro_P_clock_frequency 8000
#define DT_N_S_clocks_S_clk_inro_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clk_inro_P_status "disabled"
#define DT_N_S_clocks_S_clk_inro_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_clk_inro_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_clk_inro_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_clk_inro_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_clk_inro_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_inro_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_clk_inro_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_clk_inro_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_inro, status, 0)
#define DT_N_S_clocks_S_clk_inro_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_inro, status, 0)
#define DT_N_S_clocks_S_clk_inro_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_inro, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_inro_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_inro, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_inro_P_status_LEN 1
#define DT_N_S_clocks_S_clk_inro_P_status_EXISTS 1
#define DT_N_S_clocks_S_clk_inro_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_clk_inro_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_inro_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_clk_inro_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_clk_inro_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_clk_inro_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_clk_inro_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_inro, compatible, 0)
#define DT_N_S_clocks_S_clk_inro_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_inro, compatible, 0)
#define DT_N_S_clocks_S_clk_inro_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_inro, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_inro_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_inro, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_inro_P_compatible_LEN 1
#define DT_N_S_clocks_S_clk_inro_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clk_inro_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clk_inro_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clk_inro_P_wakeup_source 0
#define DT_N_S_clocks_S_clk_inro_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clk_inro_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clk_inro_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /cpus/power-states/idle
 *
 * Node identifier: DT_N_S_cpus_S_power_states_S_idle
 *
 * Binding (compatible = zephyr,power-state):
 *   $ZEPHYR_BASE\dts\bindings\power\zephyr,power-state.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_S_idle_PATH "/cpus/power-states/idle"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_S_idle_FULL_NAME "idle"
#define DT_N_S_cpus_S_power_states_S_idle_FULL_NAME_UNQUOTED idle
#define DT_N_S_cpus_S_power_states_S_idle_FULL_NAME_TOKEN idle
#define DT_N_S_cpus_S_power_states_S_idle_FULL_NAME_UPPER_TOKEN IDLE

/* Node parent (/cpus/power-states) identifier: */
#define DT_N_S_cpus_S_power_states_S_idle_PARENT DT_N_S_cpus_S_power_states

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_S_idle_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_power_states_S_idle_NODELABEL_NUM 1
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_NODELABEL(fn) fn(idle)
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_NODELABEL_VARGS(fn, ...) fn(idle, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus_S_power_states) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_S_idle_CHILD_NUM 0
#define DT_N_S_cpus_S_power_states_S_idle_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_cpus_S_power_states_S_idle_HASH EZV4RBkZtS_NVHJ_f2xhq6SM5zHQHUkDT5nUL_GLMWo

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_S_idle_ORD 22
#define DT_N_S_cpus_S_power_states_S_idle_ORD_STR_SORTABLE 00022

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_S_idle_REQUIRES_ORDS \
	3, /* /cpus/power-states */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_S_idle_SUPPORTS_ORDS \
	24, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_S_idle_EXISTS 1
#define DT_N_INST_0_zephyr_power_state DT_N_S_cpus_S_power_states_S_idle
#define DT_N_NODELABEL_idle            DT_N_S_cpus_S_power_states_S_idle

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_S_idle_REG_NUM 0
#define DT_N_S_cpus_S_power_states_S_idle_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_S_idle_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_S_idle_IRQ_LEVEL 0
#define DT_N_S_cpus_S_power_states_S_idle_COMPAT_MATCHES_zephyr_power_state 1
#define DT_N_S_cpus_S_power_states_S_idle_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_cpus_S_power_states_S_idle_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_COMPAT_MODEL_IDX_0 "power-state"
#define DT_N_S_cpus_S_power_states_S_idle_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_S_idle_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name "runtime-idle"
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_STRING_UNQUOTED runtime-idle
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_STRING_TOKEN runtime_idle
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_STRING_UPPER_TOKEN RUNTIME_IDLE
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_IDX_0 "runtime-idle"
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_IDX_0_ENUM_IDX 1
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_IDX_0_ENUM_VAL_runtime_idle_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_power_states_S_idle, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_idle, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_idle, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_idle, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_LEN 1
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_P_min_residency_us 50
#define DT_N_S_cpus_S_power_states_S_idle_P_min_residency_us_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_P_exit_latency_us 5
#define DT_N_S_cpus_S_power_states_S_idle_P_exit_latency_us_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_P_zephyr_pm_device_disabled 0
#define DT_N_S_cpus_S_power_states_S_idle_P_zephyr_pm_device_disabled_EXISTS 1

/*
 * Devicetree node: /cpus/power-states/powerdown
 *
 * Node identifier: DT_N_S_cpus_S_power_states_S_powerdown
 *
 * Binding (compatible = zephyr,power-state):
 *   $ZEPHYR_BASE\dts\bindings\power\zephyr,power-state.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_S_powerdown_PATH "/cpus/power-states/powerdown"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_S_powerdown_FULL_NAME "powerdown"
#define DT_N_S_cpus_S_power_states_S_powerdown_FULL_NAME_UNQUOTED powerdown
#define DT_N_S_cpus_S_power_states_S_powerdown_FULL_NAME_TOKEN powerdown
#define DT_N_S_cpus_S_power_states_S_powerdown_FULL_NAME_UPPER_TOKEN POWERDOWN

/* Node parent (/cpus/power-states) identifier: */
#define DT_N_S_cpus_S_power_states_S_powerdown_PARENT DT_N_S_cpus_S_power_states

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_S_powerdown_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_power_states_S_powerdown_NODELABEL_NUM 1
#define DT_N_S_cpus_S_power_states_S_powerdown_FOREACH_NODELABEL(fn) fn(powerdown)
#define DT_N_S_cpus_S_power_states_S_powerdown_FOREACH_NODELABEL_VARGS(fn, ...) fn(powerdown, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_powerdown_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus_S_power_states) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_S_powerdown_CHILD_NUM 0
#define DT_N_S_cpus_S_power_states_S_powerdown_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_power_states_S_powerdown_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_power_states_S_powerdown_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_powerdown_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_powerdown_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_power_states_S_powerdown_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_power_states_S_powerdown_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_powerdown_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_powerdown_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_cpus_S_power_states_S_powerdown_HASH R_vvt5F71mGjK59M0mhwCYqgY5FakLoYsvYEOzwrxkY

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_S_powerdown_ORD 23
#define DT_N_S_cpus_S_power_states_S_powerdown_ORD_STR_SORTABLE 00023

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_S_powerdown_REQUIRES_ORDS \
	3, /* /cpus/power-states */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_S_powerdown_SUPPORTS_ORDS \
	24, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_S_powerdown_EXISTS 1
#define DT_N_INST_3_zephyr_power_state DT_N_S_cpus_S_power_states_S_powerdown
#define DT_N_NODELABEL_powerdown       DT_N_S_cpus_S_power_states_S_powerdown

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_S_powerdown_REG_NUM 0
#define DT_N_S_cpus_S_power_states_S_powerdown_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_S_powerdown_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_S_powerdown_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_S_powerdown_IRQ_LEVEL 0
#define DT_N_S_cpus_S_power_states_S_powerdown_COMPAT_MATCHES_zephyr_power_state 1
#define DT_N_S_cpus_S_power_states_S_powerdown_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_powerdown_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_cpus_S_power_states_S_powerdown_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_powerdown_COMPAT_MODEL_IDX_0 "power-state"
#define DT_N_S_cpus_S_power_states_S_powerdown_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_S_powerdown_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_power_states_S_powerdown_P_power_state_name "soft-off"
#define DT_N_S_cpus_S_power_states_S_powerdown_P_power_state_name_STRING_UNQUOTED soft-off
#define DT_N_S_cpus_S_power_states_S_powerdown_P_power_state_name_STRING_TOKEN soft_off
#define DT_N_S_cpus_S_power_states_S_powerdown_P_power_state_name_STRING_UPPER_TOKEN SOFT_OFF
#define DT_N_S_cpus_S_power_states_S_powerdown_P_power_state_name_IDX_0 "soft-off"
#define DT_N_S_cpus_S_power_states_S_powerdown_P_power_state_name_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_powerdown_P_power_state_name_IDX_0_ENUM_IDX 6
#define DT_N_S_cpus_S_power_states_S_powerdown_P_power_state_name_IDX_0_ENUM_VAL_soft_off_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_powerdown_P_power_state_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_power_states_S_powerdown, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_powerdown_P_power_state_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_powerdown, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_powerdown_P_power_state_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_powerdown, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_powerdown_P_power_state_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_powerdown, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_powerdown_P_power_state_name_LEN 1
#define DT_N_S_cpus_S_power_states_S_powerdown_P_power_state_name_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_powerdown_P_min_residency_us 2147483647
#define DT_N_S_cpus_S_power_states_S_powerdown_P_min_residency_us_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_powerdown_P_exit_latency_us 0
#define DT_N_S_cpus_S_power_states_S_powerdown_P_exit_latency_us_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_powerdown_P_zephyr_pm_device_disabled 0
#define DT_N_S_cpus_S_power_states_S_powerdown_P_zephyr_pm_device_disabled_EXISTS 1

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = arm,cortex-m33):
 *   $ZEPHYR_BASE\dts\bindings\cpu\arm,cortex-m33.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_PATH "/cpus/cpu@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_FULL_NAME "cpu@0"
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UNQUOTED cpu@0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_TOKEN cpu_0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UPPER_TOKEN CPU_0

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_NODELABEL_NUM 1
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL(fn) fn(cpu0)
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpu0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM 1
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_cpus_S_cpu_0_HASH Su0JBbOtM0QIxe_1ka2Xvgw4rk1QaIlMIj8Rp_v4yVQ

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 24
#define DT_N_S_cpus_S_cpu_0_ORD_STR_SORTABLE 00024

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	2, /* /cpus */ \
	4, /* /cpus/power-states/standby */ \
	22, /* /cpus/power-states/idle */ \
	23, /* /cpus/power-states/powerdown */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS \
	25, /* /cpus/cpu@0/mpu@e000ed90 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_arm_cortex_m33 DT_N_S_cpus_S_cpu_0
#define DT_N_NODELABEL_cpu0        DT_N_S_cpus_S_cpu_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_arm_cortex_m33 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0 "cortex-m33"
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_0 DT_N_S_cpus_S_power_states_S_idle
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_0_PH DT_N_S_cpus_S_power_states_S_idle
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_1 DT_N_S_cpus_S_power_states_S_standby
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_1_PH DT_N_S_cpus_S_power_states_S_standby
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_2 DT_N_S_cpus_S_power_states_S_powerdown
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_2_PH DT_N_S_cpus_S_power_states_S_powerdown
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_2_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0) \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1) \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 2)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 2)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0, __VA_ARGS__) \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1, __VA_ARGS__) \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 2, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 2, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_LEN 3
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible {"arm,cortex-m33"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "arm,cortex-m33"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UNQUOTED arm,cortex-m33
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_TOKEN arm_cortex_m33
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CORTEX_M33
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /cpus/cpu@0/mpu@e000ed90
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
 *
 * Binding (compatible = arm,armv8m-mpu):
 *   $ZEPHYR_BASE\dts\bindings\mmu_mpu\arm,armv8m-mpu.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PATH "/cpus/cpu@0/mpu@e000ed90"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME "mpu@e000ed90"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_UNQUOTED mpu@e000ed90
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_TOKEN mpu_e000ed90
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_UPPER_TOKEN MPU_E000ED90

/* Node parent (/cpus/cpu@0) identifier: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PARENT DT_N_S_cpus_S_cpu_0

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_NODELABEL_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_NODELABEL(fn) fn(mpu)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_NODELABEL_VARGS(fn, ...) fn(mpu, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_HASH otj85KLBeEBY12eXojsCVZB1yE6Ww_J1xjGC9_C8_ok

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD 25
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD_STR_SORTABLE 00025

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REQUIRES_ORDS \
	24, /* /cpus/cpu@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_EXISTS 1
#define DT_N_INST_0_arm_armv8m_mpu DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
#define DT_N_NODELABEL_mpu         DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_ADDRESS 3758157200 /* 0xe000ed90 */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MATCHES_arm_armv8m_mpu 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MODEL_IDX_0 "armv8m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg {3758157200 /* 0xe000ed90 */, 64 /* 0x40 */}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0 3758157200
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1 64
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible {"arm,armv8m-mpu"}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0 "arm,armv8m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_UNQUOTED arm,armv8m-mpu
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_TOKEN arm_armv8m_mpu
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV8M_MPU
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /cpus/power-states/backup
 *
 * Node identifier: DT_N_S_cpus_S_power_states_S_backup
 *
 * Binding (compatible = zephyr,power-state):
 *   $ZEPHYR_BASE\dts\bindings\power\zephyr,power-state.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_S_backup_PATH "/cpus/power-states/backup"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_S_backup_FULL_NAME "backup"
#define DT_N_S_cpus_S_power_states_S_backup_FULL_NAME_UNQUOTED backup
#define DT_N_S_cpus_S_power_states_S_backup_FULL_NAME_TOKEN backup
#define DT_N_S_cpus_S_power_states_S_backup_FULL_NAME_UPPER_TOKEN BACKUP

/* Node parent (/cpus/power-states) identifier: */
#define DT_N_S_cpus_S_power_states_S_backup_PARENT DT_N_S_cpus_S_power_states

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_S_backup_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_power_states_S_backup_NODELABEL_NUM 1
#define DT_N_S_cpus_S_power_states_S_backup_FOREACH_NODELABEL(fn) fn(backup)
#define DT_N_S_cpus_S_power_states_S_backup_FOREACH_NODELABEL_VARGS(fn, ...) fn(backup, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_backup_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus_S_power_states) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_S_backup_CHILD_NUM 0
#define DT_N_S_cpus_S_power_states_S_backup_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_power_states_S_backup_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_power_states_S_backup_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_backup_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_backup_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_power_states_S_backup_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_power_states_S_backup_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_backup_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_backup_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_cpus_S_power_states_S_backup_HASH iJNg_457z14qhr6E7ESSCGzKpivY8_kopCkIMIS7dmY

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_S_backup_ORD 26
#define DT_N_S_cpus_S_power_states_S_backup_ORD_STR_SORTABLE 00026

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_S_backup_REQUIRES_ORDS \
	3, /* /cpus/power-states */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_S_backup_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_S_backup_EXISTS 1
#define DT_N_INST_2_zephyr_power_state DT_N_S_cpus_S_power_states_S_backup
#define DT_N_NODELABEL_backup          DT_N_S_cpus_S_power_states_S_backup

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_S_backup_REG_NUM 0
#define DT_N_S_cpus_S_power_states_S_backup_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_S_backup_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_S_backup_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_S_backup_IRQ_LEVEL 0
#define DT_N_S_cpus_S_power_states_S_backup_COMPAT_MATCHES_zephyr_power_state 1
#define DT_N_S_cpus_S_power_states_S_backup_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_backup_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_cpus_S_power_states_S_backup_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_backup_COMPAT_MODEL_IDX_0 "power-state"
#define DT_N_S_cpus_S_power_states_S_backup_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_S_backup_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_power_states_S_backup_P_power_state_name "suspend-to-ram"
#define DT_N_S_cpus_S_power_states_S_backup_P_power_state_name_STRING_UNQUOTED suspend-to-ram
#define DT_N_S_cpus_S_power_states_S_backup_P_power_state_name_STRING_TOKEN suspend_to_ram
#define DT_N_S_cpus_S_power_states_S_backup_P_power_state_name_STRING_UPPER_TOKEN SUSPEND_TO_RAM
#define DT_N_S_cpus_S_power_states_S_backup_P_power_state_name_IDX_0 "suspend-to-ram"
#define DT_N_S_cpus_S_power_states_S_backup_P_power_state_name_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_backup_P_power_state_name_IDX_0_ENUM_IDX 4
#define DT_N_S_cpus_S_power_states_S_backup_P_power_state_name_IDX_0_ENUM_VAL_suspend_to_ram_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_backup_P_power_state_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_power_states_S_backup, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_backup_P_power_state_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_backup, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_backup_P_power_state_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_backup, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_backup_P_power_state_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_backup, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_backup_P_power_state_name_LEN 1
#define DT_N_S_cpus_S_power_states_S_backup_P_power_state_name_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_backup_P_min_residency_us 5000
#define DT_N_S_cpus_S_power_states_S_backup_P_min_residency_us_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_backup_P_exit_latency_us 4000
#define DT_N_S_cpus_S_power_states_S_backup_P_exit_latency_us_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_backup_P_zephyr_pm_device_disabled 0
#define DT_N_S_cpus_S_power_states_S_backup_P_zephyr_pm_device_disabled_EXISTS 1

/*
 * Devicetree node: /leds
 *
 * Node identifier: DT_N_S_leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE\dts\bindings\led\gpio-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_PATH "/leds"

/* Node's name with unit-address: */
#define DT_N_S_leds_FULL_NAME "leds"
#define DT_N_S_leds_FULL_NAME_UNQUOTED leds
#define DT_N_S_leds_FULL_NAME_TOKEN leds
#define DT_N_S_leds_FULL_NAME_UPPER_TOKEN LEDS

/* Node parent (/) identifier: */
#define DT_N_S_leds_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_NODELABEL_NUM 0
#define DT_N_S_leds_FOREACH_NODELABEL(fn) 
#define DT_N_S_leds_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_leds_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_CHILD_NUM 1
#define DT_N_S_leds_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_leds_FOREACH_CHILD(fn) fn(DT_N_S_leds_S_led_1)
#define DT_N_S_leds_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_leds_S_led_1)
#define DT_N_S_leds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_leds_S_led_1)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_leds_S_led_1)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_leds_HASH bMroFUocDdjE3kJ38dK18mDvlCOPoyya5kIIs76irj8

/* Node's dependency ordinal: */
#define DT_N_S_leds_ORD 27
#define DT_N_S_leds_ORD_STR_SORTABLE 00027

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_REQUIRES_ORDS \
	0, /* / */ \
	15, /* /soc/peripheral@50000000/pin-controller@8000/gpio@8000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_SUPPORTS_ORDS \
	28, /* /leds/led_1 */

/* Existence and alternate IDs: */
#define DT_N_S_leds_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_leds

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_REG_NUM 0
#define DT_N_S_leds_RANGES_NUM 0
#define DT_N_S_leds_FOREACH_RANGE(fn) 
#define DT_N_S_leds_IRQ_NUM 0
#define DT_N_S_leds_IRQ_LEVEL 0
#define DT_N_S_leds_COMPAT_MATCHES_gpio_leds 1
#define DT_N_S_leds_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_P_compatible {"gpio-leds"}
#define DT_N_S_leds_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_leds_P_compatible_IDX_0 "gpio-leds"
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UNQUOTED gpio-leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_TOKEN gpio_leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_LEDS
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_LEN 1
#define DT_N_S_leds_P_compatible_EXISTS 1

/*
 * Devicetree node: /leds/led_1
 *
 * Node identifier: DT_N_S_leds_S_led_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_1_PATH "/leds/led_1"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_1_FULL_NAME "led_1"
#define DT_N_S_leds_S_led_1_FULL_NAME_UNQUOTED led_1
#define DT_N_S_leds_S_led_1_FULL_NAME_TOKEN led_1
#define DT_N_S_leds_S_led_1_FULL_NAME_UPPER_TOKEN LED_1

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_1_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led_1_NODELABEL_NUM 1
#define DT_N_S_leds_S_led_1_FOREACH_NODELABEL(fn) fn(led1)
#define DT_N_S_leds_S_led_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(led1, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_1_CHILD_NUM 0
#define DT_N_S_leds_S_led_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led_1_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_leds_S_led_1_HASH iXGpSU4KdWdLNkNXyuDlz5Q9aavHPvjTPItAJ_Q0T5c

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_1_ORD 28
#define DT_N_S_leds_S_led_1_ORD_STR_SORTABLE 00028

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_1_REQUIRES_ORDS \
	15, /* /soc/peripheral@50000000/pin-controller@8000/gpio@8000 */ \
	27, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_1_EXISTS 1
#define DT_N_ALIAS_led0     DT_N_S_leds_S_led_1
#define DT_N_NODELABEL_led1 DT_N_S_leds_S_led_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_1_REG_NUM 0
#define DT_N_S_leds_S_led_1_RANGES_NUM 0
#define DT_N_S_leds_S_led_1_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_1_IRQ_NUM 0
#define DT_N_S_leds_S_led_1_IRQ_LEVEL 0
#define DT_N_S_leds_S_led_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin 13
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_1, gpios, 0)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_1, gpios, 0)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_gpios_LEN 1
#define DT_N_S_leds_S_led_1_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_1_P_label "Green LED"
#define DT_N_S_leds_S_led_1_P_label_STRING_UNQUOTED Green LED
#define DT_N_S_leds_S_led_1_P_label_STRING_TOKEN Green_LED
#define DT_N_S_leds_S_led_1_P_label_STRING_UPPER_TOKEN GREEN_LED
#define DT_N_S_leds_S_led_1_P_label_IDX_0 "Green LED"
#define DT_N_S_leds_S_led_1_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_1, label, 0)
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_1, label, 0)
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_label_LEN 1
#define DT_N_S_leds_S_led_1_P_label_EXISTS 1

/*
 * Devicetree node: /reserved-memory
 *
 * Node identifier: DT_N_S_reserved_memory
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_PATH "/reserved-memory"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_FULL_NAME "reserved-memory"
#define DT_N_S_reserved_memory_FULL_NAME_UNQUOTED reserved-memory
#define DT_N_S_reserved_memory_FULL_NAME_TOKEN reserved_memory
#define DT_N_S_reserved_memory_FULL_NAME_UPPER_TOKEN RESERVED_MEMORY

/* Node parent (/) identifier: */
#define DT_N_S_reserved_memory_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_NODELABEL_NUM 0
#define DT_N_S_reserved_memory_FOREACH_NODELABEL(fn) 
#define DT_N_S_reserved_memory_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_CHILD_NUM 1
#define DT_N_S_reserved_memory_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_reserved_memory_FOREACH_CHILD(fn) fn(DT_N_S_reserved_memory_S_partition_30000000)
#define DT_N_S_reserved_memory_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_partition_30000000)
#define DT_N_S_reserved_memory_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_partition_30000000, __VA_ARGS__)
#define DT_N_S_reserved_memory_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_partition_30000000, __VA_ARGS__)
#define DT_N_S_reserved_memory_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_reserved_memory_S_partition_30000000)
#define DT_N_S_reserved_memory_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_partition_30000000)
#define DT_N_S_reserved_memory_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_partition_30000000, __VA_ARGS__)
#define DT_N_S_reserved_memory_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_partition_30000000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_reserved_memory_HASH _4O_Cz0v63FrWZ0QRbIHWGjyasFighV7F_3EBd4HJFI

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_ORD 29
#define DT_N_S_reserved_memory_ORD_STR_SORTABLE 00029

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_SUPPORTS_ORDS \
	30, /* /reserved-memory/partition@30000000 */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_REG_NUM 0
#define DT_N_S_reserved_memory_RANGES_NUM 0
#define DT_N_S_reserved_memory_FOREACH_RANGE(fn) 
#define DT_N_S_reserved_memory_IRQ_NUM 0
#define DT_N_S_reserved_memory_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_P_ranges_EXISTS 1

/*
 * Devicetree node: /reserved-memory/partition@30000000
 *
 * Node identifier: DT_N_S_reserved_memory_S_partition_30000000
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_S_partition_30000000_PATH "/reserved-memory/partition@30000000"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_S_partition_30000000_FULL_NAME "partition@30000000"
#define DT_N_S_reserved_memory_S_partition_30000000_FULL_NAME_UNQUOTED partition@30000000
#define DT_N_S_reserved_memory_S_partition_30000000_FULL_NAME_TOKEN partition_30000000
#define DT_N_S_reserved_memory_S_partition_30000000_FULL_NAME_UPPER_TOKEN PARTITION_30000000

/* Node parent (/reserved-memory) identifier: */
#define DT_N_S_reserved_memory_S_partition_30000000_PARENT DT_N_S_reserved_memory

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_S_partition_30000000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_S_partition_30000000_NODELABEL_NUM 1
#define DT_N_S_reserved_memory_S_partition_30000000_FOREACH_NODELABEL(fn) fn(secure_ram)
#define DT_N_S_reserved_memory_S_partition_30000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(secure_ram, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_partition_30000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_reserved_memory) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_S_partition_30000000_CHILD_NUM 0
#define DT_N_S_reserved_memory_S_partition_30000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_reserved_memory_S_partition_30000000_FOREACH_CHILD(fn) 
#define DT_N_S_reserved_memory_S_partition_30000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_partition_30000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_partition_30000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_reserved_memory_S_partition_30000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_reserved_memory_S_partition_30000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_partition_30000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_partition_30000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_reserved_memory_S_partition_30000000_HASH z5Ytw5iW3AXbS3Kg1_VLsRxs2RNMVK9bz8cPcaYWvR0

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_S_partition_30000000_ORD 30
#define DT_N_S_reserved_memory_S_partition_30000000_ORD_STR_SORTABLE 00030

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_S_partition_30000000_REQUIRES_ORDS \
	29, /* /reserved-memory */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_S_partition_30000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_S_partition_30000000_EXISTS 1
#define DT_N_NODELABEL_secure_ram DT_N_S_reserved_memory_S_partition_30000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_S_partition_30000000_REG_NUM 1
#define DT_N_S_reserved_memory_S_partition_30000000_REG_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_partition_30000000_REG_IDX_0_VAL_ADDRESS 805306368 /* 0x30000000 */
#define DT_N_S_reserved_memory_S_partition_30000000_REG_IDX_0_VAL_SIZE 262144 /* 0x40000 */
#define DT_N_S_reserved_memory_S_partition_30000000_RANGES_NUM 0
#define DT_N_S_reserved_memory_S_partition_30000000_FOREACH_RANGE(fn) 
#define DT_N_S_reserved_memory_S_partition_30000000_IRQ_NUM 0
#define DT_N_S_reserved_memory_S_partition_30000000_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_S_partition_30000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_S_partition_30000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_S_partition_30000000_P_label "secure-memory"
#define DT_N_S_reserved_memory_S_partition_30000000_P_label_STRING_UNQUOTED secure-memory
#define DT_N_S_reserved_memory_S_partition_30000000_P_label_STRING_TOKEN secure_memory
#define DT_N_S_reserved_memory_S_partition_30000000_P_label_STRING_UPPER_TOKEN SECURE_MEMORY
#define DT_N_S_reserved_memory_S_partition_30000000_P_label_IDX_0 "secure-memory"
#define DT_N_S_reserved_memory_S_partition_30000000_P_label_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_partition_30000000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_partition_30000000, label, 0)
#define DT_N_S_reserved_memory_S_partition_30000000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_partition_30000000, label, 0)
#define DT_N_S_reserved_memory_S_partition_30000000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_partition_30000000, label, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_partition_30000000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_partition_30000000, label, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_partition_30000000_P_label_LEN 1
#define DT_N_S_reserved_memory_S_partition_30000000_P_label_EXISTS 1
#define DT_N_S_reserved_memory_S_partition_30000000_P_reg {805306368 /* 0x30000000 */, 262144 /* 0x40000 */}
#define DT_N_S_reserved_memory_S_partition_30000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_partition_30000000_P_reg_IDX_0 805306368
#define DT_N_S_reserved_memory_S_partition_30000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_partition_30000000_P_reg_IDX_1 262144
#define DT_N_S_reserved_memory_S_partition_30000000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/timer@e000e010
 *
 * Node identifier: DT_N_S_soc_S_timer_e000e010
 *
 * Binding (compatible = arm,armv8m-systick):
 *   $ZEPHYR_BASE\dts\bindings\timer\arm,armv8m-systick.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_e000e010_PATH "/soc/timer@e000e010"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME "timer@e000e010"
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_UNQUOTED timer@e000e010
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_TOKEN timer_e000e010
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_UPPER_TOKEN TIMER_E000E010

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e000e010_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_e000e010_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_e000e010_NODELABEL_NUM 1
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL(fn) fn(systick)
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL_VARGS(fn, ...) fn(systick, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM 0
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timer_e000e010_HASH aZrzPLAIRgEwRZJIvTCzJONA6gPgc4QlhkiU5oWGArA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_e000e010_ORD 31
#define DT_N_S_soc_S_timer_e000e010_ORD_STR_SORTABLE 00031

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_e000e010_REQUIRES_ORDS \
	8, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_e000e010_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_e000e010_EXISTS 1
#define DT_N_INST_0_arm_armv8m_systick DT_N_S_soc_S_timer_e000e010
#define DT_N_NODELABEL_systick         DT_N_S_soc_S_timer_e000e010

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_e000e010_REG_NUM 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_ADDRESS 3758153744 /* 0xe000e010 */
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_timer_e000e010_RANGES_NUM 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_e000e010_IRQ_NUM 0
#define DT_N_S_soc_S_timer_e000e010_IRQ_LEVEL 0
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MATCHES_arm_armv8m_systick 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0 "armv8m-systick"
#define DT_N_S_soc_S_timer_e000e010_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_e000e010_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_e000e010_P_reg {3758153744 /* 0xe000e010 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0 3758153744
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1 16
#define DT_N_S_soc_S_timer_e000e010_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible {"arm,armv8m-systick"}
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0 "arm,armv8m-systick"
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UNQUOTED arm,armv8m-systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_TOKEN arm_armv8m_systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV8M_SYSTICK
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source 0
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/dma@35000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_dma_35000
 *
 * Binding (compatible = adi,max32-dma):
 *   $ZEPHYR_BASE\dts\bindings\dma\adi,max32-dma.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_PATH "/soc/peripheral@50000000/dma@35000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_FULL_NAME "dma@35000"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_FULL_NAME_UNQUOTED dma@35000
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_FULL_NAME_TOKEN dma_35000
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_FULL_NAME_UPPER_TOKEN DMA_35000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_FOREACH_NODELABEL(fn) fn(dma1)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_FOREACH_NODELABEL_VARGS(fn, ...) fn(dma1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_HASH F5y3YP2I_kDpraUJTx3o2tEEoY1YwBVlvJAcVj1nSl0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_ORD 32
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_ORD_STR_SORTABLE 00032

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_REQUIRES_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	12, /* /soc/peripheral@50000000 */ \
	13, /* /soc/peripheral@50000000/clock-controller@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_EXISTS 1
#define DT_N_INST_0_adi_max32_dma DT_N_S_soc_S_peripheral_50000000_S_dma_35000
#define DT_N_NODELABEL_dma1       DT_N_S_soc_S_peripheral_50000000_S_dma_35000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_REG_IDX_0_VAL_ADDRESS 1342394368 /* 0x50035000 */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_NUM 4
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_IDX_0_VAL_irq 20
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_IDX_1_VAL_irq 21
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_IDX_2_VAL_irq 22
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_IDX_3_VAL_irq 23
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_COMPAT_MATCHES_adi_max32_dma 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_COMPAT_MODEL_IDX_0 "max32-dma"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_reg {217088 /* 0x35000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_reg_IDX_0 217088
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_dma_channels 4
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_dma_channels_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_35000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_35000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_35000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_35000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_compatible {"adi,max32-dma"}
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_compatible_IDX_0 "adi,max32-dma"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-dma
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_compatible_IDX_0_STRING_TOKEN adi_max32_dma
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_DMA
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_35000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_35000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_35000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_35000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_interrupts {20 /* 0x14 */, 0 /* 0x0 */, 21 /* 0x15 */, 0 /* 0x0 */, 22 /* 0x16 */, 0 /* 0x0 */, 23 /* 0x17 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_interrupts_IDX_0 20
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_interrupts_IDX_2 21
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_interrupts_IDX_4 22
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_interrupts_IDX_6 23
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_clocks_IDX_0_VAL_offset 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_clocks_IDX_0_VAL_bit 21
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_35000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_35000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_35000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_35000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_35000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/rtc_counter@6000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000
 *
 * Binding (compatible = adi,max32-rtc-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\adi,max32-rtc-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_PATH "/soc/peripheral@50000000/rtc_counter@6000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_FULL_NAME "rtc_counter@6000"
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_FULL_NAME_UNQUOTED rtc_counter@6000
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_FULL_NAME_TOKEN rtc_counter_6000
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_FULL_NAME_UPPER_TOKEN RTC_COUNTER_6000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_CHILD_IDX 16

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_FOREACH_NODELABEL(fn) fn(rtc_counter)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_FOREACH_NODELABEL_VARGS(fn, ...) fn(rtc_counter, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_HASH la5IHD4oJII2euAX4TOKli59jE1BhMeCAMlQ3yd6eDc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_ORD 33
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_ORD_STR_SORTABLE 00033

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_REQUIRES_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	12, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_EXISTS 1
#define DT_N_INST_0_adi_max32_rtc_counter DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000
#define DT_N_NODELABEL_rtc_counter        DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_REG_IDX_0_VAL_ADDRESS 1342201856 /* 0x50006000 */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_IRQ_IDX_0_VAL_irq 2
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_COMPAT_MATCHES_adi_max32_rtc_counter 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_COMPAT_MODEL_IDX_0 "max32-rtc-counter"
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_reg {24576 /* 0x6000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_reg_IDX_0 24576
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_clock_source 5
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_clock_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_clock_source_IDX_0_ENUM_VAL_5_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_clock_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_compatible {"adi,max32-rtc-counter"}
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_compatible_IDX_0 "adi,max32-rtc-counter"
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-rtc-counter
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_compatible_IDX_0_STRING_TOKEN adi_max32_rtc_counter
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_RTC_COUNTER
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_interrupts {2 /* 0x2 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_interrupts_IDX_0 2
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pin-controller@8000/uart0_rx_p0_5
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_PATH "/soc/peripheral@50000000/pin-controller@8000/uart0_rx_p0_5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_FULL_NAME "uart0_rx_p0_5"
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_FULL_NAME_UNQUOTED uart0_rx_p0_5
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_FULL_NAME_TOKEN uart0_rx_p0_5
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_FULL_NAME_UPPER_TOKEN UART0_RX_P0_5

/* Node parent (/soc/peripheral@50000000/pin-controller@8000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_PARENT DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_FOREACH_NODELABEL(fn) fn(uart0_rx_p0_5)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart0_rx_p0_5, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_HASH Wk8bHRo8N35CkJ_Q2wt__VBFKk62UhmqRHZMkb9zP7E

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_ORD 34
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_ORD_STR_SORTABLE 00034

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_REQUIRES_ORDS \
	14, /* /soc/peripheral@50000000/pin-controller@8000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_SUPPORTS_ORDS \
	36, /* /soc/peripheral@50000000/serial@42000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_EXISTS 1
#define DT_N_NODELABEL_uart0_rx_p0_5 DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_P_pinmux 1281
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_P_power_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_P_power_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_P_power_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_P_power_source_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_P_power_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_P_drive_strength 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_P_drive_strength_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_P_bias_disable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_P_bias_pull_up 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_P_input_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_P_low_power_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_P_output_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_P_output_low 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_P_output_high 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pin-controller@8000/uart0_tx_p0_9
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_PATH "/soc/peripheral@50000000/pin-controller@8000/uart0_tx_p0_9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_FULL_NAME "uart0_tx_p0_9"
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_FULL_NAME_UNQUOTED uart0_tx_p0_9
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_FULL_NAME_TOKEN uart0_tx_p0_9
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_FULL_NAME_UPPER_TOKEN UART0_TX_P0_9

/* Node parent (/soc/peripheral@50000000/pin-controller@8000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_PARENT DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_FOREACH_NODELABEL(fn) fn(uart0_tx_p0_9)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart0_tx_p0_9, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_HASH fKGTshbmSPZ4A3ZOsq7_Xe5ClFQRYUSwF_HqJrkvEjQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_ORD 35
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_ORD_STR_SORTABLE 00035

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_REQUIRES_ORDS \
	14, /* /soc/peripheral@50000000/pin-controller@8000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_SUPPORTS_ORDS \
	36, /* /soc/peripheral@50000000/serial@42000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_EXISTS 1
#define DT_N_NODELABEL_uart0_tx_p0_9 DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_P_pinmux 2305
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_P_power_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_P_power_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_P_power_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_P_power_source_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_P_power_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_P_drive_strength 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_P_drive_strength_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_P_bias_disable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_P_input_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_P_low_power_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_P_output_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_P_output_low 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_P_output_low_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_P_output_high 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/serial@42000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_serial_42000
 *
 * Binding (compatible = adi,max32-uart):
 *   $ZEPHYR_BASE\dts\bindings\serial\adi,max32-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_PATH "/soc/peripheral@50000000/serial@42000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_FULL_NAME "serial@42000"
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_FULL_NAME_UNQUOTED serial@42000
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_FULL_NAME_TOKEN serial_42000
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_FULL_NAME_UPPER_TOKEN SERIAL_42000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_FOREACH_NODELABEL(fn) fn(uart0)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_HASH U7XqksLtujiQlCZ6UmHTsHELRKyz_fD27eFLbYE8skI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_ORD 36
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_ORD_STR_SORTABLE 00036

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_REQUIRES_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	12, /* /soc/peripheral@50000000 */ \
	13, /* /soc/peripheral@50000000/clock-controller@0 */ \
	34, /* /soc/peripheral@50000000/pin-controller@8000/uart0_rx_p0_5 */ \
	35, /* /soc/peripheral@50000000/pin-controller@8000/uart0_tx_p0_9 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_EXISTS 1
#define DT_N_INST_0_adi_max32_uart DT_N_S_soc_S_peripheral_50000000_S_serial_42000
#define DT_N_NODELABEL_uart0       DT_N_S_soc_S_peripheral_50000000_S_serial_42000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_REG_IDX_0_VAL_ADDRESS 1342447616 /* 0x50042000 */
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_IRQ_IDX_0_VAL_irq 11
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_COMPAT_MATCHES_adi_max32_uart 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_COMPAT_MODEL_IDX_0 "max32-uart"
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_reg {270336 /* 0x42000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_reg_IDX_0 270336
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_clocks_IDX_0_VAL_bit 9
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_interrupts {11 /* 0xb */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_interrupts_IDX_0 11
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_clock_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_clock_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_clock_source_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_clock_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_current_speed 115200
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_stop_bits "1"
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_stop_bits_STRING_UNQUOTED 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_stop_bits_STRING_TOKEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_stop_bits_STRING_UPPER_TOKEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_stop_bits_IDX_0 "1"
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_stop_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_stop_bits_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_stop_bits_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_stop_bits_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, stop_bits, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_stop_bits_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, stop_bits, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_stop_bits_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_stop_bits_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_stop_bits_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_stop_bits_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_data_bits 8
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_data_bits_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_data_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_data_bits_IDX_0_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_data_bits_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_hw_flow_control 0
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_parity "none"
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, parity, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, parity, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_parity_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_parity_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_compatible {"adi,max32-uart"}
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_compatible_IDX_0 "adi,max32-uart"
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-uart
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_compatible_IDX_0_STRING_TOKEN adi_max32_uart
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_UART
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, pinctrl_0, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, pinctrl_0, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_serial_42000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/trng@4d000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_trng_4d000
 *
 * Binding (compatible = adi,max32-trng):
 *   $ZEPHYR_BASE\dts\bindings\rng\adi,max32-trng.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_PATH "/soc/peripheral@50000000/trng@4d000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_FULL_NAME "trng@4d000"
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_FULL_NAME_UNQUOTED trng@4d000
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_FULL_NAME_TOKEN trng_4d000
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_FULL_NAME_UPPER_TOKEN TRNG_4D000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_FOREACH_NODELABEL(fn) fn(trng)
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_FOREACH_NODELABEL_VARGS(fn, ...) fn(trng, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_HASH _PVUlb2pKQcnCqxadF68IHpL8xxRBhvAf2DOHsHRa7k

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_ORD 37
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_ORD_STR_SORTABLE 00037

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_REQUIRES_ORDS \
	12, /* /soc/peripheral@50000000 */ \
	13, /* /soc/peripheral@50000000/clock-controller@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_EXISTS 1
#define DT_N_INST_0_adi_max32_trng DT_N_S_soc_S_peripheral_50000000_S_trng_4d000
#define DT_N_NODELABEL_trng        DT_N_S_soc_S_peripheral_50000000_S_trng_4d000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_REG_IDX_0_VAL_ADDRESS 1342492672 /* 0x5004d000 */
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_COMPAT_MATCHES_adi_max32_trng 1
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_COMPAT_MODEL_IDX_0 "max32-trng"
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_clocks_IDX_0_VAL_offset 1
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_clocks_IDX_0_VAL_bit 2
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_trng_4d000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_trng_4d000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_trng_4d000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_trng_4d000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_trng_4d000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_trng_4d000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_trng_4d000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_trng_4d000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_compatible {"adi,max32-trng"}
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_compatible_IDX_0 "adi,max32-trng"
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-trng
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_compatible_IDX_0_STRING_TOKEN adi_max32_trng
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_TRNG
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_trng_4d000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_trng_4d000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_trng_4d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_trng_4d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_reg {315392 /* 0x4d000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_reg_IDX_0 315392
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_trng_4d000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/watchdog@3000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000
 *
 * Binding (compatible = adi,max32-watchdog):
 *   $ZEPHYR_BASE\dts\bindings\watchdog\adi,max32-watchdog.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_PATH "/soc/peripheral@50000000/watchdog@3000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_FULL_NAME "watchdog@3000"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_FULL_NAME_UNQUOTED watchdog@3000
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_FULL_NAME_TOKEN watchdog_3000
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_FULL_NAME_UPPER_TOKEN WATCHDOG_3000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_FOREACH_NODELABEL(fn) fn(wdt0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_FOREACH_NODELABEL_VARGS(fn, ...) fn(wdt0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_HASH RJZ96AQUgw4ddAmz4RVdPeTPP5talauLaygjXesbezI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_ORD 38
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_ORD_STR_SORTABLE 00038

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_REQUIRES_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	12, /* /soc/peripheral@50000000 */ \
	13, /* /soc/peripheral@50000000/clock-controller@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_EXISTS 1
#define DT_N_ALIAS_watchdog0           DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000
#define DT_N_INST_0_adi_max32_watchdog DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000
#define DT_N_NODELABEL_wdt0            DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_REG_IDX_0_VAL_ADDRESS 1342189568 /* 0x50003000 */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_IRQ_IDX_0_VAL_irq 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_COMPAT_MATCHES_adi_max32_watchdog 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_COMPAT_MODEL_IDX_0 "max32-watchdog"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_reg {12288 /* 0x3000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_reg_IDX_0 12288
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_clocks_IDX_0_VAL_offset 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_clocks_IDX_0_VAL_bit 27
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_clock_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_clock_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_clock_source_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_clock_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_compatible {"adi,max32-watchdog"}
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_compatible_IDX_0 "adi,max32-watchdog"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-watchdog
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_compatible_IDX_0_STRING_TOKEN adi_max32_watchdog
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_WATCHDOG
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_interrupts {1 /* 0x1 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_interrupts_IDX_0 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flash_controller@29000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000
 *
 * Binding (compatible = adi,max32-flash-controller):
 *   $ZEPHYR_BASE\dts\bindings\flash_controller\adi,max32-flash-controller.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_PATH "/soc/peripheral@50000000/flash_controller@29000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_FULL_NAME "flash_controller@29000"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_FULL_NAME_UNQUOTED flash_controller@29000
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_FULL_NAME_TOKEN flash_controller_29000
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_FULL_NAME_UPPER_TOKEN FLASH_CONTROLLER_29000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_FOREACH_NODELABEL(fn) fn(flc0)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flc0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_HASH HO7LuogFzrH2cdEIo1snAQrzV_kXugLNxXGhpgg_04M

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_ORD 39
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_ORD_STR_SORTABLE 00039

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_REQUIRES_ORDS \
	12, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_SUPPORTS_ORDS \
	40, /* /soc/peripheral@50000000/flash_controller@29000/flash@1000000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_EXISTS 1
#define DT_N_INST_0_adi_max32_flash_controller DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000
#define DT_N_NODELABEL_flc0                    DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_REG_IDX_0_VAL_ADDRESS 1342345216 /* 0x50029000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_COMPAT_MATCHES_adi_max32_flash_controller 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_COMPAT_MODEL_IDX_0 "max32-flash-controller"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_reg {167936 /* 0x29000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_reg_IDX_0 167936
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_compatible {"adi,max32-flash-controller"}
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_compatible_IDX_0 "adi,max32-flash-controller"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-flash-controller
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_compatible_IDX_0_STRING_TOKEN adi_max32_flash_controller
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_FLASH_CONTROLLER
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flash_controller@29000/flash@1000000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000
 *
 * Binding (compatible = soc-nv-flash):
 *   $ZEPHYR_BASE\dts\bindings\mtd\soc-nv-flash.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_PATH "/soc/peripheral@50000000/flash_controller@29000/flash@1000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_FULL_NAME "flash@1000000"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_FULL_NAME_UNQUOTED flash@1000000
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_FULL_NAME_TOKEN flash_1000000
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_FULL_NAME_UPPER_TOKEN FLASH_1000000

/* Node parent (/soc/peripheral@50000000/flash_controller@29000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_PARENT DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_FOREACH_NODELABEL(fn) fn(flash0)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flash0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_HASH aEVgu74qU26FjhDXGtSI7gMgh9zNQwCFoPToyK4oV3I

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_ORD 40
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_ORD_STR_SORTABLE 00040

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_REQUIRES_ORDS \
	39, /* /soc/peripheral@50000000/flash_controller@29000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_SUPPORTS_ORDS \
	41, /* /soc/peripheral@50000000/flash_controller@29000/flash@1000000/partitions */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_EXISTS 1
#define DT_N_INST_0_soc_nv_flash DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000
#define DT_N_NODELABEL_flash0    DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_REG_IDX_0_VAL_ADDRESS 16777216 /* 0x1000000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_REG_IDX_0_VAL_SIZE 1048576 /* 0x100000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_COMPAT_MATCHES_soc_nv_flash 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_P_erase_block_size 8192
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_P_erase_block_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_P_write_block_size 16
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_P_write_block_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_P_compatible {"soc-nv-flash"}
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_P_compatible_IDX_0 "soc-nv-flash"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_P_compatible_IDX_0_STRING_UNQUOTED soc-nv-flash
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_P_compatible_IDX_0_STRING_TOKEN soc_nv_flash
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_P_compatible_IDX_0_STRING_UPPER_TOKEN SOC_NV_FLASH
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_P_reg {16777216 /* 0x1000000 */, 1048576 /* 0x100000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_P_reg_IDX_0 16777216
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_P_reg_IDX_1 1048576
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flash_controller@29000/flash@1000000/partitions
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE\dts\bindings\mtd\fixed-partitions.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_PATH "/soc/peripheral@50000000/flash_controller@29000/flash@1000000/partitions"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_FULL_NAME "partitions"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_FULL_NAME_UNQUOTED partitions
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_FULL_NAME_TOKEN partitions
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_FULL_NAME_UPPER_TOKEN PARTITIONS

/* Node parent (/soc/peripheral@50000000/flash_controller@29000/flash@1000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_PARENT DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_CHILD_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_HASH 0TfXzOqssbpku3Rc3Lq0swEFLbLVFqCasq5XkllUl2I

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_ORD 41
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_ORD_STR_SORTABLE 00041

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_REQUIRES_ORDS \
	40, /* /soc/peripheral@50000000/flash_controller@29000/flash@1000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_SUPPORTS_ORDS \
	42, /* /soc/peripheral@50000000/flash_controller@29000/flash@1000000/partitions/partition@0 */ \
	43, /* /soc/peripheral@50000000/flash_controller@29000/flash@1000000/partitions/partition@f0000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_EXISTS 1
#define DT_N_INST_0_fixed_partitions DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_COMPAT_MATCHES_fixed_partitions 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/flash_controller@29000/flash@1000000/partitions/partition@0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_PATH "/soc/peripheral@50000000/flash_controller@29000/flash@1000000/partitions/partition@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_FULL_NAME "partition@0"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_FULL_NAME_UNQUOTED partition@0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_FULL_NAME_TOKEN partition_0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_FULL_NAME_UPPER_TOKEN PARTITION_0

/* Node parent (/soc/peripheral@50000000/flash_controller@29000/flash@1000000/partitions) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_PARENT DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_FOREACH_NODELABEL(fn) fn(slot0_partition)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(slot0_partition, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_HASH w297WDozpVcTaz3W7iqfIPlbvuocPPKs1E_7WWlB7LQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_ORD 42
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_ORD_STR_SORTABLE 00042

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_REQUIRES_ORDS \
	41, /* /soc/peripheral@50000000/flash_controller@29000/flash@1000000/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_EXISTS 1
#define DT_N_NODELABEL_slot0_partition DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_REG_IDX_0_VAL_SIZE 706560 /* 0xac800 */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_PARTITION_ID 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_P_label "image-0"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_P_label_STRING_UNQUOTED image-0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_P_label_STRING_TOKEN image_0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_P_label_STRING_UPPER_TOKEN IMAGE_0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_P_label_IDX_0 "image-0"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_P_label_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_P_label_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_P_read_only 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_P_read_only_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_P_reg {0 /* 0x0 */, 706560 /* 0xac800 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_P_reg_IDX_1 706560
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flash_controller@29000/flash@1000000/partitions/partition@f0000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_PATH "/soc/peripheral@50000000/flash_controller@29000/flash@1000000/partitions/partition@f0000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_FULL_NAME "partition@f0000"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_FULL_NAME_UNQUOTED partition@f0000
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_FULL_NAME_TOKEN partition_f0000
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_FULL_NAME_UPPER_TOKEN PARTITION_F0000

/* Node parent (/soc/peripheral@50000000/flash_controller@29000/flash@1000000/partitions) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_PARENT DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_FOREACH_NODELABEL(fn) fn(storage_partition)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_FOREACH_NODELABEL_VARGS(fn, ...) fn(storage_partition, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_HASH IVIjO6mew7g3MQ2XZI4IiK8fFkKPF5BQ6LUJBtGOnI4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_ORD 43
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_ORD_STR_SORTABLE 00043

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_REQUIRES_ORDS \
	41, /* /soc/peripheral@50000000/flash_controller@29000/flash@1000000/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_EXISTS 1
#define DT_N_NODELABEL_storage_partition DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_REG_IDX_0_VAL_ADDRESS 983040 /* 0xf0000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_PARTITION_ID 1

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_P_label "storage"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_P_label_STRING_UNQUOTED storage
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_P_label_STRING_TOKEN storage
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_P_label_STRING_UPPER_TOKEN STORAGE
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_P_label_IDX_0 "storage"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000, label, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000, label, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_P_label_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_P_label_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_P_read_only 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_P_reg {983040 /* 0xf0000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_P_reg_IDX_0 983040
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pin-controller@8000/i3c_pur_p0_8
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_PATH "/soc/peripheral@50000000/pin-controller@8000/i3c_pur_p0_8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_FULL_NAME "i3c_pur_p0_8"
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_FULL_NAME_UNQUOTED i3c_pur_p0_8
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_FULL_NAME_TOKEN i3c_pur_p0_8
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_FULL_NAME_UPPER_TOKEN I3C_PUR_P0_8

/* Node parent (/soc/peripheral@50000000/pin-controller@8000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_PARENT DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_FOREACH_NODELABEL(fn) fn(i3c_pur_p0_8)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_FOREACH_NODELABEL_VARGS(fn, ...) fn(i3c_pur_p0_8, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_HASH Q4aYPYRFfvYba5tA7sqeg_TBRJvcEZViCJww12JstGs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_ORD 44
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_ORD_STR_SORTABLE 00044

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_REQUIRES_ORDS \
	14, /* /soc/peripheral@50000000/pin-controller@8000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_SUPPORTS_ORDS \
	47, /* /soc/peripheral@50000000/i3c@18000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_EXISTS 1
#define DT_N_NODELABEL_i3c_pur_p0_8 DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_P_pinmux 2050
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_P_power_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_P_power_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_P_power_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_P_power_source_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_P_power_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_P_drive_strength 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_P_drive_strength_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_P_bias_disable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_P_input_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_P_low_power_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_P_output_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_P_output_low 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_P_output_low_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_P_output_high 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pin-controller@8000/i3c_scl_p0_0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_PATH "/soc/peripheral@50000000/pin-controller@8000/i3c_scl_p0_0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_FULL_NAME "i3c_scl_p0_0"
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_FULL_NAME_UNQUOTED i3c_scl_p0_0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_FULL_NAME_TOKEN i3c_scl_p0_0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_FULL_NAME_UPPER_TOKEN I3C_SCL_P0_0

/* Node parent (/soc/peripheral@50000000/pin-controller@8000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_PARENT DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_FOREACH_NODELABEL(fn) fn(i3c_scl_p0_0)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(i3c_scl_p0_0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_HASH slXfJsZllbnKR2yPTOpm950O0P_ma_T_URrKxY_bOxg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_ORD 45
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_ORD_STR_SORTABLE 00045

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_REQUIRES_ORDS \
	14, /* /soc/peripheral@50000000/pin-controller@8000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_SUPPORTS_ORDS \
	47, /* /soc/peripheral@50000000/i3c@18000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_EXISTS 1
#define DT_N_NODELABEL_i3c_scl_p0_0 DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_P_pinmux 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_P_power_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_P_power_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_P_power_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_P_power_source_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_P_power_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_P_drive_strength 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_P_drive_strength_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_P_bias_disable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_P_input_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_P_low_power_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_P_output_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_P_output_low 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_P_output_high 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pin-controller@8000/i3c_sda_p0_1
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_PATH "/soc/peripheral@50000000/pin-controller@8000/i3c_sda_p0_1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_FULL_NAME "i3c_sda_p0_1"
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_FULL_NAME_UNQUOTED i3c_sda_p0_1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_FULL_NAME_TOKEN i3c_sda_p0_1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_FULL_NAME_UPPER_TOKEN I3C_SDA_P0_1

/* Node parent (/soc/peripheral@50000000/pin-controller@8000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_PARENT DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_FOREACH_NODELABEL(fn) fn(i3c_sda_p0_1)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(i3c_sda_p0_1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_HASH ldGQ6FTlh9T2Px_JQZqu66g0hwfSy6YFpXIjI8U4pUA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_ORD 46
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_ORD_STR_SORTABLE 00046

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_REQUIRES_ORDS \
	14, /* /soc/peripheral@50000000/pin-controller@8000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_SUPPORTS_ORDS \
	47, /* /soc/peripheral@50000000/i3c@18000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_EXISTS 1
#define DT_N_NODELABEL_i3c_sda_p0_1 DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_P_pinmux 257
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_P_power_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_P_power_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_P_power_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_P_power_source_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_P_power_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_P_drive_strength 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_P_drive_strength_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_P_bias_disable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_P_input_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_P_low_power_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_P_output_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_P_output_low 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_P_output_high 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/i3c@18000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_i3c_18000
 *
 * Binding (compatible = adi,max32-i3c):
 *   $ZEPHYR_BASE\dts\bindings\i3c\adi,max32-i3c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_PATH "/soc/peripheral@50000000/i3c@18000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_FULL_NAME "i3c@18000"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_FULL_NAME_UNQUOTED i3c@18000
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_FULL_NAME_TOKEN i3c_18000
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_FULL_NAME_UPPER_TOKEN I3C_18000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_FOREACH_NODELABEL(fn) fn(i3c0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i3c0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_HASH KDACJdZkXmZFURKs5CrnaSFaxPk2KR2NbTBS2l1swks

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_ORD 47
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_ORD_STR_SORTABLE 00047

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_REQUIRES_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	12, /* /soc/peripheral@50000000 */ \
	13, /* /soc/peripheral@50000000/clock-controller@0 */ \
	44, /* /soc/peripheral@50000000/pin-controller@8000/i3c_pur_p0_8 */ \
	45, /* /soc/peripheral@50000000/pin-controller@8000/i3c_scl_p0_0 */ \
	46, /* /soc/peripheral@50000000/pin-controller@8000/i3c_sda_p0_1 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_SUPPORTS_ORDS \
	48, /* /soc/peripheral@50000000/i3c@18000/adxl367@530000000000000000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_EXISTS 1
#define DT_N_INST_0_adi_max32_i3c DT_N_S_soc_S_peripheral_50000000_S_i3c_18000
#define DT_N_NODELABEL_i3c0       DT_N_S_soc_S_peripheral_50000000_S_i3c_18000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_REG_IDX_0_VAL_ADDRESS 1342275584 /* 0x50018000 */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_IRQ_IDX_0_VAL_irq 10
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_COMPAT_MATCHES_adi_max32_i3c 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_COMPAT_MODEL_IDX_0 "max32-i3c"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_PINCTRL_NAME_default_IDX_2_PH DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_reg {98304 /* 0x18000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_reg_IDX_0 98304
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_interrupts {10 /* 0xa */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_interrupts_IDX_0 10
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_i3c_od_scl_hz 400000
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_i3c_od_scl_hz_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_i3c_scl_hz 800000
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_i3c_scl_hz_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_i2c_scl_hz 200000
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_i2c_scl_hz_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_compatible {"adi,max32-i3c"}
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_compatible_IDX_0 "adi,max32-i3c"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-i3c
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_compatible_IDX_0_STRING_TOKEN adi_max32_i3c
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_I3C
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_clocks_IDX_0_VAL_bit 13
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_pinctrl_0_IDX_2 DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, pinctrl_0, 2)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, pinctrl_0, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, pinctrl_0, 2)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, pinctrl_0, 2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, pinctrl_0, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, pinctrl_0, 2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_pinctrl_0_LEN 3
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/i3c@18000/adxl367@530000000000000000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000
 *
 * Binding (compatible = adi,adxl367):
 *   $ZEPHYR_BASE\dts\bindings\sensor\adi,adxl367-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_PATH "/soc/peripheral@50000000/i3c@18000/adxl367@530000000000000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_FULL_NAME "adxl367@530000000000000000"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_FULL_NAME_UNQUOTED adxl367@530000000000000000
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_FULL_NAME_TOKEN adxl367_530000000000000000
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_FULL_NAME_UPPER_TOKEN ADXL367_530000000000000000

/* Node parent (/soc/peripheral@50000000/i3c@18000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_PARENT DT_N_S_soc_S_peripheral_50000000_S_i3c_18000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_FOREACH_NODELABEL(fn) fn(adxl367)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(adxl367, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_HASH B6GPT9gKuvxtk503m49tBX0REgD_Ze7bF5R5ESYPHVY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_ORD 48
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_ORD_STR_SORTABLE 00048

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_REQUIRES_ORDS \
	47, /* /soc/peripheral@50000000/i3c@18000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_EXISTS 1
#define DT_N_INST_0_adi_adxl367 DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000
#define DT_N_NODELABEL_adxl367  DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000

/* Bus info (controller: '/soc/peripheral@50000000/i3c@18000', type: '['i3c', 'i2c']') */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_BUS_i3c 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_BUS_i2c 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_BUS DT_N_S_soc_S_peripheral_50000000_S_i3c_18000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_REG_IDX_0_VAL_ADDRESS 1531079758117892784128 /* 0x530000000000000000 */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_COMPAT_MATCHES_adi_adxl367 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_COMPAT_MODEL_IDX_0 "adxl367"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_reg {83 /* 0x53 */, 0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_reg_IDX_0 83
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_reg_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_reg_IDX_2 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_compatible {"adi,adxl367"}
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_compatible_IDX_0 "adi,adxl367"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_compatible_IDX_0_STRING_UNQUOTED adi,adxl367
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_compatible_IDX_0_STRING_TOKEN adi_adxl367
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_ADXL367
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_odr 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_odr_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_odr_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_odr_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000_P_odr_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pin-controller@8000/spi0_miso_p0_4
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_PATH "/soc/peripheral@50000000/pin-controller@8000/spi0_miso_p0_4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_FULL_NAME "spi0_miso_p0_4"
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_FULL_NAME_UNQUOTED spi0_miso_p0_4
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_FULL_NAME_TOKEN spi0_miso_p0_4
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_FULL_NAME_UPPER_TOKEN SPI0_MISO_P0_4

/* Node parent (/soc/peripheral@50000000/pin-controller@8000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_PARENT DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_FOREACH_NODELABEL(fn) fn(spi0_miso_p0_4)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi0_miso_p0_4, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_HASH Nnc3B69s6vUEcQuRn3xiBg_NAqk_sjhATpvLk7rw7Q4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_ORD 49
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_ORD_STR_SORTABLE 00049

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_REQUIRES_ORDS \
	14, /* /soc/peripheral@50000000/pin-controller@8000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_SUPPORTS_ORDS \
	53, /* /soc/peripheral@50000000/spi@46000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_EXISTS 1
#define DT_N_NODELABEL_spi0_miso_p0_4 DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_P_pinmux 1025
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_P_power_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_P_power_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_P_power_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_P_power_source_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_P_power_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_P_drive_strength 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_P_drive_strength_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_P_bias_disable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_P_input_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_P_low_power_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_P_output_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_P_output_low 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_P_output_high 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pin-controller@8000/spi0_mosi_p0_2
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_PATH "/soc/peripheral@50000000/pin-controller@8000/spi0_mosi_p0_2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_FULL_NAME "spi0_mosi_p0_2"
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_FULL_NAME_UNQUOTED spi0_mosi_p0_2
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_FULL_NAME_TOKEN spi0_mosi_p0_2
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_FULL_NAME_UPPER_TOKEN SPI0_MOSI_P0_2

/* Node parent (/soc/peripheral@50000000/pin-controller@8000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_PARENT DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_FOREACH_NODELABEL(fn) fn(spi0_mosi_p0_2)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi0_mosi_p0_2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_HASH u5srbnD6rtH3gpxikxLimPs3I0qmzoapn3T87bs_yDU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_ORD 50
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_ORD_STR_SORTABLE 00050

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_REQUIRES_ORDS \
	14, /* /soc/peripheral@50000000/pin-controller@8000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_SUPPORTS_ORDS \
	53, /* /soc/peripheral@50000000/spi@46000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_EXISTS 1
#define DT_N_NODELABEL_spi0_mosi_p0_2 DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_P_pinmux 513
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_P_power_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_P_power_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_P_power_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_P_power_source_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_P_power_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_P_drive_strength 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_P_drive_strength_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_P_bias_disable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_P_input_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_P_low_power_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_P_output_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_P_output_low 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_P_output_high 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pin-controller@8000/spi0_sck_p0_6
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_PATH "/soc/peripheral@50000000/pin-controller@8000/spi0_sck_p0_6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_FULL_NAME "spi0_sck_p0_6"
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_FULL_NAME_UNQUOTED spi0_sck_p0_6
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_FULL_NAME_TOKEN spi0_sck_p0_6
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_FULL_NAME_UPPER_TOKEN SPI0_SCK_P0_6

/* Node parent (/soc/peripheral@50000000/pin-controller@8000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_PARENT DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_FOREACH_NODELABEL(fn) fn(spi0_sck_p0_6)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi0_sck_p0_6, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_HASH 0GqVM2InSXxm9cUKp9nve5_0Ar3RK7_ivKc_qOlqBzQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_ORD 51
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_ORD_STR_SORTABLE 00051

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_REQUIRES_ORDS \
	14, /* /soc/peripheral@50000000/pin-controller@8000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_SUPPORTS_ORDS \
	53, /* /soc/peripheral@50000000/spi@46000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_EXISTS 1
#define DT_N_NODELABEL_spi0_sck_p0_6 DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_P_pinmux 1537
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_P_power_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_P_power_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_P_power_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_P_power_source_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_P_power_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_P_drive_strength 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_P_drive_strength_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_P_bias_disable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_P_input_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_P_low_power_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_P_output_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_P_output_low 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_P_output_high 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pin-controller@8000/spi0_ss0_p0_3
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_PATH "/soc/peripheral@50000000/pin-controller@8000/spi0_ss0_p0_3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_FULL_NAME "spi0_ss0_p0_3"
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_FULL_NAME_UNQUOTED spi0_ss0_p0_3
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_FULL_NAME_TOKEN spi0_ss0_p0_3
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_FULL_NAME_UPPER_TOKEN SPI0_SS0_P0_3

/* Node parent (/soc/peripheral@50000000/pin-controller@8000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_PARENT DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_FOREACH_NODELABEL(fn) fn(spi0_ss0_p0_3)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi0_ss0_p0_3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_HASH 2cdOkPzJ5TWvMFU94Z7R7HzzLcTvRFdK_aWP3IIjqG8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_ORD 52
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_ORD_STR_SORTABLE 00052

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_REQUIRES_ORDS \
	14, /* /soc/peripheral@50000000/pin-controller@8000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_SUPPORTS_ORDS \
	53, /* /soc/peripheral@50000000/spi@46000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_EXISTS 1
#define DT_N_NODELABEL_spi0_ss0_p0_3 DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_P_pinmux 769
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_P_power_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_P_power_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_P_power_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_P_power_source_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_P_power_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_P_drive_strength 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_P_drive_strength_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_P_bias_disable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_P_input_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_P_low_power_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_P_output_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_P_output_low 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_P_output_high 0
#define DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/spi@46000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_spi_46000
 *
 * Binding (compatible = adi,max32-spi):
 *   $ZEPHYR_BASE\dts\bindings\spi\adi,max32-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_PATH "/soc/peripheral@50000000/spi@46000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_FULL_NAME "spi@46000"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_FULL_NAME_UNQUOTED spi@46000
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_FULL_NAME_TOKEN spi_46000
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_FULL_NAME_UPPER_TOKEN SPI_46000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_CHILD_IDX 17

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_FOREACH_NODELABEL(fn) fn(spi0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_HASH sYf4btjxpzO_MPKMkLXHT0rS1Wz4oOgmBKM26E_Ee_I

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_ORD 53
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_ORD_STR_SORTABLE 00053

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_REQUIRES_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	12, /* /soc/peripheral@50000000 */ \
	13, /* /soc/peripheral@50000000/clock-controller@0 */ \
	49, /* /soc/peripheral@50000000/pin-controller@8000/spi0_miso_p0_4 */ \
	50, /* /soc/peripheral@50000000/pin-controller@8000/spi0_mosi_p0_2 */ \
	51, /* /soc/peripheral@50000000/pin-controller@8000/spi0_sck_p0_6 */ \
	52, /* /soc/peripheral@50000000/pin-controller@8000/spi0_ss0_p0_3 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_SUPPORTS_ORDS \
	54, /* /soc/peripheral@50000000/spi@46000/max30123@0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_EXISTS 1
#define DT_N_INST_0_adi_max32_spi DT_N_S_soc_S_peripheral_50000000_S_spi_46000
#define DT_N_NODELABEL_spi0       DT_N_S_soc_S_peripheral_50000000_S_spi_46000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_REG_IDX_0_VAL_ADDRESS 1342464000 /* 0x50046000 */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_IRQ_IDX_0_VAL_irq 12
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_COMPAT_MATCHES_adi_max32_spi 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_COMPAT_MODEL_IDX_0 "max32-spi"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_PINCTRL_NAME_default_IDX_2_PH DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_PINCTRL_NAME_default_IDX_3_PH DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_reg {286720 /* 0x46000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_reg_IDX_0 286720
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_interrupts {12 /* 0xc */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_interrupts_IDX_0 12
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_0_IDX_2 DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_0_IDX_3 DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_0_IDX_3_PH DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_0_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, pinctrl_0, 2) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, pinctrl_0, 3)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, pinctrl_0, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, pinctrl_0, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, pinctrl_0, 3)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, pinctrl_0, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, pinctrl_0, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, pinctrl_0, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, pinctrl_0, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, pinctrl_0, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_0_LEN 4
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_clock_frequency 25000000
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_compatible {"adi,max32-spi"}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_compatible_IDX_0 "adi,max32-spi"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-spi
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_compatible_IDX_0_STRING_TOKEN adi_max32_spi
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_SPI
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_clocks_IDX_0_VAL_bit 6
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/spi@46000/max30123@0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0
 *
 * Binding (compatible = adi,max30123):
 *   $ZEPHYR_BASE\dts\bindings\sensor\adi,max30123.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_PATH "/soc/peripheral@50000000/spi@46000/max30123@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_FULL_NAME "max30123@0"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_FULL_NAME_UNQUOTED max30123@0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_FULL_NAME_TOKEN max30123_0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_FULL_NAME_UPPER_TOKEN MAX30123_0

/* Node parent (/soc/peripheral@50000000/spi@46000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_PARENT DT_N_S_soc_S_peripheral_50000000_S_spi_46000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_FOREACH_NODELABEL(fn) fn(max30123)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(max30123, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_HASH RhJg7aDe1Un1i5ozMAEzLGJD01HhV7I_FfT1cg93JyY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_ORD 54
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_ORD_STR_SORTABLE 00054

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_REQUIRES_ORDS \
	53, /* /soc/peripheral@50000000/spi@46000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_EXISTS 1
#define DT_N_INST_0_adi_max30123 DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0
#define DT_N_NODELABEL_max30123  DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0

/* Bus info (controller: '/soc/peripheral@50000000/spi@46000', type: '['spi']') */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_BUS_spi 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_BUS DT_N_S_soc_S_peripheral_50000000_S_spi_46000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_COMPAT_MATCHES_adi_max30123 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_COMPAT_MODEL_IDX_0 "max30123"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_fifo_a_full 127
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_fifo_a_full_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_fifo_ro 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_fifo_ro_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_auto_clk_div 32768
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_auto_clk_div_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_chrono_clk_div 256
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_chrono_clk_div_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_daca_code 550
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_daca_code_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_dacb_code 500
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_dacb_code_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_dac_pedestal 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_dac_pedestal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_dac_enable 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_dac_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_we1_amp_enable 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_we1_amp_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_we1_dac_mx 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_we1_dac_mx_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_we1_dac_mx_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_we1_dac_mx_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_we1_dac_mx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_we1_rs 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_we1_rs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_we1_swa 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_we1_swa_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_we1_swb 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_we1_swb_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_we1_sra 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_we1_sra_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_we1_ios_mode 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_we1_ios_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_we1_offset_sel 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_we1_offset_sel_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_we1_offset_sel_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_we1_offset_sel_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_we1_offset_sel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_adc_fs_we1 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_adc_fs_we1_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_adc_fs_we1_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_adc_fs_we1_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_adc_fs_we1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_ce1_amp_enable 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_ce1_amp_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_ce1_dac_mx 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_ce1_dac_mx_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_ce1_dac_mx_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_ce1_dac_mx_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_ce1_dac_mx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_ce1_sg 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_ce1_sg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_ce1_sc 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_ce1_sc_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_ce1_srb 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_ce1_srb_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_gr1_mx 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_gr1_mx_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_gr1_mx_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_gr1_mx_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_gr1_mx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_gr1_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_gr1_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_chrono_amplitude 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_chrono_amplitude_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_step_smp_a 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_step_smp_a_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_rec_smp_a 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_rec_smp_a_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_chrono_a_offset_sel 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_chrono_a_offset_sel_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_chrono_a_offset_sel_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_chrono_a_offset_sel_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_chrono_a_offset_sel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_adc_fs_chrono_a 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_adc_fs_chrono_a_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_adc_fs_chrono_a_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_adc_fs_chrono_a_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_adc_fs_chrono_a_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_step_smp_b 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_step_smp_b_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_rec_smp_b 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_rec_smp_b_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_chrono_b_offset_sel 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_chrono_b_offset_sel_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_chrono_b_offset_sel_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_chrono_b_offset_sel_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_chrono_b_offset_sel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_adc_fs_chrono_b 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_adc_fs_chrono_b_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_adc_fs_chrono_b_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_adc_fs_chrono_b_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_adc_fs_chrono_b_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_ap_offset_sel 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_ap_offset_sel_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_ap_offset_sel_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_ap_offset_sel_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_ap_offset_sel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_adc_fs_ap 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_adc_fs_ap_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_adc_fs_ap_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_adc_fs_ap_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_adc_fs_ap_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_convert 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_convert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_auto 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m0_mode 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m0_mode_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m0_mode_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m0_mode_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m0_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m0_dly 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m0_dly_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m1_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m1_mode_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m1_mode_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m1_mode_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m1_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m1_srd 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m1_srd_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m1_dly 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m1_dly_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m2_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m2_mode_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m2_mode_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m2_mode_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m2_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m2_srd 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m2_srd_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m2_dly 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m2_dly_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m3_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m3_mode_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m3_mode_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m3_mode_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m3_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m3_srd 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m3_srd_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m3_dly 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m3_dly_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m4_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m4_mode_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m4_mode_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m4_mode_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m4_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m4_srd 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m4_srd_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m4_dly 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m4_dly_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m5_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m5_mode_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m5_mode_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m5_mode_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m5_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m5_dly 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m5_dly_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m6_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m6_mode_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m6_mode_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m6_mode_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m6_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m6_dly 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m6_dly_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m0_i_conv_type 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m0_i_conv_type_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m0_i_conv_type_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m0_i_conv_type_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m0_i_conv_type_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m0_v_conv_type 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m0_v_conv_type_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m0_v_conv_type_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m0_v_conv_type_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m0_v_conv_type_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m0_conv_time 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m0_conv_time_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m0_conv_time_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m0_conv_time_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m0_conv_time_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m1_i_conv_type 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m1_i_conv_type_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m1_i_conv_type_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m1_i_conv_type_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m1_i_conv_type_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m1_v_conv_type 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m1_v_conv_type_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m1_v_conv_type_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m1_v_conv_type_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m1_v_conv_type_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m1_conv_time 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m1_conv_time_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m1_conv_time_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m1_conv_time_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m1_conv_time_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m2_i_conv_type 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m2_i_conv_type_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m2_i_conv_type_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m2_i_conv_type_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m2_i_conv_type_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m2_v_conv_type 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m2_v_conv_type_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m2_v_conv_type_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m2_v_conv_type_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m2_v_conv_type_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m2_conv_time 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m2_conv_time_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m2_conv_time_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m2_conv_time_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m2_conv_time_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m3_i_conv_type 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m3_i_conv_type_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m3_i_conv_type_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m3_i_conv_type_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m3_i_conv_type_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m3_v_conv_type 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m3_v_conv_type_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m3_v_conv_type_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m3_v_conv_type_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m3_v_conv_type_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m3_conv_time 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m3_conv_time_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m3_conv_time_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m3_conv_time_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m3_conv_time_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m4_i_conv_type 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m4_i_conv_type_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m4_i_conv_type_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m4_i_conv_type_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m4_i_conv_type_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m4_v_conv_type 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m4_v_conv_type_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m4_v_conv_type_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m4_v_conv_type_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m4_v_conv_type_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m4_conv_time 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m4_conv_time_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m4_conv_time_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m4_conv_time_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m4_conv_time_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m5_i_conv_type 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m5_i_conv_type_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m5_i_conv_type_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m5_i_conv_type_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m5_i_conv_type_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m5_v_conv_type 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m5_v_conv_type_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m5_v_conv_type_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m5_v_conv_type_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m5_v_conv_type_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m5_conv_time 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m5_conv_time_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m5_conv_time_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m5_conv_time_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m5_conv_time_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m6_i_conv_type 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m6_i_conv_type_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m6_i_conv_type_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m6_i_conv_type_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m6_i_conv_type_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m6_v_conv_type 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m6_v_conv_type_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m6_v_conv_type_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m6_v_conv_type_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m6_v_conv_type_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m6_conv_time 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m6_conv_time_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m6_conv_time_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m6_conv_time_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_m6_conv_time_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_lock_ocfg 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_lock_ocfg_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_lock_ocfg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_lock_ocfg_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_lock_ocfg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_gpio1_ocfg 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_gpio1_ocfg_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_gpio1_ocfg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_gpio1_ocfg_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_gpio1_ocfg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_gpio2_ocfg 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_gpio2_ocfg_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_gpio2_ocfg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_gpio2_ocfg_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_gpio2_ocfg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_lock_po 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_lock_po_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_gpio2_po 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_gpio2_po_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_gpio1_po 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_gpio1_po_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_compatible {"adi,max30123"}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_compatible_IDX_0 "adi,max30123"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_compatible_IDX_0_STRING_UNQUOTED adi,max30123
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_compatible_IDX_0_STRING_TOKEN adi_max30123
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX30123
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_reg {0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_spi_max_frequency 100000
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_spi_max_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_duplex 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_duplex_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_duplex_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_duplex_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_duplex_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_frame_format 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_frame_format_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_frame_format_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_frame_format_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_frame_format_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_spi_cpol 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_spi_cpol_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_spi_cpha 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_spi_cpha_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_spi_hold_cs 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0_P_spi_hold_cs_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/timer@10000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_timer_10000
 *
 * Binding (compatible = adi,max32-timer):
 *   $ZEPHYR_BASE\dts\bindings\timer\adi,max32-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_PATH "/soc/peripheral@50000000/timer@10000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_FULL_NAME "timer@10000"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_FULL_NAME_UNQUOTED timer@10000
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_FULL_NAME_TOKEN timer_10000
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_FULL_NAME_UPPER_TOKEN TIMER_10000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_FOREACH_NODELABEL(fn) fn(timer0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timer0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_CHILD_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_HASH IHln8gKvky_jTgGVf4SQYuTwBeromBGoROkDLHPZvIk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_ORD 55
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_ORD_STR_SORTABLE 00055

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_REQUIRES_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	12, /* /soc/peripheral@50000000 */ \
	13, /* /soc/peripheral@50000000/clock-controller@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_SUPPORTS_ORDS \
	56, /* /soc/peripheral@50000000/timer@10000/counter */ \
	57, /* /soc/peripheral@50000000/timer@10000/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_EXISTS 1
#define DT_N_INST_0_adi_max32_timer DT_N_S_soc_S_peripheral_50000000_S_timer_10000
#define DT_N_NODELABEL_timer0       DT_N_S_soc_S_peripheral_50000000_S_timer_10000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_REG_IDX_0_VAL_ADDRESS 1342242816 /* 0x50010000 */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_IRQ_IDX_0_VAL_irq 4
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_COMPAT_MATCHES_adi_max32_timer 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_COMPAT_MODEL_IDX_0 "max32-timer"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_reg {65536 /* 0x10000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_reg_IDX_0 65536
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_clocks_IDX_0_VAL_bit 15
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_clock_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_clock_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_clock_source_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_clock_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_prescaler 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_prescaler_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_compatible {"adi,max32-timer"}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_compatible_IDX_0 "adi,max32-timer"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-timer
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_compatible_IDX_0_STRING_TOKEN adi_max32_timer
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_TIMER
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_interrupts {4 /* 0x4 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_interrupts_IDX_0 4
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/timer@10000/counter
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter
 *
 * Binding (compatible = adi,max32-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\adi,max32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_PATH "/soc/peripheral@50000000/timer@10000/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/peripheral@50000000/timer@10000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_PARENT DT_N_S_soc_S_peripheral_50000000_S_timer_10000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_HASH sfCQPeN9ydEN7I20gKQMZZOl2uV0or1Me1RGfBnKG40

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_ORD 56
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_ORD_STR_SORTABLE 00056

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_REQUIRES_ORDS \
	55, /* /soc/peripheral@50000000/timer@10000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_EXISTS 1
#define DT_N_INST_0_adi_max32_counter DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_COMPAT_MATCHES_adi_max32_counter 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_COMPAT_MODEL_IDX_0 "max32-counter"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_compatible {"adi,max32-counter"}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_compatible_IDX_0 "adi,max32-counter"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-counter
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_compatible_IDX_0_STRING_TOKEN adi_max32_counter
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_COUNTER
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/timer@10000/pwm
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm
 *
 * Binding (compatible = adi,max32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\adi,max32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_PATH "/soc/peripheral@50000000/timer@10000/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/peripheral@50000000/timer@10000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_PARENT DT_N_S_soc_S_peripheral_50000000_S_timer_10000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_HASH _4uKrte1D_KUBGLp_G7RZFGPgoLSi5IOPPBTsFhC4ao

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_ORD 57
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_ORD_STR_SORTABLE 00057

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_REQUIRES_ORDS \
	55, /* /soc/peripheral@50000000/timer@10000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_EXISTS 1
#define DT_N_INST_0_adi_max32_pwm DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_COMPAT_MATCHES_adi_max32_pwm 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_COMPAT_MODEL_IDX_0 "max32-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_compatible {"adi,max32-pwm"}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_compatible_IDX_0 "adi,max32-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-pwm
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_compatible_IDX_0_STRING_TOKEN adi_max32_pwm
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_PWM
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/timer@11000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_timer_11000
 *
 * Binding (compatible = adi,max32-timer):
 *   $ZEPHYR_BASE\dts\bindings\timer\adi,max32-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_PATH "/soc/peripheral@50000000/timer@11000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_FULL_NAME "timer@11000"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_FULL_NAME_UNQUOTED timer@11000
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_FULL_NAME_TOKEN timer_11000
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_FULL_NAME_UPPER_TOKEN TIMER_11000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_FOREACH_NODELABEL(fn) fn(timer1)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timer1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_CHILD_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_HASH RKStvb0Z44KB0pgIGyZ8l_vEtKQrwFLPDYIsA_TKnE8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_ORD 58
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_ORD_STR_SORTABLE 00058

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_REQUIRES_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	12, /* /soc/peripheral@50000000 */ \
	13, /* /soc/peripheral@50000000/clock-controller@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_SUPPORTS_ORDS \
	59, /* /soc/peripheral@50000000/timer@11000/counter */ \
	60, /* /soc/peripheral@50000000/timer@11000/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_EXISTS 1
#define DT_N_INST_1_adi_max32_timer DT_N_S_soc_S_peripheral_50000000_S_timer_11000
#define DT_N_NODELABEL_timer1       DT_N_S_soc_S_peripheral_50000000_S_timer_11000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_REG_IDX_0_VAL_ADDRESS 1342246912 /* 0x50011000 */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_IRQ_IDX_0_VAL_irq 5
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_COMPAT_MATCHES_adi_max32_timer 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_COMPAT_MODEL_IDX_0 "max32-timer"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_reg {69632 /* 0x11000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_reg_IDX_0 69632
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_clocks_IDX_0_VAL_bit 16
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_clock_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_clock_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_clock_source_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_clock_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_prescaler 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_prescaler_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_compatible {"adi,max32-timer"}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_compatible_IDX_0 "adi,max32-timer"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-timer
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_compatible_IDX_0_STRING_TOKEN adi_max32_timer
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_TIMER
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_interrupts {5 /* 0x5 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_interrupts_IDX_0 5
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/timer@11000/counter
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter
 *
 * Binding (compatible = adi,max32-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\adi,max32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_PATH "/soc/peripheral@50000000/timer@11000/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/peripheral@50000000/timer@11000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_PARENT DT_N_S_soc_S_peripheral_50000000_S_timer_11000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_HASH PxGsEFGuRnQC46iURiFDiGVjXd75DzqzhubW6nHS9x0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_ORD 59
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_ORD_STR_SORTABLE 00059

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_REQUIRES_ORDS \
	58, /* /soc/peripheral@50000000/timer@11000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_EXISTS 1
#define DT_N_INST_1_adi_max32_counter DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_COMPAT_MATCHES_adi_max32_counter 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_COMPAT_MODEL_IDX_0 "max32-counter"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_compatible {"adi,max32-counter"}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_compatible_IDX_0 "adi,max32-counter"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-counter
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_compatible_IDX_0_STRING_TOKEN adi_max32_counter
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_COUNTER
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/timer@11000/pwm
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm
 *
 * Binding (compatible = adi,max32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\adi,max32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_PATH "/soc/peripheral@50000000/timer@11000/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/peripheral@50000000/timer@11000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_PARENT DT_N_S_soc_S_peripheral_50000000_S_timer_11000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_HASH jNad2t0zCuiYcUz5q_NaKqm2pKG_NGE6s_PA78_OplQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_ORD 60
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_ORD_STR_SORTABLE 00060

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_REQUIRES_ORDS \
	58, /* /soc/peripheral@50000000/timer@11000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_EXISTS 1
#define DT_N_INST_1_adi_max32_pwm DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_COMPAT_MATCHES_adi_max32_pwm 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_COMPAT_MODEL_IDX_0 "max32-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_compatible {"adi,max32-pwm"}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_compatible_IDX_0 "adi,max32-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-pwm
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_compatible_IDX_0_STRING_TOKEN adi_max32_pwm
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_PWM
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/timer@12000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_timer_12000
 *
 * Binding (compatible = adi,max32-timer):
 *   $ZEPHYR_BASE\dts\bindings\timer\adi,max32-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_PATH "/soc/peripheral@50000000/timer@12000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_FULL_NAME "timer@12000"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_FULL_NAME_UNQUOTED timer@12000
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_FULL_NAME_TOKEN timer_12000
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_FULL_NAME_UPPER_TOKEN TIMER_12000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_FOREACH_NODELABEL(fn) fn(timer2)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timer2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_CHILD_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_HASH GicHc5uNJvviEsyDv2zJ5HIpXaeM5Ai0LkgP31gA3PQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_ORD 61
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_ORD_STR_SORTABLE 00061

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_REQUIRES_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	12, /* /soc/peripheral@50000000 */ \
	13, /* /soc/peripheral@50000000/clock-controller@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_SUPPORTS_ORDS \
	62, /* /soc/peripheral@50000000/timer@12000/counter */ \
	63, /* /soc/peripheral@50000000/timer@12000/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_EXISTS 1
#define DT_N_INST_2_adi_max32_timer DT_N_S_soc_S_peripheral_50000000_S_timer_12000
#define DT_N_NODELABEL_timer2       DT_N_S_soc_S_peripheral_50000000_S_timer_12000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_REG_IDX_0_VAL_ADDRESS 1342251008 /* 0x50012000 */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_IRQ_IDX_0_VAL_irq 6
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_COMPAT_MATCHES_adi_max32_timer 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_COMPAT_MODEL_IDX_0 "max32-timer"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_reg {73728 /* 0x12000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_reg_IDX_0 73728
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_clocks_IDX_0_VAL_bit 17
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_clock_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_clock_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_clock_source_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_clock_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_prescaler 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_prescaler_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_compatible {"adi,max32-timer"}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_compatible_IDX_0 "adi,max32-timer"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-timer
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_compatible_IDX_0_STRING_TOKEN adi_max32_timer
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_TIMER
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_interrupts {6 /* 0x6 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_interrupts_IDX_0 6
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/timer@12000/counter
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter
 *
 * Binding (compatible = adi,max32-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\adi,max32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_PATH "/soc/peripheral@50000000/timer@12000/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/peripheral@50000000/timer@12000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_PARENT DT_N_S_soc_S_peripheral_50000000_S_timer_12000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_HASH idkaG0KmJiSaexWbg_3ytuksQ2ipt8JDL40MrkBh0m4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_ORD 62
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_ORD_STR_SORTABLE 00062

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_REQUIRES_ORDS \
	61, /* /soc/peripheral@50000000/timer@12000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_EXISTS 1
#define DT_N_INST_2_adi_max32_counter DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_COMPAT_MATCHES_adi_max32_counter 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_COMPAT_MODEL_IDX_0 "max32-counter"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_compatible {"adi,max32-counter"}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_compatible_IDX_0 "adi,max32-counter"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-counter
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_compatible_IDX_0_STRING_TOKEN adi_max32_counter
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_COUNTER
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/timer@12000/pwm
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm
 *
 * Binding (compatible = adi,max32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\adi,max32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_PATH "/soc/peripheral@50000000/timer@12000/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/peripheral@50000000/timer@12000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_PARENT DT_N_S_soc_S_peripheral_50000000_S_timer_12000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_HASH YgLuZ0BOH4P4Mo7vqGd_mheuGdBaDgVyz2XSGGmT3Wg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_ORD 63
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_ORD_STR_SORTABLE 00063

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_REQUIRES_ORDS \
	61, /* /soc/peripheral@50000000/timer@12000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_EXISTS 1
#define DT_N_INST_2_adi_max32_pwm DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_COMPAT_MATCHES_adi_max32_pwm 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_COMPAT_MODEL_IDX_0 "max32-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_compatible {"adi,max32-pwm"}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_compatible_IDX_0 "adi,max32-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-pwm
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_compatible_IDX_0_STRING_TOKEN adi_max32_pwm
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_PWM
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/timer@13000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_timer_13000
 *
 * Binding (compatible = adi,max32-timer):
 *   $ZEPHYR_BASE\dts\bindings\timer\adi,max32-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_PATH "/soc/peripheral@50000000/timer@13000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_FULL_NAME "timer@13000"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_FULL_NAME_UNQUOTED timer@13000
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_FULL_NAME_TOKEN timer_13000
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_FULL_NAME_UPPER_TOKEN TIMER_13000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_FOREACH_NODELABEL(fn) fn(timer3)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timer3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_CHILD_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_HASH SiT_rSlv12Qzo72vn4UBb1sjiVNTaEO9ZrkqeverC14

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_ORD 64
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_ORD_STR_SORTABLE 00064

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_REQUIRES_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	12, /* /soc/peripheral@50000000 */ \
	13, /* /soc/peripheral@50000000/clock-controller@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_SUPPORTS_ORDS \
	65, /* /soc/peripheral@50000000/timer@13000/counter */ \
	66, /* /soc/peripheral@50000000/timer@13000/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_EXISTS 1
#define DT_N_INST_3_adi_max32_timer DT_N_S_soc_S_peripheral_50000000_S_timer_13000
#define DT_N_NODELABEL_timer3       DT_N_S_soc_S_peripheral_50000000_S_timer_13000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_REG_IDX_0_VAL_ADDRESS 1342255104 /* 0x50013000 */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_IRQ_IDX_0_VAL_irq 7
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_COMPAT_MATCHES_adi_max32_timer 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_COMPAT_MODEL_IDX_0 "max32-timer"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_reg {77824 /* 0x13000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_reg_IDX_0 77824
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_clocks_IDX_0_VAL_bit 18
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_clock_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_clock_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_clock_source_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_clock_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_prescaler 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_prescaler_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_compatible {"adi,max32-timer"}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_compatible_IDX_0 "adi,max32-timer"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-timer
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_compatible_IDX_0_STRING_TOKEN adi_max32_timer
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_TIMER
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_interrupts {7 /* 0x7 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_interrupts_IDX_0 7
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/timer@13000/counter
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter
 *
 * Binding (compatible = adi,max32-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\adi,max32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_PATH "/soc/peripheral@50000000/timer@13000/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/peripheral@50000000/timer@13000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_PARENT DT_N_S_soc_S_peripheral_50000000_S_timer_13000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_HASH s4C_3azOG_FYC3JDa0fZUvt79_u72evYT9ISUB2AnYQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_ORD 65
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_ORD_STR_SORTABLE 00065

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_REQUIRES_ORDS \
	64, /* /soc/peripheral@50000000/timer@13000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_EXISTS 1
#define DT_N_INST_3_adi_max32_counter DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_COMPAT_MATCHES_adi_max32_counter 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_COMPAT_MODEL_IDX_0 "max32-counter"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_compatible {"adi,max32-counter"}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_compatible_IDX_0 "adi,max32-counter"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-counter
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_compatible_IDX_0_STRING_TOKEN adi_max32_counter
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_COUNTER
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/timer@13000/pwm
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm
 *
 * Binding (compatible = adi,max32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\adi,max32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_PATH "/soc/peripheral@50000000/timer@13000/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/peripheral@50000000/timer@13000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_PARENT DT_N_S_soc_S_peripheral_50000000_S_timer_13000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_HASH ToPdlpbghFzG8ufob3WnULPnLzdnMERXGnZA00GsdvY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_ORD 66
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_ORD_STR_SORTABLE 00066

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_REQUIRES_ORDS \
	64, /* /soc/peripheral@50000000/timer@13000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_EXISTS 1
#define DT_N_INST_3_adi_max32_pwm DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_COMPAT_MATCHES_adi_max32_pwm 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_COMPAT_MODEL_IDX_0 "max32-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_compatible {"adi,max32-pwm"}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_compatible_IDX_0 "adi,max32-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-pwm
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_compatible_IDX_0_STRING_TOKEN adi_max32_pwm
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_PWM
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/timer@14000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_timer_14000
 *
 * Binding (compatible = adi,max32-timer):
 *   $ZEPHYR_BASE\dts\bindings\timer\adi,max32-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_PATH "/soc/peripheral@50000000/timer@14000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_FULL_NAME "timer@14000"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_FULL_NAME_UNQUOTED timer@14000
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_FULL_NAME_TOKEN timer_14000
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_FULL_NAME_UPPER_TOKEN TIMER_14000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_FOREACH_NODELABEL(fn) fn(timer4)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timer4, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_CHILD_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_HASH _Dn_H73_jAEexas5tF8cBhFtNGY647TXygYTnyTJ8r0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_ORD 67
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_ORD_STR_SORTABLE 00067

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_REQUIRES_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	12, /* /soc/peripheral@50000000 */ \
	13, /* /soc/peripheral@50000000/clock-controller@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_SUPPORTS_ORDS \
	68, /* /soc/peripheral@50000000/timer@14000/counter */ \
	69, /* /soc/peripheral@50000000/timer@14000/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_EXISTS 1
#define DT_N_INST_4_adi_max32_timer DT_N_S_soc_S_peripheral_50000000_S_timer_14000
#define DT_N_NODELABEL_timer4       DT_N_S_soc_S_peripheral_50000000_S_timer_14000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_REG_IDX_0_VAL_ADDRESS 1342259200 /* 0x50014000 */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_IRQ_IDX_0_VAL_irq 8
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_COMPAT_MATCHES_adi_max32_timer 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_COMPAT_MODEL_IDX_0 "max32-timer"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_reg {81920 /* 0x14000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_reg_IDX_0 81920
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_clocks_IDX_0_VAL_bit 19
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_clock_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_clock_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_clock_source_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_clock_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_prescaler 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_prescaler_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_compatible {"adi,max32-timer"}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_compatible_IDX_0 "adi,max32-timer"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-timer
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_compatible_IDX_0_STRING_TOKEN adi_max32_timer
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_TIMER
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_interrupts {8 /* 0x8 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_interrupts_IDX_0 8
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/timer@14000/counter
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter
 *
 * Binding (compatible = adi,max32-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\adi,max32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_PATH "/soc/peripheral@50000000/timer@14000/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/peripheral@50000000/timer@14000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_PARENT DT_N_S_soc_S_peripheral_50000000_S_timer_14000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_HASH Tldx_TC6NRWksp1_tkYCjisTvJwEnYfIZZLDiYxUfTw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_ORD 68
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_ORD_STR_SORTABLE 00068

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_REQUIRES_ORDS \
	67, /* /soc/peripheral@50000000/timer@14000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_EXISTS 1
#define DT_N_INST_4_adi_max32_counter DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_COMPAT_MATCHES_adi_max32_counter 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_COMPAT_MODEL_IDX_0 "max32-counter"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_compatible {"adi,max32-counter"}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_compatible_IDX_0 "adi,max32-counter"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-counter
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_compatible_IDX_0_STRING_TOKEN adi_max32_counter
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_COUNTER
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/timer@14000/pwm
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm
 *
 * Binding (compatible = adi,max32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\adi,max32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_PATH "/soc/peripheral@50000000/timer@14000/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/peripheral@50000000/timer@14000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_PARENT DT_N_S_soc_S_peripheral_50000000_S_timer_14000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_HASH oAgkQ11iOiqaQqpvyvno0jFwKl6qF0L3Z_5SduyP4ts

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_ORD 69
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_ORD_STR_SORTABLE 00069

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_REQUIRES_ORDS \
	67, /* /soc/peripheral@50000000/timer@14000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_EXISTS 1
#define DT_N_INST_4_adi_max32_pwm DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_COMPAT_MATCHES_adi_max32_pwm 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_COMPAT_MODEL_IDX_0 "max32-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_compatible {"adi,max32-pwm"}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_compatible_IDX_0 "adi,max32-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-pwm
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_compatible_IDX_0_STRING_TOKEN adi_max32_pwm
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_PWM
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/timer@15000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_timer_15000
 *
 * Binding (compatible = adi,max32-timer):
 *   $ZEPHYR_BASE\dts\bindings\timer\adi,max32-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_PATH "/soc/peripheral@50000000/timer@15000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_FULL_NAME "timer@15000"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_FULL_NAME_UNQUOTED timer@15000
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_FULL_NAME_TOKEN timer_15000
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_FULL_NAME_UPPER_TOKEN TIMER_15000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_FOREACH_NODELABEL(fn) fn(timer5)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timer5, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_CHILD_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_HASH 9yBZ80kJrAA3_mthTnVqtjDPYQ7PjmNYWeLRRpW4SNc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_ORD 70
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_ORD_STR_SORTABLE 00070

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_REQUIRES_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	12, /* /soc/peripheral@50000000 */ \
	13, /* /soc/peripheral@50000000/clock-controller@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_SUPPORTS_ORDS \
	71, /* /soc/peripheral@50000000/timer@15000/counter */ \
	72, /* /soc/peripheral@50000000/timer@15000/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_EXISTS 1
#define DT_N_INST_5_adi_max32_timer DT_N_S_soc_S_peripheral_50000000_S_timer_15000
#define DT_N_NODELABEL_timer5       DT_N_S_soc_S_peripheral_50000000_S_timer_15000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_REG_IDX_0_VAL_ADDRESS 1342263296 /* 0x50015000 */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_IRQ_IDX_0_VAL_irq 9
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_COMPAT_MATCHES_adi_max32_timer 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_COMPAT_MODEL_IDX_0 "max32-timer"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_reg {86016 /* 0x15000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_reg_IDX_0 86016
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_clocks_IDX_0_VAL_bit 20
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_clock_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_clock_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_clock_source_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_clock_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_prescaler 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_prescaler_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_compatible {"adi,max32-timer"}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_compatible_IDX_0 "adi,max32-timer"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-timer
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_compatible_IDX_0_STRING_TOKEN adi_max32_timer
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_TIMER
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_interrupts {9 /* 0x9 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_interrupts_IDX_0 9
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/timer@15000/counter
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter
 *
 * Binding (compatible = adi,max32-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\adi,max32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_PATH "/soc/peripheral@50000000/timer@15000/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/peripheral@50000000/timer@15000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_PARENT DT_N_S_soc_S_peripheral_50000000_S_timer_15000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_HASH wD8Cz89abnMQhcApGsWtJUpA5JOrEhgTa4aW_v7Hs78

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_ORD 71
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_ORD_STR_SORTABLE 00071

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_REQUIRES_ORDS \
	70, /* /soc/peripheral@50000000/timer@15000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_EXISTS 1
#define DT_N_INST_5_adi_max32_counter DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_COMPAT_MATCHES_adi_max32_counter 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_COMPAT_MODEL_IDX_0 "max32-counter"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_compatible {"adi,max32-counter"}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_compatible_IDX_0 "adi,max32-counter"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-counter
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_compatible_IDX_0_STRING_TOKEN adi_max32_counter
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_COUNTER
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/timer@15000/pwm
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm
 *
 * Binding (compatible = adi,max32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\adi,max32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_PATH "/soc/peripheral@50000000/timer@15000/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/peripheral@50000000/timer@15000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_PARENT DT_N_S_soc_S_peripheral_50000000_S_timer_15000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_HASH os_vhgy6kl3gJun2us9qfEJG9nIJgQN6ZBNArvuZsqc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_ORD 72
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_ORD_STR_SORTABLE 00072

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_REQUIRES_ORDS \
	70, /* /soc/peripheral@50000000/timer@15000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_EXISTS 1
#define DT_N_INST_5_adi_max32_pwm DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_COMPAT_MATCHES_adi_max32_pwm 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_COMPAT_MODEL_IDX_0 "max32-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_compatible {"adi,max32-pwm"}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_compatible_IDX_0 "adi,max32-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-pwm
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_compatible_IDX_0_STRING_TOKEN adi_max32_pwm
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_PWM
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/timer@6400
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_timer_6400
 *
 * Binding (compatible = adi,max32-timer):
 *   $ZEPHYR_BASE\dts\bindings\timer\adi,max32-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_PATH "/soc/peripheral@50000000/timer@6400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_FULL_NAME "timer@6400"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_FULL_NAME_UNQUOTED timer@6400
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_FULL_NAME_TOKEN timer_6400
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_FULL_NAME_UPPER_TOKEN TIMER_6400

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_FOREACH_NODELABEL(fn) fn(wut0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_FOREACH_NODELABEL_VARGS(fn, ...) fn(wut0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_HASH E_xm6GUHGIg_hkjVfXb8preBXd7DyQZ88v472D20nJU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_ORD 73
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_ORD_STR_SORTABLE 00073

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_REQUIRES_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	12, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_SUPPORTS_ORDS \
	74, /* /soc/peripheral@50000000/timer@6400/counter */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_EXISTS 1
#define DT_N_INST_6_adi_max32_timer DT_N_S_soc_S_peripheral_50000000_S_timer_6400
#define DT_N_NODELABEL_wut0         DT_N_S_soc_S_peripheral_50000000_S_timer_6400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_REG_IDX_0_VAL_ADDRESS 1342202880 /* 0x50006400 */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_REG_IDX_0_VAL_SIZE 512 /* 0x200 */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_IRQ_IDX_0_VAL_irq 24
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_COMPAT_MATCHES_adi_max32_timer 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_COMPAT_MODEL_IDX_0 "max32-timer"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_reg {25600 /* 0x6400 */, 512 /* 0x200 */}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_reg_IDX_0 25600
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_reg_IDX_1 512
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_clock_source 5
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_clock_source_IDX_0_ENUM_IDX 5
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_clock_source_IDX_0_ENUM_VAL_5_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_clock_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_prescaler 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_prescaler_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6400, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6400, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_compatible {"adi,max32-timer"}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_compatible_IDX_0 "adi,max32-timer"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-timer
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_compatible_IDX_0_STRING_TOKEN adi_max32_timer
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_TIMER
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6400, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6400, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_interrupts {24 /* 0x18 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_interrupts_IDX_0 24
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/timer@6400/counter
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter
 *
 * Binding (compatible = adi,max32-wut):
 *   $ZEPHYR_BASE\dts\bindings\counter\adi,max32-wut.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_PATH "/soc/peripheral@50000000/timer@6400/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/peripheral@50000000/timer@6400) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_PARENT DT_N_S_soc_S_peripheral_50000000_S_timer_6400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6400) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_HASH NmxO7jvDRXwgxxR6WxefFp2xZhGxgHFRv39HtGofslA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_ORD 74
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_ORD_STR_SORTABLE 00074

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_REQUIRES_ORDS \
	73, /* /soc/peripheral@50000000/timer@6400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_EXISTS 1
#define DT_N_INST_1_adi_max32_wut DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_COMPAT_MATCHES_adi_max32_wut 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_COMPAT_MODEL_IDX_0 "max32-wut"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_compatible {"adi,max32-wut"}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_compatible_IDX_0 "adi,max32-wut"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-wut
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_compatible_IDX_0_STRING_TOKEN adi_max32_wut
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_WUT
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/timer@6600
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_timer_6600
 *
 * Binding (compatible = adi,max32-timer):
 *   $ZEPHYR_BASE\dts\bindings\timer\adi,max32-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_PATH "/soc/peripheral@50000000/timer@6600"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_FULL_NAME "timer@6600"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_FULL_NAME_UNQUOTED timer@6600
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_FULL_NAME_TOKEN timer_6600
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_FULL_NAME_UPPER_TOKEN TIMER_6600

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_FOREACH_NODELABEL(fn) fn(wut1)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_FOREACH_NODELABEL_VARGS(fn, ...) fn(wut1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_HASH FSvdKDIURZ4YvqIfyl7mUMR9N70Jw6p8QgqZl8ep8Zw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_ORD 75
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_ORD_STR_SORTABLE 00075

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_REQUIRES_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	12, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_SUPPORTS_ORDS \
	76, /* /soc/peripheral@50000000/timer@6600/counter */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_EXISTS 1
#define DT_N_INST_7_adi_max32_timer DT_N_S_soc_S_peripheral_50000000_S_timer_6600
#define DT_N_NODELABEL_wut1         DT_N_S_soc_S_peripheral_50000000_S_timer_6600

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_REG_IDX_0_VAL_ADDRESS 1342203392 /* 0x50006600 */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_REG_IDX_0_VAL_SIZE 512 /* 0x200 */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_IRQ_IDX_0_VAL_irq 25
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_COMPAT_MATCHES_adi_max32_timer 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_COMPAT_MODEL_IDX_0 "max32-timer"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_reg {26112 /* 0x6600 */, 512 /* 0x200 */}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_reg_IDX_0 26112
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_reg_IDX_1 512
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_clock_source 5
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_clock_source_IDX_0_ENUM_IDX 5
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_clock_source_IDX_0_ENUM_VAL_5_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_clock_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_prescaler 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_prescaler_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_compatible {"adi,max32-timer"}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_compatible_IDX_0 "adi,max32-timer"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-timer
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_compatible_IDX_0_STRING_TOKEN adi_max32_timer
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_TIMER
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_interrupts {25 /* 0x19 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_interrupts_IDX_0 25
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_wakeup_source 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/timer@6600/counter
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter
 *
 * Binding (compatible = adi,max32-wut):
 *   $ZEPHYR_BASE\dts\bindings\counter\adi,max32-wut.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_PATH "/soc/peripheral@50000000/timer@6600/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/peripheral@50000000/timer@6600) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_PARENT DT_N_S_soc_S_peripheral_50000000_S_timer_6600

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_FOREACH_NODELABEL(fn) fn(counter_wut1)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) fn(counter_wut1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_HASH 7IXSSLOF85SSLeZ4LE9OFYAiY5IJfd_uAniYVA2fbFE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_ORD 76
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_ORD_STR_SORTABLE 00076

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_REQUIRES_ORDS \
	75, /* /soc/peripheral@50000000/timer@6600 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_EXISTS 1
#define DT_N_INST_0_adi_max32_wut   DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter
#define DT_N_NODELABEL_counter_wut1 DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_COMPAT_MATCHES_adi_max32_wut 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_COMPAT_MODEL_IDX_0 "max32-wut"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_compatible {"adi,max32-wut"}
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_compatible_IDX_0 "adi,max32-wut"
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-wut
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_compatible_IDX_0_STRING_TOKEN adi_max32_wut
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_WUT
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sram@30000000
 *
 * Node identifier: DT_N_S_soc_S_sram_30000000
 */

/* Node's full path: */
#define DT_N_S_soc_S_sram_30000000_PATH "/soc/sram@30000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sram_30000000_FULL_NAME "sram@30000000"
#define DT_N_S_soc_S_sram_30000000_FULL_NAME_UNQUOTED sram@30000000
#define DT_N_S_soc_S_sram_30000000_FULL_NAME_TOKEN sram_30000000
#define DT_N_S_soc_S_sram_30000000_FULL_NAME_UPPER_TOKEN SRAM_30000000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sram_30000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sram_30000000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sram_30000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sram_30000000_FOREACH_NODELABEL(fn) fn(sram)
#define DT_N_S_soc_S_sram_30000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sram_30000000_CHILD_NUM 5
#define DT_N_S_soc_S_sram_30000000_CHILD_NUM_STATUS_OKAY 5
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sram_30000000_S_memory_0) fn(DT_N_S_soc_S_sram_30000000_S_memory_8000) fn(DT_N_S_soc_S_sram_30000000_S_memory_10000) fn(DT_N_S_soc_S_sram_30000000_S_memory_20000) fn(DT_N_S_soc_S_sram_30000000_S_memory_30000)
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30000000_S_memory_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_memory_8000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_memory_10000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_memory_20000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_memory_30000)
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_0, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_8000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_10000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_20000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_30000, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_memory_8000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_memory_10000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_memory_20000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_memory_30000, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_sram_30000000_S_memory_0) fn(DT_N_S_soc_S_sram_30000000_S_memory_8000) fn(DT_N_S_soc_S_sram_30000000_S_memory_10000) fn(DT_N_S_soc_S_sram_30000000_S_memory_20000) fn(DT_N_S_soc_S_sram_30000000_S_memory_30000)
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30000000_S_memory_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_memory_8000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_memory_10000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_memory_20000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_memory_30000)
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_0, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_8000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_10000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_20000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_30000, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_memory_8000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_memory_10000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_memory_20000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_memory_30000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_sram_30000000_HASH nZIEQYdE8CrAT6pJvEvRLrLmaxzL86DUuunWWH78RZ8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sram_30000000_ORD 77
#define DT_N_S_soc_S_sram_30000000_ORD_STR_SORTABLE 00077

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sram_30000000_REQUIRES_ORDS \
	8, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sram_30000000_SUPPORTS_ORDS \
	78, /* /soc/sram@30000000/memory@0 */ \
	79, /* /soc/sram@30000000/memory@8000 */ \
	80, /* /soc/sram@30000000/memory@10000 */ \
	81, /* /soc/sram@30000000/memory@20000 */ \
	82, /* /soc/sram@30000000/memory@30000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sram_30000000_EXISTS 1
#define DT_N_NODELABEL_sram DT_N_S_soc_S_sram_30000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sram_30000000_REG_NUM 0
#define DT_N_S_soc_S_sram_30000000_RANGES_NUM 1
#define DT_N_S_soc_S_sram_30000000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_sram_30000000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 805306368 /* 0x30000000 */
#define DT_N_S_soc_S_sram_30000000_RANGES_IDX_0_VAL_LENGTH 262144 /* 0x40000 */
#define DT_N_S_soc_S_sram_30000000_FOREACH_RANGE(fn) fn(DT_N_S_soc_S_sram_30000000, 0)
#define DT_N_S_soc_S_sram_30000000_IRQ_NUM 0
#define DT_N_S_soc_S_sram_30000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_sram_30000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sram_30000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sram_30000000_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/sram@30000000/memory@0
 *
 * Node identifier: DT_N_S_soc_S_sram_30000000_S_memory_0
 *
 * Binding (compatible = adi,adi-retained-ram):
 *   $ZEPHYR_BASE\dts\bindings\retained_mem\adi,adi-retained-ram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_PATH "/soc/sram@30000000/memory@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FULL_NAME "memory@0"
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FULL_NAME_UNQUOTED memory@0
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FULL_NAME_TOKEN memory_0
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FULL_NAME_UPPER_TOKEN MEMORY_0

/* Node parent (/soc/sram@30000000) identifier: */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_PARENT DT_N_S_soc_S_sram_30000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FOREACH_NODELABEL(fn) fn(sram0)
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sram_30000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_CHILD_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_HASH OtErZcKZEddn8eM_rMjGpOq1znpwr7E_uPC7ojrDS4M

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_ORD 78
#define DT_N_S_soc_S_sram_30000000_S_memory_0_ORD_STR_SORTABLE 00078

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_REQUIRES_ORDS \
	77, /* /soc/sram@30000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_EXISTS 1
#define DT_N_INST_0_adi_adi_retained_ram DT_N_S_soc_S_sram_30000000_S_memory_0
#define DT_N_INST_0_mmio_sram            DT_N_S_soc_S_sram_30000000_S_memory_0
#define DT_N_NODELABEL_sram0             DT_N_S_soc_S_sram_30000000_S_memory_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_REG_NUM 1
#define DT_N_S_soc_S_sram_30000000_S_memory_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_0_REG_IDX_0_VAL_ADDRESS 805306368 /* 0x30000000 */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_REG_IDX_0_VAL_SIZE 32768 /* 0x8000 */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_RANGES_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_0_IRQ_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_sram_30000000_S_memory_0_COMPAT_MATCHES_adi_adi_retained_ram 1
#define DT_N_S_soc_S_sram_30000000_S_memory_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_0_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_sram_30000000_S_memory_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_0_COMPAT_MODEL_IDX_0 "adi-retained-ram"
#define DT_N_S_soc_S_sram_30000000_S_memory_0_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_sram_30000000_S_memory_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_adi_ram_bank_retained 0
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_adi_ram_bank_retained_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_compatible {"adi,adi-retained-ram", "mmio-sram"}
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_compatible_IDX_0 "adi,adi-retained-ram"
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_compatible_IDX_0_STRING_UNQUOTED adi,adi-retained-ram
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_compatible_IDX_0_STRING_TOKEN adi_adi_retained_ram
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_ADI_RETAINED_RAM
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_compatible_IDX_1 "mmio-sram"
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_compatible_IDX_1_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_compatible_IDX_1_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_compatible_IDX_1_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sram_30000000_S_memory_0, compatible, 0) \
	fn(DT_N_S_soc_S_sram_30000000_S_memory_0, compatible, 1)
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30000000_S_memory_0, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sram_30000000_S_memory_0, compatible, 1)
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_0, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sram_30000000_S_memory_0, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_0, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sram_30000000_S_memory_0, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_compatible_LEN 2
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_reg {0 /* 0x0 */, 32768 /* 0x8000 */}
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_reg_IDX_1 32768
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_wakeup_source 0
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sram@30000000/memory@8000
 *
 * Node identifier: DT_N_S_soc_S_sram_30000000_S_memory_8000
 *
 * Binding (compatible = adi,adi-retained-ram):
 *   $ZEPHYR_BASE\dts\bindings\retained_mem\adi,adi-retained-ram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_PATH "/soc/sram@30000000/memory@8000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_FULL_NAME "memory@8000"
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_FULL_NAME_UNQUOTED memory@8000
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_FULL_NAME_TOKEN memory_8000
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_FULL_NAME_UPPER_TOKEN MEMORY_8000

/* Node parent (/soc/sram@30000000) identifier: */
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_PARENT DT_N_S_soc_S_sram_30000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_FOREACH_NODELABEL(fn) fn(sram1)
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram1, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sram_30000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_CHILD_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_HASH hPdV0rxxJf0sAcfJzcGeokeldxLBKgME_HZaTPGfn84

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_ORD 79
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_ORD_STR_SORTABLE 00079

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_REQUIRES_ORDS \
	77, /* /soc/sram@30000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_EXISTS 1
#define DT_N_INST_1_adi_adi_retained_ram DT_N_S_soc_S_sram_30000000_S_memory_8000
#define DT_N_INST_1_mmio_sram            DT_N_S_soc_S_sram_30000000_S_memory_8000
#define DT_N_NODELABEL_sram1             DT_N_S_soc_S_sram_30000000_S_memory_8000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_REG_NUM 1
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_REG_IDX_0_VAL_ADDRESS 805339136 /* 0x30008000 */
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_REG_IDX_0_VAL_SIZE 32768 /* 0x8000 */
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_RANGES_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_IRQ_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_IRQ_LEVEL 0
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_COMPAT_MATCHES_adi_adi_retained_ram 1
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_COMPAT_MODEL_IDX_0 "adi-retained-ram"
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_adi_ram_bank_retained 0
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_adi_ram_bank_retained_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_compatible {"adi,adi-retained-ram", "mmio-sram"}
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_compatible_IDX_0 "adi,adi-retained-ram"
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_compatible_IDX_0_STRING_UNQUOTED adi,adi-retained-ram
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_compatible_IDX_0_STRING_TOKEN adi_adi_retained_ram
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_ADI_RETAINED_RAM
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_compatible_IDX_1 "mmio-sram"
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_compatible_IDX_1_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_compatible_IDX_1_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_compatible_IDX_1_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sram_30000000_S_memory_8000, compatible, 0) \
	fn(DT_N_S_soc_S_sram_30000000_S_memory_8000, compatible, 1)
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30000000_S_memory_8000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sram_30000000_S_memory_8000, compatible, 1)
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_8000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sram_30000000_S_memory_8000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_8000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sram_30000000_S_memory_8000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_compatible_LEN 2
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_reg {32768 /* 0x8000 */, 32768 /* 0x8000 */}
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_reg_IDX_0 32768
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_reg_IDX_1 32768
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_reg_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_wakeup_source 0
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sram_30000000_S_memory_8000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sram@30000000/memory@10000
 *
 * Node identifier: DT_N_S_soc_S_sram_30000000_S_memory_10000
 *
 * Binding (compatible = adi,adi-retained-ram):
 *   $ZEPHYR_BASE\dts\bindings\retained_mem\adi,adi-retained-ram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_PATH "/soc/sram@30000000/memory@10000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_FULL_NAME "memory@10000"
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_FULL_NAME_UNQUOTED memory@10000
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_FULL_NAME_TOKEN memory_10000
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_FULL_NAME_UPPER_TOKEN MEMORY_10000

/* Node parent (/soc/sram@30000000) identifier: */
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_PARENT DT_N_S_soc_S_sram_30000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_FOREACH_NODELABEL(fn) fn(sram2)
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram2, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sram_30000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_CHILD_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_HASH hpPcjfKsuFCQ6O9LEUy2BDnYiHngeZ2_UMou_gS38TE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_ORD 80
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_ORD_STR_SORTABLE 00080

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_REQUIRES_ORDS \
	77, /* /soc/sram@30000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_EXISTS 1
#define DT_N_INST_2_adi_adi_retained_ram DT_N_S_soc_S_sram_30000000_S_memory_10000
#define DT_N_INST_2_mmio_sram            DT_N_S_soc_S_sram_30000000_S_memory_10000
#define DT_N_NODELABEL_sram2             DT_N_S_soc_S_sram_30000000_S_memory_10000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_REG_NUM 1
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_REG_IDX_0_VAL_ADDRESS 805371904 /* 0x30010000 */
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_RANGES_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_IRQ_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_IRQ_LEVEL 0
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_COMPAT_MATCHES_adi_adi_retained_ram 1
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_COMPAT_MODEL_IDX_0 "adi-retained-ram"
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_adi_ram_bank_retained 0
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_adi_ram_bank_retained_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_compatible {"adi,adi-retained-ram", "mmio-sram"}
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_compatible_IDX_0 "adi,adi-retained-ram"
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_compatible_IDX_0_STRING_UNQUOTED adi,adi-retained-ram
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_compatible_IDX_0_STRING_TOKEN adi_adi_retained_ram
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_ADI_RETAINED_RAM
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_compatible_IDX_1 "mmio-sram"
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_compatible_IDX_1_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_compatible_IDX_1_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_compatible_IDX_1_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sram_30000000_S_memory_10000, compatible, 0) \
	fn(DT_N_S_soc_S_sram_30000000_S_memory_10000, compatible, 1)
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30000000_S_memory_10000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sram_30000000_S_memory_10000, compatible, 1)
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_10000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sram_30000000_S_memory_10000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_10000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sram_30000000_S_memory_10000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_compatible_LEN 2
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_reg {65536 /* 0x10000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_reg_IDX_0 65536
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_reg_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_wakeup_source 0
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sram_30000000_S_memory_10000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sram@30000000/memory@20000
 *
 * Node identifier: DT_N_S_soc_S_sram_30000000_S_memory_20000
 *
 * Binding (compatible = adi,adi-retained-ram):
 *   $ZEPHYR_BASE\dts\bindings\retained_mem\adi,adi-retained-ram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_PATH "/soc/sram@30000000/memory@20000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_FULL_NAME "memory@20000"
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_FULL_NAME_UNQUOTED memory@20000
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_FULL_NAME_TOKEN memory_20000
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_FULL_NAME_UPPER_TOKEN MEMORY_20000

/* Node parent (/soc/sram@30000000) identifier: */
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_PARENT DT_N_S_soc_S_sram_30000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_FOREACH_NODELABEL(fn) fn(sram3)
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram3, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sram_30000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_CHILD_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_HASH qDBmkMq376yUCsm0xuPAnIs_UKMz2_C2nkKxJQ_8d1c

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_ORD 81
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_ORD_STR_SORTABLE 00081

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_REQUIRES_ORDS \
	77, /* /soc/sram@30000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_EXISTS 1
#define DT_N_INST_3_adi_adi_retained_ram DT_N_S_soc_S_sram_30000000_S_memory_20000
#define DT_N_INST_3_mmio_sram            DT_N_S_soc_S_sram_30000000_S_memory_20000
#define DT_N_NODELABEL_sram3             DT_N_S_soc_S_sram_30000000_S_memory_20000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_REG_NUM 1
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_REG_IDX_0_VAL_ADDRESS 805437440 /* 0x30020000 */
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_RANGES_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_IRQ_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_IRQ_LEVEL 0
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_COMPAT_MATCHES_adi_adi_retained_ram 1
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_COMPAT_MODEL_IDX_0 "adi-retained-ram"
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_adi_ram_bank_retained 0
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_adi_ram_bank_retained_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_compatible {"adi,adi-retained-ram", "mmio-sram"}
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_compatible_IDX_0 "adi,adi-retained-ram"
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_compatible_IDX_0_STRING_UNQUOTED adi,adi-retained-ram
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_compatible_IDX_0_STRING_TOKEN adi_adi_retained_ram
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_ADI_RETAINED_RAM
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_compatible_IDX_1 "mmio-sram"
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_compatible_IDX_1_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_compatible_IDX_1_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_compatible_IDX_1_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sram_30000000_S_memory_20000, compatible, 0) \
	fn(DT_N_S_soc_S_sram_30000000_S_memory_20000, compatible, 1)
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30000000_S_memory_20000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sram_30000000_S_memory_20000, compatible, 1)
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_20000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sram_30000000_S_memory_20000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_20000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sram_30000000_S_memory_20000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_compatible_LEN 2
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_reg {131072 /* 0x20000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_reg_IDX_0 131072
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_reg_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_wakeup_source 0
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sram_30000000_S_memory_20000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sram@30000000/memory@30000
 *
 * Node identifier: DT_N_S_soc_S_sram_30000000_S_memory_30000
 *
 * Binding (compatible = adi,adi-retained-ram):
 *   $ZEPHYR_BASE\dts\bindings\retained_mem\adi,adi-retained-ram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_PATH "/soc/sram@30000000/memory@30000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_FULL_NAME "memory@30000"
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_FULL_NAME_UNQUOTED memory@30000
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_FULL_NAME_TOKEN memory_30000
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_FULL_NAME_UPPER_TOKEN MEMORY_30000

/* Node parent (/soc/sram@30000000) identifier: */
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_PARENT DT_N_S_soc_S_sram_30000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_FOREACH_NODELABEL(fn) fn(sram4)
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram4, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sram_30000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_CHILD_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_HASH sCp6Uk34GGLqnhbl2LMjwMlOlO6uHnTmuMVIwwiwUIM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_ORD 82
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_ORD_STR_SORTABLE 00082

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_REQUIRES_ORDS \
	77, /* /soc/sram@30000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_EXISTS 1
#define DT_N_INST_4_adi_adi_retained_ram DT_N_S_soc_S_sram_30000000_S_memory_30000
#define DT_N_INST_4_mmio_sram            DT_N_S_soc_S_sram_30000000_S_memory_30000
#define DT_N_NODELABEL_sram4             DT_N_S_soc_S_sram_30000000_S_memory_30000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_REG_NUM 1
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_REG_IDX_0_VAL_ADDRESS 805502976 /* 0x30030000 */
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_RANGES_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_IRQ_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_IRQ_LEVEL 0
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_COMPAT_MATCHES_adi_adi_retained_ram 1
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_COMPAT_MODEL_IDX_0 "adi-retained-ram"
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_adi_ram_bank_retained 0
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_adi_ram_bank_retained_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_compatible {"adi,adi-retained-ram", "mmio-sram"}
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_compatible_IDX_0 "adi,adi-retained-ram"
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_compatible_IDX_0_STRING_UNQUOTED adi,adi-retained-ram
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_compatible_IDX_0_STRING_TOKEN adi_adi_retained_ram
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_ADI_RETAINED_RAM
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_compatible_IDX_1 "mmio-sram"
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_compatible_IDX_1_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_compatible_IDX_1_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_compatible_IDX_1_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sram_30000000_S_memory_30000, compatible, 0) \
	fn(DT_N_S_soc_S_sram_30000000_S_memory_30000, compatible, 1)
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30000000_S_memory_30000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sram_30000000_S_memory_30000, compatible, 1)
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_30000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sram_30000000_S_memory_30000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_30000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sram_30000000_S_memory_30000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_compatible_LEN 2
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_reg {196608 /* 0x30000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_reg_IDX_0 196608
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_reg_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_wakeup_source 0
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sram_30000000_S_memory_30000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_entropy                    DT_N_S_soc_S_peripheral_50000000_S_trng_4d000
#define DT_CHOSEN_zephyr_entropy_EXISTS             1
#define DT_CHOSEN_zephyr_flash_controller           DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000
#define DT_CHOSEN_zephyr_flash_controller_EXISTS    1
#define DT_CHOSEN_zephyr_console                    DT_N_S_soc_S_peripheral_50000000_S_serial_42000
#define DT_CHOSEN_zephyr_console_EXISTS             1
#define DT_CHOSEN_zephyr_cortex_m_idle_timer        DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter
#define DT_CHOSEN_zephyr_cortex_m_idle_timer_EXISTS 1
#define DT_CHOSEN_zephyr_shell_uart                 DT_N_S_soc_S_peripheral_50000000_S_serial_42000
#define DT_CHOSEN_zephyr_shell_uart_EXISTS          1
#define DT_CHOSEN_zephyr_bt_c2h_uart                DT_N_S_soc_S_peripheral_50000000_S_serial_42000
#define DT_CHOSEN_zephyr_bt_c2h_uart_EXISTS         1
#define DT_CHOSEN_zephyr_bt_hci                     DT_N_S_bt_hci_max32
#define DT_CHOSEN_zephyr_bt_hci_EXISTS              1
#define DT_CHOSEN_zephyr_sram                       DT_N_S_reserved_memory_S_partition_30000000
#define DT_CHOSEN_zephyr_sram_EXISTS                1
#define DT_CHOSEN_zephyr_flash                      DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000
#define DT_CHOSEN_zephyr_flash_EXISTS               1
#define DT_CHOSEN_zephyr_code_partition             DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0
#define DT_CHOSEN_zephyr_code_partition_EXISTS      1

/* Macros for iterating over all nodes and enabled nodes */
#define DT_FOREACH_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_sram_30000000) fn(DT_N_S_soc_S_sram_30000000_S_memory_0) fn(DT_N_S_soc_S_sram_30000000_S_memory_8000) fn(DT_N_S_soc_S_sram_30000000_S_memory_10000) fn(DT_N_S_soc_S_sram_30000000_S_memory_20000) fn(DT_N_S_soc_S_sram_30000000_S_memory_30000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_35000) fn(DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000) fn(DT_N_S_soc_S_peripheral_50000000_S_trng_4d000) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6400) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0) fn(DT_N_S_null_ptr_detect_0) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) fn(DT_N_S_cpus_S_power_states) fn(DT_N_S_cpus_S_power_states_S_idle) fn(DT_N_S_cpus_S_power_states_S_standby) fn(DT_N_S_cpus_S_power_states_S_backup) fn(DT_N_S_cpus_S_power_states_S_powerdown) fn(DT_N_S_clocks) fn(DT_N_S_clocks_S_clk_ipo) fn(DT_N_S_clocks_S_clk_inro) fn(DT_N_S_clocks_S_clk_ibro) fn(DT_N_S_clocks_S_clk_ertco) fn(DT_N_S_clocks_S_clk_erfo) fn(DT_N_S_bt_hci_max32) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_buttons) fn(DT_N_S_buttons_S_pb1) fn(DT_N_S_reserved_memory) fn(DT_N_S_reserved_memory_S_partition_30000000)
#define DT_FOREACH_OKAY_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_sram_30000000) fn(DT_N_S_soc_S_sram_30000000_S_memory_0) fn(DT_N_S_soc_S_sram_30000000_S_memory_8000) fn(DT_N_S_soc_S_sram_30000000_S_memory_10000) fn(DT_N_S_soc_S_sram_30000000_S_memory_20000) fn(DT_N_S_soc_S_sram_30000000_S_memory_30000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000) fn(DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000) fn(DT_N_S_soc_S_peripheral_50000000_S_trng_4d000) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0) fn(DT_N_S_null_ptr_detect_0) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) fn(DT_N_S_cpus_S_power_states) fn(DT_N_S_cpus_S_power_states_S_idle) fn(DT_N_S_cpus_S_power_states_S_standby) fn(DT_N_S_cpus_S_power_states_S_backup) fn(DT_N_S_clocks) fn(DT_N_S_clocks_S_clk_ipo) fn(DT_N_S_bt_hci_max32) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_buttons) fn(DT_N_S_buttons_S_pb1) fn(DT_N_S_reserved_memory) fn(DT_N_S_reserved_memory_S_partition_30000000)
#define DT_FOREACH_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_0, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_8000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_10000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_20000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_30000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_35000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_3000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_trng_4d000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_10000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_11000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_12000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_13000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_14000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_15000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6400, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6400_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_counter_6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0, __VA_ARGS__) fn(DT_N_S_null_ptr_detect_0, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_idle, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_standby, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_backup, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_powerdown, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_ipo, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_inro, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_ibro, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_ertco, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_erfo, __VA_ARGS__) fn(DT_N_S_bt_hci_max32, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_buttons, __VA_ARGS__) fn(DT_N_S_buttons_S_pb1, __VA_ARGS__) fn(DT_N_S_reserved_memory, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_partition_30000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_0, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_8000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_10000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_20000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_30000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_scl_p0_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_sda_p0_1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_mosi_p0_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_ss0_p0_3, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_miso_p0_4, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_rx_p0_5, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_spi0_sck_p0_6, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_uart0_tx_p0_9, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_i3c_pur_p0_8, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_trng_4d000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0, __VA_ARGS__) fn(DT_N_S_null_ptr_detect_0, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_idle, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_standby, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_backup, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_ipo, __VA_ARGS__) fn(DT_N_S_bt_hci_max32, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_buttons, __VA_ARGS__) fn(DT_N_S_buttons_S_pb1, __VA_ARGS__) fn(DT_N_S_reserved_memory, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_partition_30000000, __VA_ARGS__)
#define DT_COMPAT_fixed_partitions_LABEL_image_0 DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_0
#define DT_COMPAT_fixed_partitions_LABEL_image_0_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_storage DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions_S_partition_f0000
#define DT_COMPAT_fixed_partitions_LABEL_storage_EXISTS 1

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_adi_max32657evkit 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_arm_v8m_nvic 1
#define DT_COMPAT_HAS_OKAY_arm_armv8m_systick 1
#define DT_COMPAT_HAS_OKAY_adi_adi_retained_ram 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_adi_max32_pinctrl 1
#define DT_COMPAT_HAS_OKAY_adi_max32_gpio 1
#define DT_COMPAT_HAS_OKAY_adi_max32_flash_controller 1
#define DT_COMPAT_HAS_OKAY_soc_nv_flash 1
#define DT_COMPAT_HAS_OKAY_fixed_partitions 1
#define DT_COMPAT_HAS_OKAY_adi_max32_gcr 1
#define DT_COMPAT_HAS_OKAY_adi_max32_i3c 1
#define DT_COMPAT_HAS_OKAY_adi_adxl367 1
#define DT_COMPAT_HAS_OKAY_adi_max32_uart 1
#define DT_COMPAT_HAS_OKAY_adi_max32_trng 1
#define DT_COMPAT_HAS_OKAY_adi_max32_wut 1
#define DT_COMPAT_HAS_OKAY_adi_max32_spi 1
#define DT_COMPAT_HAS_OKAY_adi_max30123 1
#define DT_COMPAT_HAS_OKAY_zephyr_memory_region 1
#define DT_COMPAT_HAS_OKAY_arm_cortex_m33 1
#define DT_COMPAT_HAS_OKAY_arm_armv8m_mpu 1
#define DT_COMPAT_HAS_OKAY_zephyr_power_state 1
#define DT_COMPAT_HAS_OKAY_fixed_clock 1
#define DT_COMPAT_HAS_OKAY_adi_max32_hci 1
#define DT_COMPAT_HAS_OKAY_gpio_leds 1
#define DT_COMPAT_HAS_OKAY_gpio_keys 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_adi_max32657evkit_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_arm_v8m_nvic_NUM_OKAY 1
#define DT_N_INST_arm_armv8m_systick_NUM_OKAY 1
#define DT_N_INST_adi_adi_retained_ram_NUM_OKAY 5
#define DT_N_INST_mmio_sram_NUM_OKAY 5
#define DT_N_INST_adi_max32_pinctrl_NUM_OKAY 1
#define DT_N_INST_adi_max32_gpio_NUM_OKAY 1
#define DT_N_INST_adi_max32_flash_controller_NUM_OKAY 1
#define DT_N_INST_soc_nv_flash_NUM_OKAY 1
#define DT_N_INST_fixed_partitions_NUM_OKAY 1
#define DT_N_INST_adi_max32_gcr_NUM_OKAY 1
#define DT_N_INST_adi_max32_i3c_NUM_OKAY 1
#define DT_N_INST_adi_adxl367_NUM_OKAY 1
#define DT_N_INST_adi_max32_uart_NUM_OKAY 1
#define DT_N_INST_adi_max32_trng_NUM_OKAY 1
#define DT_N_INST_adi_max32_wut_NUM_OKAY 1
#define DT_N_INST_adi_max32_spi_NUM_OKAY 1
#define DT_N_INST_adi_max30123_NUM_OKAY 1
#define DT_N_INST_zephyr_memory_region_NUM_OKAY 1
#define DT_N_INST_arm_cortex_m33_NUM_OKAY 1
#define DT_N_INST_arm_armv8m_mpu_NUM_OKAY 1
#define DT_N_INST_zephyr_power_state_NUM_OKAY 3
#define DT_N_INST_fixed_clock_NUM_OKAY 1
#define DT_N_INST_adi_max32_hci_NUM_OKAY 1
#define DT_N_INST_gpio_leds_NUM_OKAY 1
#define DT_N_INST_gpio_keys_NUM_OKAY 1
#define DT_FOREACH_OKAY_adi_max32657evkit(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_adi_max32657evkit(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_adi_max32657evkit(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_adi_max32657evkit(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_simple_bus(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_simple_bus(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_simple_bus(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_v8m_nvic(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100)
#define DT_FOREACH_OKAY_VARGS_arm_v8m_nvic(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_v8m_nvic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_v8m_nvic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv8m_systick(fn) fn(DT_N_S_soc_S_timer_e000e010)
#define DT_FOREACH_OKAY_VARGS_arm_armv8m_systick(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv8m_systick(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv8m_systick(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_adi_adi_retained_ram(fn) fn(DT_N_S_soc_S_sram_30000000_S_memory_0) fn(DT_N_S_soc_S_sram_30000000_S_memory_8000) fn(DT_N_S_soc_S_sram_30000000_S_memory_10000) fn(DT_N_S_soc_S_sram_30000000_S_memory_20000) fn(DT_N_S_soc_S_sram_30000000_S_memory_30000)
#define DT_FOREACH_OKAY_VARGS_adi_adi_retained_ram(fn, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_0, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_8000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_10000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_20000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_30000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_adi_adi_retained_ram(fn) fn(0) fn(1) fn(2) fn(3) fn(4)
#define DT_FOREACH_OKAY_INST_VARGS_adi_adi_retained_ram(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__)
#define DT_FOREACH_OKAY_mmio_sram(fn) fn(DT_N_S_soc_S_sram_30000000_S_memory_0) fn(DT_N_S_soc_S_sram_30000000_S_memory_8000) fn(DT_N_S_soc_S_sram_30000000_S_memory_10000) fn(DT_N_S_soc_S_sram_30000000_S_memory_20000) fn(DT_N_S_soc_S_sram_30000000_S_memory_30000)
#define DT_FOREACH_OKAY_VARGS_mmio_sram(fn, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_0, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_8000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_10000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_20000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_30000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0) fn(1) fn(2) fn(3) fn(4)
#define DT_FOREACH_OKAY_INST_VARGS_mmio_sram(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__)
#define DT_FOREACH_OKAY_adi_max32_pinctrl(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000)
#define DT_FOREACH_OKAY_VARGS_adi_max32_pinctrl(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_adi_max32_pinctrl(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_adi_max32_pinctrl(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_adi_max32_gpio(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000)
#define DT_FOREACH_OKAY_VARGS_adi_max32_gpio(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pin_controller_8000_S_gpio_8000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_adi_max32_gpio(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_adi_max32_gpio(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_adi_max32_flash_controller(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000)
#define DT_FOREACH_OKAY_VARGS_adi_max32_flash_controller(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_adi_max32_flash_controller(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_adi_max32_flash_controller(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_soc_nv_flash(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000)
#define DT_FOREACH_OKAY_VARGS_soc_nv_flash(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_soc_nv_flash(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_soc_nv_flash(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_partitions(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions)
#define DT_FOREACH_OKAY_VARGS_fixed_partitions(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_29000_S_flash_1000000_S_partitions, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_partitions(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_partitions(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_adi_max32_gcr(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0)
#define DT_FOREACH_OKAY_VARGS_adi_max32_gcr(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_clock_controller_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_adi_max32_gcr(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_adi_max32_gcr(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_adi_max32_i3c(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000)
#define DT_FOREACH_OKAY_VARGS_adi_max32_i3c(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_adi_max32_i3c(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_adi_max32_i3c(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_adi_adxl367(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000)
#define DT_FOREACH_OKAY_VARGS_adi_adxl367(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_18000_S_adxl367_530000000000000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_adi_adxl367(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_adi_adxl367(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_adi_max32_uart(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000)
#define DT_FOREACH_OKAY_VARGS_adi_max32_uart(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_serial_42000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_adi_max32_uart(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_adi_max32_uart(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_adi_max32_trng(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_trng_4d000)
#define DT_FOREACH_OKAY_VARGS_adi_max32_trng(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_trng_4d000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_adi_max32_trng(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_adi_max32_trng(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_adi_max32_wut(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter)
#define DT_FOREACH_OKAY_VARGS_adi_max32_wut(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timer_6600_S_counter, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_adi_max32_wut(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_adi_max32_wut(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_adi_max32_spi(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000)
#define DT_FOREACH_OKAY_VARGS_adi_max32_spi(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_adi_max32_spi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_adi_max32_spi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_adi_max30123(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0)
#define DT_FOREACH_OKAY_VARGS_adi_max30123(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_46000_S_max30123_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_adi_max30123(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_adi_max30123(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_memory_region(fn) fn(DT_N_S_null_ptr_detect_0)
#define DT_FOREACH_OKAY_VARGS_zephyr_memory_region(fn, ...) fn(DT_N_S_null_ptr_detect_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_memory_region(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_memory_region(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cortex_m33(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_FOREACH_OKAY_VARGS_arm_cortex_m33(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cortex_m33(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cortex_m33(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv8m_mpu(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_FOREACH_OKAY_VARGS_arm_armv8m_mpu(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv8m_mpu(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv8m_mpu(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_power_state(fn) fn(DT_N_S_cpus_S_power_states_S_idle) fn(DT_N_S_cpus_S_power_states_S_standby) fn(DT_N_S_cpus_S_power_states_S_backup)
#define DT_FOREACH_OKAY_VARGS_zephyr_power_state(fn, ...) fn(DT_N_S_cpus_S_power_states_S_idle, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_standby, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_backup, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_power_state(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_power_state(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_clock(fn) fn(DT_N_S_clocks_S_clk_ipo)
#define DT_FOREACH_OKAY_VARGS_fixed_clock(fn, ...) fn(DT_N_S_clocks_S_clk_ipo, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_clock(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_clock(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_adi_max32_hci(fn) fn(DT_N_S_bt_hci_max32)
#define DT_FOREACH_OKAY_VARGS_adi_max32_hci(fn, ...) fn(DT_N_S_bt_hci_max32, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_adi_max32_hci(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_adi_max32_hci(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_leds(fn) fn(DT_N_S_leds)
#define DT_FOREACH_OKAY_VARGS_gpio_leds(fn, ...) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_leds(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_keys(fn) fn(DT_N_S_buttons)
#define DT_FOREACH_OKAY_VARGS_gpio_keys(fn, ...) fn(DT_N_S_buttons, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_keys(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_keys(fn, ...) fn(0, __VA_ARGS__)

/*
 * Bus information for status "okay" nodes of each compatible
 */
#define DT_COMPAT_adi_adxl367_BUS_i3c 1
#define DT_COMPAT_adi_adxl367_BUS_i2c 1
#define DT_COMPAT_adi_max30123_BUS_spi 1
