<!-- Intro Heading -->
<h1 align="center">Hi ğŸ‘‹, I'm Manikanta</h1>
<h3 align="center">ğŸ”¬ VLSI Design & Verification Engineer | RTL Enthusiast | Final Year ECE Student</h3>

---

## ğŸ”§ Tech Toolbox

![Verilog](https://img.shields.io/badge/-Verilog-000?style=for-the-badge)
![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-blue?style=for-the-badge)
![UVM](https://img.shields.io/badge/-UVM-purple?style=for-the-badge)
![QuestaSim](https://img.shields.io/badge/-QuestaSim-green?style=for-the-badge)
![SpyGlass](https://img.shields.io/badge/-SpyGlass-yellow?style=for-the-badge)
![Xilinx ISE](https://img.shields.io/badge/-Xilinx%20ISE-red?style=for-the-badge)
![Python](https://img.shields.io/badge/-Python-FFD43B?style=for-the-badge&logo=python)
![Ubuntu](https://img.shields.io/badge/-Ubuntu-black?style=for-the-badge&logo=ubuntu)

---

## ğŸš€ Projects

### ğŸ”· 1Ã—3 Router â€“ RTL Design & Verification
- Designed a 1Ã—3 router using FIFO, FSM, and synchronizer blocks.
- Verified using task-based testbench in ModelSim/QuestaSim (95% coverage).
- Adapted for ASIC flow using SpyGlass and STA.

### ğŸ”· FSM-Based Washing Machine Controller
- FSM designed in Verilog to control wash, rinse, spin, and drain cycles.
- Simulated using Xilinx ISE for functionality and signal integrity.

### ğŸ”· Adder Cum Subtractor with UVM
- RTL + UVM-based verification using Synopsys tools.
- Synthesized via Yosys and generated GDSII layout in OpenROAD.

---

## ğŸ“ Certifications

- ğŸ›  *VLSI for Beginners* â€“ NIELIT Calicut  
- ğŸ›  *Digital Design & Verilog Programming* â€“ Infosys Springboard  
- ğŸ›  *Semiconductor Devices & Circuits* â€“ Infosys Springboard  
- ğŸ›  *Fundamentals of IoT* â€“ GTTC Mangalore  

---

## ğŸ’¼ Experience

- ğŸ§ª **Maven Silicon** â€“ RTL Design, FSMs, STA, SystemVerilog & UVM  
- ğŸ”§ **VTU Internship** â€“ HDL coding, synthesis, OpenROAD layout  
- ğŸŒ **GTTC Mangalore** â€“ IoT development, ThingWorx, PLC  
- âš™ï¸ **CACS, Bangalore** â€“ BMS & chiller systems maintenance

---

## ğŸ“Š GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Manikanta-Devadiga&show_icons=true&theme=radical" width="48%"/>
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Manikanta-Devadiga&layout=compact&theme=tokyonight" width="48%"/>
</p>

---

## ğŸ“« Let's Connect

- ğŸ“§ Email: [maniprince4925@gmail.com](mailto:maniprince4925@gmail.com)  
- ğŸ”— [LinkedIn](https://www.linkedin.com/in/manikanta-devadiga-4b7284208)  
- ğŸ™ GitHub: [https://github.com/Manikanta-Devadiga](https://github.com/Manikanta-Devadiga)

---

<p align="center">
  âš¡ *Designing chips today to power tomorrow.*
</p>
