<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver axivdma v5_0: XAxiVdma_Config Struct Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>XAxiVdma_Config Struct Reference</h1><!-- doxytag: class="XAxiVdma_Config" -->
<p><code>#include &lt;xaxivdma.h&gt;</code></p>

<p><a href="struct_x_axi_vdma___config-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u16&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#a8be3f756a21d2360541a40303a525525">DeviceId</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#a61c15ed38915f713a20a28e92d62c78d">BaseAddress</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u16&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#abbeae935b306619b3e2d41598ea1727e">MaxFrameStoreNum</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#ae737875f784d02112726509846784dd1">HasMm2S</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#ae673d8167e09607574eafbcebd1f0059">HasMm2SDRE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#af7a988cf756f60c718d29e2f3273764b">Mm2SWordLen</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#ac0131f5b3987b78fe975c03f264586a6">HasS2Mm</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#a88e3b8ed3aa34aec7d9936681eadae97">HasS2MmDRE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#aef8758d32c62de587d9e57fed56c01ee">S2MmWordLen</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#af28619bcd27f94ceaf47bbeb0cb0400c">HasSG</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#a1acfdf764643a690110d0d9bf0094f75">EnableVIDParamRead</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#ab97aef716c82252eeb7eb12832a31dd5">UseFsync</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#a0ff6f00da81986d480ae3baed727e4a9">FlushonFsync</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#a14b3296d09ee88ac27a415ca2452a60e">Mm2SBufDepth</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#ae165f3cbaa2eb57aa1708743e45aa845">S2MmBufDepth</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#a7057aa6b1b3614612b2b1331ec6afd87">Mm2SGenLock</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#a7938ca3c609d8a44a05cf81cde30a4a7">S2MmGenLock</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#a990e5208e4320a26ca4cc8f50407489d">InternalGenLock</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#a7de365f4e644f7d357dfb5aea0ba4241">S2MmSOF</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#a569bedc89182bd0542f62580767c98d3">Mm2SStreamWidth</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#af8169029d1b2a372478df2ad52c99ae3">S2MmStreamWidth</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#acda6ef717d6af941e0f0c8dc90185a24">Mm2SThresRegEn</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#ad04ebadf6c05c481198b6b27e5e9eec8">Mm2SFrmStoreRegEn</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#a3f3291160fad20f64ce2e18efcfe8566">Mm2SDlyCntrEn</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#aca0e931b1418fda82650456d7639b752">Mm2SFrmCntrEn</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#a83e466b0e6d0b8711db0372000009c9b">S2MmThresRegEn</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#a5835e4da4043a081141184f760894960">S2MmFrmStoreRegEn</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#a263c9059a1a7220c0d082791d1f99681">S2MmDlyCntrEn</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#ac0f7d3262d6a8a66cb68516be91f9fa0">S2MmFrmCntrEn</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#ae3bce37353c26d5b2f077a100cdc7bd4">EnableAllDbgFeatures</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This typedef contains the hardware configuration information for a VDMA device. Each VDMA device should have a configuration structure associated with it. </p>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a61c15ed38915f713a20a28e92d62c78d"></a><!-- doxytag: member="XAxiVdma_Config::BaseAddress" ref="a61c15ed38915f713a20a28e92d62c78d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_axi_vdma___config.html#a61c15ed38915f713a20a28e92d62c78d">XAxiVdma_Config::BaseAddress</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BaseAddress is the physical base address of the device's registers </p>

</div>
</div>
<a class="anchor" id="a8be3f756a21d2360541a40303a525525"></a><!-- doxytag: member="XAxiVdma_Config::DeviceId" ref="a8be3f756a21d2360541a40303a525525" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 <a class="el" href="struct_x_axi_vdma___config.html#a8be3f756a21d2360541a40303a525525">XAxiVdma_Config::DeviceId</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DeviceId is the unique ID of the device </p>

</div>
</div>
<a class="anchor" id="ae3bce37353c26d5b2f077a100cdc7bd4"></a><!-- doxytag: member="XAxiVdma_Config::EnableAllDbgFeatures" ref="ae3bce37353c26d5b2f077a100cdc7bd4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma___config.html#ae3bce37353c26d5b2f077a100cdc7bd4">XAxiVdma_Config::EnableAllDbgFeatures</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable all Debug features This corresponds to C_ENABLE_DEBUG_ALL configuration parameter </p>

</div>
</div>
<a class="anchor" id="a1acfdf764643a690110d0d9bf0094f75"></a><!-- doxytag: member="XAxiVdma_Config::EnableVIDParamRead" ref="a1acfdf764643a690110d0d9bf0094f75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma___config.html#a1acfdf764643a690110d0d9bf0094f75">XAxiVdma_Config::EnableVIDParamRead</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read Enable for video parameters in direct register mode </p>

</div>
</div>
<a class="anchor" id="a0ff6f00da81986d480ae3baed727e4a9"></a><!-- doxytag: member="XAxiVdma_Config::FlushonFsync" ref="a0ff6f00da81986d480ae3baed727e4a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma___config.html#a0ff6f00da81986d480ae3baed727e4a9">XAxiVdma_Config::FlushonFsync</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VDMA Transactions are flushed &amp; channel states reset on Frame Sync </p>

</div>
</div>
<a class="anchor" id="ae737875f784d02112726509846784dd1"></a><!-- doxytag: member="XAxiVdma_Config::HasMm2S" ref="ae737875f784d02112726509846784dd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma___config.html#ae737875f784d02112726509846784dd1">XAxiVdma_Config::HasMm2S</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Whether hw build has read channel </p>

</div>
</div>
<a class="anchor" id="ae673d8167e09607574eafbcebd1f0059"></a><!-- doxytag: member="XAxiVdma_Config::HasMm2SDRE" ref="ae673d8167e09607574eafbcebd1f0059" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma___config.html#ae673d8167e09607574eafbcebd1f0059">XAxiVdma_Config::HasMm2SDRE</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read channel supports unaligned transfer </p>

</div>
</div>
<a class="anchor" id="ac0131f5b3987b78fe975c03f264586a6"></a><!-- doxytag: member="XAxiVdma_Config::HasS2Mm" ref="ac0131f5b3987b78fe975c03f264586a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma___config.html#ac0131f5b3987b78fe975c03f264586a6">XAxiVdma_Config::HasS2Mm</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Whether hw build has write channel </p>

</div>
</div>
<a class="anchor" id="a88e3b8ed3aa34aec7d9936681eadae97"></a><!-- doxytag: member="XAxiVdma_Config::HasS2MmDRE" ref="a88e3b8ed3aa34aec7d9936681eadae97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma___config.html#a88e3b8ed3aa34aec7d9936681eadae97">XAxiVdma_Config::HasS2MmDRE</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write channel supports unaligned transfer </p>

</div>
</div>
<a class="anchor" id="af28619bcd27f94ceaf47bbeb0cb0400c"></a><!-- doxytag: member="XAxiVdma_Config::HasSG" ref="af28619bcd27f94ceaf47bbeb0cb0400c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma___config.html#af28619bcd27f94ceaf47bbeb0cb0400c">XAxiVdma_Config::HasSG</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Whether hardware has SG engine </p>

</div>
</div>
<a class="anchor" id="a990e5208e4320a26ca4cc8f50407489d"></a><!-- doxytag: member="XAxiVdma_Config::InternalGenLock" ref="a990e5208e4320a26ca4cc8f50407489d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma___config.html#a990e5208e4320a26ca4cc8f50407489d">XAxiVdma_Config::InternalGenLock</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal Gen Lock </p>

</div>
</div>
<a class="anchor" id="abbeae935b306619b3e2d41598ea1727e"></a><!-- doxytag: member="XAxiVdma_Config::MaxFrameStoreNum" ref="abbeae935b306619b3e2d41598ea1727e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 <a class="el" href="struct_x_axi_vdma___config.html#abbeae935b306619b3e2d41598ea1727e">XAxiVdma_Config::MaxFrameStoreNum</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The maximum number of Frame Stores </p>

</div>
</div>
<a class="anchor" id="a14b3296d09ee88ac27a415ca2452a60e"></a><!-- doxytag: member="XAxiVdma_Config::Mm2SBufDepth" ref="a14b3296d09ee88ac27a415ca2452a60e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma___config.html#a14b3296d09ee88ac27a415ca2452a60e">XAxiVdma_Config::Mm2SBufDepth</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Depth of Read Channel Line Buffer FIFO </p>

</div>
</div>
<a class="anchor" id="a3f3291160fad20f64ce2e18efcfe8566"></a><!-- doxytag: member="XAxiVdma_Config::Mm2SDlyCntrEn" ref="a3f3291160fad20f64ce2e18efcfe8566" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma___config.html#a3f3291160fad20f64ce2e18efcfe8566">XAxiVdma_Config::Mm2SDlyCntrEn</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MM2S Delay Counter (Control Reg) Enable Flag This corresponds to C_ENABLE_DEBUG_INFO_6 configuration parameter </p>

</div>
</div>
<a class="anchor" id="aca0e931b1418fda82650456d7639b752"></a><!-- doxytag: member="XAxiVdma_Config::Mm2SFrmCntrEn" ref="aca0e931b1418fda82650456d7639b752" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma___config.html#aca0e931b1418fda82650456d7639b752">XAxiVdma_Config::Mm2SFrmCntrEn</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MM2S Frame Counter (Control Reg) Enable Flag This corresponds to C_ENABLE_DEBUG_INFO_7 configuration parameter </p>

</div>
</div>
<a class="anchor" id="ad04ebadf6c05c481198b6b27e5e9eec8"></a><!-- doxytag: member="XAxiVdma_Config::Mm2SFrmStoreRegEn" ref="ad04ebadf6c05c481198b6b27e5e9eec8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma___config.html#ad04ebadf6c05c481198b6b27e5e9eec8">XAxiVdma_Config::Mm2SFrmStoreRegEn</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MM2S Frame Store Register Enable Flag This corresponds to C_ENABLE_DEBUG_INFO_5 configuration parameter </p>

</div>
</div>
<a class="anchor" id="a7057aa6b1b3614612b2b1331ec6afd87"></a><!-- doxytag: member="XAxiVdma_Config::Mm2SGenLock" ref="a7057aa6b1b3614612b2b1331ec6afd87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma___config.html#a7057aa6b1b3614612b2b1331ec6afd87">XAxiVdma_Config::Mm2SGenLock</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mm2s Gen Lock Mode </p>

</div>
</div>
<a class="anchor" id="a569bedc89182bd0542f62580767c98d3"></a><!-- doxytag: member="XAxiVdma_Config::Mm2SStreamWidth" ref="a569bedc89182bd0542f62580767c98d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma___config.html#a569bedc89182bd0542f62580767c98d3">XAxiVdma_Config::Mm2SStreamWidth</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MM2S TData Width </p>

</div>
</div>
<a class="anchor" id="acda6ef717d6af941e0f0c8dc90185a24"></a><!-- doxytag: member="XAxiVdma_Config::Mm2SThresRegEn" ref="acda6ef717d6af941e0f0c8dc90185a24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma___config.html#acda6ef717d6af941e0f0c8dc90185a24">XAxiVdma_Config::Mm2SThresRegEn</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MM2S Threshold Register Enable Flag This corresponds to C_ENABLE_DEBUG_INFO_1 configuration parameter </p>

</div>
</div>
<a class="anchor" id="af7a988cf756f60c718d29e2f3273764b"></a><!-- doxytag: member="XAxiVdma_Config::Mm2SWordLen" ref="af7a988cf756f60c718d29e2f3273764b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma___config.html#af7a988cf756f60c718d29e2f3273764b">XAxiVdma_Config::Mm2SWordLen</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read channel word length </p>

</div>
</div>
<a class="anchor" id="ae165f3cbaa2eb57aa1708743e45aa845"></a><!-- doxytag: member="XAxiVdma_Config::S2MmBufDepth" ref="ae165f3cbaa2eb57aa1708743e45aa845" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma___config.html#ae165f3cbaa2eb57aa1708743e45aa845">XAxiVdma_Config::S2MmBufDepth</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Depth of Write Channel Line Buffer FIFO </p>

</div>
</div>
<a class="anchor" id="a263c9059a1a7220c0d082791d1f99681"></a><!-- doxytag: member="XAxiVdma_Config::S2MmDlyCntrEn" ref="a263c9059a1a7220c0d082791d1f99681" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma___config.html#a263c9059a1a7220c0d082791d1f99681">XAxiVdma_Config::S2MmDlyCntrEn</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>S2MM Delay Counter (Control Reg) Enable Flag This corresponds to C_ENABLE_DEBUG_INFO_14 configuration parameter </p>

</div>
</div>
<a class="anchor" id="ac0f7d3262d6a8a66cb68516be91f9fa0"></a><!-- doxytag: member="XAxiVdma_Config::S2MmFrmCntrEn" ref="ac0f7d3262d6a8a66cb68516be91f9fa0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma___config.html#ac0f7d3262d6a8a66cb68516be91f9fa0">XAxiVdma_Config::S2MmFrmCntrEn</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>S2MM Frame Counter (Control Reg) Enable Flag This corresponds to C_ENABLE_DEBUG_INFO_15 configuration parameter </p>

</div>
</div>
<a class="anchor" id="a5835e4da4043a081141184f760894960"></a><!-- doxytag: member="XAxiVdma_Config::S2MmFrmStoreRegEn" ref="a5835e4da4043a081141184f760894960" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma___config.html#a5835e4da4043a081141184f760894960">XAxiVdma_Config::S2MmFrmStoreRegEn</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>S2MM Frame Store Register Enable Flag This corresponds to C_ENABLE_DEBUG_INFO_13 configuration parameter </p>

</div>
</div>
<a class="anchor" id="a7938ca3c609d8a44a05cf81cde30a4a7"></a><!-- doxytag: member="XAxiVdma_Config::S2MmGenLock" ref="a7938ca3c609d8a44a05cf81cde30a4a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma___config.html#a7938ca3c609d8a44a05cf81cde30a4a7">XAxiVdma_Config::S2MmGenLock</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>S2Mm Gen Lock Mode </p>

</div>
</div>
<a class="anchor" id="a7de365f4e644f7d357dfb5aea0ba4241"></a><!-- doxytag: member="XAxiVdma_Config::S2MmSOF" ref="a7de365f4e644f7d357dfb5aea0ba4241" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma___config.html#a7de365f4e644f7d357dfb5aea0ba4241">XAxiVdma_Config::S2MmSOF</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>S2MM Start of Flag Enable </p>

</div>
</div>
<a class="anchor" id="af8169029d1b2a372478df2ad52c99ae3"></a><!-- doxytag: member="XAxiVdma_Config::S2MmStreamWidth" ref="af8169029d1b2a372478df2ad52c99ae3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma___config.html#af8169029d1b2a372478df2ad52c99ae3">XAxiVdma_Config::S2MmStreamWidth</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>S2MM TData Width </p>

</div>
</div>
<a class="anchor" id="a83e466b0e6d0b8711db0372000009c9b"></a><!-- doxytag: member="XAxiVdma_Config::S2MmThresRegEn" ref="a83e466b0e6d0b8711db0372000009c9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma___config.html#a83e466b0e6d0b8711db0372000009c9b">XAxiVdma_Config::S2MmThresRegEn</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>S2MM Threshold Register Enable Flag This corresponds to C_ENABLE_DEBUG_INFO_9 configuration parameter </p>

</div>
</div>
<a class="anchor" id="aef8758d32c62de587d9e57fed56c01ee"></a><!-- doxytag: member="XAxiVdma_Config::S2MmWordLen" ref="aef8758d32c62de587d9e57fed56c01ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma___config.html#aef8758d32c62de587d9e57fed56c01ee">XAxiVdma_Config::S2MmWordLen</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write channel word length </p>

</div>
</div>
<a class="anchor" id="ab97aef716c82252eeb7eb12832a31dd5"></a><!-- doxytag: member="XAxiVdma_Config::UseFsync" ref="ab97aef716c82252eeb7eb12832a31dd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma___config.html#ab97aef716c82252eeb7eb12832a31dd5">XAxiVdma_Config::UseFsync</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA operations synchronized to Frame Sync </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="xaxivdma_8h.html">xaxivdma.h</a></li>
</ul>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
