(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param81 = (+(^(((8'ha8) ? (8'ha0) : (8'ha0)) >> {(8'ha5)}))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h2f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hb):(1'h0)] wire3;
  input wire [(4'h8):(1'h0)] wire2;
  input wire [(4'h9):(1'h0)] wire1;
  input wire signed [(4'h9):(1'h0)] wire0;
  wire [(2'h2):(1'h0)] wire80;
  wire signed [(3'h4):(1'h0)] wire79;
  wire signed [(4'h9):(1'h0)] wire78;
  wire signed [(3'h6):(1'h0)] wire76;
  wire [(4'h9):(1'h0)] wire75;
  wire signed [(2'h2):(1'h0)] wire74;
  wire signed [(2'h3):(1'h0)] wire72;
  wire signed [(3'h5):(1'h0)] wire71;
  wire signed [(3'h6):(1'h0)] wire69;
  assign y = {wire80,
                 wire79,
                 wire78,
                 wire76,
                 wire75,
                 wire74,
                 wire72,
                 wire71,
                 wire69,
                 (1'h0)};
  module4 #() modinst70 (wire69, clk, wire0, wire1, wire3, wire2);
  assign wire71 = wire3;
  module4 #() modinst73 (wire72, clk, wire69, wire0, wire3, wire1);
  assign wire74 = (wire2[(2'h2):(1'h1)] ?
                      wire3[(1'h0):(1'h0)] : (((wire69 ?
                              wire2 : wire3) + (wire1 && wire72)) ?
                          (wire3 || $unsigned(wire69)) : wire71));
  assign wire75 = (wire71 ?
                      ((~(~wire71)) ?
                          wire1 : (wire3[(2'h3):(2'h2)] ?
                              (^wire0) : (wire71 ?
                                  wire3 : (8'haf)))) : (^((+wire1) ^~ $unsigned(wire74))));
  module4 #() modinst77 (.y(wire76), .wire7(wire75), .wire5(wire71), .wire8(wire3), .clk(clk), .wire6(wire72));
  assign wire78 = $unsigned(((8'hac) ?
                      (wire69[(2'h3):(2'h2)] ?
                          (wire75 ? wire74 : (8'hac)) : {wire3}) : wire2));
  assign wire79 = wire74;
  assign wire80 = (wire79 ?
                      $unsigned((wire72 ?
                          wire79[(2'h2):(1'h0)] : wire76[(3'h5):(1'h1)])) : ($unsigned($signed(wire0)) == wire74[(2'h2):(1'h1)]));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module4
#(parameter param68 = (((8'ha6) ? (~^{(8'hab)}) : (~^(~^(8'ha6)))) ? (+(((8'hac) ? (8'ha0) : (8'h9c)) == (&(8'hac)))) : (((8'ha8) ? ((8'ha2) ? (8'hae) : (8'ha5)) : (~|(8'ha9))) ? (^~((8'ha7) & (8'ha5))) : (+((8'hac) >> (8'hab))))))
(y, clk, wire8, wire7, wire6, wire5);
  output wire [(32'h55):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h6):(1'h0)] wire8;
  input wire signed [(4'h9):(1'h0)] wire7;
  input wire signed [(2'h3):(1'h0)] wire6;
  input wire [(3'h5):(1'h0)] wire5;
  wire signed [(2'h2):(1'h0)] wire67;
  wire [(4'hb):(1'h0)] wire66;
  wire signed [(4'hb):(1'h0)] wire65;
  wire signed [(3'h4):(1'h0)] wire64;
  wire signed [(4'ha):(1'h0)] wire62;
  wire signed [(4'h9):(1'h0)] wire38;
  wire signed [(3'h6):(1'h0)] wire36;
  wire signed [(4'ha):(1'h0)] wire13;
  wire [(3'h7):(1'h0)] wire12;
  wire signed [(2'h2):(1'h0)] wire11;
  wire signed [(4'h9):(1'h0)] wire10;
  wire signed [(2'h3):(1'h0)] wire9;
  assign y = {wire67,
                 wire66,
                 wire65,
                 wire64,
                 wire62,
                 wire38,
                 wire36,
                 wire13,
                 wire12,
                 wire11,
                 wire10,
                 wire9,
                 (1'h0)};
  assign wire9 = (wire6[(1'h0):(1'h0)] ?
                     wire6[(1'h1):(1'h0)] : (($unsigned(wire7) ?
                         ((8'h9f) >> wire5) : wire5[(1'h1):(1'h0)]) > $signed(wire5[(3'h5):(3'h5)])));
  assign wire10 = (({(^~wire5)} | ((~wire7) ? {wire6} : $signed(wire9))) ?
                      {wire7[(1'h0):(1'h0)]} : wire5[(1'h0):(1'h0)]);
  assign wire11 = wire5[(1'h0):(1'h0)];
  assign wire12 = $unsigned((wire6 < (~|(wire11 >= wire9))));
  assign wire13 = (wire5 ? wire11 : wire12);
  module14 #() modinst37 (wire36, clk, wire13, wire7, wire6, wire10);
  assign wire38 = $signed(($signed($signed(wire8)) & $unsigned(((8'ha2) >>> wire10))));
  module39 #() modinst63 (wire62, clk, wire13, wire5, wire10, wire7);
  assign wire64 = {wire62[(2'h2):(2'h2)]};
  assign wire65 = wire9;
  assign wire66 = ((wire9[(1'h0):(1'h0)] >>> (~|wire11)) ?
                      ((|wire38[(3'h6):(3'h6)]) + (wire7 ?
                          wire5[(1'h0):(1'h0)] : {wire8})) : wire9);
  assign wire67 = (($signed($unsigned((8'ha7))) <<< $signed((wire9 ?
                      wire66 : wire11))) + (wire62 > $unsigned((^~wire9))));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module39
#(parameter param61 = (|((!((8'had) ? (8'ha0) : (8'hab))) >>> (((8'ha5) < (8'hb0)) || (+(8'ha5))))))
(y, clk, wire43, wire42, wire41, wire40);
  output wire [(32'h79):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h7):(1'h0)] wire43;
  input wire [(2'h2):(1'h0)] wire42;
  input wire [(4'h9):(1'h0)] wire41;
  input wire [(4'h9):(1'h0)] wire40;
  wire signed [(4'hb):(1'h0)] wire60;
  wire signed [(3'h5):(1'h0)] wire59;
  wire signed [(4'ha):(1'h0)] wire55;
  wire signed [(4'ha):(1'h0)] wire54;
  wire signed [(4'ha):(1'h0)] wire53;
  wire [(4'ha):(1'h0)] wire52;
  wire signed [(3'h4):(1'h0)] wire51;
  wire [(3'h4):(1'h0)] wire50;
  wire signed [(4'h8):(1'h0)] wire49;
  wire [(3'h6):(1'h0)] wire44;
  reg [(4'h8):(1'h0)] reg58 = (1'h0);
  reg [(4'ha):(1'h0)] reg57 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg56 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg48 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg47 = (1'h0);
  reg [(2'h3):(1'h0)] reg46 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg45 = (1'h0);
  assign y = {wire60,
                 wire59,
                 wire55,
                 wire54,
                 wire53,
                 wire52,
                 wire51,
                 wire50,
                 wire49,
                 wire44,
                 reg58,
                 reg57,
                 reg56,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 (1'h0)};
  assign wire44 = (!(!$signed(wire43[(3'h4):(2'h2)])));
  always
    @(posedge clk) begin
      if (wire41)
        begin
          reg45 <= (wire43 <= (((|wire41) * wire43[(3'h4):(1'h1)]) ?
              $unsigned(wire43[(1'h0):(1'h0)]) : $signed((~|wire42))));
          reg46 <= (&(^wire40[(3'h7):(1'h1)]));
          reg47 <= ($signed($signed(reg45)) ?
              $signed(reg46) : $signed(wire44[(1'h0):(1'h0)]));
        end
      else
        begin
          reg45 <= wire44;
          reg46 <= wire43[(3'h6):(2'h3)];
        end
      reg48 <= (reg45[(1'h1):(1'h0)] + ((wire43 << (reg46 ?
          reg45 : wire42)) & (wire40[(3'h6):(3'h4)] ?
          wire41[(3'h4):(3'h4)] : reg47)));
    end
  assign wire49 = $signed((8'hb0));
  assign wire50 = ((-reg46) & $signed($signed(reg46[(1'h0):(1'h0)])));
  assign wire51 = (!(8'ha2));
  assign wire52 = reg45[(1'h1):(1'h0)];
  assign wire53 = {{wire42}};
  assign wire54 = reg48;
  assign wire55 = reg48;
  always
    @(posedge clk) begin
      reg56 <= $unsigned(wire44[(3'h6):(3'h6)]);
      reg57 <= $signed($unsigned((!(reg47 - reg47))));
      reg58 <= $unsigned(($signed(wire51[(1'h0):(1'h0)]) ?
          $signed($unsigned(wire55)) : ((~reg56) && (reg57 ? reg48 : wire43))));
    end
  assign wire59 = reg57;
  assign wire60 = (~&$signed(wire50[(3'h4):(2'h3)]));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module14
#(parameter param35 = {{(((8'hae) ? (8'ha8) : (8'haf)) ^ (-(8'ha2)))}})
(y, clk, wire18, wire17, wire16, wire15);
  output wire [(32'h6f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'ha):(1'h0)] wire18;
  input wire [(4'h9):(1'h0)] wire17;
  input wire [(2'h3):(1'h0)] wire16;
  input wire signed [(2'h3):(1'h0)] wire15;
  wire signed [(2'h2):(1'h0)] wire34;
  wire [(3'h7):(1'h0)] wire33;
  wire [(3'h5):(1'h0)] wire27;
  wire [(4'hb):(1'h0)] wire26;
  wire [(3'h6):(1'h0)] wire25;
  wire [(4'h8):(1'h0)] wire24;
  wire [(3'h4):(1'h0)] wire23;
  wire signed [(4'ha):(1'h0)] wire22;
  wire signed [(2'h3):(1'h0)] wire21;
  wire signed [(3'h7):(1'h0)] wire20;
  wire signed [(3'h5):(1'h0)] wire19;
  reg [(4'h8):(1'h0)] reg32 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg31 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg30 = (1'h0);
  reg [(4'ha):(1'h0)] reg29 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg28 = (1'h0);
  assign y = {wire34,
                 wire33,
                 wire27,
                 wire26,
                 wire25,
                 wire24,
                 wire23,
                 wire22,
                 wire21,
                 wire20,
                 wire19,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 (1'h0)};
  assign wire19 = (wire15[(1'h1):(1'h1)] ?
                      (-$unsigned($signed((8'h9d)))) : wire17);
  assign wire20 = wire18;
  assign wire21 = (^~(wire19 ? wire19[(3'h5):(2'h2)] : (|(wire17 + wire19))));
  assign wire22 = ($unsigned((~&wire18)) < wire18[(2'h3):(2'h3)]);
  assign wire23 = wire20[(3'h7):(1'h1)];
  assign wire24 = $unsigned(((~|$signed(wire15)) && {{(8'h9e)}}));
  assign wire25 = wire15;
  assign wire26 = wire21[(1'h1):(1'h1)];
  assign wire27 = wire21;
  always
    @(posedge clk) begin
      reg28 <= $signed(wire18[(3'h4):(3'h4)]);
      reg29 <= {(8'h9e)};
      if (wire21)
        begin
          reg30 <= ($signed(((!wire23) ^~ wire25[(2'h2):(1'h1)])) > $signed($unsigned($unsigned(wire16))));
          reg31 <= $signed($signed($unsigned(wire25[(3'h5):(3'h5)])));
        end
      else
        begin
          reg30 <= ($unsigned(($unsigned(reg28) ?
                  wire16 : (wire26 ? (8'ha9) : wire21))) ?
              ({reg30} | $unsigned(reg31[(2'h2):(1'h1)])) : wire16[(2'h3):(1'h1)]);
          reg31 <= $unsigned({$signed({reg28})});
          reg32 <= $signed($unsigned(($unsigned(wire22) ?
              {wire26} : wire27[(1'h0):(1'h0)])));
        end
    end
  assign wire33 = $signed((((~&(8'h9e)) <<< $unsigned(wire15)) ?
                      $signed(wire26) : (reg29 ?
                          (wire24 ^ wire16) : (wire19 ? (8'ha2) : wire16))));
  assign wire34 = (8'ha7);
endmodule