

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/lrr/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
183c9781a2853cb79f2942d6c5929a5a  /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/SimilarityScore/gpgpu_ptx_sim__SimilarityScore
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=MarsLib.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/SimilarityScore/gpgpu_ptx_sim__SimilarityScore
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/SimilarityScore/gpgpu_ptx_sim__SimilarityScore "
Parsing file _cuobjdump_complete_output_Q7JBiG
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsScan.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: MarsScan.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsSort.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: MarsSort.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsLib.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: MarsLib.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii : hostFun 0x0x4091e6, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9map_countPvS_iiPiS0_S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9map_countPvS_iiPiS0_S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9map_countPvS_iiPiS0_S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z9map_countPvS_iiPiS0_S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z9map_countPvS_iiPiS0_S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z9map_countPvS_iiPiS0_S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z9map_countPvS_iiPiS0_S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z14EmitInterCountiiPiS_S_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z14EmitInterCountiiPiS_S_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z14EmitInterCountiiPiS_S_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z14EmitInterCountiiPiS_S_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z14EmitInterCountiiPiS_S_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf13__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x58 to 0x60
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf14__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x60 to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z6GetValPvP4int4ii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6GetValPvP4int4ii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6GetValPvP4int4ii" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6GetValPvP4int4ii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6GetValPvP4int4ii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z6GetKeyPvP4int4ii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6GetKeyPvP4int4ii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6GetKeyPvP4int4ii" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6GetKeyPvP4int4ii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6GetKeyPvP4int4ii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9EmitCountiiPiS_S_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9EmitCountiiPiS_S_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9EmitCountiiPiS_S_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z9EmitCountiiPiS_S_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z9EmitCountiiPiS_S_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: instruction assembly for function '_Z9map_countPvS_iiPiS0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z9map_countPvS_iiPiS0_S0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9map_countPvS_iiPiS0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9map_countPvS_iiPiS0_S0_'.
GPGPU-Sim PTX: allocating shared region for "sbuf" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c8 (_1.ptx:158) @%p1 bra $Lt_1_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x320 (_1.ptx:208) and.b32 %r11, %r3, 3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2f8 (_1.ptx:201) @%p2 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:202) bra.uni $Lt_1_5122;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x300 (_1.ptx:202) bra.uni $Lt_1_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x320 (_1.ptx:208) and.b32 %r11, %r3, 3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:211) @%p3 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (_1.ptx:246) mov.u32 %r18, %tid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x400 (_1.ptx:243) @%p4 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (_1.ptx:246) mov.u32 %r18, %tid.x;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x678 (_1.ptx:336) @%p5 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x698 (_1.ptx:344) mov.s32 %r56, 4;
GPGPU-Sim PTX: ... end of reconvergence points for _Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding dominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: reconvergence points for _Z12reduce_countPvS_iiP4int4PiS2_S2_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12reduce_countPvS_iiP4int4PiS2_S2_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'.
GPGPU-Sim PTX: instruction assembly for function '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: reconvergence points for _Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z14EmitInterCountiiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z14EmitInterCountiiPiS_S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14EmitInterCountiiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14EmitInterCountiiPiS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x988 (_1.ptx:482) @%p1 bra $Lt_5_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (_1.ptx:499) mov.u32 %r23, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x9e8 (_1.ptx:497) @%p2 bra $Lt_5_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (_1.ptx:499) mov.u32 %r23, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa00 (_1.ptx:501) @%p3 bra $Lt_5_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa68 (_1.ptx:519) add.s32 %r14, %r2, %r14;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa60 (_1.ptx:516) @%p4 bra $Lt_5_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa68 (_1.ptx:519) add.s32 %r14, %r2, %r14;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xae0 (_1.ptx:538) @%p5 bra $Lt_5_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb00 (_1.ptx:545) st.v4.s32 [%rd43+0], {%r31,%r2,%r32,%r4};
GPGPU-Sim PTX: ... end of reconvergence points for _Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z6GetValPvP4int4ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding dominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: reconvergence points for _Z6GetValPvP4int4ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6GetValPvP4int4ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6GetValPvP4int4ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z6GetKeyPvP4int4ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding dominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: reconvergence points for _Z6GetKeyPvP4int4ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6GetKeyPvP4int4ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6GetKeyPvP4int4ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z9EmitCountiiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z9EmitCountiiPiS_S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9EmitCountiiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9EmitCountiiPiS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xee0 (_1.ptx:716) @%p1 bra $Lt_9_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf48 (_1.ptx:733) mov.u32 %r23, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf40 (_1.ptx:731) @%p2 bra $Lt_9_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf48 (_1.ptx:733) mov.u32 %r23, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xf58 (_1.ptx:735) @%p3 bra $Lt_9_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:752) ld.v2.s32 {%r28,%r29}, [%rd24+0];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xfb8 (_1.ptx:750) @%p4 bra $Lt_9_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:752) ld.v2.s32 {%r28,%r29}, [%rd24+0];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_1.ptx:763) @%p5 bra $Lt_9_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a0 (_1.ptx:786) ld.s32 %r45, [%rd40+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11MapperCountPcS_P4int4PiS2_S2_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1190 (_1.ptx:838) @%p1 bra $Lt_10_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1198 (_1.ptx:839) bra.uni $LBB7__Z11MapperCountPcS_P4int4PiS2_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x11f8 (_1.ptx:853) @%p3 bra $LBB7__Z11MapperCountPcS_P4int4PiS2_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1298 (_1.ptx:879) @%p4 bra $Lt_10_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11MapperCountPcS_P4int4PiS2_S2_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: reconvergence points for _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1310 (_1.ptx:921) @%p1 bra $Lt_11_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1318 (_1.ptx:922) bra.uni $LBB19__Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1408 (_1.ptx:958) @%p3 bra $LBB19__Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1518 (_1.ptx:999) @%p4 bra $Lt_11_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1670 (_1.ptx:1049) and.b32 %r40, %r32, 3;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1648 (_1.ptx:1042) @%p5 bra $Lt_11_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1650 (_1.ptx:1043) bra.uni $Lt_11_8962;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1650 (_1.ptx:1043) bra.uni $Lt_11_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1670 (_1.ptx:1049) and.b32 %r40, %r32, 3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1688 (_1.ptx:1052) @%p6 bra $Lt_11_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1758 (_1.ptx:1087) sqrt.rn.f32 %f26, %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1750 (_1.ptx:1084) @%p7 bra $Lt_11_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1758 (_1.ptx:1087) sqrt.rn.f32 %f26, %f1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1918 (_1.ptx:1154) @%p8 bra $Lt_11_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1938 (_1.ptx:1162) mov.s32 %r75, 4;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1978 (_1.ptx:1172) @%p9 bra $Lt_11_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: reconvergence points for _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a60 (_1.ptx:1249) @%p1 bra $Lt_13_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b18 (_1.ptx:1277) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a68 (_1.ptx:1250) bra.uni $LBB4__Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b18 (_1.ptx:1277) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_4.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_UZp9I0"
Running: cat _ptx_UZp9I0 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_HpS2Io
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_HpS2Io --output-file  /dev/null 2> _ptx_UZp9I0info"
GPGPU-Sim PTX: Kernel '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii' : regs=12, lmem=0, smem=0, cmem=140
GPGPU-Sim PTX: Kernel '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii' : regs=2, lmem=0, smem=0, cmem=100
GPGPU-Sim PTX: Kernel '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii' : regs=42, lmem=0, smem=0, cmem=152
GPGPU-Sim PTX: Kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' : regs=10, lmem=0, smem=0, cmem=92
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_UZp9I0 _ptx2_HpS2Io _ptx_UZp9I0info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii : hostFun 0x0x408f12, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii : hostFun 0x0x408cd8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11MapperCountPcS_P4int4PiS2_S2_iii : hostFun 0x0x408a33, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=MarsSort.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z20writeBoundary_kerneliiPiS_S_ : hostFun 0x0x405d57, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z7comparePKviS0_i" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z7comparePKviS0_i" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z7comparePKviS0_i" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z7comparePKviS0_i" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z7comparePKviS0_i" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15getCompareValuePv4int4S0_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15getCompareValuePv4int4S0_" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z15getCompareValuePv4int4S0_" from 0xc to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z15getCompareValuePv4int4S0_" from 0x1c to 0x2c
GPGPU-Sim PTX: instruction assembly for function '_Z7comparePKviS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z7comparePKviS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b70 (_2.ptx:77) @!%p1 bra $Lt_0_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1b80 (_2.ptx:80) bra.uni $LBB6__Z7comparePKviS0_i;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1b90 (_2.ptx:83) @!%p2 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1ba0 (_2.ptx:86) bra.uni $LBB6__Z7comparePKviS0_i;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7comparePKviS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7comparePKviS0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z15getCompareValuePv4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z15getCompareValuePv4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c40 (_2.ptx:120) @%p2 bra $Lt_1_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c50 (_2.ptx:122) @%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c60 (_2.ptx:124) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1c80 (_2.ptx:130) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1cd8 (_2.ptx:144) @!%p4 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1ce8 (_2.ptx:147) bra.uni $LDWendi__Z7comparePKviS0_i_181_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1cf8 (_2.ptx:150) @!%p5 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1d08 (_2.ptx:153) bra.uni $LDWendi__Z7comparePKviS0_i_181_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15getCompareValuePv4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15getCompareValuePv4int4S0_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45740_37_non_const_shared48" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z21partBitonicSortKernelPviP4int4jii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding dominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: reconvergence points for _Z21partBitonicSortKernelPviP4int4jii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1e08 (_2.ptx:211) @%p1 bra $Lt_2_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_2.ptx:399) ld.shared.v4.s32 {%r69,%r70,%r71,%r72}, [%rd4+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1e50 (_2.ptx:223) @%p2 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ea0 (_2.ptx:234) @%p4 bra $Lt_2_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1eb0 (_2.ptx:236) @%p5 bra $Lt_2_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1ec0 (_2.ptx:238) bra.uni $Lt_2_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1ee0 (_2.ptx:244) bra.uni $Lt_2_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f40 (_2.ptx:259) @!%p6 bra $Lt_2_21250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1f50 (_2.ptx:262) bra.uni $LDWendi__Z7comparePKviS0_i_182_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1f60 (_2.ptx:265) @!%p7 bra $Lt_2_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1f70 (_2.ptx:268) bra.uni $LDWendi__Z7comparePKviS0_i_182_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1fa0 (_2.ptx:280) @%p8 bra $Lt_2_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1fb8 (_2.ptx:283) @%p9 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1fd0 (_2.ptx:286) bra.uni $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1fe8 (_2.ptx:291) @%p10 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2020 (_2.ptx:303) @%p11 bra $Lt_2_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2028 (_2.ptx:304) bra.uni $Lt_2_18434;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2028 (_2.ptx:304) bra.uni $Lt_2_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_2.ptx:399) ld.shared.v4.s32 {%r69,%r70,%r71,%r72}, [%rd4+0];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2070 (_2.ptx:317) @%p12 bra $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x20c0 (_2.ptx:328) @%p14 bra $Lt_2_25602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x20d0 (_2.ptx:330) @%p15 bra $Lt_2_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x20e0 (_2.ptx:332) bra.uni $Lt_2_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2100 (_2.ptx:338) bra.uni $Lt_2_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2160 (_2.ptx:353) @!%p16 bra $Lt_2_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2170 (_2.ptx:356) bra.uni $LDWendi__Z7comparePKviS0_i_182_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2180 (_2.ptx:359) @!%p17 bra $Lt_2_26882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2190 (_2.ptx:362) bra.uni $LDWendi__Z7comparePKviS0_i_182_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x21c0 (_2.ptx:374) @%p18 bra $Lt_2_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x21d8 (_2.ptx:377) @%p19 bra $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x21f0 (_2.ptx:380) bra.uni $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x2208 (_2.ptx:385) @%p20 bra $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x2240 (_2.ptx:397) @%p21 bra $Lt_2_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_2.ptx:399) ld.shared.v4.s32 {%r69,%r70,%r71,%r72}, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z21partBitonicSortKernelPviP4int4jii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21partBitonicSortKernelPviP4int4jii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45823_37_non_const_shared4176" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z21unitBitonicSortKernelPviP4int4ji'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding dominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding postdominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: reconvergence points for _Z21unitBitonicSortKernelPviP4int4ji...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2320 (_2.ptx:446) @%p1 bra $Lt_3_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f0 (_2.ptx:660) ld.shared.v4.s32 {%r75,%r76,%r77,%r78}, [%rd4+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2350 (_2.ptx:455) @%p2 bra $Lt_3_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2568 (_2.ptx:548) shl.b32 %r17, %r17, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2390 (_2.ptx:465) @%p3 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x23e0 (_2.ptx:476) @%p5 bra $Lt_3_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x23f0 (_2.ptx:478) @%p6 bra $Lt_3_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2400 (_2.ptx:480) bra.uni $Lt_3_23042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2420 (_2.ptx:486) bra.uni $Lt_3_23042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2480 (_2.ptx:501) @!%p7 bra $Lt_3_24066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2490 (_2.ptx:504) bra.uni $LDWendi__Z7comparePKviS0_i_183_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x24a0 (_2.ptx:507) @!%p8 bra $Lt_3_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x24b0 (_2.ptx:510) bra.uni $LDWendi__Z7comparePKviS0_i_183_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x24e0 (_2.ptx:522) @%p9 bra $Lt_3_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x24f8 (_2.ptx:525) @%p10 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2510 (_2.ptx:528) bra.uni $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2528 (_2.ptx:533) @%p11 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2560 (_2.ptx:545) @%p12 bra $Lt_3_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2568 (_2.ptx:548) shl.b32 %r17, %r17, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2580 (_2.ptx:551) @%p13 bra $Lt_3_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2588 (_2.ptx:552) bra.uni $Lt_3_20482;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2588 (_2.ptx:552) bra.uni $Lt_3_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f0 (_2.ptx:660) ld.shared.v4.s32 {%r75,%r76,%r77,%r78}, [%rd4+0];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x25b8 (_2.ptx:562) @%p14 bra $Lt_3_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d0 (_2.ptx:655) shl.b32 %r47, %r47, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x25f8 (_2.ptx:572) @%p15 bra $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2648 (_2.ptx:583) @%p17 bra $Lt_3_29442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2658 (_2.ptx:585) @%p18 bra $Lt_3_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2668 (_2.ptx:587) bra.uni $Lt_3_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2688 (_2.ptx:593) bra.uni $Lt_3_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x26e8 (_2.ptx:608) @!%p19 bra $Lt_3_30210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x26f8 (_2.ptx:611) bra.uni $LDWendi__Z7comparePKviS0_i_183_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x2708 (_2.ptx:614) @!%p20 bra $Lt_3_30722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x2718 (_2.ptx:617) bra.uni $LDWendi__Z7comparePKviS0_i_183_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x2748 (_2.ptx:629) @%p21 bra $Lt_3_31490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x2760 (_2.ptx:632) @%p22 bra $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x2778 (_2.ptx:635) bra.uni $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x2790 (_2.ptx:640) @%p23 bra $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x27c8 (_2.ptx:652) @%p24 bra $Lt_3_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d0 (_2.ptx:655) shl.b32 %r47, %r47, 1;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x27e8 (_2.ptx:658) @%p25 bra $Lt_3_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f0 (_2.ptx:660) ld.shared.v4.s32 {%r75,%r76,%r77,%r78}, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z21unitBitonicSortKernelPviP4int4ji
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21unitBitonicSortKernelPviP4int4ji'.
GPGPU-Sim PTX: instruction assembly for function '_Z13bitonicKernelPviP4int4jii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding dominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: reconvergence points for _Z13bitonicKernelPviP4int4jii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2868 (_2.ptx:693) @%p1 bra $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2910 (_2.ptx:716) @%p4 bra $Lt_4_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2928 (_2.ptx:720) @%p5 bra $Lt_4_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2938 (_2.ptx:722) @%p6 bra $Lt_4_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2948 (_2.ptx:724) bra.uni $Lt_4_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2968 (_2.ptx:730) bra.uni $Lt_4_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x29c8 (_2.ptx:745) @!%p7 bra $Lt_4_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x29d8 (_2.ptx:748) bra.uni $LDWendi__Z7comparePKviS0_i_184_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x29e8 (_2.ptx:751) @!%p8 bra $Lt_4_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x29f8 (_2.ptx:754) bra.uni $LDWendi__Z7comparePKviS0_i_184_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2a20 (_2.ptx:765) @%p9 bra $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2a38 (_2.ptx:768) bra.uni $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2a50 (_2.ptx:773) @%p10 bra $Lt_4_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2a60 (_2.ptx:775) @%p11 bra $Lt_4_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2a70 (_2.ptx:777) bra.uni $Lt_4_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2a90 (_2.ptx:783) bra.uni $Lt_4_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2af0 (_2.ptx:798) @!%p12 bra $Lt_4_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2b00 (_2.ptx:801) bra.uni $LDWendi__Z7comparePKviS0_i_184_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2b10 (_2.ptx:804) @!%p13 bra $Lt_4_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2b20 (_2.ptx:807) bra.uni $LDWendi__Z7comparePKviS0_i_184_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2b48 (_2.ptx:818) @%p14 bra $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13bitonicKernelPviP4int4jii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13bitonicKernelPviP4int4jii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45960_37_non_const_bs_cmpbuf8352" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: reconvergence points for _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2bc0 (_2.ptx:854) @%p1 bra $Lt_5_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c00 (_2.ptx:867) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2be8 (_2.ptx:860) bra.uni $Lt_5_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c00 (_2.ptx:867) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2c50 (_2.ptx:880) @%p2 bra $Lt_5_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fd8 (_2.ptx:1032) mul.lo.s32 %r12, %r12, 2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2c68 (_2.ptx:884) @%p3 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2cb0 (_2.ptx:893) @%p4 bra $Lt_5_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2d00 (_2.ptx:904) @%p6 bra $Lt_5_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d10 (_2.ptx:906) @%p7 bra $Lt_5_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2d20 (_2.ptx:908) bra.uni $Lt_5_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2d40 (_2.ptx:914) bra.uni $Lt_5_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2da0 (_2.ptx:929) @!%p8 bra $Lt_5_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2db0 (_2.ptx:932) bra.uni $LDWendi__Z7comparePKviS0_i_185_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2dc0 (_2.ptx:935) @!%p9 bra $Lt_5_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2dd0 (_2.ptx:938) bra.uni $LDWendi__Z7comparePKviS0_i_185_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2df8 (_2.ptx:949) @%p10 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2e20 (_2.ptx:954) bra.uni $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2e70 (_2.ptx:966) @%p11 bra $Lt_5_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2e80 (_2.ptx:968) @%p12 bra $Lt_5_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2e90 (_2.ptx:970) bra.uni $Lt_5_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2eb0 (_2.ptx:976) bra.uni $Lt_5_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2f10 (_2.ptx:991) @!%p13 bra $Lt_5_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2f20 (_2.ptx:994) bra.uni $LDWendi__Z7comparePKviS0_i_185_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2f30 (_2.ptx:997) @!%p14 bra $Lt_5_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2f40 (_2.ptx:1000) bra.uni $LDWendi__Z7comparePKviS0_i_185_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2f68 (_2.ptx:1011) @%p15 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2fd0 (_2.ptx:1029) @%p16 bra $Lt_5_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fd8 (_2.ptx:1032) mul.lo.s32 %r12, %r12, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x2ff0 (_2.ptx:1035) @%p17 bra $Lt_5_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ff8 (_2.ptx:1036) mov.s32 %r65, 256;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x3010 (_2.ptx:1039) @%p18 bra $Lt_5_24834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3050 (_2.ptx:1050) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_46035_40_non_const_bs_shared12496" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46032_30_non_const_bs_pStart" from 0x1000 to 0x1004 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46033_30_non_const_bs_pEnd" from 0x1004 to 0x1008 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46034_30_non_const_bs_numElement" from 0x1008 to 0x100c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: reconvergence points for _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3090 (_2.ptx:1080) @%p1 bra $Lt_6_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (_2.ptx:1316) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3098 (_2.ptx:1081) bra.uni $LBB44__Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (_2.ptx:1316) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x30d8 (_2.ptx:1091) @%p2 bra $Lt_6_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3148 (_2.ptx:1110) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3180 (_2.ptx:1117) @%p3 bra $Lt_6_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31e0 (_2.ptx:1134) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x31c8 (_2.ptx:1127) bra.uni $Lt_6_18690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31e0 (_2.ptx:1134) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3230 (_2.ptx:1147) @%p4 bra $Lt_6_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35b8 (_2.ptx:1299) mul.lo.s32 %r27, %r27, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3248 (_2.ptx:1151) @%p5 bra $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3290 (_2.ptx:1160) @%p6 bra $Lt_6_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x32e0 (_2.ptx:1171) @%p8 bra $Lt_6_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x32f0 (_2.ptx:1173) @%p9 bra $Lt_6_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3300 (_2.ptx:1175) bra.uni $Lt_6_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3320 (_2.ptx:1181) bra.uni $Lt_6_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3380 (_2.ptx:1196) @!%p10 bra $Lt_6_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3390 (_2.ptx:1199) bra.uni $LDWendi__Z7comparePKviS0_i_186_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x33a0 (_2.ptx:1202) @!%p11 bra $Lt_6_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x33b0 (_2.ptx:1205) bra.uni $LDWendi__Z7comparePKviS0_i_186_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x33d8 (_2.ptx:1216) @%p12 bra $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x3400 (_2.ptx:1221) bra.uni $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x3450 (_2.ptx:1233) @%p13 bra $Lt_6_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x3460 (_2.ptx:1235) @%p14 bra $Lt_6_25090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x3470 (_2.ptx:1237) bra.uni $Lt_6_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x3490 (_2.ptx:1243) bra.uni $Lt_6_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x34f0 (_2.ptx:1258) @!%p15 bra $Lt_6_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x3500 (_2.ptx:1261) bra.uni $LDWendi__Z7comparePKviS0_i_186_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x3510 (_2.ptx:1264) @!%p16 bra $Lt_6_25858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x3520 (_2.ptx:1267) bra.uni $LDWendi__Z7comparePKviS0_i_186_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x3548 (_2.ptx:1278) @%p17 bra $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x35b0 (_2.ptx:1296) @%p18 bra $Lt_6_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35b8 (_2.ptx:1299) mul.lo.s32 %r27, %r27, 2;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x35d0 (_2.ptx:1302) @%p19 bra $Lt_6_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35d8 (_2.ptx:1303) ld.shared.s32 %r80, [__cuda_local_var_46034_30_non_const_bs_numElement];
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x35e8 (_2.ptx:1305) @%p20 bra $LBB44__Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (_2.ptx:1316) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17initialize_kernelP4int4iiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: reconvergence points for _Z17initialize_kernelP4int4iiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x36b8 (_2.ptx:1348) @%p1 bra $Lt_7_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3708 (_2.ptx:1361) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17initialize_kernelP4int4iiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17initialize_kernelP4int4iiS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z19getIntYArray_kernelP4int2iiPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: reconvergence points for _Z19getIntYArray_kernelP4int2iiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3798 (_2.ptx:1393) @%p1 bra $Lt_8_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37e8 (_2.ptx:1406) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19getIntYArray_kernelP4int2iiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19getIntYArray_kernelP4int2iiPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z17getXYArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17getXYArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3878 (_2.ptx:1438) @%p1 bra $Lt_9_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38c8 (_2.ptx:1452) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17getXYArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17getXYArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17getZWArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17getZWArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3958 (_2.ptx:1484) @%p1 bra $Lt_10_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39a8 (_2.ptx:1498) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17getZWArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17getZWArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17setXYArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17setXYArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3a38 (_2.ptx:1530) @%p1 bra $Lt_11_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a90 (_2.ptx:1545) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17setXYArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17setXYArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17setZWArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17setZWArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3b20 (_2.ptx:1577) @%p1 bra $Lt_12_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b80 (_2.ptx:1594) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17setZWArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17setZWArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17copyChunks_kernelPviP4int2iPiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: reconvergence points for _Z17copyChunks_kernelPviP4int2iPiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3c10 (_2.ptx:1628) @%p1 bra $Lt_13_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d08 (_2.ptx:1667) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3c70 (_2.ptx:1642) @%p2 bra $Lt_13_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d00 (_2.ptx:1664) st.global.v2.s32 [%rd4+0], {%r19,%r18};
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3cf8 (_2.ptx:1662) @%p3 bra $Lt_13_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d00 (_2.ptx:1664) st.global.v2.s32 [%rd4+0], {%r19,%r18};
GPGPU-Sim PTX: ... end of reconvergence points for _Z17copyChunks_kernelPviP4int2iPiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17copyChunks_kernelPviP4int2iPiS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z23getChunkBoundary_kernelPviP4int4iPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding dominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: reconvergence points for _Z23getChunkBoundary_kernelPviP4int4iPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3d98 (_2.ptx:1701) @%p1 bra $Lt_14_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f60 (_2.ptx:1780) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3db8 (_2.ptx:1705) @%p2 bra $Lt_14_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_2.ptx:1774) ld.param.u64 %rd10, [__cudaparm__Z23getChunkBoundary_kernelPviP4int4iPi_d_startArray];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3dc8 (_2.ptx:1707) bra.uni $Lt_14_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_2.ptx:1774) ld.param.u64 %rd10, [__cudaparm__Z23getChunkBoundary_kernelPviP4int4iPi_d_startArray];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e40 (_2.ptx:1726) @%p4 bra $Lt_14_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3e50 (_2.ptx:1728) @%p5 bra $Lt_14_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3e60 (_2.ptx:1730) bra.uni $Lt_14_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3e80 (_2.ptx:1736) bra.uni $Lt_14_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3ee0 (_2.ptx:1751) @!%p6 bra $Lt_14_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3ef0 (_2.ptx:1754) bra.uni $LDWendi__Z7comparePKviS0_i_194_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3f00 (_2.ptx:1757) @!%p7 bra $Lt_14_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3f10 (_2.ptx:1760) bra.uni $LDWendi__Z7comparePKviS0_i_194_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX: ... end of reconvergence points for _Z23getChunkBoundary_kernelPviP4int4iPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z23getChunkBoundary_kernelPviP4int4iPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z22setBoundaryInt2_kernelPiiiiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z22setBoundaryInt2_kernelPiiiiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3ff0 (_2.ptx:1813) @%p1 bra $Lt_15_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4070 (_2.ptx:1836) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4028 (_2.ptx:1820) @%p2 bra $Lt_15_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4048 (_2.ptx:1829) ld.param.u64 %rd5, [__cudaparm__Z22setBoundaryInt2_kernelPiiiiP4int2_d_boundaryRange];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4038 (_2.ptx:1823) bra.uni $Lt_15_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4048 (_2.ptx:1829) ld.param.u64 %rd5, [__cudaparm__Z22setBoundaryInt2_kernelPiiiiP4int2_d_boundaryRange];
GPGPU-Sim PTX: ... end of reconvergence points for _Z22setBoundaryInt2_kernelPiiiiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22setBoundaryInt2_kernelPiiiiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z20writeBoundary_kerneliiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z20writeBoundary_kerneliiPiS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4100 (_2.ptx:1869) @%p1 bra $Lt_16_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4188 (_2.ptx:1890) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4140 (_2.ptx:1877) @%p2 bra $Lt_16_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4188 (_2.ptx:1890) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20writeBoundary_kerneliiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20writeBoundary_kerneliiPiS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_3.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_0ir6rU"
Running: cat _ptx_0ir6rU | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_tT0kLu
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_tT0kLu --output-file  /dev/null 2> _ptx_0ir6rUinfo"
GPGPU-Sim PTX: Kernel '_Z20writeBoundary_kerneliiPiS_S_' : regs=8, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z22setBoundaryInt2_kernelPiiiiP4int2' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z23getChunkBoundary_kernelPviP4int4iPi' : regs=8, lmem=0, smem=0, cmem=76
GPGPU-Sim PTX: Kernel '_Z17copyChunks_kernelPviP4int2iPiS_' : regs=12, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z17setZWArray_kernelP4int4iiP4int2' : regs=8, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17setXYArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17getZWArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17getXYArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z19getIntYArray_kernelP4int2iiPi' : regs=8, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17initialize_kernelP4int4iiS_' : regs=10, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_' : regs=23, lmem=0, smem=4108, cmem=84
GPGPU-Sim PTX: Kernel '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_' : regs=23, lmem=0, smem=4096, cmem=76
GPGPU-Sim PTX: Kernel '_Z13bitonicKernelPviP4int4jii' : regs=18, lmem=0, smem=0, cmem=72
GPGPU-Sim PTX: Kernel '_Z21unitBitonicSortKernelPviP4int4ji' : regs=21, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: Kernel '_Z21partBitonicSortKernelPviP4int4jii' : regs=19, lmem=0, smem=4096, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_0ir6rU _ptx2_tT0kLu _ptx_0ir6rUinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22setBoundaryInt2_kernelPiiiiP4int2 : hostFun 0x0x405c35, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z23getChunkBoundary_kernelPviP4int4iPi : hostFun 0x0x405b12, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17copyChunks_kernelPviP4int2iPiS_ : hostFun 0x0x4059e3, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17setZWArray_kernelP4int4iiP4int2 : hostFun 0x0x4058a0, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17setXYArray_kernelP4int4iiP4int2 : hostFun 0x0x4057b1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17getZWArray_kernelP4int4iiP4int2 : hostFun 0x0x4056c2, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17getXYArray_kernelP4int4iiP4int2 : hostFun 0x0x4055d3, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19getIntYArray_kernelP4int2iiPi : hostFun 0x0x4054e4, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17initialize_kernelP4int4iiS_ : hostFun 0x0x4053eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_ : hostFun 0x0x4052d1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_ : hostFun 0x0x40515f, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z13bitonicKernelPviP4int4jii : hostFun 0x0x405032, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z21unitBitonicSortKernelPviP4int4ji : hostFun 0x0x404ee5, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z21partBitonicSortKernelPviP4int4jii : hostFun 0x0x404db8, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=MarsScan.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb0ELb1EEvPiPKiS0_iii : hostFun 0x0x402ffb, fat_cubin_handle = 3
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z8buildSumPi" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z8buildSumPi" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16scanRootToLeavesPij" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16scanRootToLeavesPij" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12prescanBlockILb1EEvPiiS0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12prescanBlockILb1EEvPiiS0_" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12prescanBlockILb1EEvPiiS0_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16clearLastElementILb1EEvPiS0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16clearLastElementILb1EEvPiS0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16clearLastElementILb1EEvPiS0_i" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x20 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x20 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12prescanBlockILb0EEvPiiS0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12prescanBlockILb0EEvPiiS0_" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12prescanBlockILb0EEvPiiS0_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16clearLastElementILb0EEvPiS0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16clearLastElementILb0EEvPiS0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16clearLastElementILb0EEvPiS0_i" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z8buildSumPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8buildSumPi'...
GPGPU-Sim PTX: reconvergence points for _Z8buildSumPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x41c0 (_3.ptx:85) @%p1 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d0 (_3.ptx:128) mov.s32 %r21, %r5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x41e8 (_3.ptx:92) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4298 (_3.ptx:117) mul.lo.u32 %r5, %r5, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x42b8 (_3.ptx:122) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c0 (_3.ptx:123) bra.uni $Lt_0_2050;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x42c0 (_3.ptx:123) bra.uni $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d0 (_3.ptx:128) mov.s32 %r21, %r5;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8buildSumPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8buildSumPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z16scanRootToLeavesPij'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding dominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding postdominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: reconvergence points for _Z16scanRootToLeavesPij...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4320 (_3.ptx:148) @%p1 bra $Lt_1_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4428 (_3.ptx:192) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4350 (_3.ptx:158) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4410 (_3.ptx:187) mul.lo.s32 %r6, %r6, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4420 (_3.ptx:189) @%p3 bra $Lt_1_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4428 (_3.ptx:192) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16scanRootToLeavesPij
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16scanRootToLeavesPij'.
GPGPU-Sim PTX: instruction assembly for function '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12prescanBlockILb1EEvPiiS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12prescanBlockILb1EEvPiiS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4658 (_3.ptx:291) @%p1 bra $Lt_3_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4770 (_3.ptx:335) mov.u32 %r23, %ntid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4680 (_3.ptx:298) @%p2 bra $Lt_3_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4730 (_3.ptx:323) mul.lo.u32 %r7, %r7, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4750 (_3.ptx:328) @%p3 bra $Lt_3_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4758 (_3.ptx:329) bra.uni $Lt_3_6146;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4758 (_3.ptx:329) bra.uni $Lt_3_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4770 (_3.ptx:335) mov.u32 %r23, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4788 (_3.ptx:338) @%p4 bra $Lt_3_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4820 (_3.ptx:361) mov.s32 %r34, %r7;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4838 (_3.ptx:364) @%p6 bra $Lt_3_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4938 (_3.ptx:407) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4860 (_3.ptx:373) @%p7 bra $Lt_3_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4920 (_3.ptx:402) mul.lo.s32 %r36, %r36, 2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4930 (_3.ptx:404) @%p8 bra $Lt_3_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4938 (_3.ptx:407) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12prescanBlockILb1EEvPiiS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12prescanBlockILb1EEvPiiS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16clearLastElementILb1EEvPiS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z16clearLastElementILb1EEvPiS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4988 (_3.ptx:427) @%p1 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a08 (_3.ptx:447) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16clearLastElementILb1EEvPiS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16clearLastElementILb1EEvPiS0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4cb8 (_3.ptx:562) @%p1 bra $Lt_6_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4cf8 (_3.ptx:573) ld.s32 %r23, [%rd16+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4ce8 (_3.ptx:569) bra.uni $Lt_6_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4cf8 (_3.ptx:573) ld.s32 %r23, [%rd16+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4e10 (_3.ptx:620) @%p1 bra $Lt_7_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e60 (_3.ptx:633) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12prescanBlockILb0EEvPiiS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12prescanBlockILb0EEvPiiS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4e98 (_3.ptx:651) @%p1 bra $Lt_8_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fb0 (_3.ptx:695) mov.u32 %r21, %ntid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4ec0 (_3.ptx:658) @%p2 bra $Lt_8_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f70 (_3.ptx:683) mul.lo.u32 %r5, %r5, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4f90 (_3.ptx:688) @%p3 bra $Lt_8_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f98 (_3.ptx:689) bra.uni $Lt_8_6658;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4f98 (_3.ptx:689) bra.uni $Lt_8_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fb0 (_3.ptx:695) mov.u32 %r21, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4fc8 (_3.ptx:698) @%p4 bra $Lt_8_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5018 (_3.ptx:711) mov.s32 %r28, %r5;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5030 (_3.ptx:714) @%p5 bra $Lt_8_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5130 (_3.ptx:757) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5058 (_3.ptx:723) @%p6 bra $Lt_8_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5118 (_3.ptx:752) mul.lo.s32 %r30, %r30, 2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5128 (_3.ptx:754) @%p7 bra $Lt_8_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5130 (_3.ptx:757) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12prescanBlockILb0EEvPiiS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12prescanBlockILb0EEvPiiS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16clearLastElementILb0EEvPiS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z16clearLastElementILb0EEvPiS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5160 (_3.ptx:773) @%p1 bra $Lt_9_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x51b8 (_3.ptx:787) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16clearLastElementILb0EEvPiS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16clearLastElementILb0EEvPiS0_i'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_45881_33_non_const_uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddPiS_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z10uniformAddPiS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x51d8 (_3.ptx:807) @%p1 bra $Lt_10_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5228 (_3.ptx:820) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10uniformAddPiS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10uniformAddPiS_iii'.
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb1ELb0EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5328 (_3.ptx:873) @%p1 bra $Lt_11_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5358 (_3.ptx:881) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5348 (_3.ptx:877) bra.uni $Lt_11_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5358 (_3.ptx:881) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5450 (_3.ptx:915) @%p2 bra $Lt_11_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5558 (_3.ptx:957) mov.u32 %r37, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5470 (_3.ptx:921) @%p3 bra $Lt_11_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5520 (_3.ptx:946) mul.lo.u32 %r21, %r21, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5540 (_3.ptx:951) @%p4 bra $Lt_11_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5548 (_3.ptx:952) bra.uni $Lt_11_10498;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5548 (_3.ptx:952) bra.uni $Lt_11_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5558 (_3.ptx:957) mov.u32 %r37, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5568 (_3.ptx:959) @%p5 bra $Lt_11_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5610 (_3.ptx:984) mov.s32 %r48, %r21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5628 (_3.ptx:987) @%p7 bra $Lt_11_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5728 (_3.ptx:1030) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5650 (_3.ptx:996) @%p8 bra $Lt_11_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5710 (_3.ptx:1025) mul.lo.s32 %r50, %r50, 2;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5720 (_3.ptx:1027) @%p9 bra $Lt_11_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5728 (_3.ptx:1030) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb1ELb0EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb1ELb1EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5790 (_3.ptx:1063) @%p1 bra $Lt_12_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57c0 (_3.ptx:1071) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x57b0 (_3.ptx:1067) bra.uni $Lt_12_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57c0 (_3.ptx:1071) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5850 (_3.ptx:1090) @!%p2 bra $Lt_12_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5890 (_3.ptx:1101) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5880 (_3.ptx:1097) bra.uni $Lt_12_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5890 (_3.ptx:1101) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x58e0 (_3.ptx:1112) @%p3 bra $Lt_12_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59e8 (_3.ptx:1154) mov.u32 %r38, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5900 (_3.ptx:1118) @%p4 bra $Lt_12_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59b0 (_3.ptx:1143) mul.lo.u32 %r22, %r22, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x59d0 (_3.ptx:1148) @%p5 bra $Lt_12_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59d8 (_3.ptx:1149) bra.uni $Lt_12_11010;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x59d8 (_3.ptx:1149) bra.uni $Lt_12_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59e8 (_3.ptx:1154) mov.u32 %r38, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x59f8 (_3.ptx:1156) @%p6 bra $Lt_12_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5aa0 (_3.ptx:1181) mov.s32 %r49, %r22;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5ab8 (_3.ptx:1184) @%p8 bra $Lt_12_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_3.ptx:1227) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5ae0 (_3.ptx:1193) @%p9 bra $Lt_12_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ba0 (_3.ptx:1222) mul.lo.s32 %r51, %r51, 2;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5bb0 (_3.ptx:1224) @%p10 bra $Lt_12_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_3.ptx:1227) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5be0 (_3.ptx:1233) @!%p2 bra $Lt_12_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c18 (_3.ptx:1243) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb1ELb1EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb0ELb0EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5c40 (_3.ptx:1265) @%p1 bra $Lt_13_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c70 (_3.ptx:1273) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5c60 (_3.ptx:1269) bra.uni $Lt_13_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c70 (_3.ptx:1273) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5d68 (_3.ptx:1307) @%p2 bra $Lt_13_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e70 (_3.ptx:1349) mov.u32 %r37, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5d88 (_3.ptx:1313) @%p3 bra $Lt_13_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e38 (_3.ptx:1338) mul.lo.u32 %r21, %r21, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5e58 (_3.ptx:1343) @%p4 bra $Lt_13_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e60 (_3.ptx:1344) bra.uni $Lt_13_11010;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5e60 (_3.ptx:1344) bra.uni $Lt_13_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e70 (_3.ptx:1349) mov.u32 %r37, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5e80 (_3.ptx:1351) @%p5 bra $Lt_13_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ed0 (_3.ptx:1364) mov.s32 %r43, %r21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5ee8 (_3.ptx:1367) @%p6 bra $Lt_13_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fe8 (_3.ptx:1410) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5f10 (_3.ptx:1376) @%p7 bra $Lt_13_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fd0 (_3.ptx:1405) mul.lo.s32 %r45, %r45, 2;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5fe0 (_3.ptx:1407) @%p8 bra $Lt_13_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fe8 (_3.ptx:1410) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb0ELb0EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb0ELb1EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6050 (_3.ptx:1443) @%p1 bra $Lt_14_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6080 (_3.ptx:1451) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6070 (_3.ptx:1447) bra.uni $Lt_14_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6080 (_3.ptx:1451) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6110 (_3.ptx:1470) @!%p2 bra $Lt_14_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6150 (_3.ptx:1481) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6140 (_3.ptx:1477) bra.uni $Lt_14_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6150 (_3.ptx:1481) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x61a0 (_3.ptx:1492) @%p3 bra $Lt_14_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62a8 (_3.ptx:1534) mov.u32 %r38, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x61c0 (_3.ptx:1498) @%p4 bra $Lt_14_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6270 (_3.ptx:1523) mul.lo.u32 %r22, %r22, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6290 (_3.ptx:1528) @%p5 bra $Lt_14_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6298 (_3.ptx:1529) bra.uni $Lt_14_11522;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6298 (_3.ptx:1529) bra.uni $Lt_14_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62a8 (_3.ptx:1534) mov.u32 %r38, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x62b8 (_3.ptx:1536) @%p6 bra $Lt_14_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6308 (_3.ptx:1549) mov.s32 %r44, %r22;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x6320 (_3.ptx:1552) @%p7 bra $Lt_14_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6420 (_3.ptx:1595) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x6348 (_3.ptx:1561) @%p8 bra $Lt_14_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6408 (_3.ptx:1590) mul.lo.s32 %r46, %r46, 2;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x6418 (_3.ptx:1592) @%p9 bra $Lt_14_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6420 (_3.ptx:1595) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x6448 (_3.ptx:1601) @!%p2 bra $Lt_14_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_3.ptx:1611) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb0ELb1EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_2.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_IRa1Ua"
Running: cat _ptx_IRa1Ua | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_sxXIhT
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_sxXIhT --output-file  /dev/null 2> _ptx_IRa1Uainfo"
GPGPU-Sim PTX: Kernel '_Z7prescanILb0ELb1EEvPiPKiS0_iii' : regs=13, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb0ELb0EEvPiPKiS0_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb1ELb1EEvPiPKiS0_iii' : regs=13, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z10uniformAddPiS_iii' : regs=10, lmem=0, smem=16, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_IRa1Ua _ptx2_sxXIhT _ptx_IRa1Uainfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb0ELb0EEvPiPKiS0_iii : hostFun 0x0x402fab, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb1ELb1EEvPiPKiS0_iii : hostFun 0x0x402f5b, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb1ELb0EEvPiPKiS0_iii : hostFun 0x0x402f0b, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddPiS_iii : hostFun 0x0x402688, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=main.cu
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
 PCI-E I/O:		509.139000ms

GPGPU-Sim PTX: cudaLaunch for 0x0x408a33 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' to stream 0, gridDim= (2046,1,1) blockDim = (256,1,1) 
kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(54,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 150560 (ipc=301.1) sim_rate=8856 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 07:38:51 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(61,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 276672 (ipc=276.7) sim_rate=15370 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 07:38:52 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(38,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(61,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(36,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(48,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(34,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 756352 (ipc=378.2) sim_rate=26081 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 07:39:03 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(1,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 804064 (ipc=321.6) sim_rate=26802 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 07:39:04 2016
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(8,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(3,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3988,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3989,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 978624 (ipc=244.7) sim_rate=31568 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 07:39:05 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4083,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4084,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4095,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4096,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4118,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4119,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4119,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4120,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4175,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4176,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4188,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(4189,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (4214,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(4215,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4219,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4220,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4220,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4221,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4232,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4233,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4259,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(4260,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4264,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4265,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4266,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4267,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(94,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4297,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4298,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4303,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4304,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4313,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(4314,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4315,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4316,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4318,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(4319,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4326,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4326,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4327,0)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4327,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4328,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4329,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (4329,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(4330,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4338,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4339,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4349,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4350,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4352,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4353,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4354,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4355,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4367,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4368,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4368,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4369,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4375,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4376,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4376,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4377,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4386,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4387,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4391,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(4392,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4393,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(4394,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4405,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4406,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4408,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4409,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4413,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4414,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (4415,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(4416,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4416,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4417,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4419,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4420,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4425,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(4426,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4429,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4430,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (4431,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4431,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4431,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4432,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4432,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(4433,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(125,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4443,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(4444,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4448,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4449,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4455,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4456,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4470,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4470,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(4471,0)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4471,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4476,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4477,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4477,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4478,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4484,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4485,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4485,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(4486,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4495,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(4496,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1189344 (ipc=264.3) sim_rate=37167 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 07:39:06 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4504,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (4504,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4505,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(4505,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (4508,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(4509,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4509,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4510,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4515,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(4516,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (4517,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(4518,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4530,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4531,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4532,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4533,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4534,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(4535,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4547,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4548,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4560,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4560,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4561,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(101,0,0) tid=(191,0,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4562,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4570,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4570,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4571,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4572,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (4572,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(4573,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (4575,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(4576,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4581,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4582,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4586,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4587,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4588,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4589,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (4590,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(4591,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (4594,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(4595,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4595,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4595,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4596,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (4596,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(4597,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(4597,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4614,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4615,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4632,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4633,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4652,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4653,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4661,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4661,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4662,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4663,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(149,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4679,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(4680,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (4699,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(4700,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4708,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4709,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4715,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4716,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4739,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4740,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4742,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4743,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(146,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(136,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1606944 (ipc=321.4) sim_rate=48695 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 07:39:07 2016
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(124,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(155,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(170,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5956,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5957,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1886912 (ipc=314.5) sim_rate=55497 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 07:39:08 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(115,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6335,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6336,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (6353,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6354,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6648,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6649,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (6653,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(6654,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6657,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(6658,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(172,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6817,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6818,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (6818,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6818,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6819,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6819,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (6826,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(6827,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6835,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(6836,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6918,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(6919,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6992,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6993,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 2085792 (ipc=298.0) sim_rate=59594 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 07:39:09 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7000,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7001,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(129,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7053,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(7054,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7057,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7058,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7058,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(7059,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (7093,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(7094,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7132,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(7133,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7139,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7140,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (7209,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(7210,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7233,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(7234,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (7250,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(7251,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (7251,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(7252,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7255,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7256,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (7277,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(7278,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7285,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(7286,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(117,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7311,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7312,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7315,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(7316,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (7338,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(7339,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7339,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(7340,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (7342,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(7343,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7346,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7347,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (7347,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(7348,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (7378,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(7379,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7379,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(7380,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7382,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(7383,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7385,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(7386,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (7409,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(7410,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (7410,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(7411,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7411,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (7411,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(7412,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(7412,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7449,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7449,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7450,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(7450,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(217,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (7453,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(7454,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7454,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(7455,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7465,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(7466,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7488,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(7489,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7499,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(7500,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 2330304 (ipc=310.7) sim_rate=64730 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 07:39:10 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (7514,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(7515,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (7516,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(7517,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (7520,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7520,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(7521,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(7521,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (7535,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(7536,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7540,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(7541,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7548,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(7549,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (7563,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(7564,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (7579,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(7580,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(162,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (7587,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(7588,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (7610,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(7611,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7613,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7614,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7615,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(7616,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (7622,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(7623,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (7627,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(7628,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7637,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7638,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7640,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(7641,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (7688,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (7688,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(7689,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(7689,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(239,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7716,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(7717,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (7720,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(7721,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (7723,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(7724,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7744,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7744,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7745,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(7745,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7748,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(7749,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7754,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(7755,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7773,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(7774,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (7784,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(7785,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (7811,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(7812,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(257,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7834,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(7835,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7839,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(7840,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (7848,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(7849,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7861,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(7862,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (7883,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(7884,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7912,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(7913,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (7943,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(7944,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(247,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (7965,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(7966,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (7983,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(7984,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 2701504 (ipc=337.7) sim_rate=73013 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 07:39:11 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (8052,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(8053,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(252,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (8105,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(8106,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (8134,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(8135,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (8149,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(8150,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8158,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8159,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(270,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (8360,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(8361,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8382,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8383,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (8428,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(8429,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 2940448 (ipc=345.9) sim_rate=77380 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 07:39:12 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8576,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8577,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(274,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (8671,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(8672,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8834,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8835,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8858,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(8859,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8874,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8875,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8876,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(8877,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8916,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8917,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (8917,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(8918,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8919,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8920,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9011,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(9012,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(283,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9127,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(9128,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (9241,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(9242,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (9243,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(9244,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9310,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(9311,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (9321,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(9322,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(258,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9377,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9378,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (9475,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(9476,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9487,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9488,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9497,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9498,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 3198144 (ipc=336.6) sim_rate=82003 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 07:39:13 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (9501,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(9502,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9557,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(9558,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9565,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9566,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9647,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(9648,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(286,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9667,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9668,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9691,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(9692,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (9696,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(9697,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (9817,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(9818,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9837,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9838,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9842,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9843,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(300,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9905,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(9906,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9919,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9920,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9929,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9929,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9930,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9930,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9944,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(9945,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9958,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9959,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9981,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(9982,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 3385984 (ipc=338.6) sim_rate=84649 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 07:39:14 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (10000,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(10001,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10029,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (10029,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(10030,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(10030,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (10031,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(10032,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (10079,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(10080,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (10082,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(10083,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (10083,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(10084,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (10109,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (10109,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(10110,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(10110,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(318,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (10135,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(10136,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (10159,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(10160,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (10170,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(10171,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (10186,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(10187,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (10193,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(10194,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (10195,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(10196,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (10198,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(10199,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (10242,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(10243,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (10251,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(10252,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (10266,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(10267,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (10276,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(10277,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(271,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (10328,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(10329,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10351,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10352,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10352,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10353,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (10353,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(10354,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (10409,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(10410,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(287,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (10494,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(10495,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (10496,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(10497,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (10498,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(10499,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10499,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(10500,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 3667744 (ipc=349.3) sim_rate=89457 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 07:39:15 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (10550,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(10551,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (10567,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(10568,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (10582,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(10583,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10586,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(10587,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (10591,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (10591,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(10592,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(10592,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (10599,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(10600,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10605,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(10606,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(284,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10644,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(10645,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (10689,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(10690,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (10729,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(10730,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (10745,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (10745,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(10746,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(10747,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (10758,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(10759,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (10792,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(10793,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(306,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10816,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(10817,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (10823,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(10824,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (10867,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(10868,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10916,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(10917,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (10923,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(10924,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10947,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(10948,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (10962,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(10963,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (10971,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(10972,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 3911136 (ipc=355.6) sim_rate=93122 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 07:39:16 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(361,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11017,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(11018,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (11157,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(11158,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (11221,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(11222,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11273,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11274,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(296,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11298,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(11299,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (11312,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(11313,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (11320,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(11321,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (11331,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(11332,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11337,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11338,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (11392,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(11393,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11485,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11486,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11486,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(11487,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (11495,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(11496,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11499,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11500,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(371,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11604,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(11605,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (11638,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(11639,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (11659,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(11660,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (11667,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(11668,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (11683,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(11684,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (11867,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(11868,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (11895,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(11896,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (11930,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(11931,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(380,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (11972,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(11973,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 4223424 (ipc=352.0) sim_rate=98219 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 07:39:17 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12096,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(12097,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (12147,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(12148,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (12253,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(12254,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12264,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(12265,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (12274,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (12274,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(12275,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(12275,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12277,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(12278,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(358,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (12340,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(12341,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (12409,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(12410,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (12447,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(12448,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (12477,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(12478,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 4375392 (ipc=350.0) sim_rate=99440 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 07:39:18 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (12542,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(12543,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(390,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (12580,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(12581,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (12582,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(12583,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (12586,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(12587,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (12590,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(12591,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (12592,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(12593,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (12620,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(12621,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (12669,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(12670,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (12701,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(12702,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (12762,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(12763,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (12768,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(12769,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (12770,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(12771,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (12779,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(12780,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(405,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12852,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12852,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(12853,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(12853,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (12886,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(12887,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (12888,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(12889,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (12933,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(12934,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (12960,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(12961,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 4585024 (ipc=352.7) sim_rate=101889 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 07:39:19 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (13007,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(13008,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(409,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (13022,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(13023,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (13032,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(13033,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (13034,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(13035,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (13036,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(13037,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13042,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(13043,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13044,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(13045,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13064,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(13065,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (13073,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(13074,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (13084,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(13085,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (13129,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(13130,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (13147,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(13148,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13170,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13171,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13175,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(13176,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(414,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (13282,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(13283,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13327,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13328,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (13331,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(13332,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (13362,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(13363,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(431,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13479,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13480,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 4809248 (ipc=356.2) sim_rate=104548 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 07:39:20 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13600,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(13601,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (13608,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(13609,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (13625,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(13626,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13627,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(13628,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (13650,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(13651,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (13657,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(13658,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (13683,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(13684,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (13713,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(13714,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(439,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (13746,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(13747,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13776,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(13777,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13818,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13819,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (13822,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(13823,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13844,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(13845,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13861,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13862,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (13890,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(13891,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (13917,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(13918,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13918,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13919,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13919,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13920,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(442,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (13983,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(13984,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (13986,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(13987,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13989,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13990,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14045,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(14046,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14061,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(14062,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14082,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(14083,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(453,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14187,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(14188,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14195,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(14196,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (14223,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(14224,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (14239,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(14240,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14241,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(14242,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (14255,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(14256,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (14287,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(14288,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14325,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(14326,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14377,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14378,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14394,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(14395,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(463,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 5193536 (ipc=358.2) sim_rate=110500 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 07:39:21 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (14603,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(14604,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14656,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(14657,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (14659,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(14660,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14661,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(14662,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (14663,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(14664,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (14679,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(14680,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (14690,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(14691,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(474,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (14787,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(14788,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (14788,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(14789,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (14798,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(14799,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (14881,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(14882,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (14960,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(14961,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (14989,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(14990,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 5348416 (ipc=356.6) sim_rate=111425 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 07:39:22 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (15007,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(15008,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(460,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15028,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(15029,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15053,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(15054,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (15069,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(15070,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (15099,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(15100,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (15103,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(15104,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15146,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(15147,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (15150,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(15151,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (15160,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(15161,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15225,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(15226,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15239,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(15240,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (15248,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(15249,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(492,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (15272,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(15273,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (15292,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(15293,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (15311,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(15312,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (15361,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(15362,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (15376,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(15377,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15381,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(15382,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15454,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(15455,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(499,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15486,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(15487,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (15487,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(15488,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15497,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(15498,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 5552896 (ipc=358.3) sim_rate=113324 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 07:39:23 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (15510,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(15511,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15535,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15536,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (15558,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(15559,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (15583,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(15584,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (15636,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(15637,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15655,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(15656,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15658,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(15659,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(496,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (15681,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(15682,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15697,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15698,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (15725,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(15726,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15813,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(15814,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15846,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15847,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15854,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(15855,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (15879,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(15880,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (15886,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(15887,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(516,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (15965,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(15966,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (15966,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(15967,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15969,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(15970,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 5770048 (ipc=360.6) sim_rate=115400 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 07:39:24 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (16003,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(16004,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (16099,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(16100,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16220,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(16221,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(524,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (16298,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(16299,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (16324,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(16325,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (16366,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(16367,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (16385,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(16386,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (16456,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(16457,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (16458,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(16459,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (16506,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(16507,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (16524,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(16525,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(475,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16590,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(16591,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (16646,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(16647,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (16688,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(16689,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (16689,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(16690,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (16714,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(16715,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16778,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(16779,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (16784,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(16785,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (16792,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(16793,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16795,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(16796,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (16804,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(16805,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16832,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(16833,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(538,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16849,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(16850,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (16859,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(16860,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (16865,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(16866,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16897,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16898,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 6096768 (ipc=358.6) sim_rate=119544 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 07:39:25 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (17001,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(17002,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (17010,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(17011,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (17051,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(17052,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(547,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17102,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17103,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17110,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17111,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (17168,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(17169,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (17177,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(17178,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17254,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17255,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (17278,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(17279,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(478,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17345,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(17346,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (17381,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(17382,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (17407,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(17408,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (17424,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(17425,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (17436,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(17437,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 6267104 (ipc=358.1) sim_rate=120521 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 07:39:26 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17558,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(17559,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17584,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17585,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17598,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17599,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (17657,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(17658,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(562,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (17667,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(17668,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (17679,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(17680,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (17699,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(17700,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (17709,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(17710,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (17768,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(17769,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (17779,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(17780,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (17783,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(17784,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17804,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(17805,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (17812,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(17813,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (17815,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(17816,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (17861,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(17862,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (17867,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(17868,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(575,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (17888,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(17889,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (17928,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(17929,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 6469280 (ipc=359.4) sim_rate=122061 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 07:39:27 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (18035,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(18036,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (18051,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(18052,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (18072,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(18073,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(504,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (18097,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(18098,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (18109,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(18110,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (18189,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (18189,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(18190,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(18190,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (18197,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(18198,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (18239,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(18240,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18250,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(18251,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (18284,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(18285,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(581,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (18343,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(18344,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (18358,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(18359,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (18406,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(18407,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (18408,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(18409,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (18424,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(18425,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (18433,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(18434,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (18441,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(18442,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18456,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(18457,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 6663296 (ipc=360.2) sim_rate=123394 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 07:39:28 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (18535,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(18536,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (18574,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(18575,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(599,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (18584,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(18585,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (18597,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(18598,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (18607,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(18608,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (18639,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(18640,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (18671,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(18672,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18679,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(18680,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (18687,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(18688,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (18755,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(18756,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (18787,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(18788,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(600,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (18838,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(18839,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (18850,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(18851,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (18855,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(18856,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (18912,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(18913,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (18929,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(18930,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (18978,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(18979,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 6880064 (ipc=362.1) sim_rate=125092 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 07:39:29 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (19006,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(19007,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(611,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (19048,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(19049,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19084,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(19085,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (19127,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(19128,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19210,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(19211,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19282,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(19283,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (19288,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(19289,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (19289,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(19290,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (19291,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(19292,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(549,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19333,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19334,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (19342,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(19343,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (19376,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(19377,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (19413,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(19414,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (19446,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(19447,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (19488,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(19489,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (19496,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(19497,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 7046976 (ipc=361.4) sim_rate=125838 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 07:39:30 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (19507,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(19508,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (19527,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(19528,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19576,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(19577,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (19578,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(19579,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(633,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (19605,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(19606,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (19640,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(19641,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (19674,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(19675,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19769,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19770,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19773,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(19774,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19802,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(19803,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (19824,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(19825,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(572,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19883,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(19884,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (19909,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(19910,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19914,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(19915,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (19954,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(19955,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (19963,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(19964,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (20010,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(20011,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (20122,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(20123,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(645,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (20167,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(20168,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (20176,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(20177,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20270,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(20271,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (20310,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(20311,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (20339,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(20340,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (20413,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(20414,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (20436,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(20437,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(652,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (20453,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(20454,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (20467,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(20468,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (20495,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(20496,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 7383264 (ipc=360.2) sim_rate=129530 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 07:39:31 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (20502,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(20503,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (20513,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(20514,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (20565,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(20566,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (20573,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(20574,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (20589,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(20590,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (20593,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(20594,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (20609,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(20610,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (20671,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(20672,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(602,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (20721,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(20722,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (20737,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(20738,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (20807,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(20808,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (20829,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(20830,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (20839,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(20840,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (20850,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(20851,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (20852,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(20853,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (20856,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(20857,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(667,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (20926,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(20927,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (20946,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(20947,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20990,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(20991,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 7598368 (ipc=361.8) sim_rate=131006 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 07:39:32 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (21000,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(21001,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (21047,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(21048,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (21083,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(21084,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21090,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(21091,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(680,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (21113,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(21114,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (21125,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(21126,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (21130,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(21131,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21191,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(21192,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (21224,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(21225,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (21256,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(21257,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21263,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(21264,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (21287,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(21288,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (21318,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(21319,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (21322,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(21323,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (21323,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(21324,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(689,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (21340,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(21341,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (21448,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(21449,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (21454,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(21455,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (21465,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(21466,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (21480,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(21481,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 7816832 (ipc=363.6) sim_rate=132488 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 07:39:33 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (21500,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(21501,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21504,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(21505,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(631,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (21589,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(21590,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (21607,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(21608,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21617,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(21618,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (21639,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(21640,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (21673,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(21674,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (21724,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(21725,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (21741,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(21742,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21749,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(21750,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(705,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21818,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(21819,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21972,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(21973,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (21994,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(21995,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 7991616 (ipc=363.3) sim_rate=133193 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 07:39:34 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (22000,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(22001,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (22009,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(22010,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (22036,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(22037,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (22040,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(22041,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (22146,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(22147,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(669,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (22224,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(22225,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (22246,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(22247,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (22248,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(22249,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (22286,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(22287,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (22374,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(22375,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (22462,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(22463,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (22466,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(22467,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (22484,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(22485,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(722,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 8135488 (ipc=361.6) sim_rate=133368 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 07:39:35 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (22570,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(22571,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (22675,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(22676,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (22679,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(22680,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (22682,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(22683,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(724,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (22833,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(22834,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (22877,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(22878,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (22889,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(22890,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (22927,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(22928,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (22936,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(22937,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22961,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(22962,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22963,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(22964,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (22999,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(23000,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 8283904 (ipc=360.2) sim_rate=133611 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 07:39:36 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (23013,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(23014,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23045,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (23045,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(23046,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(23046,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (23047,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(23048,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23049,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(23050,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23054,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(23055,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23062,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(23063,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23072,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(23073,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (23073,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(23074,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (23076,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(23077,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(746,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (23106,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(23107,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23138,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(23139,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (23193,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(23194,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23215,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(23216,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (23219,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(23220,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(737,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (23308,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(23309,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (23334,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(23335,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23396,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(23397,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(754,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (23461,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(23462,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (23464,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(23465,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (23487,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(23488,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 8533184 (ipc=363.1) sim_rate=135447 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 07:39:37 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (23505,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(23506,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (23517,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(23518,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (23520,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(23521,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23524,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(23525,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (23563,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(23564,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (23565,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(23566,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (23575,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(23576,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (23601,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(23602,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(760,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23690,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23691,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (23708,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(23709,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (23744,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(23745,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (23775,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(23776,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (23788,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(23789,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (23806,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(23807,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (23893,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(23894,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(767,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (23944,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(23945,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (23990,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(23991,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 8730080 (ipc=363.8) sim_rate=136407 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 07:39:38 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (24025,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(24026,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (24030,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(24031,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (24045,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(24046,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (24061,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(24062,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (24075,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(24076,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (24107,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(24108,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (24112,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(24113,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (24113,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(24114,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (24123,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(24124,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (24128,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(24129,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (24135,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(24136,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(784,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (24258,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(24259,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (24286,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(24287,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (24356,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(24357,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(744,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (24469,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(24470,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (24481,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(24482,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (24486,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(24487,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (24495,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(24496,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 8910336 (ipc=363.7) sim_rate=137082 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 07:39:39 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (24510,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(24511,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (24515,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(24516,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (24540,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(24541,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (24543,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(24544,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (24557,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(24558,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24578,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(24579,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (24633,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(24634,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (24666,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(24667,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(796,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24759,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(24760,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (24825,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(24826,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (24865,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(24866,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (24905,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(24906,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 9083232 (ipc=363.3) sim_rate=137624 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 07:39:40 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (25004,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(25005,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (25030,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(25031,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(804,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (25061,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(25062,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25104,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(25105,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (25156,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(25157,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (25165,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(25166,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (25213,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (25213,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(25214,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(25214,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (25256,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(25257,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (25284,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(25285,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(808,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (25385,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(25386,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (25408,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(25409,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (25433,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(25434,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25440,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(25441,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (25450,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(25451,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (25456,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(25457,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (25466,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(25467,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 9241216 (ipc=362.4) sim_rate=137928 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 07:39:41 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (25511,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(25512,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (25569,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(25570,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(812,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (25623,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(25624,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (25662,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(25663,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25781,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(25782,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (25783,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(25784,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25792,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(25793,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (25795,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(25796,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (25817,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(25818,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (25821,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(25822,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (25834,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(25835,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (25849,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(25850,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (25853,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(25854,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(826,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (25861,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(25862,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (25863,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(25864,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (25908,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(25909,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (25923,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(25924,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25963,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(25964,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (25983,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(25984,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (25986,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(25987,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (25999,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(26000,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 9445696 (ipc=363.3) sim_rate=138907 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 07:39:42 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(835,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (26050,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(26051,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (26157,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(26158,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (26161,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(26162,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (26165,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(26166,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (26172,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(26173,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (26197,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(26198,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (26207,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(26208,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (26217,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(26218,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (26231,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(26232,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(839,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (26254,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(26255,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (26313,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(26314,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (26352,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(26353,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (26403,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(26404,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (26484,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(26485,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (26487,0), 5 CTAs running
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(847,0,0) tid=(127,0,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(26488,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (26506,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(26507,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (26581,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(26582,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (26659,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(26660,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (26663,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(26664,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (26689,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(26690,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (26707,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(26708,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (26714,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(26715,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (26756,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(26757,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (26773,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(26774,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (26776,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(26777,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(866,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (26839,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(26840,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (26907,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(26908,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (26941,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(26942,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (26945,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(26946,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (26950,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(26951,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 9842176 (ipc=364.5) sim_rate=142640 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 07:39:43 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (27036,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(27037,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(870,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (27078,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(27079,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (27101,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(27102,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (27160,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(27161,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (27193,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(27194,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (27195,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(27196,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (27201,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(27202,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (27204,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(27205,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (27271,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(27272,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (27285,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(27286,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (27300,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(27301,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(883,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27362,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(27363,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (27376,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(27377,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (27384,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(27385,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (27459,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(27460,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (27463,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(27464,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (27490,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(27491,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 10024384 (ipc=364.5) sim_rate=143205 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 07:39:44 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27514,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(27515,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(879,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (27582,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(27583,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (27596,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(27597,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (27601,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(27602,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (27614,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(27615,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (27680,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(27681,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (27738,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(27739,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (27752,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(27753,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (27762,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(27763,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (27768,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(27769,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (27797,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(27798,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (27807,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(27808,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(825,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (27823,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(27824,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (27840,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(27841,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (27941,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(27942,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 10217600 (ipc=364.9) sim_rate=143909 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 07:39:45 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(877,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (28093,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(28094,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (28101,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(28102,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (28103,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(28104,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (28125,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (28125,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(28126,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(28126,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (28154,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(28155,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (28283,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(28284,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (28292,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(28293,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (28294,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(28295,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (28311,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(28312,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(909,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (28348,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(28349,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (28351,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(28352,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (28354,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(28355,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (28360,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(28361,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (28427,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(28428,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (28431,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(28432,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (28471,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(28472,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (28477,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(28478,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (28478,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(28479,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (28529,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(28530,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (28552,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(28553,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(913,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (28568,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(28569,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (28637,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(28638,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (28655,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(28656,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (28685,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(28686,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28698,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(28699,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (28714,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(28715,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (28752,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(28753,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(930,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (28824,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(28825,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (28826,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(28827,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (28829,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(28830,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (28905,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (28905,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(28906,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(28906,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (28919,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(28920,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (28926,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(28927,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (28944,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(28945,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 10603424 (ipc=365.6) sim_rate=147269 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 07:39:46 2016
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(940,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (29050,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(29051,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (29070,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(29071,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (29089,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(29090,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (29121,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(29122,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (29184,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(29185,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (29268,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(29269,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (29280,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(29281,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (29284,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(29285,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (29296,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(29297,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (29303,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(29304,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(945,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (29401,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(29402,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (29412,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(29413,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (29468,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(29469,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (29486,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(29487,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 10773824 (ipc=365.2) sim_rate=147586 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 07:39:47 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (29507,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(29508,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (29546,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(29547,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(877,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (29640,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(29641,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (29720,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (29720,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(29721,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(29721,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (29758,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(29759,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (29773,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(29774,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (29778,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(29779,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (29822,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(29823,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (29833,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(29834,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (29834,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(29835,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(957,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (29887,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(29888,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (29952,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(29953,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (29956,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(29957,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (29984,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(29985,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 10959360 (ipc=365.3) sim_rate=148099 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 07:39:48 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (30004,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(30005,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (30030,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(30031,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (30107,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(30108,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(905,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (30170,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(30171,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (30219,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(30220,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (30232,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(30233,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (30238,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(30239,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (30256,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(30257,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (30349,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(30350,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (30355,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(30356,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (30371,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(30372,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (30373,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(30374,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (30382,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(30383,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(982,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (30397,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(30398,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (30447,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(30448,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (30485,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(30486,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 11139232 (ipc=365.2) sim_rate=148523 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 07:39:49 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (30501,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(30502,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (30520,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(30521,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (30557,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(30558,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (30604,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(30605,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(979,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (30658,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(30659,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (30723,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(30724,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (30803,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(30804,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (30809,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(30810,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (30835,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(30836,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (30837,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(30838,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (30847,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(30848,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (30854,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(30855,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (30869,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(30870,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (30886,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(30887,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(935,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (30910,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(30911,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (30926,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(30927,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (30993,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(30994,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 11329184 (ipc=365.5) sim_rate=149068 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 07:39:50 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (31103,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(31104,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (31136,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(31137,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (31146,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(31147,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(997,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (31161,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(31162,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (31171,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(31172,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (31177,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(31178,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (31229,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(31230,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (31230,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(31231,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (31258,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(31259,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (31284,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(31285,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (31296,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(31297,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (31316,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(31317,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (31318,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(31319,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (31324,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(31325,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (31352,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(31353,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (31386,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(31387,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(1017,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (31424,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(31425,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (31464,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(31465,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (31486,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(31487,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 11535072 (ipc=366.2) sim_rate=149806 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 07:39:51 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (31535,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(31536,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (31555,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(31556,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (31564,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(31565,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(957,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (31664,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(31665,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (31667,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(31668,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (31669,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (31669,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(31670,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(31670,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (31692,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(31693,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (31753,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(31754,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(978,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (31840,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(31841,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (31872,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (31872,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(31873,0)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(31873,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (31887,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(31888,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (31923,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(31924,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (31924,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(31925,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (31929,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(31930,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (31951,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(31952,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (31990,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(31991,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 11738112 (ipc=366.8) sim_rate=150488 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 07:39:52 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (32059,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(32060,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(1006,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (32216,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(32217,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (32225,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(32226,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (32236,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(32237,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (32269,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(32270,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (32288,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(32289,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (32387,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(32388,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (32396,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(32397,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (32398,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(32399,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (32400,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(32401,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(1028,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (32422,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(32423,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (32436,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(32437,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (32437,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(32438,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (32462,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(32463,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (32494,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(32495,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 11907328 (ipc=366.4) sim_rate=150725 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 07:39:53 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (32599,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(32600,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(1023,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32654,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(32655,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (32687,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(32688,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (32726,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(32727,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (32771,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(32772,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (32802,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(32803,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (32833,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(32834,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (32843,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(32844,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (32845,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(32846,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (32911,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(32912,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(1016,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (32942,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(32943,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (32959,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(32960,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32971,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(32972,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 12079552 (ipc=366.0) sim_rate=150994 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 07:39:54 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (33000,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(33001,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (33021,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(33022,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (33025,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(33026,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (33066,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(33067,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (33080,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(33081,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (33177,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(33178,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(1047,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (33186,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(33187,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (33199,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(33200,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (33268,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(33269,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (33276,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(33277,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (33303,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(33304,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (33306,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(33307,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (33330,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(33331,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (33332,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(33333,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (33376,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(33377,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(1079,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (33398,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(33399,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (33450,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(33451,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (33460,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(33461,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (33465,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(33466,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (33468,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(33469,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 12293888 (ipc=367.0) sim_rate=151776 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 07:39:55 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (33514,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(33515,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (33534,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(33535,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (33542,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(33543,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (33562,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(33563,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(1026,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (33690,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(33691,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (33730,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(33731,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (33756,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(33757,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (33812,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(33813,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (33838,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(33839,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (33844,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(33845,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(1092,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (33971,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(33972,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (33992,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(33993,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 12462656 (ipc=366.5) sim_rate=151983 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 07:39:56 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (34063,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(34064,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (34080,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(34081,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (34081,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (34081,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(34082,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(34082,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (34084,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(34085,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (34196,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(34197,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (34205,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(34206,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(1099,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (34247,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(34248,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (34265,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(34266,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (34329,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(34330,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (34330,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(34331,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (34331,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(34332,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (34334,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(34335,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (34368,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(34369,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (34372,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(34373,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (34430,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(34431,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(1110,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (34441,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(34442,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (34476,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(34477,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (34478,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(34479,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (34486,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(34487,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (34499,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(34500,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 12659168 (ipc=366.9) sim_rate=152520 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 07:39:57 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (34505,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(34506,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (34508,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(34509,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (34533,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(34534,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(1094,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (34649,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(34650,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (34657,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(34658,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (34659,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(34660,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (34701,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(34702,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (34706,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(34707,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (34725,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(34726,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (34892,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (34892,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(34893,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(34893,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (34896,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(34897,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(1130,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (34929,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(34930,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 12857728 (ipc=367.4) sim_rate=153068 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 07:39:58 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (35131,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(35132,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (35184,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(35185,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (35204,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(35205,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (35220,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(35221,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(1131,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (35264,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(35265,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (35290,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(35291,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (35292,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(35293,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (35299,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(35300,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (35302,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(35303,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (35321,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(35322,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (35359,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(35360,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (35404,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(35405,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (35454,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(35455,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (35487,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(35488,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 13008064 (ipc=366.4) sim_rate=153036 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 07:39:59 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (35503,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(35504,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(1146,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (35515,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(35516,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (35516,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(35517,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (35528,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(35529,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (35655,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(35656,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (35662,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(35663,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (35676,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(35677,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(1154,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (35760,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(35761,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (35788,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(35789,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (35796,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(35797,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (35820,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(35821,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (35832,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(35833,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (35867,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(35868,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (35873,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(35874,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (35899,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(35900,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (35936,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(35937,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(1158,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (35987,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(35988,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 13211776 (ipc=367.0) sim_rate=153625 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 07:40:00 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (36004,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(36005,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (36005,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(36006,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (36007,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(36008,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (36039,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(36040,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (36047,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(36048,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (36104,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(36105,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (36118,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(36119,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (36135,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(36136,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (36158,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(36159,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (36162,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(36163,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(1173,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (36242,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(36243,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (36263,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(36264,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (36282,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(36283,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (36285,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(36286,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (36356,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(36357,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (36372,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(36373,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (36394,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(36395,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(1118,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (36433,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(36434,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 13419232 (ipc=367.7) sim_rate=152491 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 07:40:02 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (36542,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(36543,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (36574,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(36575,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (36584,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(36585,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (36600,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(36601,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (36605,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(36606,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (36619,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(36620,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(1102,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (36750,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(36751,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (36754,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(36755,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (36836,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(36837,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (36842,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(36843,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (36863,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(36864,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (36867,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(36868,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (36895,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(36896,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (36911,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(36912,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (36967,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(36968,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(1197,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (36985,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(36986,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 13595648 (ipc=367.4) sim_rate=152760 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 07:40:03 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (37005,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(37006,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (37013,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(37014,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (37041,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(37042,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (37054,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(37055,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (37096,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(37097,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (37149,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(37150,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (37162,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(37163,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (37186,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(37187,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (37197,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(37198,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (37205,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(37206,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(1199,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (37244,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(37245,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (37252,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(37253,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (37285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (37285,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(37286,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(37286,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (37298,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(37299,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (37352,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(37353,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (37375,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(37376,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (37419,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(37420,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (37423,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(37424,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (37425,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(37426,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(1214,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (37495,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(37496,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 13818016 (ipc=368.5) sim_rate=153533 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 07:40:04 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (37604,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(37605,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (37618,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(37619,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(1141,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (37679,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(37680,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (37692,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(37693,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (37709,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(37710,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (37740,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(37741,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (37766,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(37767,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (37892,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(37893,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (37894,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(37895,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (37980,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(37981,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 13970272 (ipc=367.6) sim_rate=153519 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 07:40:05 2016
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(1229,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (38019,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(38020,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (38040,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(38041,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (38074,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(38075,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (38116,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(38117,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (38154,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(38155,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (38200,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(38201,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (38238,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(38239,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (38239,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (38239,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(38240,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(38240,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(1203,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (38313,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(38314,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (38315,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(38316,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (38331,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(38332,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (38332,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(38333,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (38334,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(38335,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (38357,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(38358,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (38361,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(38362,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (38372,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(38373,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (38435,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(38436,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(1173,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (38540,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(38541,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (38563,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(38564,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (38590,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(38591,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (38616,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(38617,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (38634,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(38635,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (38654,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(38655,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (38744,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(38745,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(1180,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (38785,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(38786,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (38791,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(38792,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (38797,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(38798,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (38799,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(38800,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (38812,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(38813,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (38823,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(38824,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (38829,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (38829,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(38830,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(38830,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (38845,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(38846,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (38888,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(38889,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (38917,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(38918,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(1254,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (38989,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(38990,0)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 14369056 (ipc=368.4) sim_rate=156185 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 07:40:06 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (39007,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(39008,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (39105,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(39106,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (39131,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(39132,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (39158,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(39159,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (39187,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(39188,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (39234,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(39235,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (39242,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(39243,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(1242,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (39344,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(39345,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (39376,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(39377,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (39435,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (39435,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(39436,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(39436,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (39444,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(39445,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (39449,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(39450,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (39490,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(39491,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 14540448 (ipc=368.1) sim_rate=156348 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 07:40:07 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (39518,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(39519,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(1276,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (39546,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(39547,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (39592,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(39593,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (39610,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(39611,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (39633,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(39634,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (39665,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(39666,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (39677,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(39678,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (39707,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(39708,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (39713,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(39714,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(1286,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (39783,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(39784,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (39786,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(39787,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (39821,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(39822,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (39829,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(39830,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (39839,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(39840,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (39850,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(39851,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (39852,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(39853,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (39918,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(39919,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (39966,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(39967,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(1291,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (39991,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(39992,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 14744320 (ipc=368.6) sim_rate=156854 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 07:40:08 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (40128,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(40129,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (40136,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(40137,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (40192,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(40193,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (40217,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(40218,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (40274,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(40275,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (40304,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(40305,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(1305,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (40311,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(40312,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (40360,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(40361,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (40370,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(40371,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (40373,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(40374,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (40435,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(40436,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (40484,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(40485,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (40508,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(40509,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (40538,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(40539,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (40605,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(40606,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(1310,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (40674,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(40675,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (40682,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(40683,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (40686,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(40687,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (40688,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(40689,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (40723,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(40724,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (40728,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(40729,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (40743,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(40744,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (40810,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(40811,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (40842,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(40843,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(1306,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (40846,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(40847,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (40848,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(40849,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (40860,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(40861,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (40871,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(40872,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (40920,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(40921,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 15097888 (ipc=368.2) sim_rate=158925 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 07:40:09 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (41012,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(41013,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(1324,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (41067,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(41068,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (41113,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(41114,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (41130,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(41131,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (41151,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(41152,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (41154,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(41155,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (41155,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(41156,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (41181,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(41182,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (41182,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(41183,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (41219,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(41220,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (41247,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(41248,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (41286,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(41287,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(1334,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (41305,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(41306,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (41318,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(41319,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (41319,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(41320,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (41326,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(41327,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (41330,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(41331,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (41408,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(41409,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (41422,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(41423,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (41424,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(41425,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (41439,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(41440,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (41452,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(41453,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(1344,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 15319680 (ipc=369.1) sim_rate=159580 (inst/sec) elapsed = 0:0:01:36 / Tue Mar 22 07:40:10 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (41566,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(41567,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (41618,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(41619,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (41651,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(41652,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (41661,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(41662,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (41754,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(41755,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(1354,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (41869,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(41870,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (41902,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(41903,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (41980,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(41981,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 15464544 (ipc=368.2) sim_rate=159428 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 07:40:11 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (42003,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(42004,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (42044,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(42045,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (42051,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(42052,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (42069,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(42070,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (42081,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(42082,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (42106,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(42107,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (42122,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(42123,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(1362,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (42189,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(42190,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (42230,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(42231,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (42232,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(42233,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (42243,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(42244,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (42255,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(42256,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (42261,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(42262,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (42278,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(42279,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (42280,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(42281,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (42284,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(42285,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(1356,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (42389,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(42390,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (42430,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (42430,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(42431,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(42431,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (42432,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(42433,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (42439,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(42440,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (42485,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(42486,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 15662528 (ipc=368.5) sim_rate=159821 (inst/sec) elapsed = 0:0:01:38 / Tue Mar 22 07:40:12 2016
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(1314,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (42608,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(42609,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (42719,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(42720,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (42749,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(42750,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (42765,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(42766,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (42787,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(42788,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (42802,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(42803,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(1348,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (42949,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(42950,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (42997,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(42998,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 15814048 (ipc=367.8) sim_rate=159737 (inst/sec) elapsed = 0:0:01:39 / Tue Mar 22 07:40:13 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (43007,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(43008,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (43017,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(43018,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (43029,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(43030,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (43049,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(43050,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (43128,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(43129,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (43174,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(43175,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (43230,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(43231,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(1390,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (43248,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(43249,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (43281,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(43282,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (43297,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(43298,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (43367,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(43368,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (43387,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(43388,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (43423,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(43424,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (43453,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(43454,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (43460,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(43461,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (43473,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(43474,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (43481,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (43481,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(43482,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(43482,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (43491,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(43492,0)
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 15974496 (ipc=367.2) sim_rate=159744 (inst/sec) elapsed = 0:0:01:40 / Tue Mar 22 07:40:14 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (43504,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(43505,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (43517,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(43518,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(1407,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (43519,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(43520,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (43520,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(43521,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (43528,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(43529,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (43577,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(43578,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (43604,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(43605,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (43625,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(43626,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (43654,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(43655,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(1416,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (43770,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(43771,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (43774,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(43775,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (43810,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(43811,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (43815,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(43816,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (43852,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (43852,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(43853,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(43853,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(1416,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (43911,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(43912,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (43928,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(43929,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (43936,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(43937,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (43943,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(43944,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (43969,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(43970,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (43983,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(43984,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 16214432 (ipc=368.5) sim_rate=160538 (inst/sec) elapsed = 0:0:01:41 / Tue Mar 22 07:40:15 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (44016,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(44017,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (44037,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(44038,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (44044,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(44045,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (44055,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(44056,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (44068,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(44069,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (44097,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(44098,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (44099,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(44100,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(1421,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (44128,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(44129,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (44129,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(44130,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (44269,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(44270,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (44317,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(44318,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(1435,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (44369,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(44370,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 16414464 (ipc=368.9) sim_rate=160926 (inst/sec) elapsed = 0:0:01:42 / Tue Mar 22 07:40:16 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (44606,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(44607,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (44650,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(44651,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (44663,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(44664,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (44666,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(44667,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (44685,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(44686,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (44713,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(44714,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (44715,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(44716,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(1446,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (44732,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(44733,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (44806,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(44807,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (44832,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(44833,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (44853,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(44854,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (44937,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(44938,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (44941,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(44942,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (44967,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(44968,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (44968,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(44969,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(1454,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (44985,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(44986,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (44988,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(44989,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 16567136 (ipc=368.2) sim_rate=160845 (inst/sec) elapsed = 0:0:01:43 / Tue Mar 22 07:40:17 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (45011,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(45012,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (45023,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(45024,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (45031,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(45032,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (45098,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(45099,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (45127,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(45128,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (45128,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(45129,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (45162,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(45163,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(1406,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (45207,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(45208,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (45294,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(45295,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (45320,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(45321,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (45322,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(45323,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (45366,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(45367,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (45374,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(45375,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (45416,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(45417,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (45421,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(45422,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (45426,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(45427,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(1417,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (45470,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(45471,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (45480,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(45481,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 16763712 (ipc=368.4) sim_rate=161189 (inst/sec) elapsed = 0:0:01:44 / Tue Mar 22 07:40:18 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (45538,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(45539,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (45563,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(45564,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (45592,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(45593,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (45615,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(45616,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(1470,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (45742,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(45743,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (45780,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(45781,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (45832,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(45833,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (45905,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(45906,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (45925,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(45926,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (45945,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(45946,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (45993,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(45994,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 16927552 (ipc=368.0) sim_rate=161214 (inst/sec) elapsed = 0:0:01:45 / Tue Mar 22 07:40:19 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (46024,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(46025,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (46025,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(46026,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (46035,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(46036,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(1483,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (46077,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(46078,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (46093,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(46094,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (46153,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(46154,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (46172,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(46173,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (46202,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(46203,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (46231,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(46232,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (46234,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(46235,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (46239,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(46240,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (46267,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(46268,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(1487,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (46298,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(46299,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (46335,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(46336,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (46352,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(46353,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (46377,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (46377,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(46378,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(46378,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (46433,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(46434,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (46442,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(46443,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (46458,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(46459,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (46465,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(46466,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (46475,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(46476,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (46489,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(46490,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 17127744 (ipc=368.3) sim_rate=161582 (inst/sec) elapsed = 0:0:01:46 / Tue Mar 22 07:40:20 2016
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(1500,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (46508,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(46509,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (46511,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(46512,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (46572,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(46573,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (46637,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(46638,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (46689,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(46690,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(1485,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (46728,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(46729,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (46756,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(46757,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (46778,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(46779,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (46789,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(46790,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (46798,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(46799,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (46905,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(46906,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (46907,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(46908,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(1516,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (46962,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(46963,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (46973,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(46974,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (46975,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(46976,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 17342592 (ipc=369.0) sim_rate=162080 (inst/sec) elapsed = 0:0:01:47 / Tue Mar 22 07:40:21 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (47000,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(47001,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (47001,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(47002,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (47008,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(47009,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (47049,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(47050,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (47165,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(47166,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (47173,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(47174,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (47180,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(47181,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(1522,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (47237,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(47238,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (47403,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(47404,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (47411,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(47412,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (47509,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(47510,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(1529,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (47552,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(47553,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (47558,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(47559,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (47570,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(47571,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (47712,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(47713,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (47722,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(47723,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (47739,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(47740,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (47743,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(47744,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (47754,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(47755,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (47795,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(47796,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (47799,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(47800,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (47817,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(47818,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(1536,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (47916,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(47917,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (47929,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(47930,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (47933,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(47934,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (47943,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(47944,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (47957,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(47958,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (47975,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(47976,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (47977,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(47978,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (47991,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(47992,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (47993,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(47994,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 17659232 (ipc=367.9) sim_rate=163511 (inst/sec) elapsed = 0:0:01:48 / Tue Mar 22 07:40:22 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (48003,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (48003,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(48004,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(48004,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (48011,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(48012,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (48047,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(48048,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(1532,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (48095,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(48096,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (48110,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(48111,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (48123,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(48124,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (48195,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(48196,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (48199,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(48200,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(1523,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (48283,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(48284,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (48315,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(48316,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (48354,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(48355,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (48399,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(48400,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (48401,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(48402,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (48442,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(48443,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (48443,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(48444,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (48498,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(48499,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 17894464 (ipc=369.0) sim_rate=164169 (inst/sec) elapsed = 0:0:01:49 / Tue Mar 22 07:40:23 2016
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(1566,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (48536,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(48537,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (48608,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(48609,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (48747,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(48748,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (48775,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(48776,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (48792,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(48793,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (48808,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(48809,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(1540,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (48885,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(48886,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (48897,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(48898,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (48959,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(48960,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 18033440 (ipc=368.0) sim_rate=163940 (inst/sec) elapsed = 0:0:01:50 / Tue Mar 22 07:40:24 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (49017,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(49018,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (49028,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(49029,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (49043,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(49044,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (49057,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(49058,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (49086,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(49087,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (49118,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(49119,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (49123,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(49124,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (49132,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(49133,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (49143,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(49144,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(1590,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (49153,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(49154,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (49172,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(49173,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (49174,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(49175,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (49176,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(49177,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (49192,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(49193,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (49277,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(49278,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(1586,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (49345,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(49346,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (49406,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(49407,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (49420,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(49421,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (49431,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(49432,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (49441,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(49442,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (49446,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(49447,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (49476,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(49477,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (49520,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(49521,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (49521,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(49522,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (49543,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(49544,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(1587,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (49573,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(49574,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (49641,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(49642,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (49667,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(49668,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (49673,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(49674,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (49681,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(49682,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (49685,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(49686,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (49687,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(49688,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (49707,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(49708,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (49720,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(49721,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(1613,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (49842,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(49843,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 18434016 (ipc=368.7) sim_rate=166072 (inst/sec) elapsed = 0:0:01:51 / Tue Mar 22 07:40:25 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (50024,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(50025,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (50055,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(50056,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (50067,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(50068,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (50073,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(50074,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (50111,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(50112,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (50125,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(50126,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(1563,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (50135,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(50136,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (50151,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(50152,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (50282,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(50283,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (50300,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(50301,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (50321,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(50322,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (50368,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(50369,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (50390,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(50391,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(1628,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (50402,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(50403,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (50436,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(50437,0)
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 18600480 (ipc=368.3) sim_rate=166075 (inst/sec) elapsed = 0:0:01:52 / Tue Mar 22 07:40:26 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (50535,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(50536,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (50583,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(50584,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (50589,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(50590,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (50615,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(50616,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (50637,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(50638,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (50647,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(50648,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(1636,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (50672,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(50673,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (50682,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(50683,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (50684,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(50685,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (50707,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(50708,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (50730,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(50731,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (50792,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(50793,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (50870,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(50871,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (50875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (50875,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(50876,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(50876,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (50879,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(50880,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (50893,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(50894,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (50896,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(50897,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (50912,0), 5 CTAs running
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(1596,0,0) tid=(127,0,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(50913,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (50915,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(50916,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (50933,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(50934,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 18807360 (ipc=368.8) sim_rate=166436 (inst/sec) elapsed = 0:0:01:53 / Tue Mar 22 07:40:27 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (51004,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(51005,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (51085,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(51086,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (51089,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(51090,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(1574,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (51121,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(51122,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (51123,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (51123,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(51124,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(51124,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (51125,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(51126,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (51137,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(51138,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (51151,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(51152,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (51156,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(51157,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (51184,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(51185,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (51202,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(51203,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (51261,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(51262,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (51263,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(51264,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(1666,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (51285,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(51286,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (51441,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(51442,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (51454,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(51455,0)
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 19042304 (ipc=369.8) sim_rate=167037 (inst/sec) elapsed = 0:0:01:54 / Tue Mar 22 07:40:28 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (51509,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(51510,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(1670,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (51575,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(51576,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (51583,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(51584,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (51681,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(51682,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (51726,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(51727,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (51740,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(51741,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (51772,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(51773,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (51778,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(51779,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (51803,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(51804,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (51815,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(51816,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (51867,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(51868,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (51873,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(51874,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(1681,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (51882,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(51883,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (51883,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(51884,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (51896,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(51897,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (51927,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(51928,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (51978,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(51979,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 19190304 (ipc=369.0) sim_rate=166872 (inst/sec) elapsed = 0:0:01:55 / Tue Mar 22 07:40:29 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (52046,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(52047,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (52091,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(52092,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (52115,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(52116,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(1680,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (52119,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(52120,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (52142,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(52143,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (52158,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(52159,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (52216,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(52217,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (52231,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(52232,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (52237,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(52238,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (52272,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(52273,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (52300,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(52301,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (52309,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(52310,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(1693,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (52344,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(52345,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (52452,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(52453,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (52472,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(52473,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (52623,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(52624,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (52624,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(52625,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(1694,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (52654,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(52655,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (52733,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(52734,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (52739,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(52740,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (52743,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(52744,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (52792,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(52793,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (52847,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(52848,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (52863,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(52864,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (52870,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(52871,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (52872,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(52873,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(1679,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (52964,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(52965,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (52992,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(52993,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 19541024 (ipc=368.7) sim_rate=168457 (inst/sec) elapsed = 0:0:01:56 / Tue Mar 22 07:40:30 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (53019,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(53020,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (53040,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(53041,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (53043,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(53044,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (53062,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(53063,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (53067,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(53068,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (53103,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(53104,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (53136,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(53137,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(1717,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (53224,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(53225,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (53232,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(53233,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (53256,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(53257,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (53269,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(53270,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (53386,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(53387,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (53402,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(53403,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(1725,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (53485,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(53486,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (53486,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(53487,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 19738464 (ipc=368.9) sim_rate=168704 (inst/sec) elapsed = 0:0:01:57 / Tue Mar 22 07:40:31 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (53536,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(53537,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (53542,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(53543,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (53576,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(53577,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (53610,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(53611,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (53612,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(53613,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (53618,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(53619,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (53622,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(53623,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (53645,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(53646,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (53655,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(53656,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(1737,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (53739,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(53740,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (53757,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(53758,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (53763,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(53764,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (53779,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(53780,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (53788,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(53789,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (53827,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(53828,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (53835,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(53836,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (53847,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(53848,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (53853,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(53854,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (53871,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(53872,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (53883,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(53884,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (53887,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(53888,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (53907,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(53908,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(1749,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 19941504 (ipc=369.3) sim_rate=168995 (inst/sec) elapsed = 0:0:01:58 / Tue Mar 22 07:40:32 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (54013,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(54014,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (54021,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(54022,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (54056,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(54057,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (54061,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(54062,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(1752,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (54146,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(54147,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (54226,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(54227,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (54239,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(54240,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (54268,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(54269,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (54277,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(54278,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (54300,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(54301,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (54328,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(54329,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (54342,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(54343,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(1735,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (54447,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(54448,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (54527,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(54528,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (54568,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(54569,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (54575,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(54576,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (54582,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(54583,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (54657,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(54658,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(1743,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (54717,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(54718,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (54733,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(54734,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (54736,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (54736,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(54737,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(54737,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (54739,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(54740,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (54746,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(54747,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (54819,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(54820,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (54832,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(54833,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (54849,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(54850,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (54881,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(54882,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (54971,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(54972,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (54973,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(54974,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(1713,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (54987,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(54988,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 20299360 (ipc=369.1) sim_rate=170582 (inst/sec) elapsed = 0:0:01:59 / Tue Mar 22 07:40:33 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (55038,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(55039,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (55045,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(55046,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (55052,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(55053,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (55083,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(55084,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (55093,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(55094,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (55170,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(55171,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(1727,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (55190,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(55191,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (55212,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(55213,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (55373,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(55374,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (55390,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(55391,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (55398,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(55399,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (55434,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(55435,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (55463,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(55464,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(1795,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (55470,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(55471,0)
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 20492096 (ipc=369.2) sim_rate=170767 (inst/sec) elapsed = 0:0:02:00 / Tue Mar 22 07:40:34 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (55542,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(55543,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (55560,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(55561,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (55573,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(55574,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (55598,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(55599,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (55654,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(55655,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (55695,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(55696,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (55697,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(55698,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (55729,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(55730,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (55742,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(55743,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (55743,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(55744,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(1738,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (55767,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(55768,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (55769,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(55770,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (55771,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(55772,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (55779,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(55780,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (55813,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(55814,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (55837,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(55838,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (55925,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(55926,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(1805,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 20684832 (ipc=369.4) sim_rate=170949 (inst/sec) elapsed = 0:0:02:01 / Tue Mar 22 07:40:35 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (56002,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(56003,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (56005,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(56006,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (56013,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(56014,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (56067,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(56068,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(1748,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (56314,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(56315,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (56316,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(56317,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (56318,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(56319,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (56323,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(56324,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (56351,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(56352,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (56367,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(56368,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (56371,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(56372,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (56389,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(56390,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (56393,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(56394,0)
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 20851744 (ipc=369.1) sim_rate=170915 (inst/sec) elapsed = 0:0:02:02 / Tue Mar 22 07:40:36 2016
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(1771,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (56543,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(56544,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (56569,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(56570,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (56587,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(56588,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (56599,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(56600,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (56614,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(56615,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (56623,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(56624,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (56660,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(56661,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (56687,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(56688,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (56689,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(56690,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (56699,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(56700,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (56701,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(56702,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (56706,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(56707,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (56708,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(56709,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (56717,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(56718,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (56723,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(56724,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (56734,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(56735,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(1772,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (56834,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(56835,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (56884,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(56885,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (56913,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(56914,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(1845,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (56981,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(56982,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (57027,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(57028,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (57179,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(57180,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (57184,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(57185,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (57187,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(57188,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (57245,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(57246,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (57266,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(57267,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(1804,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (57284,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(57285,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (57292,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(57293,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (57302,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(57303,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (57319,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(57320,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (57381,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(57382,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (57394,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(57395,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (57424,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(57425,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (57433,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(57434,0)
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 21218624 (ipc=369.0) sim_rate=172509 (inst/sec) elapsed = 0:0:02:03 / Tue Mar 22 07:40:37 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (57539,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(57540,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (57540,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(57541,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (57564,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(57565,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(1841,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (57597,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(57598,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (57599,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(57600,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (57631,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(57632,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (57703,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(57704,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (57713,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(57714,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (57718,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(57719,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (57732,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(57733,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (57771,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(57772,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (57794,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(57795,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(1868,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (57850,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(57851,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (57891,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(57892,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (57926,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(57927,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (57933,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(57934,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (57948,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(57949,0)
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 21425376 (ipc=369.4) sim_rate=172785 (inst/sec) elapsed = 0:0:02:04 / Tue Mar 22 07:40:38 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (58007,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(58008,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (58015,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(58016,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(1871,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (58053,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(58054,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (58065,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (58065,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(58066,0)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(58066,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (58079,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(58080,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (58089,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(58090,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (58093,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(58094,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (58188,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(58189,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (58206,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(58207,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (58213,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(58214,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (58214,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(58215,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(1886,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (58277,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(58278,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (58288,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(58289,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (58310,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(58311,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (58336,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(58337,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (58388,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(58389,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (58400,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(58401,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (58444,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(58445,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (58446,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(58447,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(1894,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (58483,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(58484,0)
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 21642368 (ipc=370.0) sim_rate=173138 (inst/sec) elapsed = 0:0:02:05 / Tue Mar 22 07:40:39 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (58500,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(58501,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (58546,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(58547,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (58564,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(58565,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (58633,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(58634,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (58670,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(58671,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (58703,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(58704,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(1822,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (58789,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(58790,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (58790,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (58790,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(58791,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(58791,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (58795,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(58796,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (58802,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(58803,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (58886,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(58887,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (58909,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(58910,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (58933,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(58934,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(1906,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 21831744 (ipc=370.0) sim_rate=173267 (inst/sec) elapsed = 0:0:02:06 / Tue Mar 22 07:40:40 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (59004,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(59005,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (59012,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(59013,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (59038,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(59039,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (59050,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(59051,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (59068,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(59069,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (59083,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(59084,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (59118,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(59119,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (59225,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(59226,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(1920,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (59260,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(59261,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (59271,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(59272,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (59287,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(59288,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (59306,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(59307,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (59412,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(59413,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (59424,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(59425,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (59445,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(59446,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (59464,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(59465,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (59470,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(59471,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (59502,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(59503,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (59511,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(59512,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(1929,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (59529,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(59530,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (59661,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(59662,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (59677,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(59678,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (59706,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(59707,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (59804,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(59805,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(1927,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (59863,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(59864,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (59918,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(59919,0)
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 22155520 (ipc=369.3) sim_rate=174452 (inst/sec) elapsed = 0:0:02:07 / Tue Mar 22 07:40:41 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (60007,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(60008,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (60052,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(60053,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (60114,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(60115,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (60165,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(60166,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (60187,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(60188,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(1939,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (60245,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (60245,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(60246,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(60246,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (60293,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(60294,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (60420,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(60421,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (60446,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(60447,0)
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 22292448 (ipc=368.5) sim_rate=174159 (inst/sec) elapsed = 0:0:02:08 / Tue Mar 22 07:40:42 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (60547,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(60548,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(1904,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (60567,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(60568,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (60578,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(60579,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (60580,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(60581,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (60587,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(60588,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (60597,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(60598,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (60605,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(60606,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (60620,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(60621,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (60622,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(60623,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (60645,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(60646,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (60658,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(60659,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (60718,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(60719,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (60732,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(60733,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (60767,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(60768,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (60796,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(60797,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(1952,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (60823,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(60824,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (60837,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(60838,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (60849,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(60850,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (60859,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(60860,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (60868,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(60869,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (60873,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(60874,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (60898,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(60899,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (60915,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(60916,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (60928,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(60929,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (60938,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(60939,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (60949,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(60950,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(1968,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 22506720 (ipc=369.0) sim_rate=174470 (inst/sec) elapsed = 0:0:02:09 / Tue Mar 22 07:40:43 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (61011,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(61012,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (61057,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(61058,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (61068,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(61069,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (61071,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(61072,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (61089,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(61090,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (61101,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(61102,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (61142,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(61143,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (61146,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(61147,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(1959,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (61169,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(61170,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (61216,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(61217,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (61262,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(61263,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (61278,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(61279,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (61289,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(61290,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (61292,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(61293,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(1985,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (61423,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(61424,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (61470,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(61471,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (61473,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(61474,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (61486,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(61487,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 22731968 (ipc=369.6) sim_rate=174861 (inst/sec) elapsed = 0:0:02:10 / Tue Mar 22 07:40:44 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (61558,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(61559,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (61560,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(61561,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (61567,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(61568,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (61574,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(61575,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (61582,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(61583,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (61590,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(61591,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (61600,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(61601,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(1979,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (61646,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(61647,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (61683,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(61684,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (61694,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(61695,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (61741,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(61742,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (61785,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(61786,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (61819,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(61820,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(2002,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (61872,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(61873,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (61909,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(61910,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (61959,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(61960,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (61971,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(61972,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (61996,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(61997,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (62007,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(62008,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (62030,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(62031,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (62075,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(62076,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(2008,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (62091,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(62092,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (62114,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(62115,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (62204,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(62205,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (62222,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(62223,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (62247,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(62248,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (62249,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(62250,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (62318,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(62319,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (62333,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(62334,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(2018,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (62359,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(62360,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (62433,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(62434,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (62442,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(62443,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (62443,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(62444,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (62449,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (62449,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(62450,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(62450,0)
GPGPU-Sim uArch: cycles simulated: 62500  inst.: 23125760 (ipc=370.0) sim_rate=176532 (inst/sec) elapsed = 0:0:02:11 / Tue Mar 22 07:40:45 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (62567,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(62568,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (62615,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(62616,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(2023,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (62646,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(62647,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (62680,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(62681,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (62711,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(62712,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (62789,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(62790,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (62830,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(62831,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (62912,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(62913,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(1969,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 23272896 (ipc=369.4) sim_rate=176309 (inst/sec) elapsed = 0:0:02:12 / Tue Mar 22 07:40:46 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (63050,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(63051,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (63078,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(63079,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (63087,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(63088,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (63165,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(63166,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (63213,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(63214,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (63244,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(63245,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (63255,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(63256,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (63273,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(63274,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (63282,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(63283,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(2038,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (63351,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(63352,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (63399,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (63406,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (63420,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (63428,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (63456,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (63468,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (63475,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (63488,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 23408576 (ipc=368.6) sim_rate=176004 (inst/sec) elapsed = 0:0:02:13 / Tue Mar 22 07:40:47 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (63513,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (63515,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (63529,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (63582,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (63648,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (63663,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (63688,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (63700,0), 5 CTAs running
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(2031,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (63713,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (63719,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (63746,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (63771,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (63778,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (63791,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (63796,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (63874,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (63914,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (63920,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (63923,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (63972,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (63982,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (63982,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (63986,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (63996,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (64013,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (64111,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (64130,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (64136,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (64146,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (64168,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (64174,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (64226,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (64240,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (64250,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (64254,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (64276,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (64282,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (64298,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (64370,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (64390,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (64394,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (64404,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (64451,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (64461,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (64462,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (64462,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (64486,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (64486,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (64496,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (64532,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (64572,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (64579,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (64591,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (64593,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (64597,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (64646,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (64658,0), 1 CTAs running
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(2024,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (64674,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (64684,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (64722,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (64740,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (64787,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (64793,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (64821,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (64832,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (64834,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (64850,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (64863,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (64905,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (64913,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (64914,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (64919,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (64925,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (64967,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (64969,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (64975,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (64984,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (64998,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (65063,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (65106,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (65165,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (65190,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' finished on shader 7.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z11MapperCountPcS_P4int4PiS2_S2_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 65191
gpu_sim_insn = 23569920
gpu_ipc =     361.5518
gpu_tot_sim_cycle = 65191
gpu_tot_sim_insn = 23569920
gpu_tot_ipc =     361.5518
gpu_tot_issued_cta = 2046
gpu_stall_dramfull = 80336
gpu_stall_icnt2sh    = 194546
gpu_total_sim_rate=175894

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 409200
	L1I_total_cache_misses = 1650
	L1I_total_cache_miss_rate = 0.0040
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8356
L1D_cache:
	L1D_cache_core[0]: Access = 6624, Miss = 3316, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 33361
	L1D_cache_core[1]: Access = 6720, Miss = 3362, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 33728
	L1D_cache_core[2]: Access = 6720, Miss = 3364, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 32769
	L1D_cache_core[3]: Access = 6672, Miss = 3338, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 33829
	L1D_cache_core[4]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 33500
	L1D_cache_core[5]: Access = 6432, Miss = 3216, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 34063
	L1D_cache_core[6]: Access = 6624, Miss = 3314, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 32761
	L1D_cache_core[7]: Access = 6528, Miss = 3265, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 34562
	L1D_cache_core[8]: Access = 6432, Miss = 3225, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 34202
	L1D_cache_core[9]: Access = 6480, Miss = 3246, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 35068
	L1D_cache_core[10]: Access = 6528, Miss = 3268, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 33166
	L1D_cache_core[11]: Access = 6528, Miss = 3269, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 33846
	L1D_cache_core[12]: Access = 6576, Miss = 3293, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 34508
	L1D_cache_core[13]: Access = 6480, Miss = 3242, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 33000
	L1D_cache_core[14]: Access = 6336, Miss = 3174, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 35328
	L1D_total_cache_accesses = 98208
	L1D_total_cache_misses = 49156
	L1D_total_cache_miss_rate = 0.5005
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 507691
	L1D_cache_data_port_util = 0.050
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 81840
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0059
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3014
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 439511
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 81360
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49052
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 52
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 68180
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 407550
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1650
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8356
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1128, 1128, 1128, 1128, 1128, 1128, 1128, 1128, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 
gpgpu_n_tot_thrd_icount = 24617472
gpgpu_n_tot_w_icount = 769296
gpgpu_n_stall_shd_mem = 510705
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 49104
gpgpu_n_mem_write_global = 49104
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1571328
gpgpu_n_store_insn = 1571328
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2618880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3014
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3014
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 507691
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:600036	W0_Idle:36892	W0_Scoreboard:540734	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:769296
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 392832 {8:49104,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6678144 {136:49104,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6678144 {136:49104,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392832 {8:49104,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 439 
maxdqlatency = 0 
maxmflatency = 1089 
averagemflatency = 384 
max_icnt2mem_latency = 383 
max_icnt2sh_latency = 65190 
mrq_lat_table:16201 	1060 	3377 	4559 	9697 	18822 	30303 	8019 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26345 	46694 	25182 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7325 	10616 	16896 	46529 	15832 	1085 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7192 	30703 	11101 	123 	0 	0 	0 	0 	1717 	2932 	6568 	12776 	25111 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        28        28        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        28        28        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        29        28        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        28        28        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        28        28        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        28        28        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      3384      3279      4833      4935      3835      4070      4562      4707      4192      4162      4771      4467      4076      4544      2953      3147 
dram[1]:      3469      3346      4834      4921      3697      4074      4499      4599      4465      4110      4709      4531      4002      4534      2931      3239 
dram[2]:      3459      3615      5108      4941      3906      4097      4641      4737      5293      4115      4657      4618      4162      4475      2993      3088 
dram[3]:      3403      3438      5119      4928      4063      4047      4868      4706      4500      3997      4691      3832      4194      4531      2935      3081 
dram[4]:      3408      3355      4632      4916      4067      4116      4876      4787      4121      3937      4194      4472      4294      4540      2972      3089 
dram[5]:      3275      3446      4929      4967      4066      3977      4735      4605      4130      4118      4373      4620      4512      4638      3251      3112 
average row accesses per activate:
dram[0]:  3.494545  3.602996  3.605263  3.483636  3.606061  3.613636  3.840000  3.779528  3.529412  3.548148  3.529412  3.886640  3.918367  3.692308  3.653992  3.671756 
dram[1]:  3.419929  3.626415  3.442446  3.337979  3.452899  3.641221  3.688462  3.735409  3.326389  3.454874  3.664122  3.636364  3.706564  3.692308  3.665399  3.787402 
dram[2]:  3.549815  3.685824  3.458484  3.727627  3.371025  3.766798  3.636364  3.636364  3.296552  3.570895  3.453237  3.555556  3.706564  3.809524  3.562963  3.700000 
dram[3]:  3.356643  3.432143  3.361403  3.492701  3.712062  3.485401  3.840000  3.855422  3.314879  3.354386  3.692308  3.678161  3.692308  3.650190  3.549815  3.776471 
dram[4]:  3.626415  3.671756  3.426523  3.618868  3.634981  3.424460  3.779528  3.779528  3.550186  3.483636  3.664122  3.720930  3.678161  3.720930  3.665399  3.696154 
dram[5]:  3.510949  3.599251  3.425000  3.512820  3.346154  3.293103  3.794466  3.918367  3.422939  3.402135  3.529412  3.636364  3.720930  3.650190  3.696154  3.640152 
average row locality = 92069/25610 = 3.595041
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       513       514       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[1]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[2]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[3]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[4]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[5]:       514       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
total reads: 49109
bank skew: 514/508 = 1.01
chip skew: 8187/8184 = 1.00
number of total write accesses:
dram[0]:       448       448       447       446       444       446       448       448       448       446       448       448       448       448       449       450 
dram[1]:       449       449       445       446       445       446       447       448       446       445       448       448       448       448       452       450 
dram[2]:       450       450       446       446       446       445       448       448       444       445       448       448       448       448       450       450 
dram[3]:       448       449       446       445       446       447       448       448       446       444       448       448       448       448       450       451 
dram[4]:       449       450       444       447       448       444       448       448       443       446       448       448       448       448       452       449 
dram[5]:       448       449       447       447       449       447       448       448       443       444       448       448       448       448       449       449 
total reads: 42960
bank skew: 452/443 = 1.02
chip skew: 7160/7160 = 1.00
average mf latency per bank:
dram[0]:        411       405       405       413       409       414       419       418       407       414       415       409       415       416       410       417
dram[1]:        418       424       425       430       425       437       436       435       427       434       424       433       438       436       423       438
dram[2]:        397       396       411       401       407       406       417       418       412       409       405       409       416       409       407       406
dram[3]:        389       383       398       386       394       390       404       399       397       391       396       393       405       398       398       390
dram[4]:        395       391       400       392       396       393       403       406       406       392       402       395       406       399       399       396
dram[5]:        407       403       414       403       413       407       420       420       420       409       413       408       417       415       417       404
maximum mf latency per bank:
dram[0]:        813       787       817       920       784       846       813       793       793       947       802       755       826       849       788       808
dram[1]:        846       805       851       914       803       854       907       780       839       890       856       940       869       790       808       950
dram[2]:        754       794       801       753       773       767       857       788       840       781       868      1089       834       792       837       891
dram[3]:        812       741       765       719       758       762       820       834       783       775       784       877       781       739       830       831
dram[4]:        734       821       755       714       768       801       881       777       734       862       840       719       787       830       788       770
dram[5]:        878       859       818       814       845       783       821       802       798       857       792       776       793       797       829       759

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86051 n_nop=46959 n_act=4207 n_pre=4191 n_req=15347 n_rd=16374 n_write=14320 bw_util=0.7134
n_activity=81297 dram_eff=0.7551
bk0: 1026a 52554i bk1: 1028a 52009i bk2: 1024a 52599i bk3: 1024a 51971i bk4: 1016a 50725i bk5: 1016a 50786i bk6: 1024a 50377i bk7: 1024a 49632i bk8: 1024a 52275i bk9: 1024a 51943i bk10: 1024a 50779i bk11: 1024a 52615i bk12: 1024a 52148i bk13: 1024a 50471i bk14: 1024a 51454i bk15: 1024a 51347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1218
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86051 n_nop=46793 n_act=4293 n_pre=4277 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.7133
n_activity=81152 dram_eff=0.7563
bk0: 1024a 53059i bk1: 1024a 52601i bk2: 1024a 51065i bk3: 1024a 50555i bk4: 1016a 50959i bk5: 1016a 50107i bk6: 1024a 50519i bk7: 1024a 49751i bk8: 1024a 51391i bk9: 1024a 51543i bk10: 1024a 51772i bk11: 1024a 50433i bk12: 1024a 50511i bk13: 1024a 49637i bk14: 1024a 51256i bk15: 1024a 50605i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.2677
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86051 n_nop=46825 n_act=4277 n_pre=4261 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.7133
n_activity=81175 dram_eff=0.7561
bk0: 1024a 52627i bk1: 1024a 52156i bk2: 1024a 50905i bk3: 1024a 53454i bk4: 1016a 50614i bk5: 1016a 51286i bk6: 1024a 50706i bk7: 1024a 50111i bk8: 1024a 50401i bk9: 1024a 52543i bk10: 1024a 51295i bk11: 1024a 51185i bk12: 1024a 50987i bk13: 1024a 51204i bk14: 1024a 51490i bk15: 1024a 50624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1711
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86051 n_nop=46781 n_act=4299 n_pre=4283 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.7133
n_activity=81023 dram_eff=0.7575
bk0: 1024a 52495i bk1: 1024a 53370i bk2: 1024a 50547i bk3: 1024a 52543i bk4: 1016a 51086i bk5: 1016a 51019i bk6: 1024a 50573i bk7: 1024a 51567i bk8: 1024a 50861i bk9: 1024a 52193i bk10: 1024a 51852i bk11: 1024a 51769i bk12: 1024a 51288i bk13: 1024a 50881i bk14: 1024a 49694i bk15: 1024a 51009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.0395
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86051 n_nop=46927 n_act=4226 n_pre=4210 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.7133
n_activity=81120 dram_eff=0.7566
bk0: 1024a 53567i bk1: 1024a 52639i bk2: 1024a 51482i bk3: 1024a 52667i bk4: 1016a 53095i bk5: 1016a 51596i bk6: 1024a 52536i bk7: 1024a 50480i bk8: 1024a 54115i bk9: 1024a 53386i bk10: 1024a 52314i bk11: 1024a 52813i bk12: 1024a 51738i bk13: 1024a 50187i bk14: 1024a 51314i bk15: 1024a 50529i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.0332
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86051 n_nop=46757 n_act=4309 n_pre=4293 n_req=15346 n_rd=16372 n_write=14320 bw_util=0.7133
n_activity=81265 dram_eff=0.7554
bk0: 1028a 52716i bk1: 1024a 51779i bk2: 1024a 50902i bk3: 1024a 51602i bk4: 1016a 50810i bk5: 1016a 50226i bk6: 1024a 52351i bk7: 1024a 51627i bk8: 1024a 51619i bk9: 1024a 52201i bk10: 1024a 52120i bk11: 1024a 51938i bk12: 1024a 50180i bk13: 1024a 50016i bk14: 1024a 51135i bk15: 1024a 49564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.2336

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8199, Miss = 4093, Miss_rate = 0.499, Pending_hits = 3, Reservation_fails = 168
L2_cache_bank[1]: Access = 8214, Miss = 4094, Miss_rate = 0.498, Pending_hits = 6, Reservation_fails = 139
L2_cache_bank[2]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 95
L2_cache_bank[3]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 41
L2_cache_bank[4]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 46
L2_cache_bank[5]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 84
L2_cache_bank[6]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 94
L2_cache_bank[7]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 95
L2_cache_bank[8]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 50
L2_cache_bank[9]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 98
L2_cache_bank[10]: Access = 8214, Miss = 4094, Miss_rate = 0.498, Pending_hits = 6, Reservation_fails = 220
L2_cache_bank[11]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 88
L2_total_cache_accesses = 98283
L2_total_cache_misses = 49109
L2_total_cache_miss_rate = 0.4997
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 1218
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 801
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49104
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 315
L2_cache_data_port_util = 0.471
L2_cache_fill_port_util = 0.251

icnt_total_pkts_mem_to_simt=294969
icnt_total_pkts_simt_to_mem=294699
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 32.5163
	minimum = 6
	maximum = 353
Network latency average = 22.6585
	minimum = 6
	maximum = 316
Slowest packet = 120370
Flit latency average = 18.3754
	minimum = 6
	maximum = 316
Slowest flit = 360624
Fragmentation average = 0.112039
	minimum = 0
	maximum = 191
Injected packet rate average = 0.111675
	minimum = 0.097268 (at node 14)
	maximum = 0.125999 (at node 16)
Accepted packet rate average = 0.111675
	minimum = 0.097268 (at node 14)
	maximum = 0.125999 (at node 16)
Injected flit rate average = 0.335009
	minimum = 0.291651 (at node 14)
	maximum = 0.378917 (at node 16)
Accepted flit rate average= 0.335009
	minimum = 0.291927 (at node 14)
	maximum = 0.377077 (at node 16)
Injected packet length average = 2.99985
Accepted packet length average = 2.99985
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.5163 (1 samples)
	minimum = 6 (1 samples)
	maximum = 353 (1 samples)
Network latency average = 22.6585 (1 samples)
	minimum = 6 (1 samples)
	maximum = 316 (1 samples)
Flit latency average = 18.3754 (1 samples)
	minimum = 6 (1 samples)
	maximum = 316 (1 samples)
Fragmentation average = 0.112039 (1 samples)
	minimum = 0 (1 samples)
	maximum = 191 (1 samples)
Injected packet rate average = 0.111675 (1 samples)
	minimum = 0.097268 (1 samples)
	maximum = 0.125999 (1 samples)
Accepted packet rate average = 0.111675 (1 samples)
	minimum = 0.097268 (1 samples)
	maximum = 0.125999 (1 samples)
Injected flit rate average = 0.335009 (1 samples)
	minimum = 0.291651 (1 samples)
	maximum = 0.378917 (1 samples)
Accepted flit rate average = 0.335009 (1 samples)
	minimum = 0.291927 (1 samples)
	maximum = 0.377077 (1 samples)
Injected packet size average = 2.99985 (1 samples)
Accepted packet size average = 2.99985 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 14 sec (134 sec)
gpgpu_simulation_rate = 175894 (inst/sec)
gpgpu_simulation_rate = 486 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402f0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' to stream 0, gridDim= (1023,1,1) blockDim = (256,1,1) 
kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,65191)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,65191)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,65191)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,65191)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,65191)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,65191)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,65191)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,65191)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,65191)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,65191)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,65191)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,65191)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,65191)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,65191)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,65191)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,65191)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,65191)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,65191)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,65191)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,65191)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,65191)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,65191)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,65191)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,65191)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,65191)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,65191)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,65191)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,65191)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,65191)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,65191)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,65191)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,65191)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,65191)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,65191)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,65191)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,65191)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,65191)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,65191)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,65191)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,65191)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,65191)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,65191)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,65191)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,65191)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,65191)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,65191)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,65191)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,65191)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,65191)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,65191)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,65191)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,65191)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,65191)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,65191)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,65191)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,65191)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,65191)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,65191)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,65191)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,65191)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,65191)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,65191)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,65191)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,65191)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,65191)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,65191)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,65191)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,65191)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,65191)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,65191)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,65191)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,65191)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,65191)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,65191)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,65191)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,65191)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,65191)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,65191)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,65191)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,65191)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,65191)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,65191)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,65191)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,65191)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,65191)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,65191)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,65191)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,65191)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,65191)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,65191)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(5,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 65691  inst.: 23707552 (ipc=275.3) sim_rate=175611 (inst/sec) elapsed = 0:0:02:15 / Tue Mar 22 07:40:49 2016
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(24,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(54,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(18,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(17,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 66691  inst.: 24072256 (ipc=334.9) sim_rate=177001 (inst/sec) elapsed = 0:0:02:16 / Tue Mar 22 07:40:50 2016
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(7,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(6,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(41,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 67691  inst.: 24326016 (ipc=302.4) sim_rate=177562 (inst/sec) elapsed = 0:0:02:17 / Tue Mar 22 07:40:51 2016
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(17,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(74,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(68,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 68691  inst.: 24665088 (ipc=312.9) sim_rate=178732 (inst/sec) elapsed = 0:0:02:18 / Tue Mar 22 07:40:52 2016
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(63,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(63,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(62,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(79,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(38,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(14,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(23,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(0,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(76,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 69691  inst.: 25485824 (ipc=425.8) sim_rate=183351 (inst/sec) elapsed = 0:0:02:19 / Tue Mar 22 07:40:53 2016
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(49,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(48,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(41,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(49,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 70191  inst.: 25902144 (ipc=466.4) sim_rate=185015 (inst/sec) elapsed = 0:0:02:20 / Tue Mar 22 07:40:54 2016
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(79,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(30,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(0,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(57,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(21,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(1,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(59,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 71191  inst.: 26581820 (ipc=502.0) sim_rate=188523 (inst/sec) elapsed = 0:0:02:21 / Tue Mar 22 07:40:55 2016
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(69,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(0,0,0) tid=(217,0,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(5,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(8,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(73,0,0) tid=(124,0,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(9,0,0) tid=(97,0,0)
GPGPU-Sim uArch: cycles simulated: 72191  inst.: 27171695 (ipc=514.5) sim_rate=191349 (inst/sec) elapsed = 0:0:02:22 / Tue Mar 22 07:40:56 2016
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(56,0,0) tid=(248,0,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(84,0,0) tid=(133,0,0)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(64,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 73191  inst.: 27432513 (ipc=482.8) sim_rate=191835 (inst/sec) elapsed = 0:0:02:23 / Tue Mar 22 07:40:57 2016
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(71,0,0) tid=(245,0,0)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(9,0,0) tid=(179,0,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(41,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(37,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(74,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 74191  inst.: 27913866 (ipc=482.7) sim_rate=193846 (inst/sec) elapsed = 0:0:02:24 / Tue Mar 22 07:40:58 2016
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(62,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(16,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(60,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(58,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(69,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(15,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 75191  inst.: 28496010 (ipc=492.6) sim_rate=196524 (inst/sec) elapsed = 0:0:02:25 / Tue Mar 22 07:40:59 2016
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(34,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(18,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(14,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(16,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(55,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(86,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(71,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(53,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 76191  inst.: 29323050 (ipc=523.0) sim_rate=200842 (inst/sec) elapsed = 0:0:02:26 / Tue Mar 22 07:41:00 2016
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(76,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(13,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(19,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(21,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 76691  inst.: 29709194 (ipc=533.8) sim_rate=202103 (inst/sec) elapsed = 0:0:02:27 / Tue Mar 22 07:41:01 2016
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(55,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (11572,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(11573,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11658,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11659,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (11843,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(11844,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (12070,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(12071,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12083,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(12084,65191)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (12084,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(12085,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12110,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(12111,65191)
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(94,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (12237,65191), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (12237,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(12238,65191)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(12238,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (12261,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(12262,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (12296,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(12297,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12352,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(12353,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12389,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(12390,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (12479,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(12480,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (12488,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(12489,65191)
GPGPU-Sim uArch: cycles simulated: 77691  inst.: 29880618 (ipc=504.9) sim_rate=201896 (inst/sec) elapsed = 0:0:02:28 / Tue Mar 22 07:41:02 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12573,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(12574,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (12587,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(12588,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (12590,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(12591,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (12601,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(12602,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (12645,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(12646,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (12675,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(12676,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (12735,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(12736,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (12750,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(12751,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12780,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(12781,65191)
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(110,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (12891,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(12892,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13000,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(13001,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (13112,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(13113,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (13150,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(13151,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13188,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13189,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (13279,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(13280,65191)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (13436,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(13437,65191)
GPGPU-Sim uArch: cycles simulated: 78691  inst.: 30026698 (ipc=478.3) sim_rate=201521 (inst/sec) elapsed = 0:0:02:29 / Tue Mar 22 07:41:03 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (13530,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(13531,65191)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(120,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13584,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(13585,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13600,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(13601,65191)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (13608,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(13609,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (13638,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(13639,65191)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13687,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13688,65191)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13776,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(13777,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (13783,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(13784,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (13827,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(13828,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (13981,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(13982,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (14007,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(14008,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (14017,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(14018,65191)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(111,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (14105,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(14106,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (14115,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(14116,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14139,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(14140,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (14207,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(14208,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (14211,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(14212,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (14213,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(14214,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14246,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(14247,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (14262,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(14263,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (14331,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(14332,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (14366,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(14367,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (14388,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(14389,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (14392,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(14393,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (14400,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(14401,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14447,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(14448,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14454,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14455,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (14458,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(14459,65191)
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(142,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (14490,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(14491,65191)
GPGPU-Sim uArch: cycles simulated: 79691  inst.: 30228810 (ipc=459.2) sim_rate=201525 (inst/sec) elapsed = 0:0:02:30 / Tue Mar 22 07:41:04 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14505,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(14506,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (14511,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(14512,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (14532,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(14533,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (14537,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(14538,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (14546,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(14547,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14553,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(14554,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (14570,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(14571,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (14581,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(14582,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (14604,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(14605,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (14676,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(14677,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (14696,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(14697,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (14700,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(14701,65191)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(156,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (14778,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(14779,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (14806,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(14807,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (14807,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(14808,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (14846,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(14847,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (14912,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(14913,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (14913,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(14914,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (14926,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(14927,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (14940,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(14941,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14944,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(14945,65191)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(161,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 80191  inst.: 30416106 (ipc=456.4) sim_rate=201431 (inst/sec) elapsed = 0:0:02:31 / Tue Mar 22 07:41:05 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15009,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15010,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15121,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(15122,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (15131,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(15132,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15151,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(15152,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15176,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(15177,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15203,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(15204,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (15260,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(15261,65191)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(99,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (15300,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(15301,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (15374,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(15375,65191)
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(93,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 80691  inst.: 30607562 (ipc=454.0) sim_rate=201365 (inst/sec) elapsed = 0:0:02:32 / Tue Mar 22 07:41:06 2016
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(90,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(166,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(116,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(91,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(94,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(93,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(161,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 81691  inst.: 31329930 (ipc=470.3) sim_rate=204770 (inst/sec) elapsed = 0:0:02:33 / Tue Mar 22 07:41:07 2016
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(149,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(160,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(98,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(164,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 82191  inst.: 31752530 (ipc=481.3) sim_rate=206185 (inst/sec) elapsed = 0:0:02:34 / Tue Mar 22 07:41:08 2016
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(98,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(153,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(123,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(129,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(137,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 82691  inst.: 32166250 (ipc=491.2) sim_rate=207524 (inst/sec) elapsed = 0:0:02:35 / Tue Mar 22 07:41:09 2016
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(125,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(149,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(125,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 83191  inst.: 32549189 (ipc=498.8) sim_rate=208648 (inst/sec) elapsed = 0:0:02:36 / Tue Mar 22 07:41:10 2016
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(175,0,0) tid=(254,0,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(129,0,0) tid=(174,0,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(115,0,0) tid=(249,0,0)
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(152,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(98,0,0) tid=(118,0,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(173,0,0) tid=(26,0,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(116,0,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 84191  inst.: 33176008 (ipc=505.6) sim_rate=211312 (inst/sec) elapsed = 0:0:02:37 / Tue Mar 22 07:41:11 2016
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(112,0,0) tid=(170,0,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(137,0,0) tid=(220,0,0)
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(146,0,0) tid=(70,0,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(168,0,0) tid=(8,0,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(96,0,0) tid=(243,0,0)
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(171,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 85191  inst.: 33715081 (ipc=507.3) sim_rate=213386 (inst/sec) elapsed = 0:0:02:38 / Tue Mar 22 07:41:12 2016
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(152,0,0) tid=(210,0,0)
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(120,0,0) tid=(202,0,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(114,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(117,0,0) tid=(48,0,0)
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(93,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 86191  inst.: 34226780 (ipc=507.5) sim_rate=215262 (inst/sec) elapsed = 0:0:02:39 / Tue Mar 22 07:41:13 2016
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(133,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(134,0,0) tid=(19,0,0)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(95,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 86691  inst.: 34527532 (ipc=509.7) sim_rate=215797 (inst/sec) elapsed = 0:0:02:40 / Tue Mar 22 07:41:14 2016
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(126,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(163,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(102,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(139,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22053,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(22054,65191)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(122,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(104,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (22247,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(22248,65191)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(128,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (22370,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(22371,65191)
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(113,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 87691  inst.: 35293428 (ipc=521.0) sim_rate=219213 (inst/sec) elapsed = 0:0:02:41 / Tue Mar 22 07:41:15 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (22571,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(22572,65191)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(97,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (22670,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(22671,65191)
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(103,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22725,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(22726,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (22741,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(22742,65191)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(120,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (22817,65191), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (22817,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(22818,65191)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(22818,65191)
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(106,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 88191  inst.: 35714484 (ipc=528.0) sim_rate=220459 (inst/sec) elapsed = 0:0:02:42 / Tue Mar 22 07:41:16 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (23007,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(23008,65191)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(160,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(151,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (23174,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(23175,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (23192,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(23193,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (23230,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(23231,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23239,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(23240,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23256,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(23257,65191)
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(176,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (23284,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(23285,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23370,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(23371,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (23373,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(23374,65191)
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(156,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 88691  inst.: 36126324 (ipc=534.3) sim_rate=221633 (inst/sec) elapsed = 0:0:02:43 / Tue Mar 22 07:41:17 2016
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(131,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (23529,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(23530,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (23555,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(23556,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (23575,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(23576,65191)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (23614,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(23615,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (23669,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(23670,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (23719,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(23720,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (23756,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(23757,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (23781,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(23782,65191)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(182,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 89191  inst.: 36281396 (ipc=529.6) sim_rate=221228 (inst/sec) elapsed = 0:0:02:44 / Tue Mar 22 07:41:18 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (24064,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(24065,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (24094,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(24095,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (24153,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(24154,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (24208,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(24209,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (24234,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(24235,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (24268,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(24269,65191)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (24292,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(24293,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (24335,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(24336,65191)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(211,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (24367,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(24368,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (24403,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(24404,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (24470,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(24471,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (24497,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(24498,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (24578,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(24579,65191)
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(182,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24943,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(24944,65191)
GPGPU-Sim uArch: cycles simulated: 90191  inst.: 36463348 (ipc=515.7) sim_rate=220989 (inst/sec) elapsed = 0:0:02:45 / Tue Mar 22 07:41:19 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (25077,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(25078,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (25087,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(25088,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (25205,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(25206,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (25222,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(25223,65191)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(181,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25238,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(25239,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (25242,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(25243,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (25272,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(25273,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (25277,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(25278,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (25283,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(25284,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (25309,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(25310,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (25344,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(25345,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (25346,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(25347,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (25350,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(25351,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (25417,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(25418,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (25449,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(25450,65191)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (25451,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(25452,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (25482,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(25483,65191)
GPGPU-Sim uArch: cycles simulated: 90691  inst.: 36600052 (ipc=511.0) sim_rate=220482 (inst/sec) elapsed = 0:0:02:46 / Tue Mar 22 07:41:20 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (25510,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(25511,65191)
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(182,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (25518,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(25519,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (25545,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(25546,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (25593,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(25594,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (25648,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(25649,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25689,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25690,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25759,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(25760,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (25763,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(25764,65191)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(180,0,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (25797,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(25798,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (25907,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(25908,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (25954,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(25955,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (25972,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(25973,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (26033,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(26034,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (26036,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(26037,65191)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(214,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (26201,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(26202,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (26207,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(26208,65191)
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(226,0,0) tid=(74,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (26346,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(26347,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (26355,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(26356,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (26393,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(26394,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (26431,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(26432,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (26434,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(26435,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (26435,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(26436,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (26436,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(26437,65191)
GPGPU-Sim uArch: cycles simulated: 91691  inst.: 36982740 (ipc=506.1) sim_rate=221453 (inst/sec) elapsed = 0:0:02:47 / Tue Mar 22 07:41:21 2016
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(258,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (26551,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(26552,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (26593,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(26594,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (26599,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(26600,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (26625,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(26626,65191)
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(212,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (26686,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(26687,65191)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(201,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (26870,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(26871,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (26912,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(26913,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (26926,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(26927,65191)
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(193,0,0) tid=(214,0,0)
GPGPU-Sim uArch: cycles simulated: 92191  inst.: 37318803 (ipc=509.2) sim_rate=222135 (inst/sec) elapsed = 0:0:02:48 / Tue Mar 22 07:41:22 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (27022,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(27023,65191)
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(185,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (27104,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(27105,65191)
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(208,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(241,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(249,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 92691  inst.: 37724804 (ipc=514.7) sim_rate=223223 (inst/sec) elapsed = 0:0:02:49 / Tue Mar 22 07:41:23 2016
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(226,0,0) tid=(65,0,0)
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(240,0,0) tid=(153,0,0)
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(243,0,0) tid=(80,0,0)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(253,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 93191  inst.: 38142372 (ipc=520.4) sim_rate=224366 (inst/sec) elapsed = 0:0:02:50 / Tue Mar 22 07:41:24 2016
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(194,0,0) tid=(147,0,0)
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(217,0,0) tid=(216,0,0)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(229,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(264,0,0) tid=(123,0,0)
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(254,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 93691  inst.: 38548554 (ipc=525.6) sim_rate=225430 (inst/sec) elapsed = 0:0:02:51 / Tue Mar 22 07:41:25 2016
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(198,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(212,0,0) tid=(86,0,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(224,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(235,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(252,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(235,0,0) tid=(188,0,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(209,0,0) tid=(114,0,0)
GPGPU-Sim uArch: cycles simulated: 94691  inst.: 39254537 (ipc=531.7) sim_rate=228224 (inst/sec) elapsed = 0:0:02:52 / Tue Mar 22 07:41:26 2016
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(230,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(209,0,0) tid=(225,0,0)
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(180,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(223,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(184,0,0) tid=(100,0,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(185,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 95691  inst.: 39853194 (ipc=533.9) sim_rate=230365 (inst/sec) elapsed = 0:0:02:53 / Tue Mar 22 07:41:27 2016
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(222,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (30683,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(30684,65191)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(229,0,0) tid=(162,0,0)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(184,0,0) tid=(90,0,0)
GPGPU-Sim uArch: cycles simulated: 96191  inst.: 40124380 (ipc=534.0) sim_rate=230599 (inst/sec) elapsed = 0:0:02:54 / Tue Mar 22 07:41:28 2016
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(266,0,0) tid=(90,0,0)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(265,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (31491,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(31492,65191)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(262,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (31528,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(31529,65191)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(223,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(205,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (31943,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(31944,65191)
GPGPU-Sim uArch: cycles simulated: 97191  inst.: 40670658 (ipc=534.4) sim_rate=232403 (inst/sec) elapsed = 0:0:02:55 / Tue Mar 22 07:41:29 2016
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(248,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(194,0,0) tid=(182,0,0)
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(199,0,0) tid=(189,0,0)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(195,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(255,0,0) tid=(219,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32656,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(32657,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (32750,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(32751,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (32771,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(32772,65191)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(250,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (32798,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(32799,65191)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(231,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 98191  inst.: 41335214 (ipc=538.3) sim_rate=234859 (inst/sec) elapsed = 0:0:02:56 / Tue Mar 22 07:41:30 2016
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(216,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (33048,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(33049,65191)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(229,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (33209,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(33210,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (33258,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(33259,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (33260,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(33261,65191)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(252,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(269,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (33487,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(33488,65191)
GPGPU-Sim uArch: cycles simulated: 98691  inst.: 41729454 (ipc=542.1) sim_rate=235759 (inst/sec) elapsed = 0:0:02:57 / Tue Mar 22 07:41:31 2016
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(221,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (33646,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(33647,65191)
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(221,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(235,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (33814,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(33815,65191)
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(244,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (33895,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(33896,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (33896,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(33897,65191)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(225,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 99191  inst.: 42149014 (ipc=546.4) sim_rate=236792 (inst/sec) elapsed = 0:0:02:58 / Tue Mar 22 07:41:32 2016
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(228,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (34142,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(34143,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (34164,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(34165,65191)
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(256,0,0) tid=(147,0,0)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(247,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (34332,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(34333,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (34355,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(34356,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (34409,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(34410,65191)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(199,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (34447,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(34448,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (34465,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(34466,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (34497,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(34498,65191)
GPGPU-Sim uArch: cycles simulated: 99691  inst.: 42572382 (ipc=550.8) sim_rate=237834 (inst/sec) elapsed = 0:0:02:59 / Tue Mar 22 07:41:33 2016
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(293,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (34649,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(34650,65191)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(264,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (34740,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(34741,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (34780,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(34781,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (34789,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(34790,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (34793,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(34794,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (34798,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(34799,65191)
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(281,0,0) tid=(186,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (34921,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(34922,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (34944,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(34945,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (34969,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(34970,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (34973,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(34974,65191)
GPGPU-Sim uArch: cycles simulated: 100191  inst.: 42872124 (ipc=551.5) sim_rate=238178 (inst/sec) elapsed = 0:0:03:00 / Tue Mar 22 07:41:34 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (35080,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(35081,65191)
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(269,0,0) tid=(142,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (35107,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(35108,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (35116,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(35117,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (35169,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(35170,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (35173,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(35174,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (35178,65191), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (35178,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(35179,65191)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(35179,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (35188,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(35189,65191)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (35276,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(35277,65191)
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(283,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (35343,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(35344,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (35363,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(35364,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (35401,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(35402,65191)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (35423,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(35424,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (35424,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(35425,65191)
GPGPU-Sim uArch: cycles simulated: 100691  inst.: 43074358 (ipc=549.4) sim_rate=237979 (inst/sec) elapsed = 0:0:03:01 / Tue Mar 22 07:41:35 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (35548,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(35549,65191)
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(317,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (35605,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(35606,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (35607,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(35608,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (35640,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(35641,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (35651,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(35652,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (35653,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(35654,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (35677,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(35678,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (35727,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(35728,65191)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(320,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (35774,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(35775,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (35775,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(35776,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (35797,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(35798,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (35890,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(35891,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (35940,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(35941,65191)
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(284,0,0) tid=(251,0,0)
GPGPU-Sim uArch: cycles simulated: 101191  inst.: 43303206 (ipc=548.1) sim_rate=237929 (inst/sec) elapsed = 0:0:03:02 / Tue Mar 22 07:41:36 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (36018,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(36019,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (36088,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(36089,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (36134,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(36135,65191)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(276,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (36204,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(36205,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (36216,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(36217,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (36253,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(36254,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (36255,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(36256,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (36259,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(36260,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (36272,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(36273,65191)
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(317,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (36407,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(36408,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (36433,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(36434,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (36492,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(36493,65191)
GPGPU-Sim uArch: cycles simulated: 101691  inst.: 43534644 (ipc=547.0) sim_rate=237894 (inst/sec) elapsed = 0:0:03:03 / Tue Mar 22 07:41:37 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (36502,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(36503,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (36518,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(36519,65191)
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(343,0,0) tid=(243,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (36648,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(36649,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (36661,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(36662,65191)
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(305,0,0) tid=(38,0,0)
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(284,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (36930,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(36931,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (36932,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(36933,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (36954,65191), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (36954,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(36955,65191)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(36955,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (36957,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(36958,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (36973,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(36974,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (36983,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(36984,65191)
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(334,0,0) tid=(98,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (37044,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(37045,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (37050,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(37051,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (37056,65191), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (37056,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(37057,65191)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(37057,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (37057,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(37058,65191)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(307,0,0) tid=(164,0,0)
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(316,0,0) tid=(98,0,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(356,0,0) tid=(8,0,0)
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(313,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 102691  inst.: 44268066 (ipc=552.0) sim_rate=239286 (inst/sec) elapsed = 0:0:03:05 / Tue Mar 22 07:41:39 2016
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(341,0,0) tid=(158,0,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(278,0,0) tid=(195,0,0)
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(312,0,0) tid=(22,0,0)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(313,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(327,0,0) tid=(224,0,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(326,0,0) tid=(49,0,0)
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(323,0,0) tid=(206,0,0)
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(273,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 103691  inst.: 45072500 (ipc=558.5) sim_rate=242325 (inst/sec) elapsed = 0:0:03:06 / Tue Mar 22 07:41:40 2016
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(357,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(359,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (38791,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(38792,65191)
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(273,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(317,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 104191  inst.: 45445193 (ipc=560.9) sim_rate=243022 (inst/sec) elapsed = 0:0:03:07 / Tue Mar 22 07:41:41 2016
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(282,0,0) tid=(76,0,0)
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(349,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(337,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 104691  inst.: 45787926 (ipc=562.5) sim_rate=243552 (inst/sec) elapsed = 0:0:03:08 / Tue Mar 22 07:41:42 2016
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(323,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (39655,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(39656,65191)
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(281,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(291,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (39995,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(39996,65191)
GPGPU-Sim uArch: cycles simulated: 105191  inst.: 46105294 (ipc=563.4) sim_rate=243943 (inst/sec) elapsed = 0:0:03:09 / Tue Mar 22 07:41:43 2016
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(299,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (40168,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(40169,65191)
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(276,0,0) tid=(80,0,0)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(363,0,0) tid=(82,0,0)
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(328,0,0) tid=(219,0,0)
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(337,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (40729,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(40730,65191)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(281,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(286,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 106191  inst.: 46710550 (ipc=564.4) sim_rate=245845 (inst/sec) elapsed = 0:0:03:10 / Tue Mar 22 07:41:44 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (41017,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(41018,65191)
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(332,0,0) tid=(120,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (41175,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(41176,65191)
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(312,0,0) tid=(196,0,0)
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(335,0,0) tid=(72,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (41455,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(41456,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (41488,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(41489,65191)
GPGPU-Sim uArch: cycles simulated: 106691  inst.: 47002602 (ipc=564.6) sim_rate=246086 (inst/sec) elapsed = 0:0:03:11 / Tue Mar 22 07:41:45 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (41521,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(41522,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (41573,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(41574,65191)
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(361,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (41655,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(41656,65191)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(347,0,0) tid=(104,0,0)
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(313,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (42007,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(42008,65191)
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(353,0,0) tid=(52,0,0)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(337,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (42321,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(42322,65191)
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(284,0,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (42425,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(42426,65191)
GPGPU-Sim uArch: cycles simulated: 107691  inst.: 47612780 (ipc=565.7) sim_rate=247983 (inst/sec) elapsed = 0:0:03:12 / Tue Mar 22 07:41:46 2016
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(361,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(306,0,0) tid=(152,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (42788,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(42789,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (42813,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(42814,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (42841,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(42842,65191)
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(361,0,0) tid=(82,0,0)
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(343,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 108191  inst.: 47963042 (ipc=567.3) sim_rate=248513 (inst/sec) elapsed = 0:0:03:13 / Tue Mar 22 07:41:47 2016
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(350,0,0) tid=(40,0,0)
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(321,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(302,0,0) tid=(179,0,0)
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(305,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (43506,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(43507,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (43542,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(43543,65191)
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(307,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(306,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(304,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(376,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (43956,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(43957,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (43985,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(43986,65191)
GPGPU-Sim uArch: cycles simulated: 109191  inst.: 48769289 (ipc=572.7) sim_rate=251388 (inst/sec) elapsed = 0:0:03:14 / Tue Mar 22 07:41:48 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (44045,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(44046,65191)
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(330,0,0) tid=(147,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (44116,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(44117,65191)
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(364,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (44204,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(44205,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (44242,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(44243,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (44273,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(44274,65191)
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(329,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (44329,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(44330,65191)
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(339,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (44491,65191), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (44491,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(44492,65191)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(44492,65191)
GPGPU-Sim uArch: cycles simulated: 109691  inst.: 49182223 (ipc=575.6) sim_rate=252216 (inst/sec) elapsed = 0:0:03:15 / Tue Mar 22 07:41:49 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (44506,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(44507,65191)
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(323,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (44556,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(44557,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (44595,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(44596,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (44629,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(44630,65191)
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(390,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (44696,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(44697,65191)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (44726,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(44727,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (44727,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(44728,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (44801,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(44802,65191)
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(395,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (44828,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(44829,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (44834,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(44835,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (44858,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(44859,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (44884,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(44885,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (44919,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(44920,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (44945,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(44946,65191)
GPGPU-Sim uArch: cycles simulated: 110191  inst.: 49471700 (ipc=575.6) sim_rate=252406 (inst/sec) elapsed = 0:0:03:16 / Tue Mar 22 07:41:50 2016
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(350,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (45079,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(45080,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (45081,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(45082,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (45111,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(45112,65191)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (45124,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(45125,65191)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (45151,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(45152,65191)
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(360,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (45269,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(45270,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (45350,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(45351,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (45389,65191), 5 CTAs running
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(410,0,0) tid=(202,0,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(45390,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (45403,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(45404,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (45409,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(45410,65191)
GPGPU-Sim uArch: cycles simulated: 110691  inst.: 49739283 (ipc=575.2) sim_rate=252483 (inst/sec) elapsed = 0:0:03:17 / Tue Mar 22 07:41:51 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (45500,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(45501,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (45563,65191), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (45563,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(45564,65191)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(45564,65191)
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(361,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (45608,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(45609,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (45652,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(45653,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (45662,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(45663,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (45683,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(45684,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (45764,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(45765,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (45768,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(45769,65191)
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(397,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (45793,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(45794,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (45801,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(45802,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (45843,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(45844,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (45852,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(45853,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (45853,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(45854,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (45854,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(45855,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (45855,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(45856,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (45883,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(45884,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (45927,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(45928,65191)
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(423,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (45990,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(45991,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (45994,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(45995,65191)
GPGPU-Sim uArch: cycles simulated: 111191  inst.: 49999723 (ipc=574.6) sim_rate=252523 (inst/sec) elapsed = 0:0:03:18 / Tue Mar 22 07:41:52 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (46022,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(46023,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (46054,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(46055,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (46109,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(46110,65191)
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(364,0,0) tid=(72,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (46247,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(46248,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (46271,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(46272,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (46299,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(46300,65191)
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(437,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (46374,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(46375,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (46432,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(46433,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (46441,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(46442,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (46466,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(46467,65191)
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(373,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 111691  inst.: 50263613 (ipc=574.1) sim_rate=252580 (inst/sec) elapsed = 0:0:03:19 / Tue Mar 22 07:41:53 2016
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(420,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(400,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (46853,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(46854,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (46877,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(46878,65191)
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(386,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (46907,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(46908,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (46909,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(46910,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (46944,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(46945,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (46984,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(46985,65191)
GPGPU-Sim uArch: cycles simulated: 112191  inst.: 50632663 (ipc=575.8) sim_rate=253163 (inst/sec) elapsed = 0:0:03:20 / Tue Mar 22 07:41:54 2016
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(406,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (47120,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(47121,65191)
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(432,0,0) tid=(97,0,0)
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(428,0,0) tid=(200,0,0)
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(389,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(369,0,0) tid=(234,0,0)
GPGPU-Sim uArch: cycles simulated: 112691  inst.: 51039738 (ipc=578.3) sim_rate=253929 (inst/sec) elapsed = 0:0:03:21 / Tue Mar 22 07:41:55 2016
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(427,0,0) tid=(176,0,0)
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(450,0,0) tid=(138,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (47834,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(47835,65191)
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(438,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(364,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 113191  inst.: 51441004 (ipc=580.6) sim_rate=254658 (inst/sec) elapsed = 0:0:03:22 / Tue Mar 22 07:41:56 2016
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(365,0,0) tid=(14,0,0)
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(429,0,0) tid=(54,0,0)
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(442,0,0) tid=(130,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (48418,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(48419,65191)
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(420,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 113691  inst.: 51834364 (ipc=582.8) sim_rate=255341 (inst/sec) elapsed = 0:0:03:23 / Tue Mar 22 07:41:57 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (48543,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(48544,65191)
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(453,0,0) tid=(122,0,0)
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(397,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (48741,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(48742,65191)
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(447,0,0) tid=(126,0,0)
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(386,0,0) tid=(110,0,0)
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(417,0,0) tid=(138,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (49253,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(49254,65191)
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(384,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (49383,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(49384,65191)
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(379,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 114691  inst.: 52549410 (ipc=585.4) sim_rate=257595 (inst/sec) elapsed = 0:0:03:24 / Tue Mar 22 07:41:58 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (49542,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(49543,65191)
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(386,0,0) tid=(128,0,0)
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(391,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (49735,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(49736,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (49846,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(49847,65191)
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(433,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (49879,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(49880,65191)
GPGPU-Sim uArch: cycles simulated: 115191  inst.: 52870867 (ipc=586.0) sim_rate=257906 (inst/sec) elapsed = 0:0:03:25 / Tue Mar 22 07:41:59 2016
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(434,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (50036,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(50037,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (50068,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(50069,65191)
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(462,0,0) tid=(176,0,0)
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(400,0,0) tid=(4,0,0)
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(387,0,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 115691  inst.: 53186131 (ipc=586.5) sim_rate=258185 (inst/sec) elapsed = 0:0:03:26 / Tue Mar 22 07:42:00 2016
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(443,0,0) tid=(206,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (50673,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(50674,65191)
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(442,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (50814,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(50815,65191)
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(386,0,0) tid=(108,0,0)
GPGPU-Sim uArch: cycles simulated: 116191  inst.: 53484185 (ipc=586.6) sim_rate=258377 (inst/sec) elapsed = 0:0:03:27 / Tue Mar 22 07:42:01 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (51069,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(51070,65191)
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(459,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (51151,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(51152,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (51157,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(51158,65191)
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(420,0,0) tid=(206,0,0)
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(395,0,0) tid=(128,0,0)
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(397,0,0) tid=(14,0,0)
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(449,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(430,0,0) tid=(145,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (51980,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(51981,65191)
GPGPU-Sim uArch: cycles simulated: 117191  inst.: 54087091 (ipc=586.9) sim_rate=260034 (inst/sec) elapsed = 0:0:03:28 / Tue Mar 22 07:42:02 2016
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(408,0,0) tid=(85,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (52118,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(52119,65191)
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(426,0,0) tid=(86,0,0)
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(398,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 117691  inst.: 54409979 (ipc=587.4) sim_rate=260334 (inst/sec) elapsed = 0:0:03:29 / Tue Mar 22 07:42:03 2016
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(409,0,0) tid=(19,0,0)
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(395,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (52752,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(52753,65191)
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(389,0,0) tid=(61,0,0)
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(414,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 118191  inst.: 54763940 (ipc=588.6) sim_rate=260780 (inst/sec) elapsed = 0:0:03:30 / Tue Mar 22 07:42:04 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (53064,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(53065,65191)
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(389,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (53135,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(53136,65191)
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(435,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (53322,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(53323,65191)
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(422,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (53348,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(53349,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (53424,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(53425,65191)
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(430,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 118691  inst.: 55152935 (ipc=590.3) sim_rate=261388 (inst/sec) elapsed = 0:0:03:31 / Tue Mar 22 07:42:05 2016
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(469,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (53594,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(53595,65191)
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(417,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (53735,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(53736,65191)
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(450,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (53845,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(53846,65191)
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(406,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 119191  inst.: 55564563 (ipc=592.5) sim_rate=262096 (inst/sec) elapsed = 0:0:03:32 / Tue Mar 22 07:42:06 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (54029,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(54030,65191)
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(409,0,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (54124,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(54125,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (54155,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(54156,65191)
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(431,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (54180,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(54181,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (54187,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(54188,65191)
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(425,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (54314,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(54315,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (54327,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(54328,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (54361,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(54362,65191)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (54386,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(54387,65191)
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(458,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 119691  inst.: 55939295 (ipc=593.9) sim_rate=262625 (inst/sec) elapsed = 0:0:03:33 / Tue Mar 22 07:42:07 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (54508,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(54509,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (54533,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(54534,65191)
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(436,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (54622,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(54623,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (54627,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(54628,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (54673,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(54674,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (54703,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(54704,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (54704,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(54705,65191)
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(490,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (54726,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(54727,65191)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (54788,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(54789,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (54796,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(54797,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (54856,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(54857,65191)
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(475,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (54918,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(54919,65191)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (54951,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(54952,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (54964,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(54965,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (54989,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(54990,65191)
GPGPU-Sim uArch: cycles simulated: 120191  inst.: 56226979 (ipc=593.8) sim_rate=262742 (inst/sec) elapsed = 0:0:03:34 / Tue Mar 22 07:42:08 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (55045,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(55046,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (55074,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(55075,65191)
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(449,0,0) tid=(178,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (55115,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(55116,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (55221,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(55222,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (55222,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(55223,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (55259,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(55260,65191)
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(486,0,0) tid=(142,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (55347,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(55348,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (55360,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(55361,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (55366,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(55367,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (55369,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(55370,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (55449,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(55450,65191)
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(460,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (55547,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(55548,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (55558,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(55559,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (55610,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(55611,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (55612,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(55613,65191)
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(454,0,0) tid=(234,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (55664,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(55665,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (55673,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(55674,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (55682,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(55683,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (55781,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(55782,65191)
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(496,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (55828,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(55829,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (55831,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(55832,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (55908,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(55909,65191)
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(469,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (55991,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(55992,65191)
GPGPU-Sim uArch: cycles simulated: 121191  inst.: 56754961 (ipc=592.6) sim_rate=263976 (inst/sec) elapsed = 0:0:03:35 / Tue Mar 22 07:42:09 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (56004,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(56005,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (56049,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(56050,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (56077,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(56078,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (56082,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(56083,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (56091,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(56092,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (56131,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(56132,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (56155,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(56156,65191)
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(466,0,0) tid=(136,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (56293,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(56294,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (56320,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(56321,65191)
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(533,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(479,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 121691  inst.: 57064130 (ipc=592.8) sim_rate=264185 (inst/sec) elapsed = 0:0:03:36 / Tue Mar 22 07:42:10 2016
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(485,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (56642,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(56643,65191)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (56654,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(56655,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (56683,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(56684,65191)
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(524,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (56711,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(56712,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (56727,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(56728,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (56787,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(56788,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (56789,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(56790,65191)
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(498,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (56850,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(56851,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (56884,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(56885,65191)
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(458,0,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 122191  inst.: 57473350 (ipc=594.8) sim_rate=264854 (inst/sec) elapsed = 0:0:03:37 / Tue Mar 22 07:42:11 2016
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(530,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (57064,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(57065,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (57152,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(57153,65191)
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(542,0,0) tid=(129,0,0)
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(537,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(505,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (57494,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(57495,65191)
GPGPU-Sim uArch: cycles simulated: 122691  inst.: 57886592 (ipc=596.8) sim_rate=265534 (inst/sec) elapsed = 0:0:03:38 / Tue Mar 22 07:42:12 2016
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(534,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(473,0,0) tid=(224,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (57721,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(57722,65191)
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(523,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (57863,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(57864,65191)
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(543,0,0) tid=(233,0,0)
GPGPU-Sim uArch: cycles simulated: 123191  inst.: 58289472 (ipc=598.6) sim_rate=266161 (inst/sec) elapsed = 0:0:03:39 / Tue Mar 22 07:42:13 2016
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(513,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (58094,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(58095,65191)
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(514,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (58157,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(58158,65191)
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(539,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (58354,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(58355,65191)
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(511,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (58455,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(58456,65191)
GPGPU-Sim uArch: cycles simulated: 123691  inst.: 58672153 (ipc=600.0) sim_rate=266691 (inst/sec) elapsed = 0:0:03:40 / Tue Mar 22 07:42:14 2016
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(502,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(525,0,0) tid=(86,0,0)
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(490,0,0) tid=(66,0,0)
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(524,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (58931,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(58932,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (58985,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(58986,65191)
GPGPU-Sim uArch: cycles simulated: 124191  inst.: 59036012 (ipc=601.1) sim_rate=267131 (inst/sec) elapsed = 0:0:03:41 / Tue Mar 22 07:42:15 2016
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(551,0,0) tid=(185,0,0)
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(537,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (59241,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(59242,65191)
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(485,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(518,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (59558,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(59559,65191)
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(497,0,0) tid=(252,0,0)
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(537,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (59791,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(59792,65191)
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(471,0,0) tid=(66,0,0)
GPGPU-Sim uArch: cycles simulated: 125191  inst.: 59701028 (ipc=602.2) sim_rate=268923 (inst/sec) elapsed = 0:0:03:42 / Tue Mar 22 07:42:16 2016
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(479,0,0) tid=(132,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (60224,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(60225,65191)
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(499,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(558,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 125691  inst.: 60012068 (ipc=602.3) sim_rate=269112 (inst/sec) elapsed = 0:0:03:43 / Tue Mar 22 07:42:17 2016
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(469,0,0) tid=(30,0,0)
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(473,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(551,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (60906,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(60907,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (60998,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(60999,65191)
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(560,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (61055,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(61056,65191)
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(489,0,0) tid=(126,0,0)
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(479,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (61415,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(61416,65191)
GPGPU-Sim uArch: cycles simulated: 126691  inst.: 60597299 (ipc=602.1) sim_rate=270523 (inst/sec) elapsed = 0:0:03:44 / Tue Mar 22 07:42:18 2016
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(488,0,0) tid=(226,0,0)
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(543,0,0) tid=(134,0,0)
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(507,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (61930,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(61931,65191)
GPGPU-Sim uArch: cycles simulated: 127191  inst.: 60902028 (ipc=602.1) sim_rate=270675 (inst/sec) elapsed = 0:0:03:45 / Tue Mar 22 07:42:19 2016
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(477,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (62088,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(62089,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (62138,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(62139,65191)
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(481,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(525,0,0) tid=(152,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (62350,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(62351,65191)
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(536,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(531,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (62702,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(62703,65191)
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(530,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (62835,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(62836,65191)
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(480,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (62890,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(62891,65191)
GPGPU-Sim uArch: cycles simulated: 128191  inst.: 61597131 (ipc=603.6) sim_rate=272553 (inst/sec) elapsed = 0:0:03:46 / Tue Mar 22 07:42:20 2016
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(542,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(510,0,0) tid=(235,0,0)
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(548,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(562,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (63438,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(63439,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (63478,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(63479,65191)
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(549,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 128691  inst.: 61994444 (ipc=605.1) sim_rate=273103 (inst/sec) elapsed = 0:0:03:47 / Tue Mar 22 07:42:21 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (63525,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(63526,65191)
GPGPU-Sim PTX: 64400000 instructions simulated : ctaid=(541,0,0) tid=(240,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (63696,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(63697,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (63723,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(63724,65191)
GPGPU-Sim PTX: 64500000 instructions simulated : ctaid=(534,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (63761,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(63762,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (63814,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(63815,65191)
GPGPU-Sim PTX: 64600000 instructions simulated : ctaid=(520,0,0) tid=(88,0,0)
GPGPU-Sim PTX: 64700000 instructions simulated : ctaid=(559,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (63974,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(63975,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (63989,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(63990,65191)
GPGPU-Sim uArch: cycles simulated: 129191  inst.: 62398954 (ipc=606.7) sim_rate=273679 (inst/sec) elapsed = 0:0:03:48 / Tue Mar 22 07:42:22 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (64033,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(64034,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (64081,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(64082,65191)
GPGPU-Sim PTX: 64800000 instructions simulated : ctaid=(544,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (64094,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(64095,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (64139,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(64140,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (64183,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(64184,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (64203,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(64204,65191)
GPGPU-Sim PTX: 64900000 instructions simulated : ctaid=(511,0,0) tid=(112,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (64239,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(64240,65191)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (64325,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(64326,65191)
GPGPU-Sim PTX: 65000000 instructions simulated : ctaid=(585,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (64359,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(64360,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (64375,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(64376,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (64429,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(64430,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (64471,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(64472,65191)
GPGPU-Sim PTX: 65100000 instructions simulated : ctaid=(517,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 129691  inst.: 62763481 (ipc=607.7) sim_rate=272884 (inst/sec) elapsed = 0:0:03:50 / Tue Mar 22 07:42:24 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (64522,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(64523,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (64526,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(64527,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (64545,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(64546,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (64566,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(64567,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (64591,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(64592,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (64607,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(64608,65191)
GPGPU-Sim PTX: 65200000 instructions simulated : ctaid=(568,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (64641,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(64642,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (64760,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(64761,65191)
GPGPU-Sim PTX: 65300000 instructions simulated : ctaid=(578,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (64790,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(64791,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (64942,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(64943,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (64968,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(64969,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (64976,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(64977,65191)
GPGPU-Sim PTX: 65400000 instructions simulated : ctaid=(555,0,0) tid=(214,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (64988,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(64989,65191)
GPGPU-Sim uArch: cycles simulated: 130191  inst.: 63053003 (ipc=607.4) sim_rate=272956 (inst/sec) elapsed = 0:0:03:51 / Tue Mar 22 07:42:25 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (65000,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(65001,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (65068,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(65069,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (65073,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(65074,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (65166,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(65167,65191)
GPGPU-Sim PTX: 65500000 instructions simulated : ctaid=(552,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (65239,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(65240,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (65309,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(65310,65191)
GPGPU-Sim PTX: 65600000 instructions simulated : ctaid=(583,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (65356,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(65357,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (65363,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(65364,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (65387,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(65388,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (65394,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(65395,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (65407,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(65408,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (65491,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(65492,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (65494,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(65495,65191)
GPGPU-Sim uArch: cycles simulated: 130691  inst.: 63328912 (ipc=607.0) sim_rate=272969 (inst/sec) elapsed = 0:0:03:52 / Tue Mar 22 07:42:26 2016
GPGPU-Sim PTX: 65700000 instructions simulated : ctaid=(552,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (65524,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(65525,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (65534,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(65535,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (65561,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(65562,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (65606,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(65607,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (65625,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(65626,65191)
GPGPU-Sim PTX: 65800000 instructions simulated : ctaid=(579,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (65701,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(65702,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (65751,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(65752,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (65753,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(65754,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (65792,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(65793,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (65816,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(65817,65191)
GPGPU-Sim PTX: 65900000 instructions simulated : ctaid=(600,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (65952,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(65953,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (65983,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(65984,65191)
GPGPU-Sim uArch: cycles simulated: 131191  inst.: 63607292 (ipc=606.6) sim_rate=272992 (inst/sec) elapsed = 0:0:03:53 / Tue Mar 22 07:42:27 2016
GPGPU-Sim PTX: 66000000 instructions simulated : ctaid=(628,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (66091,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(66092,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (66145,65191), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (66145,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(66146,65191)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(66146,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (66152,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(66153,65191)
GPGPU-Sim PTX: 66100000 instructions simulated : ctaid=(581,0,0) tid=(10,0,0)
GPGPU-Sim PTX: 66200000 instructions simulated : ctaid=(617,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (66355,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(66356,65191)
GPGPU-Sim PTX: 66300000 instructions simulated : ctaid=(616,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 131691  inst.: 63975247 (ipc=607.6) sim_rate=273398 (inst/sec) elapsed = 0:0:03:54 / Tue Mar 22 07:42:28 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (66505,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(66506,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (66531,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(66532,65191)
GPGPU-Sim PTX: 66400000 instructions simulated : ctaid=(570,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (66601,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(66602,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (66615,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(66616,65191)
GPGPU-Sim PTX: 66500000 instructions simulated : ctaid=(591,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (66669,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(66670,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (66695,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(66696,65191)
GPGPU-Sim PTX: 66600000 instructions simulated : ctaid=(619,0,0) tid=(64,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (66808,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(66809,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (66816,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(66817,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (66863,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(66864,65191)
GPGPU-Sim PTX: 66700000 instructions simulated : ctaid=(555,0,0) tid=(170,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (66906,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(66907,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (66943,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(66944,65191)
GPGPU-Sim uArch: cycles simulated: 132191  inst.: 64373790 (ipc=609.0) sim_rate=273931 (inst/sec) elapsed = 0:0:03:55 / Tue Mar 22 07:42:29 2016
GPGPU-Sim PTX: 66800000 instructions simulated : ctaid=(626,0,0) tid=(188,0,0)
GPGPU-Sim PTX: 66900000 instructions simulated : ctaid=(581,0,0) tid=(188,0,0)
GPGPU-Sim PTX: 67000000 instructions simulated : ctaid=(624,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 67100000 instructions simulated : ctaid=(562,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 67200000 instructions simulated : ctaid=(618,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 132691  inst.: 64779102 (ipc=610.5) sim_rate=274487 (inst/sec) elapsed = 0:0:03:56 / Tue Mar 22 07:42:30 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (67537,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(67538,65191)
GPGPU-Sim PTX: 67300000 instructions simulated : ctaid=(642,0,0) tid=(91,0,0)
GPGPU-Sim PTX: 67400000 instructions simulated : ctaid=(622,0,0) tid=(22,0,0)
GPGPU-Sim PTX: 67500000 instructions simulated : ctaid=(593,0,0) tid=(212,0,0)
GPGPU-Sim PTX: 67600000 instructions simulated : ctaid=(635,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (68056,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(68057,65191)
GPGPU-Sim PTX: 67700000 instructions simulated : ctaid=(642,0,0) tid=(155,0,0)
GPGPU-Sim PTX: 67800000 instructions simulated : ctaid=(624,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (68329,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(68330,65191)
GPGPU-Sim PTX: 67900000 instructions simulated : ctaid=(598,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (68465,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(68466,65191)
GPGPU-Sim uArch: cycles simulated: 133691  inst.: 65561791 (ipc=613.0) sim_rate=276632 (inst/sec) elapsed = 0:0:03:57 / Tue Mar 22 07:42:31 2016
GPGPU-Sim PTX: 68000000 instructions simulated : ctaid=(611,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 68100000 instructions simulated : ctaid=(636,0,0) tid=(142,0,0)
GPGPU-Sim PTX: 68200000 instructions simulated : ctaid=(646,0,0) tid=(180,0,0)
GPGPU-Sim PTX: 68300000 instructions simulated : ctaid=(578,0,0) tid=(220,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (68952,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(68953,65191)
GPGPU-Sim uArch: cycles simulated: 134191  inst.: 65909667 (ipc=613.6) sim_rate=276931 (inst/sec) elapsed = 0:0:03:58 / Tue Mar 22 07:42:32 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (69019,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(69020,65191)
GPGPU-Sim PTX: 68400000 instructions simulated : ctaid=(567,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 68500000 instructions simulated : ctaid=(592,0,0) tid=(57,0,0)
GPGPU-Sim PTX: 68600000 instructions simulated : ctaid=(564,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (69453,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(69454,65191)
GPGPU-Sim uArch: cycles simulated: 134691  inst.: 66232125 (ipc=613.8) sim_rate=277121 (inst/sec) elapsed = 0:0:03:59 / Tue Mar 22 07:42:33 2016
GPGPU-Sim PTX: 68700000 instructions simulated : ctaid=(602,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (69595,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(69596,65191)
GPGPU-Sim PTX: 68800000 instructions simulated : ctaid=(564,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 68900000 instructions simulated : ctaid=(565,0,0) tid=(110,0,0)
GPGPU-Sim PTX: 69000000 instructions simulated : ctaid=(611,0,0) tid=(112,0,0)
GPGPU-Sim PTX: 69100000 instructions simulated : ctaid=(574,0,0) tid=(152,0,0)
GPGPU-Sim PTX: 69200000 instructions simulated : ctaid=(623,0,0) tid=(188,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (70369,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(70370,65191)
GPGPU-Sim PTX: 69300000 instructions simulated : ctaid=(629,0,0) tid=(130,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (70487,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(70488,65191)
GPGPU-Sim uArch: cycles simulated: 135691  inst.: 66847665 (ipc=613.9) sim_rate=278531 (inst/sec) elapsed = 0:0:04:00 / Tue Mar 22 07:42:34 2016
GPGPU-Sim PTX: 69400000 instructions simulated : ctaid=(636,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (70633,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(70634,65191)
GPGPU-Sim PTX: 69500000 instructions simulated : ctaid=(645,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (70912,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(70913,65191)
GPGPU-Sim PTX: 69600000 instructions simulated : ctaid=(611,0,0) tid=(130,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (70979,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(70980,65191)
GPGPU-Sim uArch: cycles simulated: 136191  inst.: 67135294 (ipc=613.6) sim_rate=278569 (inst/sec) elapsed = 0:0:04:01 / Tue Mar 22 07:42:35 2016
GPGPU-Sim PTX: 69700000 instructions simulated : ctaid=(572,0,0) tid=(152,0,0)
GPGPU-Sim PTX: 69800000 instructions simulated : ctaid=(649,0,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (71342,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(71343,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (71452,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(71453,65191)
GPGPU-Sim PTX: 69900000 instructions simulated : ctaid=(659,0,0) tid=(226,0,0)
GPGPU-Sim PTX: 70000000 instructions simulated : ctaid=(594,0,0) tid=(145,0,0)
GPGPU-Sim PTX: 70100000 instructions simulated : ctaid=(571,0,0) tid=(112,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (71806,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(71807,65191)
GPGPU-Sim PTX: 70200000 instructions simulated : ctaid=(571,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 137191  inst.: 67740756 (ipc=613.5) sim_rate=279920 (inst/sec) elapsed = 0:0:04:02 / Tue Mar 22 07:42:36 2016
GPGPU-Sim PTX: 70300000 instructions simulated : ctaid=(612,0,0) tid=(114,0,0)
GPGPU-Sim PTX: 70400000 instructions simulated : ctaid=(631,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 70500000 instructions simulated : ctaid=(575,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (72462,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(72463,65191)
GPGPU-Sim PTX: 70600000 instructions simulated : ctaid=(578,0,0) tid=(108,0,0)
GPGPU-Sim uArch: cycles simulated: 137691  inst.: 68094365 (ipc=614.1) sim_rate=280223 (inst/sec) elapsed = 0:0:04:03 / Tue Mar 22 07:42:37 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (72559,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(72560,65191)
GPGPU-Sim PTX: 70700000 instructions simulated : ctaid=(661,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (72674,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(72675,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (72753,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(72754,65191)
GPGPU-Sim PTX: 70800000 instructions simulated : ctaid=(641,0,0) tid=(80,0,0)
GPGPU-Sim PTX: 70900000 instructions simulated : ctaid=(582,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 138191  inst.: 68473310 (ipc=615.1) sim_rate=280628 (inst/sec) elapsed = 0:0:04:04 / Tue Mar 22 07:42:38 2016
GPGPU-Sim PTX: 71000000 instructions simulated : ctaid=(637,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (73027,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(73028,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (73074,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(73075,65191)
GPGPU-Sim PTX: 71100000 instructions simulated : ctaid=(615,0,0) tid=(187,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (73129,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(73130,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (73143,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(73144,65191)
GPGPU-Sim PTX: 71200000 instructions simulated : ctaid=(646,0,0) tid=(120,0,0)
GPGPU-Sim PTX: 71300000 instructions simulated : ctaid=(633,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (73427,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(73428,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (73431,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(73432,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (73487,65191), 5 CTAs running
GPGPU-Sim PTX: 71400000 instructions simulated : ctaid=(629,0,0) tid=(103,0,0)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(73488,65191)
GPGPU-Sim uArch: cycles simulated: 138691  inst.: 68870324 (ipc=616.3) sim_rate=281103 (inst/sec) elapsed = 0:0:04:05 / Tue Mar 22 07:42:39 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (73532,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(73533,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (73565,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(73566,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (73566,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(73567,65191)
GPGPU-Sim PTX: 71500000 instructions simulated : ctaid=(655,0,0) tid=(146,0,0)
GPGPU-Sim PTX: 71600000 instructions simulated : ctaid=(628,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (73755,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(73756,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (73787,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(73788,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (73791,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(73792,65191)
GPGPU-Sim PTX: 71700000 instructions simulated : ctaid=(641,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (73885,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(73886,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (73942,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(73943,65191)
GPGPU-Sim PTX: 71800000 instructions simulated : ctaid=(679,0,0) tid=(88,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (73977,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(73978,65191)
GPGPU-Sim uArch: cycles simulated: 139191  inst.: 69274389 (ipc=617.6) sim_rate=281603 (inst/sec) elapsed = 0:0:04:06 / Tue Mar 22 07:42:40 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (74033,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(74034,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (74073,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(74074,65191)
GPGPU-Sim PTX: 71900000 instructions simulated : ctaid=(611,0,0) tid=(187,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (74131,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(74132,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (74170,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(74171,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (74198,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(74199,65191)
GPGPU-Sim PTX: 72000000 instructions simulated : ctaid=(665,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (74291,65191), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (74291,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(74292,65191)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(74292,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (74326,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(74327,65191)
GPGPU-Sim PTX: 72100000 instructions simulated : ctaid=(664,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (74414,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(74415,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (74430,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(74431,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (74456,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(74457,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (74458,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(74459,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (74465,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(74466,65191)
GPGPU-Sim uArch: cycles simulated: 139691  inst.: 69625500 (ipc=618.2) sim_rate=281884 (inst/sec) elapsed = 0:0:04:07 / Tue Mar 22 07:42:41 2016
GPGPU-Sim PTX: 72200000 instructions simulated : ctaid=(665,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (74559,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(74560,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (74615,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(74616,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (74645,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(74646,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (74678,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(74679,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (74682,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(74683,65191)
GPGPU-Sim PTX: 72300000 instructions simulated : ctaid=(642,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (74729,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(74730,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (74751,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(74752,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (74763,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(74764,65191)
GPGPU-Sim PTX: 72400000 instructions simulated : ctaid=(697,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (74881,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(74882,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (74939,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(74940,65191)
GPGPU-Sim PTX: 72500000 instructions simulated : ctaid=(682,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (74994,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(74995,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (74999,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(75000,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (75021,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(75022,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (75034,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(75035,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (75038,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(75039,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (75039,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(75040,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (75047,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(75048,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (75126,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(75127,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (75155,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(75156,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (75163,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(75164,65191)
GPGPU-Sim PTX: 72600000 instructions simulated : ctaid=(710,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (75187,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(75188,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (75221,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(75222,65191)
GPGPU-Sim PTX: 72700000 instructions simulated : ctaid=(650,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (75340,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(75341,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (75342,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(75343,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (75370,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(75371,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (75439,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(75440,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (75440,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(75441,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (75461,65191), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (75461,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(75462,65191)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(75462,65191)
GPGPU-Sim PTX: 72800000 instructions simulated : ctaid=(659,0,0) tid=(74,0,0)
GPGPU-Sim uArch: cycles simulated: 140691  inst.: 70216217 (ipc=617.8) sim_rate=283129 (inst/sec) elapsed = 0:0:04:08 / Tue Mar 22 07:42:42 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (75510,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(75511,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (75561,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(75562,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (75578,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(75579,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (75594,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(75595,65191)
GPGPU-Sim PTX: 72900000 instructions simulated : ctaid=(723,0,0) tid=(192,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (75691,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(75692,65191)
GPGPU-Sim PTX: 73000000 instructions simulated : ctaid=(671,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (75805,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(75806,65191)
GPGPU-Sim PTX: 73100000 instructions simulated : ctaid=(666,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (75939,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(75940,65191)
GPGPU-Sim uArch: cycles simulated: 141191  inst.: 70546204 (ipc=618.1) sim_rate=283318 (inst/sec) elapsed = 0:0:04:09 / Tue Mar 22 07:42:43 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (76054,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(76055,65191)
GPGPU-Sim PTX: 73200000 instructions simulated : ctaid=(699,0,0) tid=(72,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (76164,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(76165,65191)
GPGPU-Sim PTX: 73300000 instructions simulated : ctaid=(713,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (76207,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(76208,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (76289,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(76290,65191)
GPGPU-Sim PTX: 73400000 instructions simulated : ctaid=(677,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (76332,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(76333,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (76378,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(76379,65191)
GPGPU-Sim PTX: 73500000 instructions simulated : ctaid=(696,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 141691  inst.: 70935150 (ipc=619.2) sim_rate=283740 (inst/sec) elapsed = 0:0:04:10 / Tue Mar 22 07:42:44 2016
GPGPU-Sim PTX: 73600000 instructions simulated : ctaid=(731,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (76588,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(76589,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (76663,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(76664,65191)
GPGPU-Sim PTX: 73700000 instructions simulated : ctaid=(725,0,0) tid=(185,0,0)
GPGPU-Sim PTX: 73800000 instructions simulated : ctaid=(715,0,0) tid=(88,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (76886,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(76887,65191)
GPGPU-Sim PTX: 73900000 instructions simulated : ctaid=(737,0,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 142191  inst.: 71338660 (ipc=620.4) sim_rate=284217 (inst/sec) elapsed = 0:0:04:11 / Tue Mar 22 07:42:45 2016
GPGPU-Sim PTX: 74000000 instructions simulated : ctaid=(734,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 74100000 instructions simulated : ctaid=(704,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (77257,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(77258,65191)
GPGPU-Sim PTX: 74200000 instructions simulated : ctaid=(705,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 74300000 instructions simulated : ctaid=(667,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 142691  inst.: 71736699 (ipc=621.5) sim_rate=284669 (inst/sec) elapsed = 0:0:04:12 / Tue Mar 22 07:42:46 2016
GPGPU-Sim PTX: 74400000 instructions simulated : ctaid=(733,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (77544,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(77545,65191)
GPGPU-Sim PTX: 74500000 instructions simulated : ctaid=(712,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (77753,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(77754,65191)
GPGPU-Sim PTX: 74600000 instructions simulated : ctaid=(718,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (77808,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(77809,65191)
GPGPU-Sim PTX: 74700000 instructions simulated : ctaid=(742,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 143191  inst.: 72118185 (ipc=622.4) sim_rate=285052 (inst/sec) elapsed = 0:0:04:13 / Tue Mar 22 07:42:47 2016
GPGPU-Sim PTX: 74800000 instructions simulated : ctaid=(723,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 74900000 instructions simulated : ctaid=(719,0,0) tid=(214,0,0)
GPGPU-Sim PTX: 75000000 instructions simulated : ctaid=(662,0,0) tid=(221,0,0)
GPGPU-Sim PTX: 75100000 instructions simulated : ctaid=(724,0,0) tid=(194,0,0)
GPGPU-Sim uArch: cycles simulated: 143691  inst.: 72469391 (ipc=622.9) sim_rate=285312 (inst/sec) elapsed = 0:0:04:14 / Tue Mar 22 07:42:48 2016
GPGPU-Sim PTX: 75200000 instructions simulated : ctaid=(713,0,0) tid=(219,0,0)
GPGPU-Sim PTX: 75300000 instructions simulated : ctaid=(676,0,0) tid=(32,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (78788,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(78789,65191)
GPGPU-Sim PTX: 75400000 instructions simulated : ctaid=(668,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (79040,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(79041,65191)
GPGPU-Sim PTX: 75500000 instructions simulated : ctaid=(721,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (79150,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(79151,65191)
GPGPU-Sim PTX: 75600000 instructions simulated : ctaid=(658,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (79309,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(79310,65191)
GPGPU-Sim PTX: 75700000 instructions simulated : ctaid=(745,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 144691  inst.: 73114010 (ipc=623.2) sim_rate=286721 (inst/sec) elapsed = 0:0:04:15 / Tue Mar 22 07:42:49 2016
GPGPU-Sim PTX: 75800000 instructions simulated : ctaid=(697,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (79560,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(79561,65191)
GPGPU-Sim PTX: 75900000 instructions simulated : ctaid=(708,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (79718,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(79719,65191)
GPGPU-Sim PTX: 76000000 instructions simulated : ctaid=(675,0,0) tid=(224,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (79930,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(79931,65191)
GPGPU-Sim PTX: 76100000 instructions simulated : ctaid=(743,0,0) tid=(168,0,0)
GPGPU-Sim uArch: cycles simulated: 145191  inst.: 73423041 (ipc=623.2) sim_rate=286808 (inst/sec) elapsed = 0:0:04:16 / Tue Mar 22 07:42:50 2016
GPGPU-Sim PTX: 76200000 instructions simulated : ctaid=(712,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (80299,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(80300,65191)
GPGPU-Sim PTX: 76300000 instructions simulated : ctaid=(681,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 76400000 instructions simulated : ctaid=(725,0,0) tid=(44,0,0)
GPGPU-Sim PTX: 76500000 instructions simulated : ctaid=(681,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 76600000 instructions simulated : ctaid=(672,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (80910,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(80911,65191)
GPGPU-Sim PTX: 76700000 instructions simulated : ctaid=(751,0,0) tid=(148,0,0)
GPGPU-Sim uArch: cycles simulated: 146191  inst.: 74025233 (ipc=622.9) sim_rate=288035 (inst/sec) elapsed = 0:0:04:17 / Tue Mar 22 07:42:51 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (81064,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(81065,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (81073,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(81074,65191)
GPGPU-Sim PTX: 76800000 instructions simulated : ctaid=(741,0,0) tid=(14,0,0)
GPGPU-Sim PTX: 76900000 instructions simulated : ctaid=(695,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 77000000 instructions simulated : ctaid=(721,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (81401,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(81402,65191)
GPGPU-Sim PTX: 77100000 instructions simulated : ctaid=(674,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (81623,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(81624,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (81630,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(81631,65191)
GPGPU-Sim PTX: 77200000 instructions simulated : ctaid=(717,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (81736,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(81737,65191)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (81781,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(81782,65191)
GPGPU-Sim PTX: 77300000 instructions simulated : ctaid=(682,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (81955,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(81956,65191)
GPGPU-Sim PTX: 77400000 instructions simulated : ctaid=(689,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (81990,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(81991,65191)
GPGPU-Sim uArch: cycles simulated: 147191  inst.: 74685681 (ipc=623.4) sim_rate=289479 (inst/sec) elapsed = 0:0:04:18 / Tue Mar 22 07:42:52 2016
GPGPU-Sim PTX: 77500000 instructions simulated : ctaid=(719,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (82237,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(82238,65191)
GPGPU-Sim PTX: 77600000 instructions simulated : ctaid=(746,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (82290,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(82291,65191)
GPGPU-Sim PTX: 77700000 instructions simulated : ctaid=(684,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (82388,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(82389,65191)
GPGPU-Sim uArch: cycles simulated: 147691  inst.: 75052645 (ipc=624.0) sim_rate=289778 (inst/sec) elapsed = 0:0:04:19 / Tue Mar 22 07:42:53 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (82501,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(82502,65191)
GPGPU-Sim PTX: 77800000 instructions simulated : ctaid=(764,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (82553,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(82554,65191)
GPGPU-Sim PTX: 77900000 instructions simulated : ctaid=(675,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (82713,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(82714,65191)
GPGPU-Sim PTX: 78000000 instructions simulated : ctaid=(678,0,0) tid=(46,0,0)
GPGPU-Sim PTX: 78100000 instructions simulated : ctaid=(688,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (82929,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(82930,65191)
GPGPU-Sim PTX: 78200000 instructions simulated : ctaid=(766,0,0) tid=(220,0,0)
GPGPU-Sim uArch: cycles simulated: 148191  inst.: 75450505 (ipc=625.1) sim_rate=290194 (inst/sec) elapsed = 0:0:04:20 / Tue Mar 22 07:42:54 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (83009,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(83010,65191)
GPGPU-Sim PTX: 78300000 instructions simulated : ctaid=(678,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 78400000 instructions simulated : ctaid=(694,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (83270,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(83271,65191)
GPGPU-Sim PTX: 78500000 instructions simulated : ctaid=(726,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 78600000 instructions simulated : ctaid=(720,0,0) tid=(220,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (83479,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(83480,65191)
GPGPU-Sim uArch: cycles simulated: 148691  inst.: 75856602 (ipc=626.2) sim_rate=290638 (inst/sec) elapsed = 0:0:04:21 / Tue Mar 22 07:42:55 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (83531,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(83532,65191)
GPGPU-Sim PTX: 78700000 instructions simulated : ctaid=(712,0,0) tid=(86,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (83608,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(83609,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (83612,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(83613,65191)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (83622,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(83623,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (83687,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(83688,65191)
GPGPU-Sim PTX: 78800000 instructions simulated : ctaid=(728,0,0) tid=(88,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (83764,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(83765,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (83799,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(83800,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (83807,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(83808,65191)
GPGPU-Sim PTX: 78900000 instructions simulated : ctaid=(706,0,0) tid=(187,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (83835,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(83836,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (83871,65191), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (83871,65191), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(83872,65191)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(83873,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (83929,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(83930,65191)
GPGPU-Sim PTX: 79000000 instructions simulated : ctaid=(765,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 149191  inst.: 76232412 (ipc=626.9) sim_rate=290963 (inst/sec) elapsed = 0:0:04:22 / Tue Mar 22 07:42:56 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (84010,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(84011,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (84020,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(84021,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (84029,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(84030,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (84060,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(84061,65191)
GPGPU-Sim PTX: 79100000 instructions simulated : ctaid=(784,0,0) tid=(219,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (84147,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(84148,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (84197,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(84198,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (84239,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(84240,65191)
GPGPU-Sim PTX: 79200000 instructions simulated : ctaid=(767,0,0) tid=(193,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (84281,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(84282,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (84319,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(84320,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (84349,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(84350,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (84352,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(84353,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (84356,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(84357,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (84384,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(84385,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (84391,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(84392,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (84435,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(84436,65191)
GPGPU-Sim PTX: 79300000 instructions simulated : ctaid=(755,0,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (84465,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(84466,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (84492,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(84493,65191)
GPGPU-Sim uArch: cycles simulated: 149691  inst.: 76540817 (ipc=626.9) sim_rate=291029 (inst/sec) elapsed = 0:0:04:23 / Tue Mar 22 07:42:57 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (84533,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(84534,65191)
GPGPU-Sim PTX: 79400000 instructions simulated : ctaid=(767,0,0) tid=(68,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (84630,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(84631,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (84697,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(84698,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (84721,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(84722,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (84730,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(84731,65191)
GPGPU-Sim PTX: 79500000 instructions simulated : ctaid=(804,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (84781,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(84782,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (84786,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(84787,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (84800,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(84801,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (84803,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(84804,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (84820,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(84821,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (84837,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(84838,65191)
GPGPU-Sim PTX: 79600000 instructions simulated : ctaid=(767,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (84937,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(84938,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (84957,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(84958,65191)
GPGPU-Sim uArch: cycles simulated: 150191  inst.: 76849156 (ipc=626.8) sim_rate=291095 (inst/sec) elapsed = 0:0:04:24 / Tue Mar 22 07:42:58 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (85008,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(85009,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (85010,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(85011,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (85018,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(85019,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (85047,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(85048,65191)
GPGPU-Sim PTX: 79700000 instructions simulated : ctaid=(816,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (85148,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(85149,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (85153,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(85154,65191)
GPGPU-Sim PTX: 79800000 instructions simulated : ctaid=(759,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (85217,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(85218,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (85277,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(85278,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (85314,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(85315,65191)
GPGPU-Sim PTX: 79900000 instructions simulated : ctaid=(818,0,0) tid=(201,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (85364,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(85365,65191)
GPGPU-Sim PTX: 80000000 instructions simulated : ctaid=(797,0,0) tid=(74,0,0)
GPGPU-Sim uArch: cycles simulated: 150691  inst.: 77187062 (ipc=627.1) sim_rate=291271 (inst/sec) elapsed = 0:0:04:25 / Tue Mar 22 07:42:59 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (85562,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(85563,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (85594,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(85595,65191)
GPGPU-Sim PTX: 80100000 instructions simulated : ctaid=(813,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (85678,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(85679,65191)
GPGPU-Sim PTX: 80200000 instructions simulated : ctaid=(777,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (85742,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(85743,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (85749,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(85750,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (85829,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(85830,65191)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (85852,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(85853,65191)
GPGPU-Sim PTX: 80300000 instructions simulated : ctaid=(780,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (85905,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(85906,65191)
GPGPU-Sim PTX: 80400000 instructions simulated : ctaid=(821,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (85982,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(85983,65191)
GPGPU-Sim uArch: cycles simulated: 151191  inst.: 77581943 (ipc=628.0) sim_rate=291661 (inst/sec) elapsed = 0:0:04:26 / Tue Mar 22 07:43:00 2016
GPGPU-Sim PTX: 80500000 instructions simulated : ctaid=(798,0,0) tid=(126,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (86204,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(86205,65191)
GPGPU-Sim PTX: 80600000 instructions simulated : ctaid=(767,0,0) tid=(168,0,0)
GPGPU-Sim PTX: 80700000 instructions simulated : ctaid=(798,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 80800000 instructions simulated : ctaid=(815,0,0) tid=(10,0,0)
GPGPU-Sim PTX: 80900000 instructions simulated : ctaid=(828,0,0) tid=(220,0,0)
GPGPU-Sim PTX: 81000000 instructions simulated : ctaid=(789,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 81100000 instructions simulated : ctaid=(766,0,0) tid=(128,0,0)
GPGPU-Sim PTX: 81200000 instructions simulated : ctaid=(745,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (86991,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(86992,65191)
GPGPU-Sim uArch: cycles simulated: 152191  inst.: 78373239 (ipc=629.9) sim_rate=293532 (inst/sec) elapsed = 0:0:04:27 / Tue Mar 22 07:43:01 2016
GPGPU-Sim PTX: 81300000 instructions simulated : ctaid=(818,0,0) tid=(56,0,0)
GPGPU-Sim PTX: 81400000 instructions simulated : ctaid=(826,0,0) tid=(208,0,0)
GPGPU-Sim PTX: 81500000 instructions simulated : ctaid=(815,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 81600000 instructions simulated : ctaid=(832,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (87469,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(87470,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (87479,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(87480,65191)
GPGPU-Sim uArch: cycles simulated: 152691  inst.: 78753511 (ipc=630.7) sim_rate=293856 (inst/sec) elapsed = 0:0:04:28 / Tue Mar 22 07:43:02 2016
GPGPU-Sim PTX: 81700000 instructions simulated : ctaid=(812,0,0) tid=(86,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (87632,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(87633,65191)
GPGPU-Sim PTX: 81800000 instructions simulated : ctaid=(761,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 81900000 instructions simulated : ctaid=(824,0,0) tid=(147,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (87928,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(87929,65191)
GPGPU-Sim uArch: cycles simulated: 153191  inst.: 79106151 (ipc=631.1) sim_rate=294074 (inst/sec) elapsed = 0:0:04:29 / Tue Mar 22 07:43:03 2016
GPGPU-Sim PTX: 82000000 instructions simulated : ctaid=(749,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (88101,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(88102,65191)
GPGPU-Sim PTX: 82100000 instructions simulated : ctaid=(769,0,0) tid=(18,0,0)
GPGPU-Sim PTX: 82200000 instructions simulated : ctaid=(833,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (88466,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(88467,65191)
GPGPU-Sim PTX: 82300000 instructions simulated : ctaid=(830,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (88600,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(88601,65191)
GPGPU-Sim PTX: 82400000 instructions simulated : ctaid=(752,0,0) tid=(40,0,0)
GPGPU-Sim PTX: 82500000 instructions simulated : ctaid=(836,0,0) tid=(26,0,0)
GPGPU-Sim PTX: 82600000 instructions simulated : ctaid=(756,0,0) tid=(242,0,0)
GPGPU-Sim uArch: cycles simulated: 154191  inst.: 79755640 (ipc=631.3) sim_rate=295391 (inst/sec) elapsed = 0:0:04:30 / Tue Mar 22 07:43:04 2016
GPGPU-Sim PTX: 82700000 instructions simulated : ctaid=(829,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (89167,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(89168,65191)
GPGPU-Sim PTX: 82800000 instructions simulated : ctaid=(801,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (89295,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(89296,65191)
GPGPU-Sim PTX: 82900000 instructions simulated : ctaid=(841,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (89508,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(89509,65191)
GPGPU-Sim PTX: 83000000 instructions simulated : ctaid=(784,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 83100000 instructions simulated : ctaid=(781,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 83200000 instructions simulated : ctaid=(764,0,0) tid=(66,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (89927,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(89928,65191)
GPGPU-Sim PTX: 83300000 instructions simulated : ctaid=(829,0,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 155191  inst.: 80379471 (ipc=631.2) sim_rate=296603 (inst/sec) elapsed = 0:0:04:31 / Tue Mar 22 07:43:05 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (90089,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(90090,65191)
GPGPU-Sim PTX: 83400000 instructions simulated : ctaid=(827,0,0) tid=(177,0,0)
GPGPU-Sim PTX: 83500000 instructions simulated : ctaid=(764,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (90370,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(90371,65191)
GPGPU-Sim PTX: 83600000 instructions simulated : ctaid=(821,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (90470,65191), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (90470,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(90471,65191)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(90471,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (90485,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(90486,65191)
GPGPU-Sim uArch: cycles simulated: 155691  inst.: 80687292 (ipc=631.1) sim_rate=296644 (inst/sec) elapsed = 0:0:04:32 / Tue Mar 22 07:43:06 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (90553,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(90554,65191)
GPGPU-Sim PTX: 83700000 instructions simulated : ctaid=(777,0,0) tid=(97,0,0)
GPGPU-Sim PTX: 83800000 instructions simulated : ctaid=(803,0,0) tid=(222,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (90808,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(90809,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (90829,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(90830,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (90833,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(90834,65191)
GPGPU-Sim PTX: 83900000 instructions simulated : ctaid=(813,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (90976,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(90977,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (91021,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(91022,65191)
GPGPU-Sim PTX: 84000000 instructions simulated : ctaid=(793,0,0) tid=(147,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (91143,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(91144,65191)
GPGPU-Sim PTX: 84100000 instructions simulated : ctaid=(784,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 84200000 instructions simulated : ctaid=(804,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (91440,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(91441,65191)
GPGPU-Sim uArch: cycles simulated: 156691  inst.: 81338873 (ipc=631.4) sim_rate=297944 (inst/sec) elapsed = 0:0:04:33 / Tue Mar 22 07:43:07 2016
GPGPU-Sim PTX: 84300000 instructions simulated : ctaid=(812,0,0) tid=(34,0,0)
GPGPU-Sim PTX: 84400000 instructions simulated : ctaid=(791,0,0) tid=(170,0,0)
GPGPU-Sim PTX: 84500000 instructions simulated : ctaid=(786,0,0) tid=(50,0,0)
GPGPU-Sim PTX: 84600000 instructions simulated : ctaid=(782,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (91975,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(91976,65191)
GPGPU-Sim uArch: cycles simulated: 157191  inst.: 81713161 (ipc=632.0) sim_rate=298223 (inst/sec) elapsed = 0:0:04:34 / Tue Mar 22 07:43:08 2016
GPGPU-Sim PTX: 84700000 instructions simulated : ctaid=(788,0,0) tid=(147,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (92056,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(92057,65191)
GPGPU-Sim PTX: 84800000 instructions simulated : ctaid=(788,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 84900000 instructions simulated : ctaid=(794,0,0) tid=(6,0,0)
GPGPU-Sim PTX: 85000000 instructions simulated : ctaid=(812,0,0) tid=(32,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (92454,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(92455,65191)
GPGPU-Sim uArch: cycles simulated: 157691  inst.: 82112099 (ipc=632.9) sim_rate=298589 (inst/sec) elapsed = 0:0:04:35 / Tue Mar 22 07:43:09 2016
GPGPU-Sim PTX: 85100000 instructions simulated : ctaid=(832,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (92559,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(92560,65191)
GPGPU-Sim PTX: 85200000 instructions simulated : ctaid=(802,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (92680,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(92681,65191)
GPGPU-Sim PTX: 85300000 instructions simulated : ctaid=(792,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (92783,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(92784,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (92796,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(92797,65191)
GPGPU-Sim PTX: 85400000 instructions simulated : ctaid=(812,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (92892,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(92893,65191)
GPGPU-Sim PTX: 85500000 instructions simulated : ctaid=(816,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 158191  inst.: 82515439 (ipc=633.8) sim_rate=298968 (inst/sec) elapsed = 0:0:04:36 / Tue Mar 22 07:43:10 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (93069,65191), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (93069,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(93070,65191)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(93070,65191)
GPGPU-Sim PTX: 85600000 instructions simulated : ctaid=(866,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (93133,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(93134,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (93136,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(93137,65191)
GPGPU-Sim PTX: 85700000 instructions simulated : ctaid=(803,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (93258,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(93259,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (93259,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(93260,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (93326,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(93327,65191)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (93348,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(93349,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (93358,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(93359,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (93387,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(93388,65191)
GPGPU-Sim PTX: 85800000 instructions simulated : ctaid=(816,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (93431,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(93432,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (93477,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(93478,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (93478,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(93479,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (93522,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(93523,65191)
GPGPU-Sim PTX: 85900000 instructions simulated : ctaid=(848,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (93565,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(93566,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (93624,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(93625,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (93652,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(93653,65191)
GPGPU-Sim PTX: 86000000 instructions simulated : ctaid=(881,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (93688,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(93689,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (93694,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(93695,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (93721,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(93722,65191)
GPGPU-Sim PTX: 86100000 instructions simulated : ctaid=(882,0,0) tid=(240,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (93855,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(93856,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (93891,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(93892,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (93919,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(93920,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (93925,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(93926,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (93931,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(93932,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (93963,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(93964,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (93993,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(93994,65191)
GPGPU-Sim uArch: cycles simulated: 159191  inst.: 83169972 (ipc=634.0) sim_rate=300252 (inst/sec) elapsed = 0:0:04:37 / Tue Mar 22 07:43:11 2016
GPGPU-Sim PTX: 86200000 instructions simulated : ctaid=(859,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (94028,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(94029,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (94120,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(94121,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (94145,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(94146,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (94164,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(94165,65191)
GPGPU-Sim PTX: 86300000 instructions simulated : ctaid=(871,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (94250,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(94251,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (94280,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(94281,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (94287,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(94288,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (94300,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(94301,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (94328,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(94329,65191)
GPGPU-Sim PTX: 86400000 instructions simulated : ctaid=(858,0,0) tid=(177,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (94417,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(94418,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (94456,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(94457,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (94471,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(94472,65191)
GPGPU-Sim uArch: cycles simulated: 159691  inst.: 83446663 (ipc=633.6) sim_rate=300167 (inst/sec) elapsed = 0:0:04:38 / Tue Mar 22 07:43:12 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (94524,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(94525,65191)
GPGPU-Sim PTX: 86500000 instructions simulated : ctaid=(905,0,0) tid=(192,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (94554,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(94555,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (94579,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(94580,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (94674,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(94675,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (94686,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(94687,65191)
GPGPU-Sim PTX: 86600000 instructions simulated : ctaid=(833,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (94812,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(94813,65191)
GPGPU-Sim PTX: 86700000 instructions simulated : ctaid=(864,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (94901,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(94902,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (94957,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(94958,65191)
GPGPU-Sim uArch: cycles simulated: 160191  inst.: 83724703 (ipc=633.2) sim_rate=300088 (inst/sec) elapsed = 0:0:04:39 / Tue Mar 22 07:43:13 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (95006,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(95007,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (95014,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(95015,65191)
GPGPU-Sim PTX: 86800000 instructions simulated : ctaid=(887,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (95152,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(95153,65191)
GPGPU-Sim PTX: 86900000 instructions simulated : ctaid=(876,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (95212,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(95213,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (95230,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(95231,65191)
GPGPU-Sim PTX: 87000000 instructions simulated : ctaid=(873,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (95405,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(95406,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (95407,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(95408,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (95418,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(95419,65191)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (95420,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(95421,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (95434,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(95435,65191)
GPGPU-Sim PTX: 87100000 instructions simulated : ctaid=(911,0,0) tid=(228,0,0)
GPGPU-Sim uArch: cycles simulated: 160691  inst.: 84094783 (ipc=633.8) sim_rate=300338 (inst/sec) elapsed = 0:0:04:40 / Tue Mar 22 07:43:14 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (95500,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(95501,65191)
GPGPU-Sim PTX: 87200000 instructions simulated : ctaid=(839,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (95585,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(95586,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (95674,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(95675,65191)
GPGPU-Sim PTX: 87300000 instructions simulated : ctaid=(921,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 87400000 instructions simulated : ctaid=(840,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (95801,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(95802,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (95827,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(95828,65191)
GPGPU-Sim PTX: 87500000 instructions simulated : ctaid=(845,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 161191  inst.: 84498454 (ipc=634.7) sim_rate=300706 (inst/sec) elapsed = 0:0:04:41 / Tue Mar 22 07:43:15 2016
GPGPU-Sim PTX: 87600000 instructions simulated : ctaid=(926,0,0) tid=(154,0,0)
GPGPU-Sim PTX: 87700000 instructions simulated : ctaid=(922,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 87800000 instructions simulated : ctaid=(868,0,0) tid=(177,0,0)
GPGPU-Sim PTX: 87900000 instructions simulated : ctaid=(839,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (96420,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(96421,65191)
GPGPU-Sim PTX: 88000000 instructions simulated : ctaid=(848,0,0) tid=(144,0,0)
GPGPU-Sim PTX: 88100000 instructions simulated : ctaid=(899,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 88200000 instructions simulated : ctaid=(862,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (96894,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(96895,65191)
GPGPU-Sim PTX: 88300000 instructions simulated : ctaid=(885,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (96914,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(96915,65191)
GPGPU-Sim uArch: cycles simulated: 162191  inst.: 85289756 (ipc=636.3) sim_rate=302445 (inst/sec) elapsed = 0:0:04:42 / Tue Mar 22 07:43:16 2016
GPGPU-Sim PTX: 88400000 instructions simulated : ctaid=(927,0,0) tid=(154,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (97137,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(97138,65191)
GPGPU-Sim PTX: 88500000 instructions simulated : ctaid=(852,0,0) tid=(210,0,0)
GPGPU-Sim PTX: 88600000 instructions simulated : ctaid=(917,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (97394,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(97395,65191)
GPGPU-Sim PTX: 88700000 instructions simulated : ctaid=(861,0,0) tid=(66,0,0)
GPGPU-Sim uArch: cycles simulated: 162691  inst.: 85661905 (ipc=636.8) sim_rate=302692 (inst/sec) elapsed = 0:0:04:43 / Tue Mar 22 07:43:17 2016
GPGPU-Sim PTX: 88800000 instructions simulated : ctaid=(910,0,0) tid=(46,0,0)
GPGPU-Sim PTX: 88900000 instructions simulated : ctaid=(888,0,0) tid=(208,0,0)
GPGPU-Sim PTX: 89000000 instructions simulated : ctaid=(921,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (97916,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(97917,65191)
GPGPU-Sim PTX: 89100000 instructions simulated : ctaid=(845,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 163191  inst.: 86011764 (ipc=637.2) sim_rate=302858 (inst/sec) elapsed = 0:0:04:44 / Tue Mar 22 07:43:18 2016
GPGPU-Sim PTX: 89200000 instructions simulated : ctaid=(874,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 89300000 instructions simulated : ctaid=(923,0,0) tid=(232,0,0)
GPGPU-Sim PTX: 89400000 instructions simulated : ctaid=(849,0,0) tid=(250,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (98435,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(98436,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (98441,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(98442,65191)
GPGPU-Sim PTX: 89500000 instructions simulated : ctaid=(872,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (98637,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(98638,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (98671,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(98672,65191)
GPGPU-Sim PTX: 89600000 instructions simulated : ctaid=(887,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 89700000 instructions simulated : ctaid=(894,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (98942,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(98943,65191)
GPGPU-Sim PTX: 89800000 instructions simulated : ctaid=(905,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 164191  inst.: 86678153 (ipc=637.5) sim_rate=304133 (inst/sec) elapsed = 0:0:04:45 / Tue Mar 22 07:43:19 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (99009,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(99010,65191)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (99032,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(99033,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (99074,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(99075,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (99087,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(99088,65191)
GPGPU-Sim PTX: 89900000 instructions simulated : ctaid=(917,0,0) tid=(74,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (99182,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(99183,65191)
GPGPU-Sim PTX: 90000000 instructions simulated : ctaid=(941,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (99392,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(99393,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (99401,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(99402,65191)
GPGPU-Sim PTX: 90100000 instructions simulated : ctaid=(872,0,0) tid=(76,0,0)
GPGPU-Sim uArch: cycles simulated: 164691  inst.: 86975241 (ipc=637.2) sim_rate=304109 (inst/sec) elapsed = 0:0:04:46 / Tue Mar 22 07:43:20 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (99543,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(99544,65191)
GPGPU-Sim PTX: 90200000 instructions simulated : ctaid=(936,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (99749,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(99750,65191)
GPGPU-Sim PTX: 90300000 instructions simulated : ctaid=(882,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 90400000 instructions simulated : ctaid=(875,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (100033,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(100034,65191)
GPGPU-Sim PTX: 90500000 instructions simulated : ctaid=(876,0,0) tid=(190,0,0)
GPGPU-Sim PTX: 90600000 instructions simulated : ctaid=(939,0,0) tid=(187,0,0)
GPGPU-Sim PTX: 90700000 instructions simulated : ctaid=(896,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 165691  inst.: 87588931 (ipc=637.0) sim_rate=305187 (inst/sec) elapsed = 0:0:04:47 / Tue Mar 22 07:43:21 2016
GPGPU-Sim PTX: 90800000 instructions simulated : ctaid=(920,0,0) tid=(212,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (100609,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(100610,65191)
GPGPU-Sim PTX: 90900000 instructions simulated : ctaid=(884,0,0) tid=(128,0,0)
GPGPU-Sim PTX: 91000000 instructions simulated : ctaid=(915,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 91100000 instructions simulated : ctaid=(939,0,0) tid=(214,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (101144,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(101145,65191)
GPGPU-Sim PTX: 91200000 instructions simulated : ctaid=(863,0,0) tid=(135,0,0)
GPGPU-Sim PTX: 91300000 instructions simulated : ctaid=(905,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 91400000 instructions simulated : ctaid=(870,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 166691  inst.: 88276211 (ipc=637.5) sim_rate=306514 (inst/sec) elapsed = 0:0:04:48 / Tue Mar 22 07:43:22 2016
GPGPU-Sim PTX: 91500000 instructions simulated : ctaid=(918,0,0) tid=(72,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (101588,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(101589,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (101670,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(101671,65191)
GPGPU-Sim PTX: 91600000 instructions simulated : ctaid=(871,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 91700000 instructions simulated : ctaid=(914,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (101875,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(101876,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (101920,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(101921,65191)
GPGPU-Sim PTX: 91800000 instructions simulated : ctaid=(876,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (101989,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(101990,65191)
GPGPU-Sim uArch: cycles simulated: 167191  inst.: 88650368 (ipc=638.0) sim_rate=306748 (inst/sec) elapsed = 0:0:04:49 / Tue Mar 22 07:43:23 2016
GPGPU-Sim PTX: 91900000 instructions simulated : ctaid=(885,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 92000000 instructions simulated : ctaid=(883,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 92100000 instructions simulated : ctaid=(907,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (102354,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(102355,65191)
GPGPU-Sim PTX: 92200000 instructions simulated : ctaid=(917,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (102463,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(102464,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (102498,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(102499,65191)
GPGPU-Sim uArch: cycles simulated: 167691  inst.: 89051004 (ipc=638.8) sim_rate=307072 (inst/sec) elapsed = 0:0:04:50 / Tue Mar 22 07:43:24 2016
GPGPU-Sim PTX: 92300000 instructions simulated : ctaid=(887,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (102657,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(102658,65191)
GPGPU-Sim PTX: 92400000 instructions simulated : ctaid=(905,0,0) tid=(144,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (102677,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(102678,65191)
GPGPU-Sim PTX: 92500000 instructions simulated : ctaid=(919,0,0) tid=(98,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (102822,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(102823,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (102838,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(102839,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (102881,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(102882,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (102889,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(102890,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (102921,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(102922,65191)
GPGPU-Sim PTX: 92600000 instructions simulated : ctaid=(951,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 168191  inst.: 89434003 (ipc=639.5) sim_rate=307333 (inst/sec) elapsed = 0:0:04:51 / Tue Mar 22 07:43:25 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (103010,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(103011,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (103031,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(103032,65191)
GPGPU-Sim PTX: 92700000 instructions simulated : ctaid=(932,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (103099,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(103100,65191)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (103162,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(103163,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (103164,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(103165,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (103204,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(103205,65191)
GPGPU-Sim PTX: 92800000 instructions simulated : ctaid=(920,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (103284,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(103285,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (103291,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(103292,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (103331,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(103332,65191)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (103343,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(103344,65191)
GPGPU-Sim PTX: 92900000 instructions simulated : ctaid=(926,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (103389,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(103390,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (103399,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(103400,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (103417,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(103418,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (103456,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(103457,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (103462,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(103463,65191)
GPGPU-Sim uArch: cycles simulated: 168691  inst.: 89750045 (ipc=639.4) sim_rate=307363 (inst/sec) elapsed = 0:0:04:52 / Tue Mar 22 07:43:26 2016
GPGPU-Sim PTX: 93000000 instructions simulated : ctaid=(952,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (103533,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(103534,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (103559,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(103560,65191)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (103601,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(103602,65191)
GPGPU-Sim PTX: 93100000 instructions simulated : ctaid=(961,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (103715,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(103716,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (103796,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(103797,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (103824,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(103825,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (103835,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(103836,65191)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (103868,65191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(103869,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (103877,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(103878,65191)
GPGPU-Sim PTX: 93200000 instructions simulated : ctaid=(987,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (103950,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(103951,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (103972,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(103973,65191)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (104050,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(104051,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (104077,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(104078,65191)
GPGPU-Sim PTX: 93300000 instructions simulated : ctaid=(993,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (104095,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(104096,65191)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (104169,65191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(104170,65191)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (104174,65191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(104175,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (104180,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(104181,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (104239,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(104240,65191)
GPGPU-Sim PTX: 93400000 instructions simulated : ctaid=(995,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (104313,65191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(104314,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (104323,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(104324,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (104355,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(104356,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (104394,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(104395,65191)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (104440,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(104441,65191)
GPGPU-Sim PTX: 93500000 instructions simulated : ctaid=(931,0,0) tid=(195,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (104460,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(104461,65191)
GPGPU-Sim uArch: cycles simulated: 169691  inst.: 90281223 (ipc=638.4) sim_rate=308127 (inst/sec) elapsed = 0:0:04:53 / Tue Mar 22 07:43:27 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (104510,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(104511,65191)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (104542,65191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(104543,65191)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (104552,65191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(104553,65191)
GPGPU-Sim PTX: 93600000 instructions simulated : ctaid=(941,0,0) tid=(212,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (104695,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(104696,65191)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (104731,65191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(104732,65191)
GPGPU-Sim PTX: 93700000 instructions simulated : ctaid=(958,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (104769,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(104770,65191)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (104775,65191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(104776,65191)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (104785,65191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(104786,65191)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (104889,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(104890,65191)
GPGPU-Sim PTX: 93800000 instructions simulated : ctaid=(974,0,0) tid=(224,0,0)
GPGPU-Sim uArch: cycles simulated: 170191  inst.: 90600464 (ipc=638.4) sim_rate=308164 (inst/sec) elapsed = 0:0:04:54 / Tue Mar 22 07:43:28 2016
GPGPU-Sim PTX: 93900000 instructions simulated : ctaid=(999,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (105162,65191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(105163,65191)
GPGPU-Sim PTX: 94000000 instructions simulated : ctaid=(973,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (105212,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(105213,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (105240,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(105241,65191)
GPGPU-Sim PTX: 94100000 instructions simulated : ctaid=(1007,0,0) tid=(192,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (105295,65191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(105296,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (105311,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(105312,65191)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (105391,65191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(105392,65191)
GPGPU-Sim PTX: 94200000 instructions simulated : ctaid=(965,0,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (105499,65191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(105500,65191)
GPGPU-Sim uArch: cycles simulated: 170691  inst.: 91002516 (ipc=639.2) sim_rate=308483 (inst/sec) elapsed = 0:0:04:55 / Tue Mar 22 07:43:29 2016
GPGPU-Sim PTX: 94300000 instructions simulated : ctaid=(1012,0,0) tid=(192,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (105521,65191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(105522,65191)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (105559,65191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(105560,65191)
GPGPU-Sim PTX: 94400000 instructions simulated : ctaid=(970,0,0) tid=(218,0,0)
GPGPU-Sim PTX: 94500000 instructions simulated : ctaid=(965,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 94600000 instructions simulated : ctaid=(988,0,0) tid=(19,0,0)
GPGPU-Sim PTX: 94700000 instructions simulated : ctaid=(1016,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 171191  inst.: 91410643 (ipc=640.0) sim_rate=308819 (inst/sec) elapsed = 0:0:04:56 / Tue Mar 22 07:43:30 2016
GPGPU-Sim PTX: 94800000 instructions simulated : ctaid=(955,0,0) tid=(210,0,0)
GPGPU-Sim PTX: 94900000 instructions simulated : ctaid=(994,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 95000000 instructions simulated : ctaid=(991,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (106423,65191), 5 CTAs running
GPGPU-Sim PTX: 95100000 instructions simulated : ctaid=(971,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 171691  inst.: 91820149 (ipc=640.8) sim_rate=309158 (inst/sec) elapsed = 0:0:04:57 / Tue Mar 22 07:43:31 2016
GPGPU-Sim PTX: 95200000 instructions simulated : ctaid=(1019,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 95300000 instructions simulated : ctaid=(964,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (106794,65191), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (106797,65191), 5 CTAs running
GPGPU-Sim PTX: 95400000 instructions simulated : ctaid=(1019,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (106838,65191), 5 CTAs running
GPGPU-Sim PTX: 95500000 instructions simulated : ctaid=(958,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (107042,65191), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (107044,65191), 5 CTAs running
GPGPU-Sim PTX: 95600000 instructions simulated : ctaid=(1020,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (107198,65191), 5 CTAs running
GPGPU-Sim PTX: 95700000 instructions simulated : ctaid=(997,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (107326,65191), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (107329,65191), 5 CTAs running
GPGPU-Sim PTX: 95800000 instructions simulated : ctaid=(985,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (107476,65191), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 172691  inst.: 92563185 (ipc=641.8) sim_rate=310614 (inst/sec) elapsed = 0:0:04:58 / Tue Mar 22 07:43:32 2016
GPGPU-Sim PTX: 95900000 instructions simulated : ctaid=(950,0,0) tid=(222,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (107575,65191), 3 CTAs running
GPGPU-Sim PTX: 96000000 instructions simulated : ctaid=(1012,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (107716,65191), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (107763,65191), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (107822,65191), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (107856,65191), 3 CTAs running
GPGPU-Sim PTX: 96100000 instructions simulated : ctaid=(974,0,0) tid=(106,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (107942,65191), 5 CTAs running
GPGPU-Sim PTX: 96200000 instructions simulated : ctaid=(961,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 96300000 instructions simulated : ctaid=(999,0,0) tid=(38,0,0)
GPGPU-Sim PTX: 96400000 instructions simulated : ctaid=(975,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (108494,65191), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 173691  inst.: 93135205 (ipc=641.2) sim_rate=311488 (inst/sec) elapsed = 0:0:04:59 / Tue Mar 22 07:43:33 2016
GPGPU-Sim PTX: 96500000 instructions simulated : ctaid=(984,0,0) tid=(82,0,0)
GPGPU-Sim PTX: 96600000 instructions simulated : ctaid=(995,0,0) tid=(24,0,0)
GPGPU-Sim PTX: 96700000 instructions simulated : ctaid=(980,0,0) tid=(172,0,0)
GPGPU-Sim PTX: 96800000 instructions simulated : ctaid=(974,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (109174,65191), 4 CTAs running
GPGPU-Sim PTX: 96900000 instructions simulated : ctaid=(993,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (109446,65191), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 174691  inst.: 93636832 (ipc=639.9) sim_rate=312122 (inst/sec) elapsed = 0:0:05:00 / Tue Mar 22 07:43:34 2016
GPGPU-Sim PTX: 97000000 instructions simulated : ctaid=(990,0,0) tid=(154,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (109703,65191), 5 CTAs running
GPGPU-Sim PTX: 97100000 instructions simulated : ctaid=(975,0,0) tid=(234,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (109722,65191), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (109892,65191), 3 CTAs running
GPGPU-Sim PTX: 97200000 instructions simulated : ctaid=(957,0,0) tid=(128,0,0)
GPGPU-Sim PTX: 97300000 instructions simulated : ctaid=(1003,0,0) tid=(133,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (110131,65191), 3 CTAs running
GPGPU-Sim PTX: 97400000 instructions simulated : ctaid=(967,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 97500000 instructions simulated : ctaid=(984,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 175691  inst.: 94182872 (ipc=639.0) sim_rate=312899 (inst/sec) elapsed = 0:0:05:01 / Tue Mar 22 07:43:35 2016
GPGPU-Sim PTX: 97600000 instructions simulated : ctaid=(968,0,0) tid=(105,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (110677,65191), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (110712,65191), 3 CTAs running
GPGPU-Sim PTX: 97700000 instructions simulated : ctaid=(989,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 97800000 instructions simulated : ctaid=(970,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (110950,65191), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 176191  inst.: 94504915 (ipc=639.1) sim_rate=312930 (inst/sec) elapsed = 0:0:05:02 / Tue Mar 22 07:43:36 2016
GPGPU-Sim PTX: 97900000 instructions simulated : ctaid=(958,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (111028,65191), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (111043,65191), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (111053,65191), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (111087,65191), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (111107,65191), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (111164,65191), 1 CTAs running
GPGPU-Sim PTX: 98000000 instructions simulated : ctaid=(979,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (111196,65191), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (111326,65191), 1 CTAs running
GPGPU-Sim PTX: 98100000 instructions simulated : ctaid=(1013,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (111394,65191), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (111418,65191), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (111478,65191), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (111494,65191), 2 CTAs running
GPGPU-Sim PTX: 98200000 instructions simulated : ctaid=(996,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (111669,65191), 1 CTAs running
GPGPU-Sim PTX: 98300000 instructions simulated : ctaid=(993,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (111723,65191), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (111730,65191), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (111745,65191), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (111778,65191), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (111841,65191), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (111860,65191), 3 CTAs running
GPGPU-Sim PTX: 98400000 instructions simulated : ctaid=(987,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (111881,65191), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (111923,65191), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (111936,65191), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (111992,65191), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 177191  inst.: 95063527 (ipc=638.3) sim_rate=313741 (inst/sec) elapsed = 0:0:05:03 / Tue Mar 22 07:43:37 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (112067,65191), 4 CTAs running
GPGPU-Sim PTX: 98500000 instructions simulated : ctaid=(1003,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (112110,65191), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (112115,65191), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (112190,65191), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (112216,65191), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (112251,65191), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (112344,65191), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (112381,65191), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (112390,65191), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (112393,65191), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim PTX: 98600000 instructions simulated : ctaid=(1005,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (112473,65191), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (112609,65191), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (112641,65191), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (112644,65191), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (112647,65191), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (112701,65191), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (112727,65191), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (112747,65191), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (112753,65191), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (112773,65191), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (112815,65191), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (112816,65191), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (112829,65191), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (112837,65191), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (112844,65191), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (112875,65191), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (112885,65191), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (112944,65191), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (112958,65191), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (112984,65191), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (112992,65191), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (113020,65191), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (113048,65191), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (113113,65191), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (113179,65191), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (113304,65191), 3 CTAs running
GPGPU-Sim PTX: 98700000 instructions simulated : ctaid=(1016,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (113544,65191), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (113791,65191), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (114024,65191), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (114040,65191), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (114064,65191), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' finished on shader 5.

GPGPU-Sim PTX: cudaLaunch for 0x0x402f0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
kernel_name = _Z7prescanILb1ELb0EEvPiPKiS0_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 114065
gpu_sim_insn = 71733783
gpu_ipc =     628.8851
gpu_tot_sim_cycle = 179256
gpu_tot_sim_insn = 95303703
gpu_tot_ipc =     531.6625
gpu_tot_issued_cta = 3069
gpu_stall_dramfull = 189944
gpu_stall_icnt2sh    = 215506
gpu_total_sim_rate=314533

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1839354
	L1I_total_cache_misses = 4784
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20833
L1D_cache:
	L1D_cache_core[0]: Access = 8802, Miss = 5494, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 42379
	L1D_cache_core[1]: Access = 8964, Miss = 5606, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 40797
	L1D_cache_core[2]: Access = 8964, Miss = 5608, Miss_rate = 0.626, Pending_hits = 0, Reservation_fails = 39537
	L1D_cache_core[3]: Access = 8883, Miss = 5549, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 41096
	L1D_cache_core[4]: Access = 8805, Miss = 5541, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 39852
	L1D_cache_core[5]: Access = 8808, Miss = 5592, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 38762
	L1D_cache_core[6]: Access = 8868, Miss = 5558, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 39172
	L1D_cache_core[7]: Access = 8706, Miss = 5443, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 44670
	L1D_cache_core[8]: Access = 8709, Miss = 5502, Miss_rate = 0.632, Pending_hits = 0, Reservation_fails = 40164
	L1D_cache_core[9]: Access = 8757, Miss = 5523, Miss_rate = 0.631, Pending_hits = 0, Reservation_fails = 40264
	L1D_cache_core[10]: Access = 8772, Miss = 5512, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 39361
	L1D_cache_core[11]: Access = 8739, Miss = 5480, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 43225
	L1D_cache_core[12]: Access = 8919, Miss = 5636, Miss_rate = 0.632, Pending_hits = 0, Reservation_fails = 38801
	L1D_cache_core[13]: Access = 8757, Miss = 5519, Miss_rate = 0.630, Pending_hits = 0, Reservation_fails = 39914
	L1D_cache_core[14]: Access = 8514, Miss = 5352, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 43403
	L1D_total_cache_accesses = 131967
	L1D_total_cache_misses = 82915
	L1D_total_cache_miss_rate = 0.6283
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 611397
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 108438
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0044
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3014
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 493049
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 107958
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49052
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 118348
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1834570
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4784
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20833
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
7802, 4678, 4194, 4194, 3710, 3710, 3710, 3710, 7802, 4678, 4194, 4194, 3710, 3710, 3710, 3710, 7802, 4678, 4194, 4194, 3710, 3710, 3710, 3710, 7755, 4631, 4147, 4147, 3663, 3663, 3663, 3663, 7849, 4725, 4241, 4241, 3757, 3757, 3757, 3757, 7802, 4678, 4194, 4194, 3710, 3710, 3710, 3710, 
gpgpu_n_tot_thrd_icount = 105148032
gpgpu_n_tot_w_icount = 3285876
gpgpu_n_stall_shd_mem = 761723
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65472
gpgpu_n_mem_write_global = 66495
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2095104
gpgpu_n_store_insn = 2096127
gpgpu_n_shmem_insn = 5231622
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3406590
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3014
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3014
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 147312
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 611397
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:853964	W0_Idle:194569	W0_Scoreboard:989873	W1:65472	W2:45012	W3:0	W4:45012	W5:0	W6:0	W7:0	W8:45012	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:45012	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3040356
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 523776 {8:65472,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8945112 {40:1023,136:65472,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8904192 {136:65472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 531960 {8:66495,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 2003 
maxdqlatency = 0 
maxmflatency = 1873 
averagemflatency = 415 
max_icnt2mem_latency = 1100 
max_icnt2sh_latency = 179255 
mrq_lat_table:35663 	4199 	5322 	7821 	14972 	24196 	37946 	15754 	1415 	162 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	27695 	64875 	37359 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	21168 	17532 	22156 	49195 	18232 	3384 	505 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15073 	37352 	12832 	229 	1 	0 	0 	0 	1717 	2932 	6568 	12776 	25111 	9198 	8193 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	245 	37 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     11448     13840     11928     12238     11770     12345     11628     11534     11677     11620     12122     12332     11762     11820     11368     11305 
dram[1]:     11465     12570     11921     12244     11790     12442     11613     11482     11145     11610     12087     12365     11775     11768     11293     11304 
dram[2]:     11455     11576     12359     12295     11819     11709     11594     11591     11024     11659     11981     12879     11697     11352     11321     11504 
dram[3]:     11437     11603     11957     12228     11842     11705     11621     11579     11594     11671     11998     12874     11687     11370     11290     11458 
dram[4]:     12409     11591     12331     12674     12308     11699     11461     11606     10957     11559     12203     12811     11769     11369     11395     11511 
dram[5]:     13665     13780     13460     12875     12294     11708     11484     11578     10974     11531     12265     12887     11764     12024     11325     11504 
average row accesses per activate:
dram[0]:  4.957237  5.211072  5.046980  4.820513  5.100324  5.270903  5.653710  5.574913  5.031446  5.109325  4.883117  5.449275  5.258741  5.081081  5.222222  5.133106 
dram[1]:  4.905538  5.333333  4.899023  4.656347  5.003175  5.270903  5.498282  5.517241  4.830303  4.910217  5.150685  5.063973  4.996678  5.013333  5.013333  5.098305 
dram[2]:  5.122449  5.240418  4.899023  5.168385  4.804878  5.324324  5.298013  5.280528  4.755952  5.145631  4.805112  5.030100  4.963696  5.204152  4.963696  5.150685 
dram[3]:  4.823718  4.947369  4.744480  4.851613  5.288590  5.035144  5.594406  5.555555  4.889571  4.847561  5.133106  5.186207  4.980133  4.820513  4.851613  5.295774 
dram[4]:  5.295774  5.295774  4.700000  4.963696  5.306397  4.940439  5.498282  5.405406  5.142395  5.057325  5.063973  5.186207  5.030100  5.030100  5.046980  5.204152 
dram[5]:  5.105085  5.087838  4.714734  4.836013  4.849231  4.732733  5.633803  5.614035  4.847561  4.832827  4.867314  5.081081  5.063973  4.867314  5.098305  5.098305 
average row locality = 147464/29029 = 5.079885
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       835       834       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[1]:       834       832       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[2]:       834       832       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[3]:       833       832       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[4]:       832       832       832       832       880       880       896       896       886       886       832       832       832       832       832       832 
dram[5]:       834       834       832       832       880       880       896       896       886       886       832       832       832       832       832       832 
total reads: 81886
bank skew: 896/832 = 1.08
chip skew: 13651/13644 = 1.00
number of total write accesses:
dram[0]:       672       672       672       672       696       696       704       704       712       703       672       672       672       672       672       672 
dram[1]:       672       672       672       672       696       696       704       704       706       700       672       672       672       672       672       672 
dram[2]:       672       672       672       672       696       696       704       704       710       704       672       672       672       672       672       672 
dram[3]:       672       672       672       672       696       696       704       704       706       704       672       672       672       672       672       672 
dram[4]:       672       672       672       672       696       696       704       704       703       702       672       672       672       672       672       672 
dram[5]:       672       672       672       672       696       696       704       704       704       704       672       672       672       672       672       672 
total reads: 65578
bank skew: 712/672 = 1.06
chip skew: 10935/10925 = 1.00
average mf latency per bank:
dram[0]:        389       386       335       338       368       374       392       393       397       385       351       345       374       373       390       398
dram[1]:        393       399       346       351       376       387       400       402       403       397       353       359       388       384       398       410
dram[2]:        384       377       340       329       369       368       392       391       400       379       346       344       380       366       390       388
dram[3]:        372       369       328       321       357       359       381       380       388       365       341       331       371       358       380       377
dram[4]:        380       372       329       324       358       363       377       390       381       379       339       337       363       363       385       382
dram[5]:        385       379       339       331       369       371       388       397       388       387       346       345       370       375       395       389
maximum mf latency per bank:
dram[0]:       1572      1319      1415      1346      1630      1482      1432      1714      1695      1674      1620      1873      1387      1462      1626      1321
dram[1]:       1525      1360      1381      1381      1323      1452      1350      1562      1574      1480      1527      1836      1301      1402      1427      1234
dram[2]:       1624      1476      1420      1239      1494      1639      1458      1803      1628      1504      1701      1526      1478      1390      1389      1378
dram[3]:       1332      1605      1222      1439      1529      1555      1522      1525      1566      1336      1851      1374      1539      1264      1217      1523
dram[4]:       1688      1553      1628      1391      1552      1540      1460      1600      1493      1604      1639      1494      1256      1335      1534      1467
dram[5]:       1441      1590      1548      1277      1396      1497      1572      1596      1534      1481      1496      1551      1287      1352      1584      1467

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=236616 n_nop=177961 n_act=4758 n_pre=4742 n_req=24586 n_rd=27302 n_write=21853 bw_util=0.4155
n_activity=160420 dram_eff=0.6128
bk0: 1670a 188254i bk1: 1668a 187469i bk2: 1664a 193425i bk3: 1664a 192742i bk4: 1760a 187089i bk5: 1760a 185357i bk6: 1792a 183604i bk7: 1792a 181702i bk8: 1776a 186323i bk9: 1772a 184576i bk10: 1664a 189889i bk11: 1664a 191661i bk12: 1664a 190002i bk13: 1664a 188513i bk14: 1664a 187454i bk15: 1664a 186216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.60575
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=236616 n_nop=177790 n_act=4852 n_pre=4836 n_req=24574 n_rd=27296 n_write=21842 bw_util=0.4153
n_activity=160219 dram_eff=0.6134
bk0: 1668a 188613i bk1: 1664a 188291i bk2: 1664a 191742i bk3: 1664a 190893i bk4: 1760a 186823i bk5: 1760a 185067i bk6: 1792a 183280i bk7: 1792a 181441i bk8: 1776a 184974i bk9: 1772a 184655i bk10: 1664a 191236i bk11: 1664a 189212i bk12: 1664a 188171i bk13: 1664a 187116i bk14: 1664a 186642i bk15: 1664a 185164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.66839
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=236616 n_nop=177782 n_act=4852 n_pre=4836 n_req=24582 n_rd=27296 n_write=21850 bw_util=0.4154
n_activity=160135 dram_eff=0.6138
bk0: 1668a 188283i bk1: 1664a 187827i bk2: 1664a 191839i bk3: 1664a 193497i bk4: 1760a 186579i bk5: 1760a 186034i bk6: 1792a 183364i bk7: 1792a 182008i bk8: 1776a 183656i bk9: 1772a 186081i bk10: 1664a 190237i bk11: 1664a 190699i bk12: 1664a 188866i bk13: 1664a 189393i bk14: 1664a 186968i bk15: 1664a 185231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.62462
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x81cf8d80, atomic=0 1 entries : 0x7f5178fc08d0 :  mf: uid=2780579, sid05:w11, part=3, addr=0x81cf8d80, load , size=128, unknown  status = IN_PARTITION_DRAM (179251), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=236616 n_nop=177746 n_act=4873 n_pre=4857 n_req=24577 n_rd=27294 n_write=21846 bw_util=0.4154
n_activity=159839 dram_eff=0.6149
bk0: 1666a 188282i bk1: 1664a 188413i bk2: 1664a 191274i bk3: 1664a 192240i bk4: 1760a 187101i bk5: 1760a 185751i bk6: 1792a 183233i bk7: 1792a 183239i bk8: 1776a 184598i bk9: 1772a 185340i bk10: 1664a 190522i bk11: 1664a 190796i bk12: 1664a 188936i bk13: 1664a 188602i bk14: 1664a 184895i bk15: 1664a 185902i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.56703
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x81cf8e80, atomic=0 1 entries : 0x7f5178fb3e80 :  mf: uid=2780580, sid05:w13, part=4, addr=0x81cf8e80, load , size=128, unknown  status = IN_PARTITION_DRAM (179247), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=236616 n_nop=177925 n_act=4789 n_pre=4773 n_req=24569 n_rd=27288 n_write=21841 bw_util=0.4153
n_activity=159955 dram_eff=0.6143
bk0: 1664a 189342i bk1: 1664a 187997i bk2: 1664a 191917i bk3: 1664a 192705i bk4: 1760a 188007i bk5: 1760a 186273i bk6: 1792a 185524i bk7: 1792a 182064i bk8: 1772a 187419i bk9: 1772a 186379i bk10: 1664a 190880i bk11: 1664a 191882i bk12: 1664a 190158i bk13: 1664a 188238i bk14: 1664a 187173i bk15: 1664a 185250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.58304
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x81cf8f80, atomic=0 1 entries : 0x7f5178f8f410 :  mf: uid=2780581, sid05:w15, part=5, addr=0x81cf8f80, load , size=128, unknown  status = IN_PARTITION_DRAM (179253), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=236616 n_nop=177680 n_act=4906 n_pre=4890 n_req=24576 n_rd=27296 n_write=21844 bw_util=0.4154
n_activity=160225 dram_eff=0.6134
bk0: 1668a 188502i bk1: 1668a 186964i bk2: 1664a 191540i bk3: 1664a 191874i bk4: 1760a 186467i bk5: 1760a 185036i bk6: 1792a 185200i bk7: 1792a 183468i bk8: 1772a 184603i bk9: 1772a 184722i bk10: 1664a 190869i bk11: 1664a 190883i bk12: 1664a 188730i bk13: 1664a 187624i bk14: 1664a 186606i bk15: 1664a 184176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.67442

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11085, Miss = 6827, Miss_rate = 0.616, Pending_hits = 17, Reservation_fails = 1481
L2_cache_bank[1]: Access = 11006, Miss = 6824, Miss_rate = 0.620, Pending_hits = 9, Reservation_fails = 509
L2_cache_bank[2]: Access = 11070, Miss = 6826, Miss_rate = 0.617, Pending_hits = 10, Reservation_fails = 449
L2_cache_bank[3]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 218
L2_cache_bank[4]: Access = 11070, Miss = 6826, Miss_rate = 0.617, Pending_hits = 14, Reservation_fails = 1256
L2_cache_bank[5]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 4, Reservation_fails = 911
L2_cache_bank[6]: Access = 11054, Miss = 6825, Miss_rate = 0.617, Pending_hits = 7, Reservation_fails = 892
L2_cache_bank[7]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 4, Reservation_fails = 727
L2_cache_bank[8]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 3, Reservation_fails = 170
L2_cache_bank[9]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 2, Reservation_fails = 284
L2_cache_bank[10]: Access = 11006, Miss = 6824, Miss_rate = 0.620, Pending_hits = 10, Reservation_fails = 430
L2_cache_bank[11]: Access = 11006, Miss = 6824, Miss_rate = 0.620, Pending_hits = 10, Reservation_fails = 476
L2_total_cache_accesses = 132177
L2_total_cache_misses = 81886
L2_total_cache_miss_rate = 0.6195
L2_total_cache_pending_hits = 90
L2_total_cache_reservation_fails = 7803
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5118
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50047
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 807
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 143
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1776
L2_cache_data_port_util = 0.178
L2_cache_fill_port_util = 0.152

icnt_total_pkts_mem_to_simt=394875
icnt_total_pkts_simt_to_mem=395088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.3779
	minimum = 6
	maximum = 734
Network latency average = 17.3313
	minimum = 6
	maximum = 603
Slowest packet = 207465
Flit latency average = 15.3211
	minimum = 6
	maximum = 599
Slowest flit = 622483
Fragmentation average = 0.372544
	minimum = 0
	maximum = 450
Injected packet rate average = 0.0220108
	minimum = 0.0191733 (at node 0)
	maximum = 0.0253014 (at node 15)
Accepted packet rate average = 0.0220108
	minimum = 0.0191733 (at node 0)
	maximum = 0.0253014 (at node 15)
Injected flit rate average = 0.065036
	minimum = 0.0567834 (at node 0)
	maximum = 0.0741858 (at node 15)
Accepted flit rate average= 0.065036
	minimum = 0.0565204 (at node 0)
	maximum = 0.0742559 (at node 15)
Injected packet length average = 2.95473
Accepted packet length average = 2.95473
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.9471 (2 samples)
	minimum = 6 (2 samples)
	maximum = 543.5 (2 samples)
Network latency average = 19.9949 (2 samples)
	minimum = 6 (2 samples)
	maximum = 459.5 (2 samples)
Flit latency average = 16.8482 (2 samples)
	minimum = 6 (2 samples)
	maximum = 457.5 (2 samples)
Fragmentation average = 0.242291 (2 samples)
	minimum = 0 (2 samples)
	maximum = 320.5 (2 samples)
Injected packet rate average = 0.0668431 (2 samples)
	minimum = 0.0582207 (2 samples)
	maximum = 0.0756502 (2 samples)
Accepted packet rate average = 0.0668431 (2 samples)
	minimum = 0.0582207 (2 samples)
	maximum = 0.0756502 (2 samples)
Injected flit rate average = 0.200022 (2 samples)
	minimum = 0.174217 (2 samples)
	maximum = 0.226552 (2 samples)
Accepted flit rate average = 0.200022 (2 samples)
	minimum = 0.174224 (2 samples)
	maximum = 0.225666 (2 samples)
Injected packet size average = 2.99242 (2 samples)
Accepted packet size average = 2.99242 (2 samples)
Hops average = 1 (2 samples)
