-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GCM_AE_HW_1x8_shift_rows is
port (
    ap_ready : OUT STD_LOGIC;
    state : IN STD_LOGIC_VECTOR (127 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (127 downto 0) );
end;


architecture behav of GCM_AE_HW_1x8_shift_rows is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal tmp2_fu_62_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_s_fu_72_p5 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_s_fu_84_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_fu_94_p5 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_1_fu_106_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_fu_116_p5 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_2_fu_128_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_3_fu_138_p5 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_3_fu_150_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_fu_160_p5 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_4_fu_172_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_5_fu_182_p5 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_5_fu_194_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_6_fu_204_p5 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_6_fu_216_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_7_fu_226_p5 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_7_fu_238_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_8_fu_248_p5 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_8_fu_260_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_9_fu_270_p5 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_9_fu_282_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_10_fu_292_p5 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_10_fu_304_p4 : STD_LOGIC_VECTOR (7 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return <= (p_Result_10_fu_292_p5(127 downto 64) & tmp_10_fu_304_p4 & p_Result_10_fu_292_p5(55 downto 0));
    p_Result_10_fu_292_p5 <= (p_Result_9_fu_270_p5(127 downto 96) & tmp_9_fu_282_p4 & p_Result_9_fu_270_p5(87 downto 0));
    p_Result_1_fu_94_p5 <= (p_Result_s_fu_72_p5(127 downto 48) & tmp_s_fu_84_p4 & p_Result_s_fu_72_p5(39 downto 0));
    p_Result_2_fu_116_p5 <= (p_Result_1_fu_94_p5(127 downto 80) & tmp_1_fu_106_p4 & p_Result_1_fu_94_p5(71 downto 0));
    p_Result_3_fu_138_p5 <= (p_Result_2_fu_116_p5(127 downto 112) & tmp_2_fu_128_p4 & p_Result_2_fu_116_p5(103 downto 0));
    p_Result_4_fu_160_p5 <= (p_Result_3_fu_138_p5(127 downto 24) & tmp_3_fu_150_p4 & p_Result_3_fu_138_p5(15 downto 0));
    p_Result_5_fu_182_p5 <= (p_Result_4_fu_160_p5(127 downto 88) & tmp_4_fu_172_p4 & p_Result_4_fu_160_p5(79 downto 0));
    p_Result_6_fu_204_p5 <= (p_Result_5_fu_182_p5(127 downto 56) & tmp_5_fu_194_p4 & p_Result_5_fu_182_p5(47 downto 0));
    p_Result_7_fu_226_p5 <= (p_Result_6_fu_204_p5(127 downto 120) & tmp_6_fu_216_p4 & p_Result_6_fu_204_p5(111 downto 0));
    p_Result_8_fu_248_p5 <= (p_Result_7_fu_226_p5(127 downto 32) & tmp_7_fu_238_p4 & p_Result_7_fu_226_p5(23 downto 0));
    p_Result_9_fu_270_p5 <= (tmp_8_fu_260_p4 & p_Result_8_fu_248_p5(119 downto 0));
    p_Result_s_fu_72_p5 <= (state(127 downto 16) & tmp2_fu_62_p4 & state(7 downto 0));
    tmp2_fu_62_p4 <= state(47 downto 40);
    tmp_10_fu_304_p4 <= state(31 downto 24);
    tmp_1_fu_106_p4 <= state(111 downto 104);
    tmp_2_fu_128_p4 <= state(15 downto 8);
    tmp_3_fu_150_p4 <= state(87 downto 80);
    tmp_4_fu_172_p4 <= state(23 downto 16);
    tmp_5_fu_194_p4 <= state(119 downto 112);
    tmp_6_fu_216_p4 <= state(55 downto 48);
    tmp_7_fu_238_p4 <= state(127 downto 120);
    tmp_8_fu_260_p4 <= state(95 downto 88);
    tmp_9_fu_282_p4 <= state(63 downto 56);
    tmp_s_fu_84_p4 <= state(79 downto 72);
end behav;
