
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003791                       # Number of seconds simulated
sim_ticks                                  3790872774                       # Number of ticks simulated
final_tick                               575321910450                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 322087                       # Simulator instruction rate (inst/s)
host_op_rate                                   414297                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 284066                       # Simulator tick rate (ticks/s)
host_mem_usage                               16926884                       # Number of bytes of host memory used
host_seconds                                 13345.04                       # Real time elapsed on the host
sim_insts                                  4298267803                       # Number of instructions simulated
sim_ops                                    5528801363                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         6272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       494976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       662912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       360832                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       284800                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1826048                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         6272                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       296192                       # Number of bytes written to this memory
system.physmem.bytes_written::total            296192                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           49                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3867                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5179                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2819                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2225                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 14266                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2314                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2314                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1654500                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    130570459                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1519439                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    174870548                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1418143                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     95184413                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1350612                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     75127818                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               481695934                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1654500                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1519439                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1418143                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1350612                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5942695                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          78132931                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               78132931                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          78132931                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1654500                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    130570459                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1519439                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    174870548                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1418143                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     95184413                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1350612                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     75127818                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              559828864                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 9090823                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2858583                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2492342                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189096                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1433956                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1384713                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200804                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5760                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3501196                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15870367                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2858583                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1585517                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3360101                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         877895                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        471757                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1721929                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91027                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8020705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.280637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.279232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4660604     58.11%     58.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          602035      7.51%     65.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293114      3.65%     69.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          220694      2.75%     72.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          183193      2.28%     74.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          158125      1.97%     76.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54364      0.68%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          196218      2.45%     79.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1652358     20.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8020705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.314447                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.745757                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3625954                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       447650                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3245721                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16565                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        684814                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313019                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2855                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17740865                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4422                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        684814                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3777387                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         245812                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        53478                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3109545                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       149662                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17183197                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           84                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71536                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        66007                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22752149                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78238521                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78238521                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903403                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7848703                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2084                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1082                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           373938                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2631559                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595854                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7599                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       199727                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16160359                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2091                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13780963                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17955                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4678799                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12690171                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8020705                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.718174                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.854059                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2945248     36.72%     36.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1688053     21.05%     57.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       857487     10.69%     68.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       997516     12.44%     80.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       742387      9.26%     90.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       478378      5.96%     96.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       204304      2.55%     98.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60530      0.75%     99.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46802      0.58%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8020705                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58745     73.11%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12617     15.70%     88.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         8986     11.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10813717     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109494      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2362692     17.14%     96.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       494064      3.59%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13780963                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.515920                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80348                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005830                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35680930                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20841355                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13297000                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13861311                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22334                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       743479                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          112                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156100                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        684814                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         170329                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8724                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16162451                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62412                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2631559                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595854                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1078                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4365                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           52                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          112                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95192                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       112184                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207376                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13477422                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2259629                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       303537                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2740653                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018571                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            481024                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.482530                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13322331                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13297000                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8000941                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19711714                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.462684                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405898                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370186                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4792459                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2033                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187334                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7335891                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.549939                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.280100                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3500891     47.72%     47.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532182     20.89%     68.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837085     11.41%     80.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       304917      4.16%     84.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       261990      3.57%     87.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116563      1.59%     89.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       281381      3.84%     93.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77034      1.05%     94.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       423848      5.78%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7335891                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370186                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327829                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888075                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928960                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       423848                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23074584                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33010991                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5617                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1070118                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370186                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.909082                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.909082                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.100011                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.100011                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62403577                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17451685                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18300520                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2026                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  11                       # Number of system calls
system.switch_cpus1.numCycles                 9090695                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2783202                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2258579                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       190101                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1154897                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1094174                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          296527                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8165                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2919344                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15350158                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2783202                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1390701                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3239968                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1000279                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        788979                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1437331                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        88332                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7754051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.440366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299868                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4514083     58.22%     58.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          203336      2.62%     60.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          231043      2.98%     63.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          419834      5.41%     69.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          189258      2.44%     71.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          291911      3.76%     75.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          159975      2.06%     77.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          135529      1.75%     79.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1609082     20.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7754051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.306159                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.688557                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3081097                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       745371                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3091636                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32053                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        803889                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       473403                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1892                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18270921                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4434                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        803889                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3249115                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         166424                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       345944                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2951857                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       236817                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      17553052                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         5177                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        127041                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        67969                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1201                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     24583738                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     81777055                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     81777055                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15112850                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9470703                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3723                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2251                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           603444                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1637244                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       837850                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12127                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       240360                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16494552                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3723                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13283209                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27277                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5573545                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     16672630                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          741                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7754051                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.713067                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.917086                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2886838     37.23%     37.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1599855     20.63%     57.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1070151     13.80%     71.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       750541      9.68%     81.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       630841      8.14%     89.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       336008      4.33%     93.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       336624      4.34%     98.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        77263      1.00%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        65930      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7754051                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          96420     76.82%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13138     10.47%     87.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15959     12.71%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11072015     83.35%     83.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       187723      1.41%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1462      0.01%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1324494      9.97%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       697515      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13283209                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.461187                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             125521                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009450                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     34473267                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22071954                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12895595                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13408730                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        25756                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       640442                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          239                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          145                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       213302                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        803889                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          70712                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8625                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16498275                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        57102                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1637244                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       837850                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2237                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5976                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          145                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       112943                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       108583                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       221526                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13029286                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1235032                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       253923                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1903795                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1844335                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            668763                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.433255                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12905571                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12895595                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8439307                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         23680651                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.418549                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356380                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8858042                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     10879486                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5618657                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2982                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       192545                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6950162                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.565357                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.142966                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2912067     41.90%     41.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1816215     26.13%     68.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       746346     10.74%     78.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       372701      5.36%     84.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       378894      5.45%     89.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       148733      2.14%     91.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       162006      2.33%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        84401      1.21%     95.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       328799      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6950162                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8858042                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      10879486                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1621330                       # Number of memory references committed
system.switch_cpus1.commit.loads               996785                       # Number of loads committed
system.switch_cpus1.commit.membars               1484                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1564244                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9801504                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       221376                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       328799                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23119363                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           33801057                       # The number of ROB writes
system.switch_cpus1.timesIdled                   6668                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1336644                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8858042                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             10879486                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8858042                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.026265                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.026265                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.974408                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.974408                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        58578510                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       17827684                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       16906724                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2974                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 9090823                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3120196                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2541935                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       207386                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1311235                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1213707                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          332896                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9144                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3213947                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17045428                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3120196                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1546603                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3571029                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1115680                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        670413                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1576945                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        89605                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8360707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.525147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.356006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4789678     57.29%     57.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          247660      2.96%     60.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          260271      3.11%     63.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          410779      4.91%     68.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          193910      2.32%     70.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          275305      3.29%     73.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          184456      2.21%     76.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          136608      1.63%     77.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1862040     22.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8360707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.343225                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.875015                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3384708                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       626001                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3416928                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        28807                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        904259                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       529771                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1057                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20361956                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3942                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        904259                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3555621                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         120288                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       285872                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3272883                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       221780                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19625786                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           71                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        128161                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        65490                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     27483324                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     91494057                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     91494057                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16755910                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10727343                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3376                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1727                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           586080                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1825641                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       942631                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10250                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       368884                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18390867                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3390                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14598641                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        25782                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6342152                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19597952                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8360707                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.746101                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.922958                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3017480     36.09%     36.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1759680     21.05%     57.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1183886     14.16%     71.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       782379      9.36%     80.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       706062      8.45%     89.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       397990      4.76%     93.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       358175      4.28%     98.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        79636      0.95%     99.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        75419      0.90%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8360707                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         109858     78.18%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15333     10.91%     89.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15325     10.91%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12187410     83.48%     83.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       194147      1.33%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1648      0.01%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1449482      9.93%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       765954      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14598641                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.605866                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             140516                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009625                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37724279                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24736529                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14182351                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14739157                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        21095                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       729419                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          125                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       248826                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        904259                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          76830                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13263                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18394259                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        46854                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1825641                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       942631                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1717                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10813                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          125                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       124901                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       116382                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       241283                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14335551                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1350945                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       263082                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2091852                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2037904                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            740907                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.576926                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14193335                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14182351                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9307013                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26465882                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.560073                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351661                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9763408                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12020300                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6373938                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3359                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       209237                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7456448                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.612068                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.160638                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2970894     39.84%     39.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2056583     27.58%     67.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       817095     10.96%     78.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       410490      5.51%     83.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       379520      5.09%     88.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       173843      2.33%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       188489      2.53%     93.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        96444      1.29%     95.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       363090      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7456448                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9763408                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12020300                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1790014                       # Number of memory references committed
system.switch_cpus2.commit.loads              1096215                       # Number of loads committed
system.switch_cpus2.commit.membars               1673                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1735476                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10828517                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       247734                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       363090                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25487427                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37693790                       # The number of ROB writes
system.switch_cpus2.timesIdled                   5058                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 730116                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9763408                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12020300                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9763408                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.931112                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.931112                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.073985                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.073985                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        64362295                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19673174                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18743151                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3346                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 9090823                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3133849                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2553216                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       213005                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1277422                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1222035                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          330657                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9404                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3283603                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17094529                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3133849                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1552692                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3788885                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1093072                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        846849                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1608748                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        86844                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8797471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.403174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.292628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5008586     56.93%     56.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          393116      4.47%     61.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          390815      4.44%     65.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          486932      5.53%     71.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          149429      1.70%     73.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          191202      2.17%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          159946      1.82%     77.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          146654      1.67%     78.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1870791     21.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8797471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.344727                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.880416                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3444907                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       819141                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3621662                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        33936                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        877824                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       530574                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          328                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20377380                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1938                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        877824                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3601740                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          63004                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       576596                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3496655                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       181643                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19672593                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        111869                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        49733                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27631640                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     91652949                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     91652949                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17127818                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10503747                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3646                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1942                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           501791                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1821397                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       942573                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8525                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       288781                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18486911                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3659                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14885020                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31437                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6175009                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18626231                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          187                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8797471                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.691966                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.902361                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3373203     38.34%     38.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1748464     19.87%     58.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1167933     13.28%     71.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       813184      9.24%     80.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       808336      9.19%     89.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       388590      4.42%     94.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       368878      4.19%     98.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        59488      0.68%     99.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        69395      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8797471                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          94428     75.62%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15735     12.60%     88.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        14716     11.78%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12441117     83.58%     83.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       186163      1.25%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1699      0.01%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1472496      9.89%     94.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       783545      5.26%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14885020                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.637368                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             124879                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008390                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38723826                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24665700                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14468641                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15009899                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        18037                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       703739                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          125                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       232961                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        877824                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          39664                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4934                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18490570                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        39775                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1821397                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       942573                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1929                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3857                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          125                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       129199                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120583                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       249782                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14627556                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1375284                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       257463                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2132317                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2089520                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            757033                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.609046                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14485323                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14468641                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9390563                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26502129                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.591566                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354332                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9962312                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12280364                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6210202                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3472                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       214531                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7919647                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.550620                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.137191                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3352311     42.33%     42.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2057874     25.98%     68.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       837454     10.57%     78.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       455480      5.75%     84.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       398273      5.03%     89.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       162291      2.05%     91.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       182121      2.30%     94.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       106875      1.35%     95.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       366968      4.63%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7919647                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9962312                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12280364                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1827267                       # Number of memory references committed
system.switch_cpus3.commit.loads              1117655                       # Number of loads committed
system.switch_cpus3.commit.membars               1726                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1781878                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11054996                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       253833                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       366968                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26043076                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           37859838                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2776                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 293352                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9962312                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12280364                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9962312                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.912521                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.912521                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.095865                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.095865                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65656610                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20112273                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18824015                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3466                       # number of misc regfile writes
system.l20.replacements                          3924                       # number of replacements
system.l20.tagsinuse                       511.775488                       # Cycle average of tags in use
system.l20.total_refs                            2451                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4436                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.552525                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            5.350664                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     5.022328                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   464.179381                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data            37.223115                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.010451                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.009809                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.906600                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.072701                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999561                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         1548                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   1549                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             549                       # number of Writeback hits
system.l20.Writeback_hits::total                  549                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           18                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         1566                       # number of demand (read+write) hits
system.l20.demand_hits::total                    1567                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         1566                       # number of overall hits
system.l20.overall_hits::total                   1567                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           49                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3860                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3909                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            8                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           49                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3868                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3917                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           49                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3868                       # number of overall misses
system.l20.overall_misses::total                 3917                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     15010272                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    625709441                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      640719713                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      2081966                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      2081966                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     15010272                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    627791407                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       642801679                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     15010272                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    627791407                       # number of overall miss cycles
system.l20.overall_miss_latency::total      642801679                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           50                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5408                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5458                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          549                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              549                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           26                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               26                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           50                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5434                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5484                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           50                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5434                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5484                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.980000                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.713757                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.716196                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.307692                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.307692                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.980000                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.711815                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.714260                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.980000                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.711815                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.714260                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 306332.081633                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 162100.891451                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 163908.854694                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 260245.750000                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 260245.750000                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 306332.081633                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 162303.879783                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 164105.611182                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 306332.081633                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 162303.879783                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 164105.611182                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 412                       # number of writebacks
system.l20.writebacks::total                      412                       # number of writebacks
system.l20.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l20.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l20.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l20.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l20.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           49                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3859                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3908                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            8                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3867                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3916                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           49                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3867                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3916                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     14452040                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    581457832                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    595909872                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      1990452                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      1990452                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     14452040                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    583448284                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    597900324                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     14452040                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    583448284                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    597900324                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.980000                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.713572                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.716013                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.307692                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.307692                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.980000                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.711630                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.714077                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.980000                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.711630                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.714077                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 294939.591837                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 150675.779217                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 152484.614125                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 248806.500000                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 248806.500000                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 294939.591837                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 150878.790794                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 152681.390194                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 294939.591837                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 150878.790794                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 152681.390194                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          5238                       # number of replacements
system.l21.tagsinuse                       511.350746                       # Cycle average of tags in use
system.l21.total_refs                            2806                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5750                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.488000                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            6.971088                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     5.023051                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   453.207200                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data            46.149406                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.013615                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.009811                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.885170                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.090136                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998732                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         1435                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   1438                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             735                       # number of Writeback hits
system.l21.Writeback_hits::total                  735                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           36                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   36                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         1471                       # number of demand (read+write) hits
system.l21.demand_hits::total                    1474                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         1471                       # number of overall hits
system.l21.overall_hits::total                   1474                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         5162                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 5207                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           18                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 18                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         5180                       # number of demand (read+write) misses
system.l21.demand_misses::total                  5225                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         5180                       # number of overall misses
system.l21.overall_misses::total                 5225                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     11256153                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    928874617                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      940130770                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      4216466                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      4216466                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     11256153                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    933091083                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       944347236                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     11256153                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    933091083                       # number of overall miss cycles
system.l21.overall_miss_latency::total      944347236                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           48                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6597                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6645                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          735                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              735                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           54                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               54                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           48                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6651                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6699                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           48                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6651                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6699                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.782477                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.783597                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.333333                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.333333                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.778830                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.779967                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.778830                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.779967                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 250136.733333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 179944.714645                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 180551.328980                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 234248.111111                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 234248.111111                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 250136.733333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 180133.413707                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 180736.313110                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 250136.733333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 180133.413707                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 180736.313110                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 567                       # number of writebacks
system.l21.writebacks::total                      567                       # number of writebacks
system.l21.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l21.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l21.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l21.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l21.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         5161                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            5206                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           18                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            18                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         5179                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             5224                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         5179                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            5224                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     10739997                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    868905993                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    879645990                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      4009857                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      4009857                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     10739997                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    872915850                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    883655847                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     10739997                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    872915850                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    883655847                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.782325                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.783446                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.333333                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.778680                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.779818                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.778680                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.779818                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 238666.600000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 168360.006394                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 168967.727622                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 222769.833333                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 222769.833333                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 238666.600000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 168549.111798                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 169153.110069                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 238666.600000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 168549.111798                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 169153.110069                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2875                       # number of replacements
system.l22.tagsinuse                       511.441617                       # Cycle average of tags in use
system.l22.total_refs                            3632                       # Total number of references to valid blocks.
system.l22.sampled_refs                          3387                       # Sample count of references to valid blocks.
system.l22.avg_refs                          1.072335                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks            6.323254                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     5.470189                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   427.203480                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data            72.444694                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.012350                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.010684                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.834382                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.141494                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.998909                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         1506                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   1508                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             915                       # number of Writeback hits
system.l22.Writeback_hits::total                  915                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           51                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   51                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         1557                       # number of demand (read+write) hits
system.l22.demand_hits::total                    1559                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         1557                       # number of overall hits
system.l22.overall_hits::total                   1559                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2818                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2860                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2819                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2861                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2819                       # number of overall misses
system.l22.overall_misses::total                 2861                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     13248277                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    439267374                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      452515651                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       177330                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       177330                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     13248277                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    439444704                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       452692981                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     13248277                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    439444704                       # number of overall miss cycles
system.l22.overall_miss_latency::total      452692981                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           44                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4324                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4368                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          915                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              915                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           44                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4376                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4420                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           44                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4376                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4420                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.651711                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.654762                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.019231                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.019231                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.644196                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.647285                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.644196                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.647285                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 315435.166667                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 155879.124911                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 158222.255594                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data       177330                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total       177330                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 315435.166667                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 155886.734303                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 158228.934289                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 315435.166667                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 155886.734303                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 158228.934289                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 716                       # number of writebacks
system.l22.writebacks::total                      716                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2818                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2860                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2819                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2861                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2819                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2861                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     12770907                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    407045089                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    419815996                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       165727                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       165727                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     12770907                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    407210816                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    419981723                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     12770907                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    407210816                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    419981723                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.651711                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.654762                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.019231                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.019231                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.644196                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.647285                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.644196                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.647285                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 304069.214286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 144444.673172                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 146788.809790                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       165727                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       165727                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 304069.214286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 144452.222774                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 146795.429221                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 304069.214286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 144452.222774                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 146795.429221                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          2279                       # number of replacements
system.l23.tagsinuse                       511.356513                       # Cycle average of tags in use
system.l23.total_refs                            6535                       # Total number of references to valid blocks.
system.l23.sampled_refs                          2791                       # Sample count of references to valid blocks.
system.l23.avg_refs                          2.341455                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks            9.596393                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     6.659262                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   404.003512                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data            91.097346                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.018743                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.013006                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.789069                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.177925                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.998743                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         1541                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   1542                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             826                       # number of Writeback hits
system.l23.Writeback_hits::total                  826                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           39                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   39                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         1580                       # number of demand (read+write) hits
system.l23.demand_hits::total                    1581                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         1580                       # number of overall hits
system.l23.overall_hits::total                   1581                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         2225                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 2265                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         2225                       # number of demand (read+write) misses
system.l23.demand_misses::total                  2265                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         2225                       # number of overall misses
system.l23.overall_misses::total                 2265                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     15022260                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    349116383                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      364138643                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     15022260                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    349116383                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       364138643                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     15022260                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    349116383                       # number of overall miss cycles
system.l23.overall_miss_latency::total      364138643                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         3766                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               3807                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          826                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              826                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           39                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               39                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         3805                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                3846                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         3805                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               3846                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.590813                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.594957                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.584757                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.588924                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.584757                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.588924                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 375556.500000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 156906.239551                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 160767.612804                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 375556.500000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 156906.239551                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 160767.612804                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 375556.500000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 156906.239551                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 160767.612804                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 619                       # number of writebacks
system.l23.writebacks::total                      619                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         2225                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            2265                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         2225                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             2265                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         2225                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            2265                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     14567496                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    323731601                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    338299097                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     14567496                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    323731601                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    338299097                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     14567496                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    323731601                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    338299097                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.590813                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.594957                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.584757                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.588924                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.584757                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.588924                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 364187.400000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 145497.348764                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 149359.424724                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 364187.400000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 145497.348764                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 149359.424724                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 364187.400000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 145497.348764                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 149359.424724                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               558.832305                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001754387                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   568                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1763652.089789                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    45.507355                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   513.324950                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.072928                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.822636                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.895565                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1721866                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1721866                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1721866                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1721866                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1721866                       # number of overall hits
system.cpu0.icache.overall_hits::total        1721866                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           63                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           63                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           63                       # number of overall misses
system.cpu0.icache.overall_misses::total           63                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     18476992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     18476992                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     18476992                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     18476992                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     18476992                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     18476992                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1721929                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1721929                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1721929                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1721929                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1721929                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1721929                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 293285.587302                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 293285.587302                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 293285.587302                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 293285.587302                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 293285.587302                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 293285.587302                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           50                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           50                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           50                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     15075187                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     15075187                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     15075187                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     15075187                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     15075187                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     15075187                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 301503.740000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 301503.740000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 301503.740000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 301503.740000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 301503.740000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 301503.740000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5434                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249865                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5690                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39235.477153                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.212120                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.787880                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.785985                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.214015                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055496                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055496                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437568                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437568                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1057                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1057                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1013                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1013                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493064                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493064                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493064                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493064                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        20282                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20282                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           88                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           88                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        20370                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         20370                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        20370                       # number of overall misses
system.cpu0.dcache.overall_misses::total        20370                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2842572470                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2842572470                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8963405                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8963405                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2851535875                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2851535875                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2851535875                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2851535875                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2075778                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2075778                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1057                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1057                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1013                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1013                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2513434                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2513434                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2513434                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2513434                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009771                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009771                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000201                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000201                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008104                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008104                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008104                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008104                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 140152.473622                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 140152.473622                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 101856.875000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 101856.875000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 139987.033628                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 139987.033628                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 139987.033628                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 139987.033628                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          549                       # number of writebacks
system.cpu0.dcache.writebacks::total              549                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14874                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14874                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           62                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           62                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14936                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14936                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14936                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14936                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5408                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5408                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           26                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           26                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5434                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5434                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5434                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5434                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    641015130                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    641015130                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      2332430                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2332430                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    643347560                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    643347560                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    643347560                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    643347560                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002605                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002605                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002162                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002162                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002162                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002162                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 118530.904216                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 118530.904216                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 89708.846154                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 89708.846154                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 118392.999632                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 118392.999632                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 118392.999632                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 118392.999632                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               513.059100                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088410625                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2093097.355769                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.059100                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065800                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.822210                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1437274                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1437274                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1437274                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1437274                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1437274                       # number of overall hits
system.cpu1.icache.overall_hits::total        1437274                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           57                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           57                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           57                       # number of overall misses
system.cpu1.icache.overall_misses::total           57                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     14266144                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     14266144                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     14266144                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     14266144                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     14266144                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     14266144                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1437331                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1437331                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1437331                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1437331                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1437331                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1437331                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 250283.228070                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 250283.228070                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 250283.228070                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 250283.228070                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 250283.228070                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 250283.228070                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           48                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           48                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     11381008                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     11381008                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     11381008                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     11381008                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     11381008                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     11381008                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 237104.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 237104.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 237104.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 237104.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 237104.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 237104.333333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6650                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177596482                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6906                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25716.258616                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.657377                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.342623                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.885380                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.114620                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       961738                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         961738                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       621322                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        621322                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2170                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2170                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1487                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1487                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1583060                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1583060                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1583060                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1583060                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14458                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14458                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          186                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          186                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14644                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14644                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14644                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14644                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2199760836                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2199760836                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     22316674                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     22316674                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2222077510                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2222077510                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2222077510                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2222077510                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       976196                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       976196                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       621508                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       621508                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1487                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1487                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1597704                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1597704                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1597704                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1597704                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014811                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014811                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000299                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000299                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009166                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009166                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009166                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009166                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 152148.349426                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 152148.349426                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 119982.118280                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 119982.118280                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 151739.791724                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 151739.791724                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 151739.791724                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 151739.791724                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          735                       # number of writebacks
system.cpu1.dcache.writebacks::total              735                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7861                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7861                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          132                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          132                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7993                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7993                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7993                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7993                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6597                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6597                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           54                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6651                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6651                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6651                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6651                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    946386365                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    946386365                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      4767370                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      4767370                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    951153735                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    951153735                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    951153735                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    951153735                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006758                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006758                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004163                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004163                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004163                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004163                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143457.081249                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 143457.081249                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 88284.629630                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 88284.629630                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 143009.131710                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 143009.131710                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 143009.131710                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 143009.131710                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               502.275044                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086352912                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2146942.513834                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    40.275044                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.064543                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.804928                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1576886                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1576886                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1576886                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1576886                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1576886                       # number of overall hits
system.cpu2.icache.overall_hits::total        1576886                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           59                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           59                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           59                       # number of overall misses
system.cpu2.icache.overall_misses::total           59                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     19911941                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     19911941                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     19911941                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     19911941                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     19911941                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     19911941                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1576945                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1576945                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1576945                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1576945                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1576945                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1576945                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 337490.525424                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 337490.525424                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 337490.525424                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 337490.525424                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 337490.525424                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 337490.525424                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     13372569                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     13372569                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     13372569                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     13372569                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     13372569                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     13372569                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 303922.022727                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 303922.022727                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 303922.022727                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 303922.022727                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 303922.022727                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 303922.022727                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4376                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166204462                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4632                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35881.792314                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.549403                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.450597                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.873240                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.126760                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1056273                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1056273                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       690262                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        690262                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1676                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1676                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1673                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1673                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1746535                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1746535                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1746535                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1746535                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11691                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11691                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          165                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11856                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11856                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11856                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11856                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1511006575                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1511006575                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5129414                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5129414                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1516135989                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1516135989                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1516135989                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1516135989                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1067964                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1067964                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       690427                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       690427                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1673                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1673                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1758391                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1758391                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1758391                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1758391                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010947                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010947                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000239                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000239                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006743                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006743                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006743                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006743                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 129245.280558                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 129245.280558                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 31087.357576                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 31087.357576                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 127879.216346                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 127879.216346                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 127879.216346                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 127879.216346                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          915                       # number of writebacks
system.cpu2.dcache.writebacks::total              915                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         7367                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7367                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7480                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7480                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7480                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7480                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4324                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4324                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4376                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4376                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4376                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4376                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    455924696                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    455924696                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1184690                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1184690                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    457109386                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    457109386                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    457109386                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    457109386                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004049                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004049                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002489                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002489                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002489                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002489                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105440.493987                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105440.493987                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 22782.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 22782.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 104458.269196                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 104458.269196                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 104458.269196                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 104458.269196                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               506.415650                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1089569999                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2140609.035363                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.415650                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061564                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.811564                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1608690                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1608690                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1608690                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1608690                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1608690                       # number of overall hits
system.cpu3.icache.overall_hits::total        1608690                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           58                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           58                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           58                       # number of overall misses
system.cpu3.icache.overall_misses::total           58                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     24356825                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     24356825                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     24356825                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     24356825                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     24356825                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     24356825                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1608748                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1608748                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1608748                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1608748                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1608748                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1608748                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 419945.258621                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 419945.258621                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 419945.258621                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 419945.258621                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 419945.258621                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 419945.258621                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           17                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           17                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           17                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     15120549                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     15120549                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     15120549                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     15120549                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     15120549                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     15120549                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 368793.878049                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 368793.878049                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 368793.878049                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 368793.878049                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 368793.878049                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 368793.878049                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3805                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               161305795                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4061                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              39720.707954                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   221.436732                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    34.563268                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.864987                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.135013                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1078016                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1078016                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       705883                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        705883                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1866                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1866                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1733                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1733                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1783899                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1783899                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1783899                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1783899                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         8145                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         8145                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          151                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          151                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         8296                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8296                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         8296                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8296                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    905197452                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    905197452                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      4646700                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      4646700                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    909844152                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    909844152                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    909844152                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    909844152                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1086161                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1086161                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       706034                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       706034                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1866                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1866                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1733                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1733                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1792195                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1792195                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1792195                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1792195                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.007499                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007499                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000214                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000214                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004629                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004629                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004629                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004629                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 111135.353223                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 111135.353223                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 30772.847682                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 30772.847682                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 109672.631630                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 109672.631630                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 109672.631630                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 109672.631630                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          826                       # number of writebacks
system.cpu3.dcache.writebacks::total              826                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         4379                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         4379                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          112                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          112                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         4491                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         4491                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         4491                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         4491                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3766                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3766                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           39                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3805                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3805                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3805                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3805                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    366753133                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    366753133                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       820977                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       820977                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    367574110                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    367574110                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    367574110                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    367574110                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003467                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003467                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002123                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002123                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002123                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002123                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 97385.324748                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 97385.324748                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 21050.692308                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 21050.692308                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 96602.919842                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 96602.919842                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 96602.919842                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 96602.919842                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
