static inline void F_1 ( const int V_1 , const int V_2 )\r\n{\r\nasm volatile(\r\n".set push\n\t"\r\n".set noreorder\n\t"\r\n".balign %0\n\t"\r\n".rept %1\n\t"\r\n"nop\n\t"\r\n".endr\n\t"\r\n".set pop"\r\n:\r\n: GCC_IMM_ASM() (align), GCC_IMM_ASM() (mod));\r\n}\r\nstatic inline void F_2 ( long * V_3 , long * V_4 , long * V_5 ,\r\nconst int V_1 , const int V_2 )\r\n{\r\nunsigned long V_6 ;\r\nint V_7 , V_8 ;\r\nlong V_9 , V_10 , V_11 , V_12 , V_13 ;\r\nF_3 ( V_6 ) ;\r\nasm volatile(\r\n""\r\n: "=r" (m1), "=r" (m2), "=r" (s)\r\n: "0" (5), "1" (8), "2" (5));\r\nF_1 ( V_1 , V_2 ) ;\r\nasm volatile(\r\n".set push\n\t"\r\n".set noat\n\t"\r\n".set noreorder\n\t"\r\n".set nomacro\n\t"\r\n"mult %2, %3\n\t"\r\n"dsll32 %0, %4, %5\n\t"\r\n"mflo $0\n\t"\r\n"dsll32 %1, %4, %5\n\t"\r\n"nop\n\t"\r\n".set pop"\r\n: "=&r" (lv1), "=r" (lw)\r\n: "r" (m1), "r" (m2), "r" (s), "I" (0)\r\n: "hi", "lo", GCC_REG_ACCUM);\r\nasm volatile(\r\n""\r\n: "=r" (m1), "=r" (m2), "=r" (s)\r\n: "0" (m1), "1" (m2), "2" (s));\r\nF_1 ( V_1 , V_2 ) ;\r\nV_9 = V_7 * V_8 ;\r\nV_12 = V_10 << 32 ;\r\nasm volatile(\r\n""\r\n: "=r" (lv2)\r\n: "0" (lv2), "r" (p));\r\nF_4 ( V_6 ) ;\r\n* V_3 = V_11 ;\r\n* V_4 = V_12 ;\r\n* V_5 = V_13 ;\r\n}\r\nstatic inline void F_5 ( void )\r\n{\r\nlong V_3 [ 8 ] , V_4 [ 8 ] , V_5 [ 8 ] ;\r\nint V_14 , V_15 , V_16 ;\r\nF_6 ( L_1 ) ;\r\nF_2 ( & V_3 [ 0 ] , & V_4 [ 0 ] , & V_5 [ 0 ] , 32 , 0 ) ;\r\nF_2 ( & V_3 [ 1 ] , & V_4 [ 1 ] , & V_5 [ 1 ] , 32 , 1 ) ;\r\nF_2 ( & V_3 [ 2 ] , & V_4 [ 2 ] , & V_5 [ 2 ] , 32 , 2 ) ;\r\nF_2 ( & V_3 [ 3 ] , & V_4 [ 3 ] , & V_5 [ 3 ] , 32 , 3 ) ;\r\nF_2 ( & V_3 [ 4 ] , & V_4 [ 4 ] , & V_5 [ 4 ] , 32 , 4 ) ;\r\nF_2 ( & V_3 [ 5 ] , & V_4 [ 5 ] , & V_5 [ 5 ] , 32 , 5 ) ;\r\nF_2 ( & V_3 [ 6 ] , & V_4 [ 6 ] , & V_5 [ 6 ] , 32 , 6 ) ;\r\nF_2 ( & V_3 [ 7 ] , & V_4 [ 7 ] , & V_5 [ 7 ] , 32 , 7 ) ;\r\nV_14 = 0 ;\r\nfor ( V_16 = 0 ; V_16 < 8 ; V_16 ++ )\r\nif ( V_3 [ V_16 ] != V_5 [ V_16 ] )\r\nV_14 = 1 ;\r\nif ( V_14 == 0 ) {\r\nF_6 ( L_2 ) ;\r\nreturn;\r\n}\r\nF_6 ( L_3 ) ;\r\nV_15 = 1 ;\r\nfor ( V_16 = 0 ; V_16 < 8 ; V_16 ++ )\r\nif ( V_4 [ V_16 ] != V_5 [ V_16 ] )\r\nV_15 = 0 ;\r\nif ( V_15 == 1 ) {\r\nF_6 ( L_4 ) ;\r\nreturn;\r\n}\r\nF_6 ( L_2 ) ;\r\nF_7 ( V_17 , ! V_18 ? V_19 : V_20 ) ;\r\n}\r\nT_1 void T_2 F_8 ( struct V_21 * V_22 )\r\n{\r\nV_23 = 1 ;\r\nV_22 -> V_24 += 4 ;\r\n}\r\nstatic inline void F_9 ( void )\r\n{\r\nextern T_1 void V_25 ( void ) ;\r\nunsigned long V_6 ;\r\nvoid * V_26 ;\r\nlong V_27 , V_28 ;\r\nF_6 ( L_5 ) ;\r\nF_3 ( V_6 ) ;\r\nV_26 = F_10 ( 12 , V_25 ) ;\r\nasm volatile(\r\n".set push\n\t"\r\n".set noat\n\t"\r\n".set noreorder\n\t"\r\n".set nomacro\n\t"\r\n"addiu %1, $0, %2\n\t"\r\n"dsrl %1, %1, 1\n\t"\r\n#ifdef F_11\r\n".set daddi\n\t"\r\n#endif\r\n"daddi %0, %1, %3\n\t"\r\n".set pop"\r\n: "=r" (v), "=&r" (tmp)\r\n: "I" (0xffffffffffffdb9aUL), "I" (0x1234));\r\nF_10 ( 12 , V_26 ) ;\r\nF_4 ( V_6 ) ;\r\nif ( V_23 ) {\r\nF_6 ( L_2 ) ;\r\nreturn;\r\n}\r\nF_6 ( L_3 ) ;\r\nF_3 ( V_6 ) ;\r\nV_26 = F_10 ( 12 , V_25 ) ;\r\nasm volatile(\r\n"addiu %1, $0, %2\n\t"\r\n"dsrl %1, %1, 1\n\t"\r\n"daddi %0, %1, %3"\r\n: "=r" (v), "=&r" (tmp)\r\n: "I" (0xffffffffffffdb9aUL), "I" (0x1234));\r\nF_10 ( 12 , V_26 ) ;\r\nF_4 ( V_6 ) ;\r\nif ( V_23 ) {\r\nF_6 ( L_4 ) ;\r\nreturn;\r\n}\r\nF_6 ( L_2 ) ;\r\nF_7 ( V_17 , ! V_29 ? V_30 : V_20 ) ;\r\n}\r\nstatic inline void F_12 ( void )\r\n{\r\nlong V_27 , V_5 , V_28 ;\r\nF_6 ( L_6 ) ;\r\nasm volatile(\r\n".set push\n\t"\r\n".set noat\n\t"\r\n".set noreorder\n\t"\r\n".set nomacro\n\t"\r\n"addiu %2, $0, %3\n\t"\r\n"dsrl %2, %2, 1\n\t"\r\n#ifdef F_11\r\n".set daddi\n\t"\r\n#endif\r\n"daddiu %0, %2, %4\n\t"\r\n"addiu %1, $0, %4\n\t"\r\n"daddu %1, %2\n\t"\r\n".set pop"\r\n: "=&r" (v), "=&r" (w), "=&r" (tmp)\r\n: "I" (0xffffffffffffdb9aUL), "I" (0x1234));\r\nV_31 = V_27 != V_5 ;\r\nif ( ! V_31 ) {\r\nF_6 ( L_2 ) ;\r\nreturn;\r\n}\r\nF_6 ( L_3 ) ;\r\nasm volatile(\r\n"addiu %2, $0, %3\n\t"\r\n"dsrl %2, %2, 1\n\t"\r\n"daddiu %0, %2, %4\n\t"\r\n"addiu %1, $0, %4\n\t"\r\n"daddu %1, %2"\r\n: "=&r" (v), "=&r" (w), "=&r" (tmp)\r\n: "I" (0xffffffffffffdb9aUL), "I" (0x1234));\r\nif ( V_27 == V_5 ) {\r\nF_6 ( L_4 ) ;\r\nreturn;\r\n}\r\nF_6 ( L_2 ) ;\r\nF_7 ( V_17 , ! V_29 ? V_30 : V_20 ) ;\r\n}\r\nvoid T_2 F_13 ( void )\r\n{\r\nF_5 () ;\r\nF_12 () ;\r\n}\r\nvoid T_2 F_14 ( void )\r\n{\r\nF_9 () ;\r\n}
