#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jul 10 22:52:41 2023
# Process ID: 24120
# Current directory: D:/self_learning/PYNQ_Z2/prjs/mnist_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9116 D:\self_learning\PYNQ_Z2\prjs\mnist_test\mnist_test.xpr
# Log file: D:/self_learning/PYNQ_Z2/prjs/mnist_test/vivado.log
# Journal file: D:/self_learning/PYNQ_Z2/prjs/mnist_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/bd/system/system.bd}
ipx::edit_ip_in_project -upgrade true -name mnist_v1_0_project -directory D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.tmp/mnist_v1_0_project d:/self_learning/PYNQ_Z2/prjs/mnist_test/repo/ip/mnist_1.0/component.xml
update_compile_order -fileset sources_1
generate_target Simulation [get_files d:/self_learning/PYNQ_Z2/prjs/mnist_test/repo/ip/mnist_1.0/src/fcnnW_buffer/fcnnW_buffer.xci]
export_ip_user_files -of_objects [get_files d:/self_learning/PYNQ_Z2/prjs/mnist_test/repo/ip/mnist_1.0/src/fcnnW_buffer/fcnnW_buffer.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/self_learning/PYNQ_Z2/prjs/mnist_test/repo/ip/mnist_1.0/src/fcnnW_buffer/fcnnW_buffer.xci] -directory d:/self_learning/pynq_z2/prjs/mnist_test/mnist_test.tmp/mnist_v1_0_project/mnist_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir d:/self_learning/pynq_z2/prjs/mnist_test/mnist_test.tmp/mnist_v1_0_project/mnist_v1_0_project.ip_user_files -ipstatic_source_dir d:/self_learning/pynq_z2/prjs/mnist_test/mnist_test.tmp/mnist_v1_0_project/mnist_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/self_learning/pynq_z2/prjs/mnist_test/mnist_test.tmp/mnist_v1_0_project/mnist_v1_0_project.cache/compile_simlib/modelsim} {questa=d:/self_learning/pynq_z2/prjs/mnist_test/mnist_test.tmp/mnist_v1_0_project/mnist_v1_0_project.cache/compile_simlib/questa} {riviera=d:/self_learning/pynq_z2/prjs/mnist_test/mnist_test.tmp/mnist_v1_0_project/mnist_v1_0_project.cache/compile_simlib/riviera} {activehdl=d:/self_learning/pynq_z2/prjs/mnist_test/mnist_test.tmp/mnist_v1_0_project/mnist_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project mnist_test
current_project mnist_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 11 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/self_learning/PYNQ_Z2/prjs/mnist_test/repo/ip/mnist_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:mnist:1.0 [get_ips  system_mnist_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_mnist_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_mnist_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 8 system_mnist_0_0_synth_1
export_simulation -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/bd/system/system.bd] -directory D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.ip_user_files/sim_scripts -ip_user_files_dir D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.ip_user_files -ipstatic_source_dir D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.cache/compile_simlib/modelsim} {questa=D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.cache/compile_simlib/questa} {riviera=D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.cache/compile_simlib/riviera} {activehdl=D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
validate_bd_design -force
report_ip_status -name ip_status 
generate_target all [get_files  D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_mnist_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 8 system_mnist_0_0_synth_1
export_simulation -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/bd/system/system.bd] -directory D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.ip_user_files/sim_scripts -ip_user_files_dir D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.ip_user_files -ipstatic_source_dir D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.cache/compile_simlib/modelsim} {questa=D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.cache/compile_simlib/questa} {riviera=D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.cache/compile_simlib/riviera} {activehdl=D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_process_tb_behav.wcfg
source mnist_process_tb.tcl
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
open_bd_design {D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/bd/system/system.bd}
ipx::edit_ip_in_project -upgrade true -name mnist_v1_0_project -directory D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.tmp/mnist_v1_0_project d:/self_learning/PYNQ_Z2/prjs/mnist_test/repo/ip/mnist_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 12 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/self_learning/PYNQ_Z2/prjs/mnist_test/repo/ip/mnist_1.0
reset_run system_mnist_0_0_synth_1
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:mnist:1.0 [get_ips  system_mnist_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_mnist_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_mnist_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 8 system_mnist_0_0_synth_1
export_simulation -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/bd/system/system.bd] -directory D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.ip_user_files/sim_scripts -ip_user_files_dir D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.ip_user_files -ipstatic_source_dir D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.cache/compile_simlib/modelsim} {questa=D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.cache/compile_simlib/questa} {riviera=D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.cache/compile_simlib/riviera} {activehdl=D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files  D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_mnist_0_0] }
export_ip_user_files -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 8 system_mnist_0_0_synth_1
export_simulation -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/bd/system/system.bd] -directory D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.ip_user_files/sim_scripts -ip_user_files_dir D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.ip_user_files -ipstatic_source_dir D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.cache/compile_simlib/modelsim} {questa=D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.cache/compile_simlib/questa} {riviera=D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.cache/compile_simlib/riviera} {activehdl=D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list system_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {system_i/mnist_0/inst/mnist_process/load_state[0]} {system_i/mnist_0/inst/mnist_process/load_state[1]} {system_i/mnist_0/inst/mnist_process/load_state[2]} {system_i/mnist_0/inst/mnist_process/load_state[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {system_i/mnist_0/inst/mnist_process/number_o[0]} {system_i/mnist_0/inst/mnist_process/number_o[1]} {system_i/mnist_0/inst/mnist_process/number_o[2]} {system_i/mnist_0/inst/mnist_process/number_o[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {system_i/mnist_0/inst/mnist_process/mnist_data[0]} {system_i/mnist_0/inst/mnist_process/mnist_data[1]} {system_i/mnist_0/inst/mnist_process/mnist_data[2]} {system_i/mnist_0/inst/mnist_process/mnist_data[3]} {system_i/mnist_0/inst/mnist_process/mnist_data[4]} {system_i/mnist_0/inst/mnist_process/mnist_data[5]} {system_i/mnist_0/inst/mnist_process/mnist_data[6]} {system_i/mnist_0/inst/mnist_process/mnist_data[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list system_i/mnist_0/inst/mnist_process/mnist_data_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list system_i/mnist_0/inst/mnist_process/number_val ]]
save_constraints
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 32768 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list system_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {system_i/mnist_0/inst/mnist_process/load_state[0]} {system_i/mnist_0/inst/mnist_process/load_state[1]} {system_i/mnist_0/inst/mnist_process/load_state[2]} {system_i/mnist_0/inst/mnist_process/load_state[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {system_i/mnist_0/inst/mnist_process/mnist_data[0]} {system_i/mnist_0/inst/mnist_process/mnist_data[1]} {system_i/mnist_0/inst/mnist_process/mnist_data[2]} {system_i/mnist_0/inst/mnist_process/mnist_data[3]} {system_i/mnist_0/inst/mnist_process/mnist_data[4]} {system_i/mnist_0/inst/mnist_process/mnist_data[5]} {system_i/mnist_0/inst/mnist_process/mnist_data[6]} {system_i/mnist_0/inst/mnist_process/mnist_data[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {system_i/mnist_0/inst/mnist_process/number_o[0]} {system_i/mnist_0/inst/mnist_process/number_o[1]} {system_i/mnist_0/inst/mnist_process/number_o[2]} {system_i/mnist_0/inst/mnist_process/number_o[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list system_i/mnist_0/inst/mnist_process/mnist_data_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list system_i/mnist_0/inst/mnist_process/number_val ]]
save_constraints
close_design
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
save_wave_config {D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
connect_hw_server
open_hw_target
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
close_hw
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
close_sim
