

================================================================
== Vitis HLS Report for 'compute'
================================================================
* Date:           Sat Nov 19 12:22:25 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        stddev-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16691|    16691|  0.167 ms|  0.167 ms|  16691|  16691|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                 |                                                      |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                             Instance                            |                        Module                        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_compute_Pipeline_VITIS_LOOP_134_1_fu_60                      |compute_Pipeline_VITIS_LOOP_134_1                     |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        |grp_compute_Pipeline_VITIS_LOOP_162_5_fu_68                      |compute_Pipeline_VITIS_LOOP_162_5                     |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        |grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_76     |compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3    |     4100|     4100|  41.000 us|  41.000 us|  4100|  4100|       no|
        |grp_compute_Pipeline_VITIS_LOOP_154_4_fu_88                      |compute_Pipeline_VITIS_LOOP_154_4                     |       70|       70|   0.700 us|   0.700 us|    70|    70|       no|
        |grp_compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7_fu_98     |compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7    |     4100|     4100|  41.000 us|  41.000 us|  4100|  4100|       no|
        |grp_compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9_fu_110    |compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9    |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
        |grp_compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11_fu_122  |compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11  |     4100|     4100|  41.000 us|  41.000 us|  4100|  4100|       no|
        |grp_compute_Pipeline_VITIS_LOOP_204_12_fu_134                    |compute_Pipeline_VITIS_LOOP_204_12                    |       70|       70|   0.700 us|   0.700 us|    70|    70|       no|
        |grp_compute_Pipeline_VITIS_LOOP_215_13_fu_143                    |compute_Pipeline_VITIS_LOOP_215_13                    |       71|       71|   0.710 us|   0.710 us|    71|    71|       no|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|    1770|    1807|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     901|    -|
|Register         |        -|     -|      41|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|    1811|    2710|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |                             Instance                            |                        Module                        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_compute_Pipeline_VITIS_LOOP_134_1_fu_60                      |compute_Pipeline_VITIS_LOOP_134_1                     |        0|   0|    9|   52|    0|
    |grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_76     |compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3    |        0|   0|  269|  281|    0|
    |grp_compute_Pipeline_VITIS_LOOP_154_4_fu_88                      |compute_Pipeline_VITIS_LOOP_154_4                     |        0|   0|  221|  176|    0|
    |grp_compute_Pipeline_VITIS_LOOP_162_5_fu_68                      |compute_Pipeline_VITIS_LOOP_162_5                     |        0|   0|    9|   52|    0|
    |grp_compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7_fu_98     |compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7    |        0|   0|  281|  298|    0|
    |grp_compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9_fu_110    |compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9    |        0|   2|  142|  202|    0|
    |grp_compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11_fu_122  |compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11  |        0|   0|  269|  281|    0|
    |grp_compute_Pipeline_VITIS_LOOP_204_12_fu_134                    |compute_Pipeline_VITIS_LOOP_204_12                    |        0|   0|  221|  176|    0|
    |grp_compute_Pipeline_VITIS_LOOP_215_13_fu_143                    |compute_Pipeline_VITIS_LOOP_215_13                    |        0|   0|  255|  176|    0|
    |hadd_16ns_16ns_16_2_full_dsp_1_U82                               |hadd_16ns_16ns_16_2_full_dsp_1                        |        0|   2|   94|  113|    0|
    |hdiv_16ns_16ns_16_5_no_dsp_1_U83                                 |hdiv_16ns_16ns_16_5_no_dsp_1                          |        0|   0|    0|    0|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                            |                                                      |        0|   4| 1770| 1807|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  81|         17|    1|         17|
    |grp_fu_162_ce          |  20|          4|    1|          4|
    |grp_fu_162_p0          |  20|          4|   16|         64|
    |grp_fu_162_p1          |  20|          4|   16|         64|
    |grp_fu_166_ce          |  14|          3|    1|          3|
    |grp_fu_166_p0          |  14|          3|   16|         48|
    |grp_fu_166_p1          |  14|          3|   16|         48|
    |reg_file_2_0_address0  |  20|          4|   11|         44|
    |reg_file_2_0_ce0       |  20|          4|    1|          4|
    |reg_file_2_0_ce1       |   9|          2|    1|          2|
    |reg_file_2_0_we0       |   9|          2|    1|          2|
    |reg_file_2_1_address0  |  20|          4|   11|         44|
    |reg_file_2_1_ce0       |  20|          4|    1|          4|
    |reg_file_2_1_ce1       |   9|          2|    1|          2|
    |reg_file_2_1_we0       |   9|          2|    1|          2|
    |reg_file_4_0_address0  |  26|          5|   11|         55|
    |reg_file_4_0_address1  |  14|          3|   11|         33|
    |reg_file_4_0_ce0       |  26|          5|    1|          5|
    |reg_file_4_0_ce1       |  14|          3|    1|          3|
    |reg_file_4_0_d0        |  20|          4|   16|         64|
    |reg_file_4_0_we0       |  20|          4|    1|          4|
    |reg_file_4_1_address0  |  26|          5|   11|         55|
    |reg_file_4_1_address1  |  14|          3|   11|         33|
    |reg_file_4_1_ce0       |  26|          5|    1|          5|
    |reg_file_4_1_ce1       |  14|          3|    1|          3|
    |reg_file_4_1_d0        |  20|          4|   16|         64|
    |reg_file_4_1_we0       |  20|          4|    1|          4|
    |reg_file_5_0_address0  |  26|          5|   11|         55|
    |reg_file_5_0_address1  |  20|          4|   11|         44|
    |reg_file_5_0_ce0       |  26|          5|    1|          5|
    |reg_file_5_0_ce1       |  20|          4|    1|          4|
    |reg_file_5_0_d0        |  26|          5|   16|         80|
    |reg_file_5_0_we0       |  26|          5|    1|          5|
    |reg_file_5_1_address0  |  26|          5|   11|         55|
    |reg_file_5_1_address1  |  20|          4|   11|         44|
    |reg_file_5_1_ce0       |  26|          5|    1|          5|
    |reg_file_5_1_ce1       |  20|          4|    1|          4|
    |reg_file_5_1_d0        |  26|          5|   16|         80|
    |reg_file_5_1_we0       |  26|          5|    1|          5|
    |reg_file_6_0_address0  |  14|          3|   11|         33|
    |reg_file_6_0_ce0       |  14|          3|    1|          3|
    |reg_file_6_0_we0       |   9|          2|    1|          2|
    |reg_file_6_1_address0  |  14|          3|   11|         33|
    |reg_file_6_1_ce0       |  14|          3|    1|          3|
    |reg_file_6_1_we0       |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 901|        182|  285|       1142|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                     |  16|   0|   16|          0|
    |grp_compute_Pipeline_VITIS_LOOP_134_1_fu_60_ap_start_reg                      |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_76_ap_start_reg     |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_154_4_fu_88_ap_start_reg                      |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_162_5_fu_68_ap_start_reg                      |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7_fu_98_ap_start_reg     |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9_fu_110_ap_start_reg    |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11_fu_122_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_204_12_fu_134_ap_start_reg                    |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_215_13_fu_143_ap_start_reg                    |   1|   0|    1|          0|
    |reg_file_0_0_load_reg_156                                                     |  16|   0|   16|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         |  41|   0|   41|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|       compute|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|       compute|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|       compute|  return value|
|reg_file_0_0_address0  |  out|   11|   ap_memory|  reg_file_0_0|         array|
|reg_file_0_0_ce0       |  out|    1|   ap_memory|  reg_file_0_0|         array|
|reg_file_0_0_q0        |   in|   16|   ap_memory|  reg_file_0_0|         array|
|reg_file_2_0_address0  |  out|   11|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_we0       |  out|    1|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_d0        |  out|   16|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_q0        |   in|   16|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_address1  |  out|   11|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_ce1       |  out|    1|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_q1        |   in|   16|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_we0       |  out|    1|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_d0        |  out|   16|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_q0        |   in|   16|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_address1  |  out|   11|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_ce1       |  out|    1|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_q1        |   in|   16|   ap_memory|  reg_file_2_1|         array|
|reg_file_4_0_address0  |  out|   11|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_ce0       |  out|    1|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_we0       |  out|    1|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_d0        |  out|   16|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_q0        |   in|   16|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_address1  |  out|   11|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_ce1       |  out|    1|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_q1        |   in|   16|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_1_address0  |  out|   11|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_ce0       |  out|    1|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_we0       |  out|    1|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_d0        |  out|   16|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_q0        |   in|   16|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_address1  |  out|   11|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_ce1       |  out|    1|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_q1        |   in|   16|   ap_memory|  reg_file_4_1|         array|
|reg_file_5_0_address0  |  out|   11|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_ce0       |  out|    1|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_we0       |  out|    1|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_d0        |  out|   16|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_address1  |  out|   11|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_ce1       |  out|    1|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_q1        |   in|   16|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_1_address0  |  out|   11|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_ce0       |  out|    1|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_we0       |  out|    1|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_d0        |  out|   16|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_address1  |  out|   11|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_ce1       |  out|    1|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_q1        |   in|   16|   ap_memory|  reg_file_5_1|         array|
|reg_file_6_0_address0  |  out|   11|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_ce0       |  out|    1|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_we0       |  out|    1|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_d0        |  out|   16|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_q0        |   in|   16|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_1_address0  |  out|   11|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_ce0       |  out|    1|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_we0       |  out|    1|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_d0        |  out|   16|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_q0        |   in|   16|   ap_memory|  reg_file_6_1|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

