
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003555                       # Number of seconds simulated
sim_ticks                                  3554978376                       # Number of ticks simulated
final_tick                               533126322630                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  75474                       # Simulator instruction rate (inst/s)
host_op_rate                                    95518                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 132405                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890220                       # Number of bytes of host memory used
host_seconds                                 26849.37                       # Real time elapsed on the host
sim_insts                                  2026441504                       # Number of instructions simulated
sim_ops                                    2564603074                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       211072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        75648                       # Number of bytes read from this memory
system.physmem.bytes_read::total               296960                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10240                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       113024                       # Number of bytes written to this memory
system.physmem.bytes_written::total            113024                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1649                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          591                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2320                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             883                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  883                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1476240                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     59373638                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1404228                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21279454                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                83533560                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1476240                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1404228                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2880468                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          31793161                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               31793161                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          31793161                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1476240                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     59373638                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1404228                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21279454                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              115326721                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8525129                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3084010                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2531563                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206478                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1248566                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193431                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299776                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8797                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3318034                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16789174                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3084010                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493207                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3595474                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1036807                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        685049                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633358                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        93058                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8425729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.445514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.324337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4830255     57.33%     57.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          353381      4.19%     61.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          336309      3.99%     65.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315625      3.75%     69.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260467      3.09%     72.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188702      2.24%     74.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135642      1.61%     76.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209648      2.49%     78.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1795700     21.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8425729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361755                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.969375                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3474221                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       651033                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3435326                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41833                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        823313                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496037                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3870                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19963112                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10448                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        823313                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3657356                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         297639                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        71876                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3287311                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288231                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19362974                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           39                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156285                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81440                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26852824                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90207345                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90207345                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10057646                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3592                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1873                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           703550                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1898588                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1013675                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23536                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       413705                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18040800                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3486                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14605075                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23287                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5707757                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17445524                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          234                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8425729                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.733390                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842398                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2948344     34.99%     34.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711420     20.31%     55.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1352809     16.06%     71.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815633      9.68%     81.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835633      9.92%     90.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380249      4.51%     95.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244304      2.90%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67159      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70178      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8425729                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64287     58.16%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21538     19.49%     77.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24707     22.35%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12012535     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200584      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1542638     10.56%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847724      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14605075                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.713179                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             110532                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007568                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37769696                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23752266                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14232511                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14715607                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45591                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       666225                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          410                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       231706                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           72                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        823313                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         211661                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13637                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18044287                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84805                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1898588                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1013675                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1864                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9329                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1426                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122576                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116319                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238895                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14362854                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1464959                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242219                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2299249                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017669                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834290                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.684767                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14243065                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14232511                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9203528                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24911192                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.669477                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369454                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5805879                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205622                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7602416                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.609908                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.119225                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3013818     39.64%     39.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048799     26.95%     66.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850731     11.19%     77.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429215      5.65%     83.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449941      5.92%     89.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       225899      2.97%     92.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155219      2.04%     94.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89640      1.18%     95.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339154      4.46%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7602416                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009335                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339154                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25308176                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36914017                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3892                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  99400                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.852513                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.852513                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.173003                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.173003                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64923524                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19478475                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18724915                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3244                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 8525129                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3172872                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2584491                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       214562                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1299896                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1239622                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          335820                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9582                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3328002                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17310266                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3172872                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1575442                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3840303                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1103543                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        437393                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1630898                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        87474                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8492732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.522087                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.327117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4652429     54.78%     54.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          396543      4.67%     59.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          396996      4.67%     64.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          495227      5.83%     69.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          153727      1.81%     71.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          193331      2.28%     74.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          162791      1.92%     75.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          148624      1.75%     77.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1893064     22.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8492732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.372179                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.030499                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3490563                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       409694                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3671812                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        33934                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        886722                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       537301                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          303                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20647024                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1782                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        886722                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3647849                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          49887                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       177951                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3546265                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       184051                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19938410                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        114227                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        49825                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27982313                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92908660                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92908660                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17393551                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10588708                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3702                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1973                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           502716                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1850671                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       958233                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8866                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       338330                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18747155                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3716                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15098690                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        31107                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6245258                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18868830                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          186                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8492732                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.777837                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.908106                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2986870     35.17%     35.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1761611     20.74%     55.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1208136     14.23%     70.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       826252      9.73%     79.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       811213      9.55%     89.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       396159      4.66%     94.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       371775      4.38%     98.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        59974      0.71%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70742      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8492732                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          95969     75.82%     75.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15848     12.52%     88.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14758     11.66%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12621798     83.60%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       188979      1.25%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1725      0.01%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1494475      9.90%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       791713      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15098690                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.771081                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             126575                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008383                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38847791                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24996254                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14679421                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15225265                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        18831                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       715345                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       237479                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        886722                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          26850                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4497                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18750875                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        40303                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1850671                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       958233                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1955                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3475                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          128                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       129768                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121447                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       251215                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14840420                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1396224                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       258267                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2162643                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2119794                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            766419                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.740785                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14696558                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14679421                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9535354                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26903726                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.721900                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354425                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10117532                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12471835                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6279073                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3530                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216153                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7606010                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.639734                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.163494                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2969402     39.04%     39.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2088401     27.46%     66.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       848176     11.15%     77.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       460624      6.06%     83.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       406816      5.35%     89.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       166216      2.19%     91.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       187410      2.46%     93.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       109314      1.44%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       369651      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7606010                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10117532                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12471835                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1856076                       # Number of memory references committed
system.switch_cpus1.commit.loads              1135322                       # Number of loads committed
system.switch_cpus1.commit.membars               1754                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1809916                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11227075                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       257756                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       369651                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25987085                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38389361                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1983                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  32397                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10117532                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12471835                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10117532                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.842610                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.842610                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.186789                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.186789                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66615760                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20402269                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19064342                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3524                       # number of misc regfile writes
system.l2.replacements                           2320                       # number of replacements
system.l2.tagsinuse                      16381.542691                       # Cycle average of tags in use
system.l2.total_refs                           954915                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18701                       # Sample count of references to valid blocks.
system.l2.avg_refs                          51.062243                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           216.122067                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     37.550187                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    815.620727                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     36.822546                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    308.993946                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          10374.295270                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4592.137949                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013191                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002292                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.049782                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002247                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.018859                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.633197                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.280282                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999850                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8711                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3360                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12073                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3008                       # number of Writeback hits
system.l2.Writeback_hits::total                  3008                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           47                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    89                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8758                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3402                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12162                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8758                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3402                       # number of overall hits
system.l2.overall_hits::total                   12162                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1649                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          591                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2320                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1649                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          591                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2320                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1649                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          591                       # number of overall misses
system.l2.overall_misses::total                  2320                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1730877                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     77791242                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1811727                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     27261304                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       108595150                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1730877                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     77791242                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1811727                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     27261304                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        108595150                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1730877                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     77791242                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1811727                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     27261304                       # number of overall miss cycles
system.l2.overall_miss_latency::total       108595150                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10360                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3951                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               14393                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3008                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3008                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           47                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           42                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                89                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10407                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3993                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                14482                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10407                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3993                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               14482                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.159170                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.149582                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.161189                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.158451                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.148009                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.160199                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.158451                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.148009                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.160199                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 42216.512195                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47174.798059                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46454.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46127.417936                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46808.254310                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 42216.512195                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47174.798059                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46454.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46127.417936                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46808.254310                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 42216.512195                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47174.798059                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46454.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46127.417936                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46808.254310                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  883                       # number of writebacks
system.l2.writebacks::total                       883                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1649                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          591                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2320                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1649                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          591                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2320                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1649                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          591                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2320                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1495990                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     68334640                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1589559                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     23852026                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     95272215                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1495990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     68334640                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1589559                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     23852026                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     95272215                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1495990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     68334640                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1589559                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     23852026                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     95272215                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.159170                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.149582                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.161189                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.158451                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.148009                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.160199                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.158451                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.148009                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.160199                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36487.560976                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41440.048514                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40757.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40358.758037                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41065.609914                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 36487.560976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 41440.048514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40757.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40358.758037                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41065.609914                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 36487.560976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 41440.048514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40757.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40358.758037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41065.609914                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               577.069276                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641995                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1718082.324185                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.489468                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.579808                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061682                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.863109                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.924791                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633301                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633301                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633301                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633301                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633301                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633301                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           57                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           57                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           57                       # number of overall misses
system.cpu0.icache.overall_misses::total           57                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2792044                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2792044                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2792044                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2792044                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2792044                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2792044                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633358                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633358                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633358                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633358                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633358                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633358                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48983.228070                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48983.228070                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48983.228070                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48983.228070                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48983.228070                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48983.228070                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           15                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           15                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2047056                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2047056                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2047056                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2047056                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2047056                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2047056                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 48739.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 48739.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 48739.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 48739.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 48739.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 48739.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10407                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174374092                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10663                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16353.192535                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.145080                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.854920                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899004                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100996                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1129349                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1129349                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1723                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1723                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1622                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1622                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1907841                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1907841                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1907841                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1907841                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36470                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36470                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          153                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          153                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        36623                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         36623                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        36623                       # number of overall misses
system.cpu0.dcache.overall_misses::total        36623                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1047615117                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1047615117                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4040719                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4040719                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1051655836                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1051655836                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1051655836                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1051655836                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1165819                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1165819                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944464                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944464                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944464                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944464                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031283                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031283                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000196                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000196                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018834                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018834                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018834                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018834                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28725.393940                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28725.393940                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 26409.928105                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26409.928105                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28715.720613                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28715.720613                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28715.720613                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28715.720613                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1956                       # number of writebacks
system.cpu0.dcache.writebacks::total             1956                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26110                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26110                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26216                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26216                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26216                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26216                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10360                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10360                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10407                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10407                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10407                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10407                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    166607132                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    166607132                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       817172                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       817172                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    167424304                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    167424304                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    167424304                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    167424304                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008886                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008886                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005352                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005352                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005352                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005352                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16081.769498                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16081.769498                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 17386.638298                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17386.638298                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16087.662535                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16087.662535                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16087.662535                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16087.662535                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               505.811742                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1007963595                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1984180.305118                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.811742                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.060596                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.810596                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1630847                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1630847                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1630847                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1630847                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1630847                       # number of overall hits
system.cpu1.icache.overall_hits::total        1630847                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2662269                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2662269                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2662269                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2662269                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2662269                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2662269                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1630898                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1630898                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1630898                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1630898                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1630898                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1630898                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 52201.352941                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52201.352941                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 52201.352941                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52201.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 52201.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52201.352941                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2129002                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2129002                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2129002                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2129002                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2129002                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2129002                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53225.050000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53225.050000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53225.050000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53225.050000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53225.050000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53225.050000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3993                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148888609                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4249                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35040.858790                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.164239                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.835761                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.871735                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.128265                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1094271                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1094271                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       716941                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        716941                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1896                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1896                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1762                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1762                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1811212                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1811212                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1811212                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1811212                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7759                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7759                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          172                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          172                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7931                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7931                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7931                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7931                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    204555528                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    204555528                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6645449                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6645449                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    211200977                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    211200977                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    211200977                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    211200977                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1102030                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1102030                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       717113                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       717113                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1896                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1896                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1819143                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1819143                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1819143                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1819143                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007041                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007041                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000240                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000240                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004360                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004360                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004360                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004360                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 26363.645831                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26363.645831                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 38636.331395                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 38636.331395                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26629.804186                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26629.804186                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26629.804186                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26629.804186                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1052                       # number of writebacks
system.cpu1.dcache.writebacks::total             1052                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3808                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3808                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          130                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          130                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3938                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3938                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3938                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3938                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3951                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3951                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           42                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3993                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3993                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3993                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3993                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     62126021                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     62126021                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1157866                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1157866                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     63283887                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     63283887                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     63283887                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     63283887                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003585                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003585                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002195                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002195                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002195                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002195                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15724.125791                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15724.125791                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 27568.238095                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27568.238095                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15848.706987                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15848.706987                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15848.706987                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15848.706987                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
