[03/05 17:44:16      0s] 
[03/05 17:44:16      0s] Cadence Innovus(TM) Implementation System.
[03/05 17:44:16      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/05 17:44:16      0s] 
[03/05 17:44:16      0s] Version:	v19.16-s053_1, built Mon Aug 31 13:16:01 PDT 2020
[03/05 17:44:16      0s] Options:	
[03/05 17:44:16      0s] Date:		Sun Mar  5 17:44:16 2023
[03/05 17:44:16      0s] Host:		auto.ece.pdx.edu (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (1core*60cpus*Intel Xeon E312xx (Sandy Bridge, IBRS update) 16384KB)
[03/05 17:44:16      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/05 17:44:16      0s] 
[03/05 17:44:16      0s] License:
[03/05 17:44:16      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[03/05 17:44:16      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/05 17:44:33     14s] @(#)CDS: Innovus v19.16-s053_1 (64bit) 08/31/2020 13:16 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/05 17:44:33     14s] @(#)CDS: NanoRoute 19.16-s053_1 NR200827-1939/19_16-UB (database version 18.20, 510.7.1) {superthreading v1.53}
[03/05 17:44:33     14s] @(#)CDS: AAE 19.16-s019 (64bit) 08/31/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/05 17:44:33     14s] @(#)CDS: CTE 19.16-s019_1 () Aug 22 2020 00:37:42 ( )
[03/05 17:44:33     14s] @(#)CDS: SYNTECH 19.16-s010_1 () Aug 17 2020 09:10:13 ( )
[03/05 17:44:33     14s] @(#)CDS: CPE v19.16-s038
[03/05 17:44:33     14s] @(#)CDS: IQuantus/TQuantus 19.1.3-s268 (64bit) Mon Aug 10 22:57:12 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/05 17:44:33     14s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[03/05 17:44:33     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/05 17:44:33     14s] @(#)CDS: RCDB 11.14.18
[03/05 17:44:33     14s] @(#)CDS: STYLUS 19.10-s018_1 (06/12/2020 04:43 PDT)
[03/05 17:44:33     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_31430_auto.ece.pdx.edu_vpamidi_l0fXpa.

[03/05 17:44:33     14s] Change the soft stacksize limit to 0.2%RAM (170 mbytes). Set global soft_stack_size_limit to change the value.
[03/05 17:44:34     15s] Sourcing startup file ./enc.tcl
[03/05 17:44:34     15s] <CMD> alias fs set top_design fifo1_sram
[03/05 17:44:34     15s] <CMD> alias f set top_design fifo1
[03/05 17:44:34     15s] <CMD> alias o set top_design ORCA_TOP
[03/05 17:44:34     15s] <CMD> alias e set top_design ExampleRocketSystem
[03/05 17:44:34     15s] <CMD> set_table_style -name report_timing -max_widths { 8,6,23,70} -no_frame_fix_width
[03/05 17:44:34     15s] **WARN: (TCLCMD-1083):	'-no_frame_fix_width are global controls that affect all of the various timing reports.  The -name option is used to specify a report-specific behavior, and therefore cannot be used with these global options. You should use a separate set_table_style command to specify the desired global options. You can then use additional set_table_style commands to refine the behaviors of specific timing reports.'
[03/05 17:44:34     15s] <CMD> set_global report_timing_format  {delay arrival slew cell hpin}
[03/05 17:44:35     15s] 
[03/05 17:44:35     15s] **INFO:  MMMC transition support version v31-84 
[03/05 17:44:35     15s] 
[03/05 17:44:35     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/05 17:44:35     15s] <CMD> suppressMessage ENCEXT-2799
[03/05 17:44:35     15s] <CMD> win
[03/05 17:45:20     26s] can't read "top_design": no such variable
[03/05 17:46:03     35s] <CMD> fs
[03/05 17:46:06     36s] ### Start verbose source output (echo mode) for '../../fifo1_sram.design_config.tcl' ...
[03/05 17:46:06     36s] # set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# set add_ios 1
# set pad_design 1
# set design_size { 580 580  } 
# set design_io_border 310
# set dc_floorplanning 1
# set enable_dft 0
# set innovus_enable_manual_macro_placement 0
# set rtl_list [list ../rtl/$top_design.sv ]
# set slow_corner "ss0p95v125c_2p25v ss0p95v125c"
# set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
# set synth_corners $slow_corner
# set synth_corners_target "ss0p95v125c" 
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set slow_metal Cmax_125
# set fast_metal Cmax_125
# set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram/db_nldm $lib_dir/pll/db_nldm"
# set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
# set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
# set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_"
# set sub_lib_type_target "saed32rvt_"
# set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
# set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_*.lef saed32io_std_wb saed32_PLL.lef"
# set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram/milkyway $lib_dir/pll/milkyway \
 ]
# set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
# set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
# set FCL 0
# set split_constraints 0
### End verbose source output for '../../fifo1_sram.design_config.tcl'.
[03/05 17:46:06     36s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/05 17:46:06     36s] <CMD> set search_path {}
[03/05 17:46:06     36s] <CMD> set init_lef_file {../../cadence_cap_tech/tech.lef saed32nm_rvt_1p9m.lef saed32nm_hvt_1p9m.lef saed32nm_lvt_1p9m.lef saed32_PLL.lef}
[03/05 17:46:06     36s] <CMD> set init_mmmc_file mmmc.tcl
[03/05 17:46:06     36s] <CMD> set init_design_netlisttype Verilog
[03/05 17:46:06     36s] <CMD> set init_verilog ../../syn/outputs/fifo1_sram.genus.vg
[03/05 17:46:06     36s] <CMD> set init_top_cell fifo1_sram
[03/05 17:46:06     36s] <CMD> set init_pwr_net VDD
[03/05 17:46:06     36s] <CMD> set init_gnd_net VSS
[03/05 17:46:06     36s] <CMD> init_design
[03/05 17:46:07     36s] #% Begin Load MMMC data ... (date=03/05 17:46:06, mem=484.0M)
[03/05 17:46:07     36s] #% End Load MMMC data ... (date=03/05 17:46:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=484.2M, current mem=484.2M)
[03/05 17:46:07     36s] 
[03/05 17:46:07     36s] Loading LEF file ../../cadence_cap_tech/tech.lef ...
[03/05 17:46:07     36s] **WARN: (IMPLF-105):	The layer 'PO' specified in SAMENET spacing
[03/05 17:46:07     36s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[03/05 17:46:07     36s] **WARN: (IMPLF-105):	The layer 'DIFF' specified in SAMENET spacing
[03/05 17:46:07     36s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[03/05 17:46:07     36s] **WARN: (IMPLF-105):	The layer 'PO' specified in SAMENET spacing
[03/05 17:46:07     36s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[03/05 17:46:07     36s] **WARN: (IMPLF-105):	The layer 'PIMP' specified in SAMENET spacing
[03/05 17:46:07     36s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[03/05 17:46:07     36s] Set DBUPerIGU to M2 pitch 152.
[03/05 17:46:07     37s] 
[03/05 17:46:07     37s] Loading LEF file saed32nm_rvt_1p9m.lef ...
[03/05 17:46:07     37s] **WARN: (IMPLF-58):	MACRO 'XNOR2X1_RVT' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/05 17:46:07     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/05 17:46:07     37s] Type 'man IMPLF-58' for more detail.
[03/05 17:46:07     37s] **WARN: (IMPLF-58):	MACRO 'XNOR2X2_RVT' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/05 17:46:07     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/05 17:46:07     37s] Type 'man IMPLF-58' for more detail.
[03/05 17:46:07     37s] **WARN: (IMPLF-58):	MACRO 'XNOR3X2_RVT' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/05 17:46:07     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/05 17:46:07     37s] Type 'man IMPLF-58' for more detail.
[03/05 17:46:07     37s] **WARN: (IMPLF-58):	MACRO 'XOR2X1_RVT' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/05 17:46:07     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/05 17:46:07     37s] Type 'man IMPLF-58' for more detail.
[03/05 17:46:07     37s] **WARN: (IMPLF-58):	MACRO 'XOR2X2_RVT' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/05 17:46:07     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/05 17:46:07     37s] Type 'man IMPLF-58' for more detail.
[03/05 17:46:07     37s] **WARN: (IMPLF-58):	MACRO 'XOR3X1_RVT' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/05 17:46:07     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/05 17:46:07     37s] Type 'man IMPLF-58' for more detail.
[03/05 17:46:07     37s] **WARN: (IMPLF-58):	MACRO 'XOR3X2_RVT' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/05 17:46:07     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/05 17:46:07     37s] Type 'man IMPLF-58' for more detail.
[03/05 17:46:07     37s] **WARN: (IMPLF-58):	MACRO 'SDFFX1_RVT' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/05 17:46:07     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/05 17:46:07     37s] Type 'man IMPLF-58' for more detail.
[03/05 17:46:07     37s] **WARN: (IMPLF-58):	MACRO 'SDFFX2_RVT' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/05 17:46:07     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/05 17:46:07     37s] Type 'man IMPLF-58' for more detail.
[03/05 17:46:07     37s] **WARN: (IMPLF-58):	MACRO 'SDFFARX1_RVT' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/05 17:46:07     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/05 17:46:07     37s] Type 'man IMPLF-58' for more detail.
[03/05 17:46:07     37s] **WARN: (IMPLF-58):	MACRO 'SDFFARX2_RVT' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/05 17:46:07     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/05 17:46:07     37s] Type 'man IMPLF-58' for more detail.
[03/05 17:46:07     37s] **WARN: (IMPLF-58):	MACRO 'OR2X1_RVT' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/05 17:46:07     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/05 17:46:07     37s] Type 'man IMPLF-58' for more detail.
[03/05 17:46:07     37s] **WARN: (IMPLF-58):	MACRO 'OR2X2_RVT' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/05 17:46:07     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/05 17:46:07     37s] Type 'man IMPLF-58' for more detail.
[03/05 17:46:07     37s] **WARN: (IMPLF-58):	MACRO 'OR2X4_RVT' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/05 17:46:07     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/05 17:46:07     37s] Type 'man IMPLF-58' for more detail.
[03/05 17:46:07     37s] **WARN: (IMPLF-58):	MACRO 'OR3X1_RVT' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/05 17:46:07     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/05 17:46:07     37s] Type 'man IMPLF-58' for more detail.
[03/05 17:46:07     37s] **WARN: (IMPLF-58):	MACRO 'OR3X2_RVT' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/05 17:46:07     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/05 17:46:07     37s] Type 'man IMPLF-58' for more detail.
[03/05 17:46:07     37s] **WARN: (IMPLF-58):	MACRO 'OR3X4_RVT' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/05 17:46:07     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/05 17:46:07     37s] Type 'man IMPLF-58' for more detail.
[03/05 17:46:07     37s] **WARN: (IMPLF-58):	MACRO 'OR4X1_RVT' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/05 17:46:07     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/05 17:46:07     37s] Type 'man IMPLF-58' for more detail.
[03/05 17:46:07     37s] **WARN: (IMPLF-58):	MACRO 'OR4X2_RVT' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/05 17:46:07     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/05 17:46:07     37s] Type 'man IMPLF-58' for more detail.
[03/05 17:46:07     37s] **WARN: (IMPLF-58):	MACRO 'OR4X4_RVT' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/05 17:46:07     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/05 17:46:07     37s] Type 'man IMPLF-58' for more detail.
[03/05 17:46:07     37s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[03/05 17:46:07     37s] To increase the message display limit, refer to the product command reference manual.
[03/05 17:46:07     37s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[03/05 17:46:07     37s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[03/05 17:46:07     37s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_rvt_1p9m.lef at line 148040.
[03/05 17:46:07     37s] 
[03/05 17:46:07     37s] Loading LEF file saed32nm_hvt_1p9m.lef ...
[03/05 17:46:08     38s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[03/05 17:46:08     38s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[03/05 17:46:08     38s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_hvt_1p9m.lef at line 191962.
[03/05 17:46:08     38s] 
[03/05 17:46:08     38s] Loading LEF file saed32nm_lvt_1p9m.lef ...
[03/05 17:46:08     38s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[03/05 17:46:08     38s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[03/05 17:46:08     38s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_lvt_1p9m.lef at line 67466.
[03/05 17:46:08     38s] 
[03/05 17:46:08     38s] Loading LEF file saed32_PLL.lef ...
[03/05 17:46:08     38s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[03/05 17:46:08     38s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[03/05 17:46:08     38s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32_PLL.lef at line 372.
[03/05 17:46:08     38s] **WARN: (IMPLF-61):	208 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[03/05 17:46:08     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/05 17:46:08     38s] Type 'man IMPLF-61' for more detail.
[03/05 17:46:08     38s] 
[03/05 17:46:08     38s] viaInitial starts at Sun Mar  5 17:46:08 2023
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR_C' and 'VIA12SQ_C'.
[03/05 17:46:08     38s] Type 'man IMPPP-543' for more detail.
[03/05 17:46:08     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG_C' and 'VIA12SQ_C'.
[03/05 17:46:08     38s] Type 'man IMPPP-543' for more detail.
[03/05 17:46:08     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR' and 'VIA12SQ_C'.
[03/05 17:46:08     38s] Type 'man IMPPP-543' for more detail.
[03/05 17:46:08     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG' and 'VIA12SQ_C'.
[03/05 17:46:08     38s] Type 'man IMPPP-543' for more detail.
[03/05 17:46:08     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR_C' and 'VIA23SQ_C'.
[03/05 17:46:08     38s] Type 'man IMPPP-543' for more detail.
[03/05 17:46:08     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG_C' and 'VIA23SQ_C'.
[03/05 17:46:08     38s] Type 'man IMPPP-543' for more detail.
[03/05 17:46:08     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR' and 'VIA23SQ_C'.
[03/05 17:46:08     38s] Type 'man IMPPP-543' for more detail.
[03/05 17:46:08     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG' and 'VIA23SQ_C'.
[03/05 17:46:08     38s] Type 'man IMPPP-543' for more detail.
[03/05 17:46:08     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR_C' and 'VIA34SQ_C'.
[03/05 17:46:08     38s] Type 'man IMPPP-543' for more detail.
[03/05 17:46:08     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG_C' and 'VIA34SQ_C'.
[03/05 17:46:08     38s] Type 'man IMPPP-543' for more detail.
[03/05 17:46:08     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR' and 'VIA34SQ_C'.
[03/05 17:46:08     38s] Type 'man IMPPP-543' for more detail.
[03/05 17:46:08     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG' and 'VIA34SQ_C'.
[03/05 17:46:08     38s] Type 'man IMPPP-543' for more detail.
[03/05 17:46:08     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR_C' and 'VIA45SQ_C'.
[03/05 17:46:08     38s] Type 'man IMPPP-543' for more detail.
[03/05 17:46:08     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG_C' and 'VIA45SQ_C'.
[03/05 17:46:08     38s] Type 'man IMPPP-543' for more detail.
[03/05 17:46:08     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR' and 'VIA45SQ_C'.
[03/05 17:46:08     38s] Type 'man IMPPP-543' for more detail.
[03/05 17:46:08     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG' and 'VIA45SQ_C'.
[03/05 17:46:08     38s] Type 'man IMPPP-543' for more detail.
[03/05 17:46:08     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR_C' and 'VIA56SQ_C'.
[03/05 17:46:08     38s] Type 'man IMPPP-543' for more detail.
[03/05 17:46:08     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG_C' and 'VIA56SQ_C'.
[03/05 17:46:08     38s] Type 'man IMPPP-543' for more detail.
[03/05 17:46:08     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR' and 'VIA56SQ_C'.
[03/05 17:46:08     38s] Type 'man IMPPP-543' for more detail.
[03/05 17:46:08     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG' and 'VIA56SQ_C'.
[03/05 17:46:08     38s] Type 'man IMPPP-543' for more detail.
[03/05 17:46:08     38s] **WARN: (EMS-27):	Message (IMPPP-543) has exceeded the current message display limit of 20.
[03/05 17:46:08     38s] To increase the message display limit, refer to the product command reference manual.
[03/05 17:46:08     38s] viaInitial ends at Sun Mar  5 17:46:08 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[03/05 17:46:08     38s] Loading view definition file from mmmc.tcl
[03/05 17:46:08     38s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib' ...
[03/05 17:46:08     38s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 15913 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
[03/05 17:46:08     38s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 15914 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
[03/05 17:46:08     38s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 15915 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
[03/05 17:46:08     38s] Read 62 cells in library 'saed32io_wb_ss0p95v125c_2p25v' 
[03/05 17:46:08     38s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib' ...
[03/05 17:46:09     38s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 24401 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
[03/05 17:46:09     38s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 24402 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
[03/05 17:46:09     38s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 24403 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
[03/05 17:46:09     38s] Read 35 cells in library 'saed32sram_ss0p95v125c' 
[03/05 17:46:09     38s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib' ...
[03/05 17:46:09     38s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 1766 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
[03/05 17:46:09     38s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 1767 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
[03/05 17:46:09     38s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 1768 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
[03/05 17:46:09     38s] **WARN: (TECHLIB-302):	No function defined for cell 'PLL'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
[03/05 17:46:09     38s] Read 1 cells in library 'saed32pll_ss0p95v125c_2p25v' 
[03/05 17:46:09     38s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ff1p16vn40c_2p75v.lib' ...
[03/05 17:46:09     38s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 15913 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ff1p16vn40c_2p75v.lib)
[03/05 17:46:09     38s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 15914 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ff1p16vn40c_2p75v.lib)
[03/05 17:46:09     38s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 15915 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ff1p16vn40c_2p75v.lib)
[03/05 17:46:09     38s] Read 62 cells in library 'saed32io_wb_ff1p16vn40c_2p75v' 
[03/05 17:46:09     38s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.lib' ...
[03/05 17:46:09     39s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 24400 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.lib)
[03/05 17:46:09     39s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 24401 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.lib)
[03/05 17:46:09     39s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 24402 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.lib)
[03/05 17:46:09     39s] Read 35 cells in library 'saed32sram_ff1p16vn40c' 
[03/05 17:46:09     39s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ff1p16vn40c_2p75v.lib' ...
[03/05 17:46:09     39s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 1769 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ff1p16vn40c_2p75v.lib)
[03/05 17:46:09     39s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 1770 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ff1p16vn40c_2p75v.lib)
[03/05 17:46:09     39s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 1771 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ff1p16vn40c_2p75v.lib)
[03/05 17:46:09     39s] **WARN: (TECHLIB-302):	No function defined for cell 'PLL'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ff1p16vn40c_2p75v.lib)
[03/05 17:46:09     39s] Read 1 cells in library 'saed32pll_ff1p16vn40c_2p75v' 
[03/05 17:46:09     39s] Ending "PreSetAnalysisView" (total cpu=0:00:01.1, real=0:00:01.0, peak res=567.7M, current mem=525.9M)
[03/05 17:46:09     39s] *** End library_loading (cpu=0.02min, real=0.02min, mem=21.4M, fe_cpu=0.65min, fe_real=1.88min, fe_mem=818.8M) ***
[03/05 17:46:09     39s] #% Begin Load netlist data ... (date=03/05 17:46:09, mem=525.9M)
[03/05 17:46:09     39s] *** Begin netlist parsing (mem=818.8M) ***
[03/05 17:46:09     39s] Created 98 new cells from 6 timing libraries.
[03/05 17:46:09     39s] Reading netlist ...
[03/05 17:46:09     39s] Backslashed names will retain backslash and a trailing blank character.
[03/05 17:46:09     39s] Reading verilog netlist '../../syn/outputs/fifo1_sram.genus.vg'
[03/05 17:46:09     39s] 
[03/05 17:46:09     39s] *** Memory Usage v#1 (Current mem = 818.797M, initial mem = 289.684M) ***
[03/05 17:46:09     39s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=818.8M) ***
[03/05 17:46:09     39s] #% End Load netlist data ... (date=03/05 17:46:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=532.2M, current mem=532.2M)
[03/05 17:46:09     39s] Set top cell to fifo1_sram.
[03/05 17:46:09     39s] **WARN: (IMPTS-282):	Cell 'BREAKIO' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/05 17:46:09     39s] Type 'man IMPTS-282' for more detail.
[03/05 17:46:09     39s] **WARN: (IMPTS-282):	Cell 'BREAKCORE' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/05 17:46:09     39s] Type 'man IMPTS-282' for more detail.
[03/05 17:46:09     39s] **WARN: (IMPTS-282):	Cell 'ISH1025_NS' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/05 17:46:09     39s] Type 'man IMPTS-282' for more detail.
[03/05 17:46:09     39s] **WARN: (IMPTS-282):	Cell 'ISH1025_EW' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/05 17:46:09     39s] Type 'man IMPTS-282' for more detail.
[03/05 17:46:09     39s] **WARN: (IMPTS-282):	Cell 'I1025_NS' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/05 17:46:09     39s] Type 'man IMPTS-282' for more detail.
[03/05 17:46:09     39s] **WARN: (IMPTS-282):	Cell 'I1025_EW' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/05 17:46:09     39s] Type 'man IMPTS-282' for more detail.
[03/05 17:46:09     39s] **WARN: (IMPTS-282):	Cell 'D8I1025_NS' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/05 17:46:09     39s] Type 'man IMPTS-282' for more detail.
[03/05 17:46:09     39s] **WARN: (IMPTS-282):	Cell 'D8I1025_EW' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/05 17:46:09     39s] Type 'man IMPTS-282' for more detail.
[03/05 17:46:09     39s] **WARN: (IMPTS-282):	Cell 'D4I1025_NS' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/05 17:46:09     39s] Type 'man IMPTS-282' for more detail.
[03/05 17:46:09     39s] **WARN: (IMPTS-282):	Cell 'D4I1025_EW' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/05 17:46:09     39s] Type 'man IMPTS-282' for more detail.
[03/05 17:46:09     39s] **WARN: (IMPTS-282):	Cell 'D16I1025_NS' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/05 17:46:09     39s] Type 'man IMPTS-282' for more detail.
[03/05 17:46:09     39s] **WARN: (IMPTS-282):	Cell 'D16I1025_EW' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/05 17:46:09     39s] Type 'man IMPTS-282' for more detail.
[03/05 17:46:09     39s] **WARN: (IMPTS-282):	Cell 'D12I1025_NS' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/05 17:46:09     39s] Type 'man IMPTS-282' for more detail.
[03/05 17:46:09     39s] **WARN: (IMPTS-282):	Cell 'D12I1025_EW' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/05 17:46:09     39s] Type 'man IMPTS-282' for more detail.
[03/05 17:46:09     39s] **WARN: (IMPTS-282):	Cell 'BREAKIO' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/05 17:46:09     39s] Type 'man IMPTS-282' for more detail.
[03/05 17:46:09     39s] **WARN: (IMPTS-282):	Cell 'BREAKCORE' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/05 17:46:09     39s] Type 'man IMPTS-282' for more detail.
[03/05 17:46:09     39s] **WARN: (IMPTS-282):	Cell 'ISH1025_NS' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/05 17:46:09     39s] Type 'man IMPTS-282' for more detail.
[03/05 17:46:09     39s] **WARN: (IMPTS-282):	Cell 'ISH1025_EW' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/05 17:46:09     39s] Type 'man IMPTS-282' for more detail.
[03/05 17:46:09     39s] **WARN: (IMPTS-282):	Cell 'I1025_NS' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/05 17:46:09     39s] Type 'man IMPTS-282' for more detail.
[03/05 17:46:09     39s] **WARN: (IMPTS-282):	Cell 'I1025_EW' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/05 17:46:09     39s] Type 'man IMPTS-282' for more detail.
[03/05 17:46:09     39s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[03/05 17:46:09     39s] To increase the message display limit, refer to the product command reference manual.
[03/05 17:46:09     39s] Hooked 196 DB cells to tlib cells.
[03/05 17:46:09     39s] ** Removed 60 unused lib cells.
[03/05 17:46:09     39s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=549.0M, current mem=549.0M)
[03/05 17:46:09     39s] Starting recursive module instantiation check.
[03/05 17:46:09     39s] No recursion found.
[03/05 17:46:09     39s] Building hierarchical netlist for Cell fifo1_sram ...
[03/05 17:46:09     39s] *** Netlist is unique.
[03/05 17:46:09     39s] Setting Std. cell height to 1672 DBU (smallest netlist inst).
[03/05 17:46:09     39s] **ERROR: (IMPREPO-102):	Instance io_b_rclk of the cell I1025_NS has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[03/05 17:46:09     39s] **ERROR: (IMPREPO-102):	Instance io_b_rinc of the cell I1025_NS has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[03/05 17:46:09     39s] **ERROR: (IMPREPO-102):	Instance io_b_rrst_n of the cell I1025_NS has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[03/05 17:46:09     39s] **ERROR: (IMPREPO-102):	Instance io_b_wclk of the cell I1025_NS has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[03/05 17:46:09     39s] **ERROR: (IMPREPO-102):	Instance io_b_wclk2x of the cell I1025_NS has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[03/05 17:46:09     39s] **ERROR: (IMPREPO-102):	Instance io_b_winc of the cell I1025_NS has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[03/05 17:46:09     39s] **ERROR: (IMPREPO-102):	Instance io_b_wrst_n of the cell I1025_NS has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[03/05 17:46:09     39s] **ERROR: (IMPREPO-102):	Instance io_l_rdata_0_ of the cell D8I1025_NS has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[03/05 17:46:09     39s] **ERROR: (IMPREPO-102):	Instance io_l_rdata_1_ of the cell D8I1025_NS has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[03/05 17:46:09     39s] **ERROR: (IMPREPO-102):	Instance io_l_rdata_2_ of the cell D8I1025_NS has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[03/05 17:46:09     39s] **ERROR: (IMPREPO-102):	Instance io_l_rdata_3_ of the cell D8I1025_NS has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[03/05 17:46:09     39s] **ERROR: (IMPREPO-102):	Instance io_l_rdata_4_ of the cell D8I1025_NS has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[03/05 17:46:09     39s] **ERROR: (IMPREPO-102):	Instance io_l_rdata_5_ of the cell D8I1025_NS has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[03/05 17:46:09     39s] **ERROR: (IMPREPO-102):	Instance io_l_rdata_6_ of the cell D8I1025_NS has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[03/05 17:46:09     39s] **ERROR: (IMPREPO-102):	Instance io_l_rdata_7_ of the cell D8I1025_NS has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[03/05 17:46:09     39s] **ERROR: (IMPREPO-102):	Instance io_r_wdata_in_0_ of the cell I1025_NS has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[03/05 17:46:09     39s] **ERROR: (IMPREPO-102):	Instance io_r_wdata_in_1_ of the cell I1025_NS has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[03/05 17:46:09     39s] **ERROR: (IMPREPO-102):	Instance io_r_wdata_in_2_ of the cell I1025_NS has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[03/05 17:46:09     39s] **ERROR: (IMPREPO-102):	Instance io_r_wdata_in_3_ of the cell I1025_NS has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[03/05 17:46:09     39s] **ERROR: (IMPREPO-102):	Instance io_r_wdata_in_4_ of the cell I1025_NS has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[03/05 17:46:09     39s] **WARN: (EMS-27):	Message (IMPREPO-102) has exceeded the current message display limit of 20.
[03/05 17:46:09     39s] To increase the message display limit, refer to the product command reference manual.
[03/05 17:46:09     39s] ** info: there are 1132 modules.
[03/05 17:46:09     39s] ** info: there are 371 stdCell insts.
[03/05 17:46:09     39s] ** info: there are 8 macros.
[03/05 17:46:09     39s] **ERROR: (IMPREPO-103):	There are 25 instances (2 cells) with no dimension defined.

[03/05 17:46:09     39s] *** Memory Usage v#1 (Current mem = 868.223M, initial mem = 289.684M) ***
[03/05 17:46:09     39s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/05 17:46:09     39s] Type 'man IMPFP-3961' for more detail.
[03/05 17:46:09     39s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/05 17:46:09     39s] Type 'man IMPFP-3961' for more detail.
[03/05 17:46:09     39s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/05 17:46:09     39s] Type 'man IMPFP-3961' for more detail.
[03/05 17:46:09     39s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/05 17:46:09     39s] Type 'man IMPFP-3961' for more detail.
[03/05 17:46:09     39s] Horizontal Layer M1 offset = 0 (derived)
[03/05 17:46:09     39s] Vertical Layer M2 offset = 0 (derived)
[03/05 17:46:09     39s] Generated pitch 0.38 in M9 is different from 2.432 defined in technology file in preferred direction.
[03/05 17:46:09     39s] Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
[03/05 17:46:09     39s] Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
[03/05 17:46:09     39s] Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
[03/05 17:46:09     39s] Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
[03/05 17:46:09     39s] Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
[03/05 17:46:09     39s] Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
[03/05 17:46:09     39s] Set Default Net Delay as 1000 ps.
[03/05 17:46:09     39s] Set Default Net Load as 0.5 pF. 
[03/05 17:46:09     39s] Set Default Input Pin Transition as 0.1 ps.
[03/05 17:46:10     40s] Extraction setup Started 
[03/05 17:46:10     40s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/05 17:46:10     40s] Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap ...
[03/05 17:46:10     40s] Process name: saed32nm_1p9m_Cmax.
[03/05 17:46:10     40s] Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap ...
[03/05 17:46:10     40s] Process name: saed32nm_1p9m_Cmin.
[03/05 17:46:10     40s] Importing multi-corner RC tables ... 
[03/05 17:46:10     40s] Summary of Active RC-Corners : 
[03/05 17:46:10     40s]  
[03/05 17:46:10     40s]  Analysis View: func_max_scenario
[03/05 17:46:10     40s]     RC-Corner Name        : cmax
[03/05 17:46:10     40s]     RC-Corner Index       : 0
[03/05 17:46:10     40s]     RC-Corner Temperature : -40 Celsius
[03/05 17:46:10     40s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
[03/05 17:46:10     40s]     RC-Corner PreRoute Res Factor         : 1
[03/05 17:46:10     40s]     RC-Corner PreRoute Cap Factor         : 1
[03/05 17:46:10     40s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/05 17:46:10     40s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/05 17:46:10     40s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/05 17:46:10     40s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/05 17:46:10     40s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/05 17:46:10     40s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/05 17:46:10     40s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/05 17:46:10     40s]  
[03/05 17:46:10     40s]  Analysis View: func_min_scenario
[03/05 17:46:10     40s]     RC-Corner Name        : cmin
[03/05 17:46:10     40s]     RC-Corner Index       : 1
[03/05 17:46:10     40s]     RC-Corner Temperature : -40 Celsius
[03/05 17:46:10     40s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
[03/05 17:46:10     40s]     RC-Corner PreRoute Res Factor         : 1
[03/05 17:46:10     40s]     RC-Corner PreRoute Cap Factor         : 1
[03/05 17:46:10     40s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/05 17:46:10     40s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/05 17:46:10     40s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/05 17:46:10     40s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/05 17:46:10     40s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/05 17:46:10     40s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/05 17:46:10     40s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/05 17:46:10     40s] LayerId::1 widthSet size::4
[03/05 17:46:10     40s] LayerId::2 widthSet size::4
[03/05 17:46:10     40s] LayerId::3 widthSet size::4
[03/05 17:46:10     40s] LayerId::4 widthSet size::4
[03/05 17:46:10     40s] LayerId::5 widthSet size::4
[03/05 17:46:10     40s] LayerId::6 widthSet size::4
[03/05 17:46:10     40s] LayerId::7 widthSet size::4
[03/05 17:46:10     40s] LayerId::8 widthSet size::4
[03/05 17:46:10     40s] LayerId::9 widthSet size::4
[03/05 17:46:10     40s] LayerId::10 widthSet size::2
[03/05 17:46:10     40s] Updating RC grid for preRoute extraction ...
[03/05 17:46:10     40s] Initializing multi-corner capacitance tables ... 
[03/05 17:46:10     40s] Initializing multi-corner resistance tables ...
[03/05 17:46:10     40s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[03/05 17:46:10     40s] *Info: initialize multi-corner CTS.
[03/05 17:46:10     40s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=729.3M, current mem=564.7M)
[03/05 17:46:10     40s] Reading timing constraints file '../../constraints/fifo1_sram.sdc' ...
[03/05 17:46:11     40s] Current (total cpu=0:00:40.6, real=0:01:55, peak res=738.8M, current mem=738.8M)
[03/05 17:46:11     40s] **WARN: (IMPCTE-290):	Could not locate cell NBUFFX4_RVT in any library for view func_min_scenario.
[03/05 17:46:11     40s] **ERROR: (TCLCMD-221):	set_driving_cell: Could not find driving cell 'NBUFFX4_RVT' in any library (File ../../constraints/fifo1_sram.sdc, Line 67).

Number of path exceptions in the constraint file = 2
[03/05 17:46:11     40s] Number of paths exceptions after getting compressed = 2
[03/05 17:46:11     40s] INFO (CTE): Reading of timing constraints file ../../constraints/fifo1_sram.sdc completed, with 0 Warnings and 1 Errors.
[03/05 17:46:11     40s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=776.6M, current mem=776.6M)
[03/05 17:46:11     40s] Current (total cpu=0:00:40.7, real=0:01:55, peak res=776.6M, current mem=776.6M)
[03/05 17:46:11     40s] Reading timing constraints file '../../constraints/fifo1_sram.sdc' ...
[03/05 17:46:11     40s] Current (total cpu=0:00:40.7, real=0:01:55, peak res=776.6M, current mem=776.6M)
[03/05 17:46:11     40s] **WARN: (IMPCTE-290):	Could not locate cell NBUFFX4_RVT in any library for view func_max_scenario.
[03/05 17:46:11     40s] **ERROR: (TCLCMD-221):	set_driving_cell: Could not find driving cell 'NBUFFX4_RVT' in any library (File ../../constraints/fifo1_sram.sdc, Line 67).

Number of path exceptions in the constraint file = 2
[03/05 17:46:11     40s] Number of paths exceptions after getting compressed = 2
[03/05 17:46:11     40s] INFO (CTE): Reading of timing constraints file ../../constraints/fifo1_sram.sdc completed, with 0 Warnings and 1 Errors.
[03/05 17:46:11     40s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=776.9M, current mem=776.9M)
[03/05 17:46:11     40s] Current (total cpu=0:00:40.8, real=0:01:55, peak res=776.9M, current mem=776.9M)
[03/05 17:46:11     40s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[03/05 17:46:11     40s] Creating Cell Server ...(0, 1, 1, 1)
[03/05 17:46:11     40s] Summary for sequential cells identification: 
[03/05 17:46:11     40s]   Identified SBFF number: 0
[03/05 17:46:11     40s]   Identified MBFF number: 0
[03/05 17:46:11     40s]   Identified SB Latch number: 0
[03/05 17:46:11     40s]   Identified MB Latch number: 0
[03/05 17:46:11     40s]   Not identified SBFF number: 0
[03/05 17:46:11     40s]   Not identified MBFF number: 0
[03/05 17:46:11     40s]   Not identified SB Latch number: 0
[03/05 17:46:11     40s]   Not identified MB Latch number: 0
[03/05 17:46:11     40s]   Number of sequential cells which are not FFs: 0
[03/05 17:46:11     40s] Total number of combinational cells: 0
[03/05 17:46:11     40s] Total number of sequential cells: 0
[03/05 17:46:11     40s] Total number of tristate cells: 0
[03/05 17:46:11     40s] Total number of level shifter cells: 0
[03/05 17:46:11     40s] Total number of power gating cells: 0
[03/05 17:46:11     40s] Total number of isolation cells: 0
[03/05 17:46:11     40s] Total number of power switch cells: 0
[03/05 17:46:11     40s] Total number of pulse generator cells: 0
[03/05 17:46:11     40s] Total number of always on buffers: 0
[03/05 17:46:11     40s] Total number of retention cells: 0
[03/05 17:46:11     40s] List of usable buffers:
[03/05 17:46:11     40s] Total number of usable buffers: 0
[03/05 17:46:11     40s] List of unusable buffers:
[03/05 17:46:11     40s] Total number of unusable buffers: 0
[03/05 17:46:11     40s] List of usable inverters:
[03/05 17:46:11     40s] Total number of usable inverters: 0
[03/05 17:46:11     40s] List of unusable inverters:
[03/05 17:46:11     40s] Total number of unusable inverters: 0
[03/05 17:46:11     40s] List of identified usable delay cells:
[03/05 17:46:11     40s] Total number of identified usable delay cells: 0
[03/05 17:46:11     40s] List of identified unusable delay cells:
[03/05 17:46:11     40s] Total number of identified unusable delay cells: 0
[03/05 17:46:11     40s] Creating Cell Server, finished. 
[03/05 17:46:11     40s] 
[03/05 17:46:11     40s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[03/05 17:46:11     40s] Deleting Cell Server ...
[03/05 17:46:11     40s] #% Begin Load MMMC data post ... (date=03/05 17:46:11, mem=778.1M)
[03/05 17:46:11     40s] #% End Load MMMC data post ... (date=03/05 17:46:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=778.1M, current mem=778.1M)
[03/05 17:46:11     40s] **WARN: (IMPSYC-2):	Timing information is not defined for cell DFFASX1_RVT; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
[03/05 17:46:11     40s] Type 'man IMPSYC-2' for more detail.
[03/05 17:46:11     40s] **WARN: (IMPSYC-2):	Timing information is not defined for cell XNOR3X1_RVT; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
[03/05 17:46:11     40s] Type 'man IMPSYC-2' for more detail.
[03/05 17:46:11     40s] **WARN: (IMPSYC-2):	Timing information is not defined for cell NAND2X0_RVT; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
[03/05 17:46:11     40s] Type 'man IMPSYC-2' for more detail.
[03/05 17:46:11     40s] **WARN: (IMPSYC-2):	Timing information is not defined for cell OR2X1_RVT; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
[03/05 17:46:11     40s] Type 'man IMPSYC-2' for more detail.
[03/05 17:46:11     40s] **WARN: (IMPSYC-2):	Timing information is not defined for cell OA221X1_RVT; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
[03/05 17:46:11     40s] Type 'man IMPSYC-2' for more detail.
[03/05 17:46:11     40s] **WARN: (IMPSYC-2):	Timing information is not defined for cell INVX1_RVT; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
[03/05 17:46:11     40s] Type 'man IMPSYC-2' for more detail.
[03/05 17:46:11     40s] **WARN: (IMPSYC-2):	Timing information is not defined for cell AO21X1_RVT; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
[03/05 17:46:11     40s] Type 'man IMPSYC-2' for more detail.
[03/05 17:46:11     40s] **WARN: (IMPSYC-2):	Timing information is not defined for cell AND2X1_RVT; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
[03/05 17:46:11     40s] Type 'man IMPSYC-2' for more detail.
[03/05 17:46:11     40s] **WARN: (IMPSYC-2):	Timing information is not defined for cell OA222X1_RVT; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
[03/05 17:46:11     40s] Type 'man IMPSYC-2' for more detail.
[03/05 17:46:11     40s] **WARN: (IMPSYC-2):	Timing information is not defined for cell AO221X1_RVT; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
[03/05 17:46:11     40s] Type 'man IMPSYC-2' for more detail.
[03/05 17:46:11     40s] **WARN: (IMPSYC-2):	Timing information is not defined for cell AO22X1_RVT; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
[03/05 17:46:11     40s] Type 'man IMPSYC-2' for more detail.
[03/05 17:46:11     40s] **WARN: (IMPSYC-2):	Timing information is not defined for cell OA21X1_RVT; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
[03/05 17:46:11     40s] Type 'man IMPSYC-2' for more detail.
[03/05 17:46:11     40s] **WARN: (IMPSYC-2):	Timing information is not defined for cell AND3X1_RVT; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
[03/05 17:46:11     40s] Type 'man IMPSYC-2' for more detail.
[03/05 17:46:11     40s] **WARN: (IMPSYC-2):	Timing information is not defined for cell OR4X1_RVT; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
[03/05 17:46:11     40s] Type 'man IMPSYC-2' for more detail.
[03/05 17:46:11     40s] **WARN: (IMPSYC-2):	Timing information is not defined for cell INVX4_RVT; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
[03/05 17:46:11     40s] Type 'man IMPSYC-2' for more detail.
[03/05 17:46:11     40s] **WARN: (IMPSYC-2):	Timing information is not defined for cell NAND3X0_RVT; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
[03/05 17:46:11     40s] Type 'man IMPSYC-2' for more detail.
[03/05 17:46:11     40s] **WARN: (IMPSYC-2):	Timing information is not defined for cell INVX8_RVT; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
[03/05 17:46:11     40s] Type 'man IMPSYC-2' for more detail.
[03/05 17:46:11     40s] **WARN: (IMPSYC-2):	Timing information is not defined for cell NOR3X0_RVT; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
[03/05 17:46:11     40s] Type 'man IMPSYC-2' for more detail.
[03/05 17:46:11     40s] **WARN: (IMPSYC-2):	Timing information is not defined for cell AOI22X1_RVT; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
[03/05 17:46:11     40s] Type 'man IMPSYC-2' for more detail.
[03/05 17:46:11     40s] **WARN: (IMPSYC-2):	Timing information is not defined for cell AND4X1_RVT; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
[03/05 17:46:11     40s] Type 'man IMPSYC-2' for more detail.
[03/05 17:46:11     40s] **WARN: (EMS-27):	Message (IMPSYC-2) has exceeded the current message display limit of 20.
[03/05 17:46:11     40s] To increase the message display limit, refer to the product command reference manual.
[03/05 17:46:11     40s] 
[03/05 17:46:11     40s] *** Summary of all messages that are not suppressed in this session:
[03/05 17:46:11     40s] Severity  ID               Count  Summary                                  
[03/05 17:46:11     40s] WARNING   IMPLF-58           208  MACRO '%s' has been found in the databas...
[03/05 17:46:11     40s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[03/05 17:46:11     40s] WARNING   IMPLF-105            4  The layer '%s' specified in SAMENET spac...
[03/05 17:46:11     40s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[03/05 17:46:11     40s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[03/05 17:46:11     40s] WARNING   IMPSYC-2            32  Timing information is not defined for ce...
[03/05 17:46:11     40s] WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
[03/05 17:46:11     40s] ERROR     IMPREPO-102         25  Instance %s of the cell %s has no physic...
[03/05 17:46:11     40s] ERROR     IMPREPO-103          1  There are %d instances (%d cells) with n...
[03/05 17:46:11     40s] WARNING   IMPCTE-290           2  Could not locate cell %s in any library ...
[03/05 17:46:11     40s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[03/05 17:46:11     40s] ERROR     TCLCMD-221           2  %s: Could not find driving cell '%s' in ...
[03/05 17:46:11     40s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[03/05 17:46:11     40s] WARNING   TECHLIB-1161        18  The library level attribute %s on line %...
[03/05 17:46:11     40s] *** Message Summary: 328 warning(s), 28 error(s)
[03/05 17:46:11     40s] 
[03/05 17:46:11     40s] <CMD> all_constraint_modes -active
[03/05 17:46:11     40s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[03/05 17:46:11     40s] <CMD> floorPlan -s 580 580 10 10 10 10 -flip s -coreMarginsBy io
[03/05 17:46:11     40s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 10.032000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[03/05 17:46:11     40s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 10.032000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[03/05 17:46:11     40s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 10.032000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[03/05 17:46:11     40s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 10.032000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[03/05 17:46:11     40s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/05 17:46:11     40s] Type 'man IMPFP-3961' for more detail.
[03/05 17:46:11     40s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/05 17:46:11     40s] Type 'man IMPFP-3961' for more detail.
[03/05 17:46:11     40s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/05 17:46:11     40s] Type 'man IMPFP-3961' for more detail.
[03/05 17:46:11     40s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/05 17:46:11     40s] Type 'man IMPFP-3961' for more detail.
[03/05 17:46:11     40s] Horizontal Layer M1 offset = 0 (derived)
[03/05 17:46:11     40s] Vertical Layer M2 offset = 0 (derived)
[03/05 17:46:11     40s] Generated pitch 0.38 in M9 is different from 2.432 defined in technology file in preferred direction.
[03/05 17:46:11     40s] Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
[03/05 17:46:11     40s] Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
[03/05 17:46:11     40s] Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
[03/05 17:46:11     40s] Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
[03/05 17:46:11     40s] Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
[03/05 17:46:11     40s] Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
[03/05 17:46:11     40s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> get_message -id GLOBAL-100 -suppress
[03/05 17:46:11     40s] <CMD> loadIoFile fifo1_sram.io
[03/05 17:46:11     40s] Reading IO assignment file "fifo1_sram.io" ...
[03/05 17:46:11     40s] <CMD> loadIoFile fifo1_sram.io
[03/05 17:46:11     41s] Reading IO assignment file "fifo1_sram.io" ...
[03/05 17:46:11     41s] ### Start verbose source output (echo mode) for '../../fifo1_sram.design_options.tcl' ...
[03/05 17:46:11     41s] # if { [info exists synopsys_program_name ] } { 
    set_app_option -name place.coarse.continue_on_missing_scandef -value true

    #set enable_recovery_removal_arcs true
    set_app_option -name time.disable_recovery_removal_checks -value false
    #set timing_enable_multiple_clocks_per_reg true
    #set timing_remove_clock_reconvergence_pessimism true
    set_app_option -name timer.remove_clock_reconvergence_pessimism -value true

    #set physopt_enable_via_res_support true
    #set physopt_hard_keepout_distance 5
    #set_preferred_routing_direction -direction vertical -l {M2 M4}
    #set_preferred_routing_direction -direction horizontal -l {M3 M5}
    set_ignored_layers  -min_routing_layer M2 -max_routing_layer M7


    # To optimize DW components (I think only adders right now??) - default is false
    #set physopt_dw_opto true

    #set_ahfs_options -remove_effort high
    #set_buffer_opt_strategy -effort medium

    # Dont use delay buffers
    #set_dont_use [get_lib_cells */DELLN* ]
    set_lib_cell_purpose -include hold [get_lib_cells */DELLN* ]

    #FIXME
    #set_host_options -max_cores 1 -num_processes 1 mo.ece.pdx.edu
    set_app_options -name place_opt.flow.enable_ccd -value false
    set_app_options -name clock_opt.flow.enable_ccd -value false
    set_app_options -name route_opt.flow.enable_ccd -value false
    set_app_options -name ccd.max_postpone -value 0
    set_app_options -name ccd.max_prepone -value 0

    ###########################  CTS Related
    create_routing_rule clock_double_spacing -spacings {M1 0.1 M2 0.112 M3 0.112 M4 0.112 M5 0.112 M6 0.112 M7 0.112 M8 0.112}
    set_clock_routing_rules -clock [ get_clocks * ] -net_type internal -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
    set_clock_routing_rules -clock [ get_clocks * ] -net_type root -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
    # Set other cts app_options?  Bufs vs Inverters, certain drive strengths.  

    # Allow delay buffers just for hold fixing
    #set_prefer -min [get_lib_cells */DELLN*HVT ]
    #set_fix_hold_options -preferred_buffer
    # fix hold on all clocks
    #set_fix_hold [all_clocks]
    # If design blows up, try turning hold fixing off. 
    # -optimize_dft is good if scan is inserted.
    # Sometimes better to separate CTS and setup/hold so any hold concerns can be seen before hold fixing.
    # Can look in the log at the beginning of clock_opt hold fixing to see if there was a large hold problem to fix.
    # set_app_option -name clock_opt.flow.skip_hold -value true

    ########################## Route related
    set_app_option -name route_opt.flow.xtalk_reduction -value true
    set_app_option -name time.si_enable_analysis -value true

    if { $top_design == "ORCA_TOP" } {
      create_voltage_area  -region {{580 0} {1000 400}} -power_domains PD_RISC_CORE
    }
} else {

    # Try reducing the search and repair iterations for now.
    setNanoRouteMode -drouteEndIteration 10

}
<CMD> setNanoRouteMode -drouteEndIteration 10
[03/05 17:46:11     41s] ### End verbose source output for '../../fifo1_sram.design_options.tcl'.
[03/05 17:46:11     41s] <CMD> placeAIO
[03/05 17:46:11     41s] OPERPROF: Starting DPlace-Init at level 1, MEM:1103.6M
[03/05 17:46:11     41s] z: 2, totalTracks: 1
[03/05 17:46:11     41s] z: 4, totalTracks: 1
[03/05 17:46:11     41s] z: 6, totalTracks: 1
[03/05 17:46:11     41s] z: 8, totalTracks: 1
[03/05 17:46:12     41s] #spOpts: N=32 
[03/05 17:46:12     41s] # Building fifo1_sram llgBox search-tree.
[03/05 17:46:12     41s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1112.6M
[03/05 17:46:12     41s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1112.6M
[03/05 17:46:12     41s] **WARN: (IMPSP-362):	Site 'unit' has one std.Cell height, so ignoring its X-symmetry.
[03/05 17:46:12     41s] Type 'man IMPSP-362' for more detail.
[03/05 17:46:12     41s] Core basic site is unit
[03/05 17:46:12     41s] Use non-trimmed site array because memory saving is not enough.
[03/05 17:46:12     41s] SiteArray: non-trimmed site array dimensions = 346 x 3816
[03/05 17:46:12     41s] SiteArray: use 5,316,608 bytes
[03/05 17:46:12     41s] SiteArray: current memory after site array memory allocation 1118.7M
[03/05 17:46:12     41s] SiteArray: FP blocked sites are writable
[03/05 17:46:12     41s] Estimated cell power/ground rail width = 0.209 um
[03/05 17:46:12     41s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/05 17:46:12     41s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1118.7M
[03/05 17:46:12     41s] Process 0 wires and vias for routing blockage and capacity analysis
[03/05 17:46:12     41s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1118.7M
[03/05 17:46:12     41s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.140, REAL:0.141, MEM:1118.7M
[03/05 17:46:12     41s] OPERPROF:     Starting CMU at level 3, MEM:1118.7M
[03/05 17:46:12     41s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1118.7M
[03/05 17:46:12     41s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.147, MEM:1118.7M
[03/05 17:46:12     41s] [CPU] DPlace-Init (cpu=0:00:00.9, real=0:00:01.0, mem=1118.7MB).
[03/05 17:46:12     41s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.860, REAL:0.870, MEM:1118.7M
[03/05 17:46:12     41s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1118.7M
[03/05 17:46:12     41s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1118.7M
[03/05 17:46:12     41s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:1113.6M
[03/05 17:46:12     41s] All LLGs are deleted
[03/05 17:46:12     41s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1113.6M
[03/05 17:46:12     41s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1113.6M
[03/05 17:46:12     41s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.007, MEM:1113.6M
[03/05 17:46:12     41s] INFO: #ExclusiveGroups=0
[03/05 17:46:12     41s] INFO: There are no Exclusive Groups.
[03/05 17:46:12     41s] Extracting standard cell pins and blockage ...... 
[03/05 17:46:12     41s] Pin and blockage extraction finished
[03/05 17:46:12     41s] Extracting macro/IO cell pins and blockage ...... 
[03/05 17:46:12     41s] Pin and blockage extraction finished
[03/05 17:46:12     41s] *** Starting "NanoPlace(TM) placement v#2 (mem=1113.6M)" ...
[03/05 17:46:12     41s] No user-set net weight.
[03/05 17:46:12     41s] Net fanout histogram:
[03/05 17:46:12     41s] 2		: 215 (51.7%) nets
[03/05 17:46:12     41s] 3		: 94 (22.6%) nets
[03/05 17:46:12     41s] 4     -	14	: 98 (23.6%) nets
[03/05 17:46:12     41s] 15    -	39	: 5 (1.2%) nets
[03/05 17:46:12     41s] 40    -	79	: 4 (1.0%) nets
[03/05 17:46:12     41s] 80    -	159	: 0 (0.0%) nets
[03/05 17:46:12     41s] 160   -	319	: 0 (0.0%) nets
[03/05 17:46:12     41s] 320   -	639	: 0 (0.0%) nets
[03/05 17:46:12     41s] 640   -	1279	: 0 (0.0%) nets
[03/05 17:46:12     41s] 1280  -	2559	: 0 (0.0%) nets
[03/05 17:46:12     41s] 2560  -	5119	: 0 (0.0%) nets
[03/05 17:46:12     41s] 5120+		: 0 (0.0%) nets
[03/05 17:46:12     41s] no activity file in design. spp won't run.
[03/05 17:46:12     41s] Options: clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=fast 
[03/05 17:46:12     41s] Scan chains were not defined.
[03/05 17:46:12     41s] z: 2, totalTracks: 1
[03/05 17:46:12     41s] z: 4, totalTracks: 1
[03/05 17:46:12     41s] z: 6, totalTracks: 1
[03/05 17:46:12     41s] z: 8, totalTracks: 1
[03/05 17:46:12     41s] #spOpts: N=32 mergeVia=F 
[03/05 17:46:12     41s] **ERROR: (IMPSP-281):	Physical library for inst 'io_b_rclk' of cell type 'I1025_NS' is not defined. 
Most probably the .lef file is not input for the cell type I1025_NS. 
Input the .lef library for cell type I1025_NS and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'io_b_rinc' of cell type 'I1025_NS' is not defined. 
Most probably the .lef file is not input for the cell type I1025_NS. 
Input the .lef library for cell type I1025_NS and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'io_b_rrst_n' of cell type 'I1025_NS' is not defined. 
Most probably the .lef file is not input for the cell type I1025_NS. 
Input the .lef library for cell type I1025_NS and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'io_b_wclk' of cell type 'I1025_NS' is not defined. 
Most probably the .lef file is not input for the cell type I1025_NS. 
Input the .lef library for cell type I1025_NS and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'io_b_wclk2x' of cell type 'I1025_NS' is not defined. 
Most probably the .lef file is not input for the cell type I1025_NS. 
Input the .lef library for cell type I1025_NS and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'io_b_winc' of cell type 'I1025_NS' is not defined. 
Most probably the .lef file is not input for the cell type I1025_NS. 
Input the .lef library for cell type I1025_NS and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'io_b_wrst_n' of cell type 'I1025_NS' is not defined. 
Most probably the .lef file is not input for the cell type I1025_NS. 
Input the .lef library for cell type I1025_NS and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'io_l_rdata_0_' of cell type 'D8I1025_NS' is not defined. 
Most probably the .lef file is not input for the cell type D8I1025_NS. 
Input the .lef library for cell type D8I1025_NS and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'io_l_rdata_1_' of cell type 'D8I1025_NS' is not defined. 
Most probably the .lef file is not input for the cell type D8I1025_NS. 
Input the .lef library for cell type D8I1025_NS and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'io_l_rdata_2_' of cell type 'D8I1025_NS' is not defined. 
Most probably the .lef file is not input for the cell type D8I1025_NS. 
Input the .lef library for cell type D8I1025_NS and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'io_l_rdata_3_' of cell type 'D8I1025_NS' is not defined. 
Most probably the .lef file is not input for the cell type D8I1025_NS. 
Input the .lef library for cell type D8I1025_NS and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'io_l_rdata_4_' of cell type 'D8I1025_NS' is not defined. 
Most probably the .lef file is not input for the cell type D8I1025_NS. 
Input the .lef library for cell type D8I1025_NS and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'io_l_rdata_5_' of cell type 'D8I1025_NS' is not defined. 
Most probably the .lef file is not input for the cell type D8I1025_NS. 
Input the .lef library for cell type D8I1025_NS and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'io_l_rdata_6_' of cell type 'D8I1025_NS' is not defined. 
Most probably the .lef file is not input for the cell type D8I1025_NS. 
Input the .lef library for cell type D8I1025_NS and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'io_l_rdata_7_' of cell type 'D8I1025_NS' is not defined. 
Most probably the .lef file is not input for the cell type D8I1025_NS. 
Input the .lef library for cell type D8I1025_NS and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'io_r_wdata_in_0_' of cell type 'I1025_NS' is not defined. 
Most probably the .lef file is not input for the cell type I1025_NS. 
Input the .lef library for cell type I1025_NS and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'io_r_wdata_in_1_' of cell type 'I1025_NS' is not defined. 
Most probably the .lef file is not input for the cell type I1025_NS. 
Input the .lef library for cell type I1025_NS and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'io_r_wdata_in_2_' of cell type 'I1025_NS' is not defined. 
Most probably the .lef file is not input for the cell type I1025_NS. 
Input the .lef library for cell type I1025_NS and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'io_r_wdata_in_3_' of cell type 'I1025_NS' is not defined. 
Most probably the .lef file is not input for the cell type I1025_NS. 
Input the .lef library for cell type I1025_NS and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'io_r_wdata_in_4_' of cell type 'I1025_NS' is not defined. 
Most probably the .lef file is not input for the cell type I1025_NS. 
Input the .lef library for cell type I1025_NS and re-run placement.
**WARN: (EMS-27):	Message (IMPSP-281) has exceeded the current message display limit of 20.
[03/05 17:46:12     41s] To increase the message display limit, refer to the product command reference manual.
[03/05 17:46:12     41s] #std cell=371 (25 fixed + 346 movable) #buf cell=0 #inv cell=0 #block=8 (8 floating + 0 preplaced)
[03/05 17:46:12     41s] #ioInst=0 #net=416 #term=1679 #term/net=4.04, #fixedIo=25, #floatIo=0, #fixedPin=0, #floatPin=25
[03/05 17:46:12     41s] stdCell: 346 single + 0 double + 25 multi
[03/05 17:46:12     41s] Total standard cell length = 0.8255 (mm), area = 0.0014 (mm^2)
[03/05 17:46:12     41s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1113.6M
[03/05 17:46:12     41s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1113.6M
[03/05 17:46:12     41s] Core basic site is unit
[03/05 17:46:12     42s] SiteArray: non-trimmed site array dimensions = 346 x 3816
[03/05 17:46:12     42s] SiteArray: use 5,316,608 bytes
[03/05 17:46:12     42s] SiteArray: current memory after site array memory allocation 1118.7M
[03/05 17:46:12     42s] SiteArray: FP blocked sites are writable
[03/05 17:46:12     42s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/05 17:46:12     42s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1118.7M
[03/05 17:46:12     42s] Process 0 wires and vias for routing blockage and capacity analysis
[03/05 17:46:12     42s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1118.7M
[03/05 17:46:12     42s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.120, REAL:0.122, MEM:1118.7M
[03/05 17:46:12     42s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.170, REAL:0.168, MEM:1118.7M
[03/05 17:46:13     42s] Average module density = 0.212.
[03/05 17:46:13     42s] Density for the design = 0.212.
[03/05 17:46:13     42s]        = (stdcell_area 5431 sites (1380 um^2) + block_area 274479 sites (69757 um^2)) / alloc_area 1320336 sites (335555 um^2).
[03/05 17:46:13     42s] Pin Density = 0.001272.
[03/05 17:46:13     42s]             = total # of pins 1679 / total area 1320336.
[03/05 17:46:13     42s] OPERPROF: Starting spMPad at level 1, MEM:1118.7M
[03/05 17:46:13     42s] OPERPROF:   Starting spContextMPad at level 2, MEM:1118.7M
[03/05 17:46:13     42s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1118.7M
[03/05 17:46:13     42s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1118.7M
[03/05 17:46:13     42s] Initial padding reaches pin density 0.398 for top
[03/05 17:46:13     42s] InitPadU 0.212 -> 0.213 for top
[03/05 17:46:13     42s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1118.7M
[03/05 17:46:13     42s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.010, REAL:0.014, MEM:1118.7M
[03/05 17:46:13     42s] OPERPROF: Starting spInitNetWt at level 1, MEM:1118.7M
[03/05 17:46:13     42s] 0 delay mode for cte enabled initNetWt.
[03/05 17:46:13     42s] no activity file in design. spp won't run.
[03/05 17:46:13     42s] [spp] 0
[03/05 17:46:13     42s] [adp] 0:1:1:3
[03/05 17:46:13     42s] 0 delay mode for cte disabled initNetWt.
[03/05 17:46:13     42s] Applying critslk net weight for 0 nets ...
[03/05 17:46:13     42s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.007, MEM:1118.7M
[03/05 17:46:13     42s] Clock gating cells determined by native netlist tracing.
[03/05 17:46:13     42s] no activity file in design. spp won't run.
[03/05 17:46:13     42s] no activity file in design. spp won't run.
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] Iteration  1: Total net bbox = 2.645e+04 (1.50e+04 1.14e+04)
[03/05 17:46:13     42s]               Est.  stn bbox = 3.135e+04 (1.75e+04 1.38e+04)
[03/05 17:46:13     42s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1118.7M
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] Iteration  2: Total net bbox = 3.664e+04 (1.50e+04 2.16e+04)
[03/05 17:46:13     42s]               Est.  stn bbox = 4.544e+04 (1.75e+04 2.79e+04)
[03/05 17:46:13     42s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1118.7M
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] Iteration  3: Total net bbox = 3.967e+04 (1.92e+04 2.05e+04)
[03/05 17:46:13     42s]               Est.  stn bbox = 5.052e+04 (2.38e+04 2.67e+04)
[03/05 17:46:13     42s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1118.7M
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] Iteration  4: Total net bbox = 4.237e+04 (2.12e+04 2.11e+04)
[03/05 17:46:13     42s]               Est.  stn bbox = 5.423e+04 (2.66e+04 2.77e+04)
[03/05 17:46:13     42s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1120.7M
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] Iteration  5: Total net bbox = 4.327e+04 (2.12e+04 2.20e+04)
[03/05 17:46:13     42s]               Est.  stn bbox = 5.507e+04 (2.66e+04 2.84e+04)
[03/05 17:46:13     42s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1120.7M
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 225720 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 225720 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 371184 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 371184 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 371184 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 371184 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 514976 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 514976 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 371184 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 371184 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 514976 hiBox.ll.y: 514976 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 225720 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 371184 hiBox.ll.y: 371184 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 225720 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 371184 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 371184 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 514976 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 514976 
[03/05 17:46:13     42s] Iteration  6: Total net bbox = 4.474e+04 (2.12e+04 2.35e+04)
[03/05 17:46:13     42s]               Est.  stn bbox = 5.684e+04 (2.66e+04 3.02e+04)
[03/05 17:46:13     42s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1120.7M
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 514976 hiBox.ll.y: 514976 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 514976 hiBox.ll.y: 514976 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 225720 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 371184 hiBox.ll.y: 371184 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 225720 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 371184 hiBox.ll.y: 371184 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 225720 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 371184 hiBox.ll.y: 371184 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] Iteration  7: Total net bbox = 4.504e+04 (2.15e+04 2.35e+04)
[03/05 17:46:13     42s]               Est.  stn bbox = 5.727e+04 (2.71e+04 3.02e+04)
[03/05 17:46:13     42s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1120.7M
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 45144 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 45144 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 45144 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 45144 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 117040 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 117040 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 117040 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 117040 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 188936 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 188936 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 262504 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 262504 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 334400 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 334400 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 371184 hiBox.ll.y: 406296 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 371184 hiBox.ll.y: 406296 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 478192 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 478192 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 514976 hiBox.ll.y: 551760 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 514976 hiBox.ll.y: 551760 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 188936 hiBox.ll.y: 225720 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 334400 hiBox.ll.y: 371184 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 406296 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 478192 hiBox.ll.y: 514976 
[03/05 17:46:13     42s] Iteration  8: Total net bbox = 4.590e+04 (2.15e+04 2.44e+04)
[03/05 17:46:13     42s]               Est.  stn bbox = 5.832e+04 (2.71e+04 3.13e+04)
[03/05 17:46:13     42s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1120.7M
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 551760 hiBox.ll.y: 551760 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 551760 hiBox.ll.y: 551760 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 117040 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 117040 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 117040 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 117040 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 514976 hiBox.ll.y: 514976 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 514976 hiBox.ll.y: 514976 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 225720 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 334400 hiBox.ll.y: 334400 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 406296 hiBox.ll.y: 406296 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 225720 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 334400 hiBox.ll.y: 334400 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 406296 hiBox.ll.y: 406296 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 225720 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 334400 hiBox.ll.y: 334400 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 406296 hiBox.ll.y: 406296 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 225720 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 334400 hiBox.ll.y: 334400 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 406296 hiBox.ll.y: 406296 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 225720 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 334400 hiBox.ll.y: 334400 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 406296 hiBox.ll.y: 406296 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 117040 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 117040 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 514976 hiBox.ll.y: 514976 
[03/05 17:46:13     42s] Iteration  9: Total net bbox = 4.620e+04 (2.18e+04 2.44e+04)
[03/05 17:46:13     42s]               Est.  stn bbox = 5.870e+04 (2.75e+04 3.13e+04)
[03/05 17:46:13     42s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1120.7M
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 26752 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 26752 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 26752 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 26752 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 63536 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 63536 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 63536 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 98648 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 98648 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 98648 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 98648 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 135432 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 135432 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 170544 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 170544 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 244112 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 244112 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 334400 hiBox.ll.y: 352792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 334400 hiBox.ll.y: 352792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 406296 hiBox.ll.y: 424688 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 406296 hiBox.ll.y: 424688 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 459800 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 459800 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 514976 hiBox.ll.y: 533368 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 514976 hiBox.ll.y: 533368 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 551760 hiBox.ll.y: 570152 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 551760 hiBox.ll.y: 570152 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 45144 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 98648 hiBox.ll.y: 117040 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 244112 hiBox.ll.y: 262504 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 316008 hiBox.ll.y: 334400 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 424688 hiBox.ll.y: 443080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 459800 hiBox.ll.y: 478192 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 533368 hiBox.ll.y: 551760 
[03/05 17:46:13     42s] Iteration 10: Total net bbox = 4.657e+04 (2.18e+04 2.47e+04)
[03/05 17:46:13     42s]               Est.  stn bbox = 5.921e+04 (2.75e+04 3.18e+04)
[03/05 17:46:13     42s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1120.7M
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 570152 hiBox.ll.y: 570152 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 570152 hiBox.ll.y: 570152 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 135432 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 135432 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 135432 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 135432 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 135432 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 135432 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 26752 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 45144 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 63536 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 98648 hiBox.ll.y: 98648 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 117040 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 135432 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 26752 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 45144 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 63536 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 98648 hiBox.ll.y: 98648 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 117040 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 135432 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 551760 hiBox.ll.y: 551760 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 551760 hiBox.ll.y: 551760 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 244112 hiBox.ll.y: 244112 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 334400 hiBox.ll.y: 334400 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 424688 hiBox.ll.y: 424688 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 478192 hiBox.ll.y: 478192 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 244112 hiBox.ll.y: 244112 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 334400 hiBox.ll.y: 334400 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 424688 hiBox.ll.y: 424688 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 478192 hiBox.ll.y: 478192 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 135432 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 135432 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 135432 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 135432 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 551760 hiBox.ll.y: 551760 
[03/05 17:46:13     42s] Iteration 11: Total net bbox = 4.698e+04 (2.22e+04 2.47e+04)
[03/05 17:46:13     42s]               Est.  stn bbox = 5.966e+04 (2.79e+04 3.18e+04)
[03/05 17:46:13     42s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1120.7M
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 18392 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 18392 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 18392 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 18392 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 35112 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 35112 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 35112 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 35112 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 53504 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 53504 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 53504 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 53504 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 71896 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 71896 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 71896 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 71896 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 90288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 90288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 90288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 90288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 90288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 90288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 98648 hiBox.ll.y: 107008 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 98648 hiBox.ll.y: 107008 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 98648 hiBox.ll.y: 107008 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 98648 hiBox.ll.y: 107008 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 98648 hiBox.ll.y: 107008 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 98648 hiBox.ll.y: 107008 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 125400 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 125400 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 125400 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 125400 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 162184 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 162184 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 244112 hiBox.ll.y: 252472 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 244112 hiBox.ll.y: 252472 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 334400 hiBox.ll.y: 342760 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 334400 hiBox.ll.y: 342760 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 424688 hiBox.ll.y: 433048 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 424688 hiBox.ll.y: 433048 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 478192 hiBox.ll.y: 486552 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 478192 hiBox.ll.y: 486552 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 551760 hiBox.ll.y: 560120 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 551760 hiBox.ll.y: 560120 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 570152 hiBox.ll.y: 578512 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 570152 hiBox.ll.y: 578512 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 18392 hiBox.ll.y: 26752 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 18392 hiBox.ll.y: 26752 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 35112 hiBox.ll.y: 45144 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 53504 hiBox.ll.y: 63536 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 53504 hiBox.ll.y: 63536 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 71896 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 71896 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 71896 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 90288 hiBox.ll.y: 98648 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 90288 hiBox.ll.y: 98648 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 107008 hiBox.ll.y: 117040 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 107008 hiBox.ll.y: 117040 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 125400 hiBox.ll.y: 135432 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 125400 hiBox.ll.y: 135432 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 162184 hiBox.ll.y: 170544 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 252472 hiBox.ll.y: 262504 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 324368 hiBox.ll.y: 334400 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 414656 hiBox.ll.y: 424688 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 486552 hiBox.ll.y: 496584 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 560120 hiBox.ll.y: 570152 
[03/05 17:46:13     42s] Iteration 12: Total net bbox = 4.735e+04 (2.22e+04 2.51e+04)
[03/05 17:46:13     42s]               Est.  stn bbox = 6.008e+04 (2.79e+04 3.22e+04)
[03/05 17:46:13     42s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1120.7M
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 13376 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 13376 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 13376 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 13376 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 18392 hiBox.ll.y: 21736 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 18392 hiBox.ll.y: 21736 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 30096 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 30096 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 30096 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 30096 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 35112 hiBox.ll.y: 40128 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 35112 hiBox.ll.y: 40128 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 48488 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 48488 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 53504 hiBox.ll.y: 58520 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 53504 hiBox.ll.y: 58520 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 53504 hiBox.ll.y: 58520 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 53504 hiBox.ll.y: 58520 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 66880 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 66880 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 66880 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 66880 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 71896 hiBox.ll.y: 76912 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 71896 hiBox.ll.y: 76912 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 71896 hiBox.ll.y: 76912 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 71896 hiBox.ll.y: 76912 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 85272 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 85272 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 85272 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 85272 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 85272 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 85272 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 90288 hiBox.ll.y: 93632 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 90288 hiBox.ll.y: 93632 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 90288 hiBox.ll.y: 93632 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 90288 hiBox.ll.y: 93632 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 98648 hiBox.ll.y: 101992 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 98648 hiBox.ll.y: 101992 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 107008 hiBox.ll.y: 112024 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 107008 hiBox.ll.y: 112024 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 107008 hiBox.ll.y: 112024 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 107008 hiBox.ll.y: 112024 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 120384 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 120384 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 120384 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 120384 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 125400 hiBox.ll.y: 130416 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 125400 hiBox.ll.y: 130416 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 125400 hiBox.ll.y: 130416 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 125400 hiBox.ll.y: 130416 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 138776 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 138776 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 138776 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 138776 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 148808 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 148808 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 148808 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 148808 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 148808 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 148808 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 148808 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 148808 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 148808 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 148808 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 148808 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 148808 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 162184 hiBox.ll.y: 165528 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 162184 hiBox.ll.y: 165528 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 252472 hiBox.ll.y: 257488 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 252472 hiBox.ll.y: 257488 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 334400 hiBox.ll.y: 337744 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 334400 hiBox.ll.y: 337744 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 424688 hiBox.ll.y: 428032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 424688 hiBox.ll.y: 428032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 496584 hiBox.ll.y: 499928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 496584 hiBox.ll.y: 499928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 570152 hiBox.ll.y: 573496 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 570152 hiBox.ll.y: 573496 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 578512 hiBox.ll.y: 583528 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 578512 hiBox.ll.y: 583528 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 13376 hiBox.ll.y: 18392 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 21736 hiBox.ll.y: 26752 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 21736 hiBox.ll.y: 26752 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 30096 hiBox.ll.y: 35112 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 40128 hiBox.ll.y: 45144 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 48488 hiBox.ll.y: 53504 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 48488 hiBox.ll.y: 53504 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 58520 hiBox.ll.y: 63536 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 58520 hiBox.ll.y: 63536 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 66880 hiBox.ll.y: 71896 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 66880 hiBox.ll.y: 71896 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 76912 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 76912 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 85272 hiBox.ll.y: 90288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 85272 hiBox.ll.y: 90288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 85272 hiBox.ll.y: 90288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 93632 hiBox.ll.y: 98648 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 101992 hiBox.ll.y: 107008 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 101992 hiBox.ll.y: 107008 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 112024 hiBox.ll.y: 117040 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 112024 hiBox.ll.y: 117040 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 120384 hiBox.ll.y: 125400 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 120384 hiBox.ll.y: 125400 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 130416 hiBox.ll.y: 135432 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 130416 hiBox.ll.y: 135432 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 138776 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 138776 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 138776 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 138776 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 138776 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 138776 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 138776 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 165528 hiBox.ll.y: 170544 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 247456 hiBox.ll.y: 252472 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 337744 hiBox.ll.y: 342760 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 428032 hiBox.ll.y: 433048 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 499928 hiBox.ll.y: 504944 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 573496 hiBox.ll.y: 578512 
[03/05 17:46:13     42s] Iteration 13: Total net bbox = 4.742e+04 (2.22e+04 2.52e+04)
[03/05 17:46:13     42s]               Est.  stn bbox = 6.017e+04 (2.79e+04 3.23e+04)
[03/05 17:46:13     42s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1121.7M
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 11704 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 11704 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 18392 hiBox.ll.y: 20064 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 18392 hiBox.ll.y: 20064 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 21736 hiBox.ll.y: 23408 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 21736 hiBox.ll.y: 23408 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 28424 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 28424 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 28424 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 28424 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 30096 hiBox.ll.y: 31768 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 30096 hiBox.ll.y: 31768 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 35112 hiBox.ll.y: 36784 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 35112 hiBox.ll.y: 36784 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 40128 hiBox.ll.y: 41800 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 40128 hiBox.ll.y: 41800 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 46816 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 46816 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 48488 hiBox.ll.y: 50160 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 48488 hiBox.ll.y: 50160 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 53504 hiBox.ll.y: 55176 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 53504 hiBox.ll.y: 55176 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 53504 hiBox.ll.y: 55176 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 53504 hiBox.ll.y: 55176 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 58520 hiBox.ll.y: 60192 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 58520 hiBox.ll.y: 60192 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 58520 hiBox.ll.y: 60192 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 58520 hiBox.ll.y: 60192 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 65208 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 65208 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 65208 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 65208 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 66880 hiBox.ll.y: 68552 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 66880 hiBox.ll.y: 68552 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 66880 hiBox.ll.y: 68552 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 66880 hiBox.ll.y: 68552 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 71896 hiBox.ll.y: 73568 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 71896 hiBox.ll.y: 73568 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 71896 hiBox.ll.y: 73568 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 71896 hiBox.ll.y: 73568 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 76912 hiBox.ll.y: 78584 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 76912 hiBox.ll.y: 78584 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 76912 hiBox.ll.y: 78584 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 76912 hiBox.ll.y: 78584 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 83600 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 83600 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 83600 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 83600 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 85272 hiBox.ll.y: 86944 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 85272 hiBox.ll.y: 86944 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 85272 hiBox.ll.y: 86944 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 85272 hiBox.ll.y: 86944 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 85272 hiBox.ll.y: 86944 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 85272 hiBox.ll.y: 86944 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 90288 hiBox.ll.y: 91960 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 90288 hiBox.ll.y: 91960 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 90288 hiBox.ll.y: 91960 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 90288 hiBox.ll.y: 91960 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 93632 hiBox.ll.y: 95304 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 93632 hiBox.ll.y: 95304 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 98648 hiBox.ll.y: 100320 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 98648 hiBox.ll.y: 100320 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 101992 hiBox.ll.y: 103664 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 101992 hiBox.ll.y: 103664 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 107008 hiBox.ll.y: 108680 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 107008 hiBox.ll.y: 108680 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 107008 hiBox.ll.y: 108680 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 107008 hiBox.ll.y: 108680 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 112024 hiBox.ll.y: 113696 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 112024 hiBox.ll.y: 113696 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 112024 hiBox.ll.y: 113696 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 112024 hiBox.ll.y: 113696 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 118712 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 118712 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 118712 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 118712 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 120384 hiBox.ll.y: 122056 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 120384 hiBox.ll.y: 122056 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 120384 hiBox.ll.y: 122056 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 120384 hiBox.ll.y: 122056 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 125400 hiBox.ll.y: 127072 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 125400 hiBox.ll.y: 127072 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 125400 hiBox.ll.y: 127072 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 125400 hiBox.ll.y: 127072 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 130416 hiBox.ll.y: 132088 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 130416 hiBox.ll.y: 132088 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 130416 hiBox.ll.y: 132088 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 130416 hiBox.ll.y: 132088 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 137104 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 137104 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 137104 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 137104 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 138776 hiBox.ll.y: 140448 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 138776 hiBox.ll.y: 140448 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 138776 hiBox.ll.y: 140448 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 138776 hiBox.ll.y: 140448 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 145464 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 145464 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 145464 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 145464 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 145464 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 145464 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 145464 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 145464 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 145464 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 145464 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 150480 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 150480 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 150480 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 150480 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 150480 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 150480 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 150480 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 150480 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 150480 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 150480 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 150480 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 150480 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 170544 hiBox.ll.y: 172216 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 170544 hiBox.ll.y: 172216 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 252472 hiBox.ll.y: 254144 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 252472 hiBox.ll.y: 254144 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 337744 hiBox.ll.y: 339416 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 337744 hiBox.ll.y: 339416 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 428032 hiBox.ll.y: 429704 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 428032 hiBox.ll.y: 429704 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 504944 hiBox.ll.y: 506616 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 504944 hiBox.ll.y: 506616 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 578512 hiBox.ll.y: 580184 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 578512 hiBox.ll.y: 580184 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 583528 hiBox.ll.y: 585200 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 583528 hiBox.ll.y: 585200 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 15048 hiBox.ll.y: 18392 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 20064 hiBox.ll.y: 21736 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 23408 hiBox.ll.y: 26752 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 23408 hiBox.ll.y: 26752 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 28424 hiBox.ll.y: 30096 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 31768 hiBox.ll.y: 35112 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 36784 hiBox.ll.y: 40128 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 41800 hiBox.ll.y: 45144 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 46816 hiBox.ll.y: 48488 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 50160 hiBox.ll.y: 53504 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 55176 hiBox.ll.y: 58520 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 55176 hiBox.ll.y: 58520 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 60192 hiBox.ll.y: 63536 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 60192 hiBox.ll.y: 63536 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 65208 hiBox.ll.y: 66880 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 68552 hiBox.ll.y: 71896 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 68552 hiBox.ll.y: 71896 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 73568 hiBox.ll.y: 76912 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 73568 hiBox.ll.y: 76912 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 78584 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 78584 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 83600 hiBox.ll.y: 85272 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 83600 hiBox.ll.y: 85272 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 83600 hiBox.ll.y: 85272 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 86944 hiBox.ll.y: 90288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 91960 hiBox.ll.y: 93632 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 91960 hiBox.ll.y: 93632 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 95304 hiBox.ll.y: 98648 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 100320 hiBox.ll.y: 101992 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 103664 hiBox.ll.y: 107008 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 108680 hiBox.ll.y: 112024 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 108680 hiBox.ll.y: 112024 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 113696 hiBox.ll.y: 117040 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 113696 hiBox.ll.y: 117040 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 118712 hiBox.ll.y: 120384 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 118712 hiBox.ll.y: 120384 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 122056 hiBox.ll.y: 125400 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 122056 hiBox.ll.y: 125400 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 127072 hiBox.ll.y: 130416 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 127072 hiBox.ll.y: 130416 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 132088 hiBox.ll.y: 135432 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 137104 hiBox.ll.y: 138776 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 137104 hiBox.ll.y: 138776 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 140448 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 140448 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 140448 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 140448 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 140448 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 140448 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 140448 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 148808 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 148808 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 148808 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 148808 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 148808 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 148808 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 167200 hiBox.ll.y: 170544 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 254144 hiBox.ll.y: 257488 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 339416 hiBox.ll.y: 342760 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 426360 hiBox.ll.y: 428032 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 506616 hiBox.ll.y: 509960 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 580184 hiBox.ll.y: 583528 
[03/05 17:46:13     42s] Iteration 14: Total net bbox = 4.755e+04 (2.22e+04 2.53e+04)
[03/05 17:46:13     42s]               Est.  stn bbox = 6.031e+04 (2.79e+04 3.24e+04)
[03/05 17:46:13     42s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1123.7M
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 23408 hiBox.ll.y: 25080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 23408 hiBox.ll.y: 25080 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 31768 hiBox.ll.y: 33440 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 31768 hiBox.ll.y: 33440 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 36784 hiBox.ll.y: 38456 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 36784 hiBox.ll.y: 38456 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 41800 hiBox.ll.y: 43472 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 41800 hiBox.ll.y: 43472 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 50160 hiBox.ll.y: 51832 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 50160 hiBox.ll.y: 51832 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 55176 hiBox.ll.y: 56848 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 55176 hiBox.ll.y: 56848 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 55176 hiBox.ll.y: 56848 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 55176 hiBox.ll.y: 56848 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 60192 hiBox.ll.y: 61864 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 60192 hiBox.ll.y: 61864 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 60192 hiBox.ll.y: 61864 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 60192 hiBox.ll.y: 61864 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 68552 hiBox.ll.y: 70224 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 68552 hiBox.ll.y: 70224 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 68552 hiBox.ll.y: 70224 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 68552 hiBox.ll.y: 70224 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 73568 hiBox.ll.y: 75240 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 73568 hiBox.ll.y: 75240 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 78584 hiBox.ll.y: 80256 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 78584 hiBox.ll.y: 80256 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 86944 hiBox.ll.y: 88616 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 86944 hiBox.ll.y: 88616 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 95304 hiBox.ll.y: 96976 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 95304 hiBox.ll.y: 96976 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 103664 hiBox.ll.y: 105336 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 103664 hiBox.ll.y: 105336 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 108680 hiBox.ll.y: 110352 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 108680 hiBox.ll.y: 110352 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 108680 hiBox.ll.y: 110352 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 108680 hiBox.ll.y: 110352 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 113696 hiBox.ll.y: 115368 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 113696 hiBox.ll.y: 115368 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 113696 hiBox.ll.y: 115368 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 113696 hiBox.ll.y: 115368 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 122056 hiBox.ll.y: 123728 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 122056 hiBox.ll.y: 123728 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 122056 hiBox.ll.y: 123728 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 122056 hiBox.ll.y: 123728 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 127072 hiBox.ll.y: 128744 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 127072 hiBox.ll.y: 128744 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 127072 hiBox.ll.y: 128744 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 127072 hiBox.ll.y: 128744 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 132088 hiBox.ll.y: 133760 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 132088 hiBox.ll.y: 133760 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 132088 hiBox.ll.y: 133760 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 140448 hiBox.ll.y: 142120 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 140448 hiBox.ll.y: 142120 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 140448 hiBox.ll.y: 142120 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 140448 hiBox.ll.y: 142120 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 147136 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 147136 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 147136 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 147136 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 147136 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 147136 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 147136 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 147136 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 147136 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 147136 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 152152 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 152152 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 152152 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 152152 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 152152 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 152152 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 152152 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 152152 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 152152 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 152152 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 152152 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 152152 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 254144 hiBox.ll.y: 255816 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 254144 hiBox.ll.y: 255816 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 339416 hiBox.ll.y: 341088 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 339416 hiBox.ll.y: 341088 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 506616 hiBox.ll.y: 508288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 506616 hiBox.ll.y: 508288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 585200 hiBox.ll.y: 586872 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 585200 hiBox.ll.y: 586872 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 16720 hiBox.ll.y: 18392 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 25080 hiBox.ll.y: 26752 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 25080 hiBox.ll.y: 26752 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 33440 hiBox.ll.y: 35112 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 38456 hiBox.ll.y: 40128 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 43472 hiBox.ll.y: 45144 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 51832 hiBox.ll.y: 53504 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 56848 hiBox.ll.y: 58520 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 56848 hiBox.ll.y: 58520 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 61864 hiBox.ll.y: 63536 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 61864 hiBox.ll.y: 63536 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 70224 hiBox.ll.y: 71896 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 70224 hiBox.ll.y: 71896 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 75240 hiBox.ll.y: 76912 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 75240 hiBox.ll.y: 76912 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 80256 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 80256 hiBox.ll.y: 81928 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 88616 hiBox.ll.y: 90288 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 96976 hiBox.ll.y: 98648 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 105336 hiBox.ll.y: 107008 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 110352 hiBox.ll.y: 112024 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 110352 hiBox.ll.y: 112024 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 115368 hiBox.ll.y: 117040 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 115368 hiBox.ll.y: 117040 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 123728 hiBox.ll.y: 125400 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 123728 hiBox.ll.y: 125400 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 128744 hiBox.ll.y: 130416 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 128744 hiBox.ll.y: 130416 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 133760 hiBox.ll.y: 135432 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 142120 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 142120 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 142120 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 142120 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 142120 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 142120 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 142120 hiBox.ll.y: 143792 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 147136 hiBox.ll.y: 148808 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 147136 hiBox.ll.y: 148808 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 147136 hiBox.ll.y: 148808 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 147136 hiBox.ll.y: 148808 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 147136 hiBox.ll.y: 148808 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 147136 hiBox.ll.y: 148808 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 152152 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 152152 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 152152 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 152152 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 152152 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 152152 hiBox.ll.y: 153824 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 168872 hiBox.ll.y: 170544 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 255816 hiBox.ll.y: 257488 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 341088 hiBox.ll.y: 342760 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 508288 hiBox.ll.y: 509960 
[03/05 17:46:13     42s] WARNING: loBox or hiBox assert error, loBox.ll.y: 581856 hiBox.ll.y: 583528 
[03/05 17:46:13     42s] Iteration 15: Total net bbox = 4.756e+04 (2.22e+04 2.53e+04)
[03/05 17:46:13     42s]               Est.  stn bbox = 6.032e+04 (2.79e+04 3.24e+04)
[03/05 17:46:13     42s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1125.7M
[03/05 17:46:13     42s] macro_flip: HPWL decrease ratio is 0.000000, horizontally flipped 0, vertically flipped 0
[03/05 17:46:13     42s] Iteration 16: Total net bbox = 4.809e+04 (2.27e+04 2.53e+04)
[03/05 17:46:13     42s]               Est.  stn bbox = 6.088e+04 (2.84e+04 3.25e+04)
[03/05 17:46:13     42s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1127.7M
[03/05 17:46:13     42s] *** cost = 4.809e+04 (2.27e+04 2.53e+04) (cpu for global=0:00:00.6) real=0:00:00.0***
[03/05 17:46:13     42s] Info: 0 clock gating cells identified, 0 (on average) moved 0/12
[03/05 17:46:13     42s] net ignore based on current view = 0
[03/05 17:46:13     42s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1127.7M
[03/05 17:46:13     42s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1122.6M
[03/05 17:46:13     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:1122.6M
[03/05 17:46:13     42s] z: 2, totalTracks: 1
[03/05 17:46:13     42s] z: 4, totalTracks: 1
[03/05 17:46:13     42s] z: 6, totalTracks: 1
[03/05 17:46:13     42s] z: 8, totalTracks: 1
[03/05 17:46:13     42s] #spOpts: N=32 
[03/05 17:46:13     42s] All LLGs are deleted
[03/05 17:46:13     42s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1122.6M
[03/05 17:46:13     42s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1122.6M
[03/05 17:46:13     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1122.6M
[03/05 17:46:13     42s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1122.6M
[03/05 17:46:13     42s] Core basic site is unit
[03/05 17:46:13     43s] SiteArray: non-trimmed site array dimensions = 346 x 3816
[03/05 17:46:13     43s] SiteArray: use 5,316,608 bytes
[03/05 17:46:13     43s] SiteArray: current memory after site array memory allocation 1127.7M
[03/05 17:46:13     43s] SiteArray: FP blocked sites are writable
[03/05 17:46:13     43s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/05 17:46:13     43s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1127.7M
[03/05 17:46:13     43s] Process 0 wires and vias for routing blockage and capacity analysis
[03/05 17:46:13     43s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1127.7M
[03/05 17:46:13     43s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.140, REAL:0.132, MEM:1127.7M
[03/05 17:46:13     43s] OPERPROF:     Starting CMU at level 3, MEM:1127.7M
[03/05 17:46:13     43s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1127.7M
[03/05 17:46:13     43s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.137, MEM:1127.7M
[03/05 17:46:13     43s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1127.7MB).
[03/05 17:46:13     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.149, MEM:1127.7M
[03/05 17:46:13     43s] *** Starting IO Refinement ...
[03/05 17:46:13     43s] **WARN: (IMPSP-6008):	There are no area I/O rows.
[03/05 17:46:13     43s] *** End IO Refinement (cpu=0:00:00.0, real=0:00:00.0, mem=1127.7M) ***
[03/05 17:46:13     43s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1127.7M
[03/05 17:46:13     43s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1127.7M
[03/05 17:46:13     43s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1122.6M
[03/05 17:46:13     43s] All LLGs are deleted
[03/05 17:46:13     43s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1122.6M
[03/05 17:46:13     43s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1122.6M
[03/05 17:46:13     43s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.007, MEM:1122.6M
[03/05 17:46:13     43s] INFO: #ExclusiveGroups=0
[03/05 17:46:13     43s] INFO: There are no Exclusive Groups.
[03/05 17:46:13     43s] *** Starting "NanoPlace(TM) placement v#2 (mem=1122.6M)" ...
[03/05 17:46:13     43s] No user-set net weight.
[03/05 17:46:13     43s] Net fanout histogram:
[03/05 17:46:13     43s] 2		: 215 (51.7%) nets
[03/05 17:46:13     43s] 3		: 94 (22.6%) nets
[03/05 17:46:13     43s] 4     -	14	: 98 (23.6%) nets
[03/05 17:46:13     43s] 15    -	39	: 5 (1.2%) nets
[03/05 17:46:13     43s] 40    -	79	: 4 (1.0%) nets
[03/05 17:46:13     43s] 80    -	159	: 0 (0.0%) nets
[03/05 17:46:13     43s] 160   -	319	: 0 (0.0%) nets
[03/05 17:46:13     43s] 320   -	639	: 0 (0.0%) nets
[03/05 17:46:13     43s] 640   -	1279	: 0 (0.0%) nets
[03/05 17:46:13     43s] 1280  -	2559	: 0 (0.0%) nets
[03/05 17:46:13     43s] 2560  -	5119	: 0 (0.0%) nets
[03/05 17:46:13     43s] 5120+		: 0 (0.0%) nets
[03/05 17:46:13     43s] no activity file in design. spp won't run.
[03/05 17:46:13     43s] Options: clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/05 17:46:13     43s] Scan chains were not defined.
[03/05 17:46:13     43s] z: 2, totalTracks: 1
[03/05 17:46:13     43s] z: 4, totalTracks: 1
[03/05 17:46:13     43s] z: 6, totalTracks: 1
[03/05 17:46:13     43s] z: 8, totalTracks: 1
[03/05 17:46:13     43s] #spOpts: N=32 
[03/05 17:46:13     43s] #std cell=371 (25 fixed + 346 movable) #buf cell=0 #inv cell=0 #block=8 (8 floating + 0 preplaced)
[03/05 17:46:13     43s] #ioInst=0 #net=416 #term=1679 #term/net=4.04, #fixedIo=25, #floatIo=0, #fixedPin=0, #floatPin=25
[03/05 17:46:13     43s] stdCell: 346 single + 0 double + 25 multi
[03/05 17:46:13     43s] Total standard cell length = 0.8255 (mm), area = 0.0014 (mm^2)
[03/05 17:46:13     43s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1122.6M
[03/05 17:46:13     43s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1122.6M
[03/05 17:46:13     43s] Core basic site is unit
[03/05 17:46:14     43s] SiteArray: non-trimmed site array dimensions = 346 x 3816
[03/05 17:46:14     43s] SiteArray: use 5,316,608 bytes
[03/05 17:46:14     43s] SiteArray: current memory after site array memory allocation 1127.7M
[03/05 17:46:14     43s] SiteArray: FP blocked sites are writable
[03/05 17:46:14     43s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/05 17:46:14     43s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1127.7M
[03/05 17:46:14     43s] Process 0 wires and vias for routing blockage and capacity analysis
[03/05 17:46:14     43s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1127.7M
[03/05 17:46:14     43s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.120, REAL:0.126, MEM:1127.7M
[03/05 17:46:14     43s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.170, REAL:0.173, MEM:1127.7M
[03/05 17:46:14     43s] Average module density = 0.212.
[03/05 17:46:14     43s] Density for the design = 0.212.
[03/05 17:46:14     43s]        = (stdcell_area 5431 sites (1380 um^2) + block_area 274479 sites (69757 um^2)) / alloc_area 1320336 sites (335555 um^2).
[03/05 17:46:14     43s] Pin Density = 0.001272.
[03/05 17:46:14     43s]             = total # of pins 1679 / total area 1320336.
[03/05 17:46:14     43s] OPERPROF: Starting spMPad at level 1, MEM:1127.7M
[03/05 17:46:14     43s] OPERPROF:   Starting spContextMPad at level 2, MEM:1127.7M
[03/05 17:46:14     43s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1127.7M
[03/05 17:46:14     43s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1127.7M
[03/05 17:46:14     43s] Initial padding reaches pin density 0.398 for top
[03/05 17:46:14     43s] InitPadU 0.212 -> 0.213 for top
[03/05 17:46:14     43s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1127.7M
[03/05 17:46:14     43s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.020, REAL:0.014, MEM:1127.7M
[03/05 17:46:14     43s] OPERPROF: Starting spInitNetWt at level 1, MEM:1127.7M
[03/05 17:46:14     43s] 0 delay mode for cte enabled initNetWt.
[03/05 17:46:14     43s] no activity file in design. spp won't run.
[03/05 17:46:14     43s] [spp] 0
[03/05 17:46:14     43s] [adp] 0:1:1:3
[03/05 17:46:14     43s] 0 delay mode for cte disabled initNetWt.
[03/05 17:46:14     43s] Applying critslk net weight for 0 nets ...
[03/05 17:46:14     43s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.010, REAL:0.007, MEM:1127.7M
[03/05 17:46:14     43s] Clock gating cells determined by native netlist tracing.
[03/05 17:46:14     43s] no activity file in design. spp won't run.
[03/05 17:46:14     43s] no activity file in design. spp won't run.
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] Iteration  1: Total net bbox = 2.645e+04 (1.50e+04 1.14e+04)
[03/05 17:46:14     43s]               Est.  stn bbox = 3.135e+04 (1.75e+04 1.38e+04)
[03/05 17:46:14     43s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1127.7M
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] Iteration  2: Total net bbox = 3.664e+04 (1.50e+04 2.16e+04)
[03/05 17:46:14     43s]               Est.  stn bbox = 4.544e+04 (1.75e+04 2.79e+04)
[03/05 17:46:14     43s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1127.7M
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] Iteration  3: Total net bbox = 3.967e+04 (1.92e+04 2.05e+04)
[03/05 17:46:14     43s]               Est.  stn bbox = 5.052e+04 (2.38e+04 2.67e+04)
[03/05 17:46:14     43s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1127.7M
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] Iteration  4: Total net bbox = 4.237e+04 (2.12e+04 2.11e+04)
[03/05 17:46:14     43s]               Est.  stn bbox = 5.423e+04 (2.66e+04 2.77e+04)
[03/05 17:46:14     43s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1127.7M
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] Iteration  5: Total net bbox = 4.327e+04 (2.12e+04 2.20e+04)
[03/05 17:46:14     43s]               Est.  stn bbox = 5.507e+04 (2.66e+04 2.84e+04)
[03/05 17:46:14     43s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1127.7M
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 81928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 81928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 81928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 81928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 225720 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 225720 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 371184 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 371184 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 371184 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 371184 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 514976 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 514976 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 371184 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 371184 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 514976 hiBox.ll.y: 514976 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 225720 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 371184 hiBox.ll.y: 371184 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 81928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 81928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 225720 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 371184 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 371184 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 514976 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 514976 
[03/05 17:46:14     43s] Iteration  6: Total net bbox = 4.467e+04 (2.12e+04 2.34e+04)
[03/05 17:46:14     43s]               Est.  stn bbox = 5.676e+04 (2.66e+04 3.01e+04)
[03/05 17:46:14     43s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1127.7M
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 514976 hiBox.ll.y: 514976 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 514976 hiBox.ll.y: 514976 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 225720 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 371184 hiBox.ll.y: 371184 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 225720 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 371184 hiBox.ll.y: 371184 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 225720 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 299288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 371184 hiBox.ll.y: 371184 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] Iteration  7: Total net bbox = 4.495e+04 (2.15e+04 2.34e+04)
[03/05 17:46:14     43s]               Est.  stn bbox = 5.717e+04 (2.70e+04 3.01e+04)
[03/05 17:46:14     43s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1127.7M
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 45144 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 45144 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 45144 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 45144 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 117040 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 117040 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 117040 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 117040 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 117040 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 117040 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 188936 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 188936 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 262504 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 262504 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 334400 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 299288 hiBox.ll.y: 334400 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 371184 hiBox.ll.y: 406296 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 371184 hiBox.ll.y: 406296 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 478192 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 478192 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 514976 hiBox.ll.y: 551760 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 514976 hiBox.ll.y: 551760 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 81928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 81928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 188936 hiBox.ll.y: 225720 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 334400 hiBox.ll.y: 371184 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 406296 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 478192 hiBox.ll.y: 514976 
[03/05 17:46:14     43s] Iteration  8: Total net bbox = 4.577e+04 (2.15e+04 2.43e+04)
[03/05 17:46:14     43s]               Est.  stn bbox = 5.817e+04 (2.70e+04 3.11e+04)
[03/05 17:46:14     43s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1127.7M
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 551760 hiBox.ll.y: 551760 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 551760 hiBox.ll.y: 551760 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 117040 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 117040 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 117040 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 117040 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 514976 hiBox.ll.y: 514976 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 514976 hiBox.ll.y: 514976 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 225720 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 334400 hiBox.ll.y: 334400 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 406296 hiBox.ll.y: 406296 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 225720 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 334400 hiBox.ll.y: 334400 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 406296 hiBox.ll.y: 406296 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 225720 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 334400 hiBox.ll.y: 334400 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 406296 hiBox.ll.y: 406296 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 225720 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 334400 hiBox.ll.y: 334400 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 406296 hiBox.ll.y: 406296 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 225720 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 334400 hiBox.ll.y: 334400 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 406296 hiBox.ll.y: 406296 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 117040 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 117040 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 514976 hiBox.ll.y: 514976 
[03/05 17:46:14     43s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/05 17:46:14     43s] enableMT= 3
[03/05 17:46:14     43s] useHNameCompare= 3 (lazy mode)
[03/05 17:46:14     43s] doMTMainInit= 1
[03/05 17:46:14     43s] doMTFlushLazyWireDelete= 1
[03/05 17:46:14     43s] useFastLRoute= 0
[03/05 17:46:14     43s] useFastCRoute= 1
[03/05 17:46:14     43s] doMTNetInitAdjWires= 1
[03/05 17:46:14     43s] wireMPoolNoThreadCheck= 1
[03/05 17:46:14     43s] allMPoolNoThreadCheck= 1
[03/05 17:46:14     43s] doNotUseMPoolInCRoute= 1
[03/05 17:46:14     43s] doMTSprFixZeroViaCodes= 1
[03/05 17:46:14     43s] doMTDtrRoute1CleanupA= 1
[03/05 17:46:14     43s] doMTDtrRoute1CleanupB= 1
[03/05 17:46:14     43s] doMTWireLenCalc= 0
[03/05 17:46:14     43s] doSkipQALenRecalc= 1
[03/05 17:46:14     43s] doMTMainCleanup= 1
[03/05 17:46:14     43s] doMTMoveCellTermsToMSLayer= 1
[03/05 17:46:14     43s] doMTConvertWiresToNewViaCode= 1
[03/05 17:46:14     43s] doMTRemoveAntenna= 1
[03/05 17:46:14     43s] doMTCheckConnectivity= 1
[03/05 17:46:14     43s] enableRuntimeLog= 0
[03/05 17:46:14     43s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/05 17:46:14     43s] Iteration  9: Total net bbox = 4.616e+04 (2.19e+04 2.43e+04)
[03/05 17:46:14     43s]               Est.  stn bbox = 5.865e+04 (2.75e+04 3.11e+04)
[03/05 17:46:14     43s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1128.7M
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 26752 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 26752 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 26752 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 26752 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 63536 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 63536 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 98648 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 98648 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 98648 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 98648 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 135432 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 135432 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 170544 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 170544 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 244112 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 225720 hiBox.ll.y: 244112 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 334400 hiBox.ll.y: 352792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 334400 hiBox.ll.y: 352792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 406296 hiBox.ll.y: 424688 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 406296 hiBox.ll.y: 424688 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 459800 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 443080 hiBox.ll.y: 459800 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 514976 hiBox.ll.y: 533368 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 514976 hiBox.ll.y: 533368 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 551760 hiBox.ll.y: 570152 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 551760 hiBox.ll.y: 570152 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 45144 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 81928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 81928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 98648 hiBox.ll.y: 117040 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 244112 hiBox.ll.y: 262504 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 316008 hiBox.ll.y: 334400 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 424688 hiBox.ll.y: 443080 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 459800 hiBox.ll.y: 478192 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 533368 hiBox.ll.y: 551760 
[03/05 17:46:14     43s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/05 17:46:14     43s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/05 17:46:14     43s] Iteration 10: Total net bbox = 4.668e+04 (2.19e+04 2.48e+04)
[03/05 17:46:14     43s]               Est.  stn bbox = 5.931e+04 (2.75e+04 3.18e+04)
[03/05 17:46:14     43s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1128.7M
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 570152 hiBox.ll.y: 570152 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 570152 hiBox.ll.y: 570152 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 135432 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 135432 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 135432 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 135432 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 135432 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 135432 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 26752 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 45144 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 63536 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 98648 hiBox.ll.y: 98648 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 117040 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 135432 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 26752 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 45144 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 63536 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 98648 hiBox.ll.y: 98648 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 117040 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 135432 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 551760 hiBox.ll.y: 551760 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 551760 hiBox.ll.y: 551760 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 244112 hiBox.ll.y: 244112 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 334400 hiBox.ll.y: 334400 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 424688 hiBox.ll.y: 424688 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 478192 hiBox.ll.y: 478192 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 10032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 81928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 244112 hiBox.ll.y: 244112 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 334400 hiBox.ll.y: 334400 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 424688 hiBox.ll.y: 424688 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 478192 hiBox.ll.y: 478192 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 135432 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 135432 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 135432 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 135432 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 551760 hiBox.ll.y: 551760 
[03/05 17:46:14     43s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/05 17:46:14     43s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/05 17:46:14     43s] Iteration 11: Total net bbox = 4.710e+04 (2.23e+04 2.48e+04)
[03/05 17:46:14     43s]               Est.  stn bbox = 5.978e+04 (2.80e+04 3.18e+04)
[03/05 17:46:14     43s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1128.7M
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 18392 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 18392 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 18392 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 18392 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 18392 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 18392 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 35112 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 35112 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 35112 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 35112 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 53504 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 53504 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 53504 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 53504 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 71896 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 71896 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 71896 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 71896 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 90288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 90288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 90288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 90288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 98648 hiBox.ll.y: 107008 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 98648 hiBox.ll.y: 107008 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 98648 hiBox.ll.y: 107008 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 98648 hiBox.ll.y: 107008 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 125400 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 125400 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 125400 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 125400 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 143792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 162184 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 153824 hiBox.ll.y: 162184 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 244112 hiBox.ll.y: 252472 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 244112 hiBox.ll.y: 252472 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 334400 hiBox.ll.y: 342760 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 334400 hiBox.ll.y: 342760 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 424688 hiBox.ll.y: 433048 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 424688 hiBox.ll.y: 433048 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 478192 hiBox.ll.y: 486552 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 478192 hiBox.ll.y: 486552 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 551760 hiBox.ll.y: 560120 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 551760 hiBox.ll.y: 560120 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 570152 hiBox.ll.y: 578512 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 570152 hiBox.ll.y: 578512 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 18392 hiBox.ll.y: 26752 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 18392 hiBox.ll.y: 26752 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 35112 hiBox.ll.y: 45144 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 35112 hiBox.ll.y: 45144 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 53504 hiBox.ll.y: 63536 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 53504 hiBox.ll.y: 63536 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 71896 hiBox.ll.y: 81928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 71896 hiBox.ll.y: 81928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 90288 hiBox.ll.y: 98648 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 90288 hiBox.ll.y: 98648 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 107008 hiBox.ll.y: 117040 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 107008 hiBox.ll.y: 117040 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 125400 hiBox.ll.y: 135432 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 125400 hiBox.ll.y: 135432 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 162184 hiBox.ll.y: 170544 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 252472 hiBox.ll.y: 262504 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 324368 hiBox.ll.y: 334400 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 414656 hiBox.ll.y: 424688 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 486552 hiBox.ll.y: 496584 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 560120 hiBox.ll.y: 570152 
[03/05 17:46:14     43s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/05 17:46:14     43s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/05 17:46:14     43s] Iteration 12: Total net bbox = 4.743e+04 (2.23e+04 2.51e+04)
[03/05 17:46:14     43s]               Est.  stn bbox = 6.018e+04 (2.80e+04 3.22e+04)
[03/05 17:46:14     43s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1128.7M
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 13376 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 13376 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 18392 hiBox.ll.y: 21736 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 18392 hiBox.ll.y: 21736 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 18392 hiBox.ll.y: 21736 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 18392 hiBox.ll.y: 21736 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 30096 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 30096 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 30096 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 30096 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 35112 hiBox.ll.y: 40128 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 35112 hiBox.ll.y: 40128 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 48488 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 48488 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 48488 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 48488 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 53504 hiBox.ll.y: 58520 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 53504 hiBox.ll.y: 58520 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 53504 hiBox.ll.y: 58520 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 53504 hiBox.ll.y: 58520 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 66880 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 66880 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 66880 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 66880 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 71896 hiBox.ll.y: 76912 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 71896 hiBox.ll.y: 76912 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 85272 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 85272 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 85272 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 85272 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 90288 hiBox.ll.y: 93632 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 90288 hiBox.ll.y: 93632 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 98648 hiBox.ll.y: 101992 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 98648 hiBox.ll.y: 101992 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 98648 hiBox.ll.y: 101992 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 98648 hiBox.ll.y: 101992 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 107008 hiBox.ll.y: 112024 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 107008 hiBox.ll.y: 112024 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 107008 hiBox.ll.y: 112024 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 107008 hiBox.ll.y: 112024 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 120384 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 120384 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 125400 hiBox.ll.y: 130416 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 125400 hiBox.ll.y: 130416 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 125400 hiBox.ll.y: 130416 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 125400 hiBox.ll.y: 130416 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 138776 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 138776 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 138776 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 138776 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 148808 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 148808 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 148808 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 148808 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 148808 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 148808 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 148808 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 148808 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 148808 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 148808 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 148808 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 148808 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 162184 hiBox.ll.y: 165528 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 162184 hiBox.ll.y: 165528 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 252472 hiBox.ll.y: 257488 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 252472 hiBox.ll.y: 257488 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 334400 hiBox.ll.y: 337744 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 334400 hiBox.ll.y: 337744 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 424688 hiBox.ll.y: 428032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 424688 hiBox.ll.y: 428032 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 496584 hiBox.ll.y: 499928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 496584 hiBox.ll.y: 499928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 570152 hiBox.ll.y: 573496 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 570152 hiBox.ll.y: 573496 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 578512 hiBox.ll.y: 583528 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 578512 hiBox.ll.y: 583528 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 13376 hiBox.ll.y: 18392 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 21736 hiBox.ll.y: 26752 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 21736 hiBox.ll.y: 26752 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 30096 hiBox.ll.y: 35112 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 30096 hiBox.ll.y: 35112 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 40128 hiBox.ll.y: 45144 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 48488 hiBox.ll.y: 53504 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 48488 hiBox.ll.y: 53504 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 58520 hiBox.ll.y: 63536 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 58520 hiBox.ll.y: 63536 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 66880 hiBox.ll.y: 71896 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 66880 hiBox.ll.y: 71896 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 76912 hiBox.ll.y: 81928 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 85272 hiBox.ll.y: 90288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 85272 hiBox.ll.y: 90288 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 93632 hiBox.ll.y: 98648 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 101992 hiBox.ll.y: 107008 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 101992 hiBox.ll.y: 107008 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 112024 hiBox.ll.y: 117040 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 120384 hiBox.ll.y: 125400 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 120384 hiBox.ll.y: 125400 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 130416 hiBox.ll.y: 135432 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 130416 hiBox.ll.y: 135432 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 138776 hiBox.ll.y: 143792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 138776 hiBox.ll.y: 143792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 138776 hiBox.ll.y: 143792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 138776 hiBox.ll.y: 143792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 138776 hiBox.ll.y: 143792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 138776 hiBox.ll.y: 143792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 138776 hiBox.ll.y: 143792 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 153824 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 165528 hiBox.ll.y: 170544 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 247456 hiBox.ll.y: 252472 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 337744 hiBox.ll.y: 342760 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 428032 hiBox.ll.y: 433048 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 499928 hiBox.ll.y: 504944 
[03/05 17:46:14     43s] WARNING: loBox or hiBox assert error, loBox.ll.y: 573496 hiBox.ll.y: 578512 
[03/05 17:46:14     44s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/05 17:46:14     44s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/05 17:46:14     44s] Iteration 13: Total net bbox = 4.747e+04 (2.23e+04 2.51e+04)
[03/05 17:46:14     44s]               Est.  stn bbox = 6.023e+04 (2.80e+04 3.22e+04)
[03/05 17:46:14     44s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1128.7M
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 11704 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 10032 hiBox.ll.y: 11704 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 18392 hiBox.ll.y: 20064 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 18392 hiBox.ll.y: 20064 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 21736 hiBox.ll.y: 23408 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 21736 hiBox.ll.y: 23408 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 21736 hiBox.ll.y: 23408 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 21736 hiBox.ll.y: 23408 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 28424 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 28424 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 28424 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 26752 hiBox.ll.y: 28424 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 30096 hiBox.ll.y: 31768 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 30096 hiBox.ll.y: 31768 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 30096 hiBox.ll.y: 31768 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 30096 hiBox.ll.y: 31768 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 30096 hiBox.ll.y: 31768 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 30096 hiBox.ll.y: 31768 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 35112 hiBox.ll.y: 36784 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 35112 hiBox.ll.y: 36784 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 40128 hiBox.ll.y: 41800 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 40128 hiBox.ll.y: 41800 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 46816 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 45144 hiBox.ll.y: 46816 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 48488 hiBox.ll.y: 50160 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 48488 hiBox.ll.y: 50160 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 48488 hiBox.ll.y: 50160 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 48488 hiBox.ll.y: 50160 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 53504 hiBox.ll.y: 55176 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 53504 hiBox.ll.y: 55176 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 53504 hiBox.ll.y: 55176 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 53504 hiBox.ll.y: 55176 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 58520 hiBox.ll.y: 60192 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 58520 hiBox.ll.y: 60192 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 65208 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 65208 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 65208 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 63536 hiBox.ll.y: 65208 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 66880 hiBox.ll.y: 68552 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 66880 hiBox.ll.y: 68552 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 66880 hiBox.ll.y: 68552 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 66880 hiBox.ll.y: 68552 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 71896 hiBox.ll.y: 73568 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 71896 hiBox.ll.y: 73568 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 76912 hiBox.ll.y: 78584 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 76912 hiBox.ll.y: 78584 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 83600 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 81928 hiBox.ll.y: 83600 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 85272 hiBox.ll.y: 86944 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 85272 hiBox.ll.y: 86944 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 85272 hiBox.ll.y: 86944 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 85272 hiBox.ll.y: 86944 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 90288 hiBox.ll.y: 91960 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 90288 hiBox.ll.y: 91960 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 93632 hiBox.ll.y: 95304 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 93632 hiBox.ll.y: 95304 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 98648 hiBox.ll.y: 100320 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 98648 hiBox.ll.y: 100320 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 101992 hiBox.ll.y: 103664 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 101992 hiBox.ll.y: 103664 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 101992 hiBox.ll.y: 103664 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 101992 hiBox.ll.y: 103664 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 107008 hiBox.ll.y: 108680 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 107008 hiBox.ll.y: 108680 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 107008 hiBox.ll.y: 108680 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 107008 hiBox.ll.y: 108680 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 112024 hiBox.ll.y: 113696 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 112024 hiBox.ll.y: 113696 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 118712 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 117040 hiBox.ll.y: 118712 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 120384 hiBox.ll.y: 122056 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 120384 hiBox.ll.y: 122056 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 125400 hiBox.ll.y: 127072 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 125400 hiBox.ll.y: 127072 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 125400 hiBox.ll.y: 127072 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 125400 hiBox.ll.y: 127072 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 130416 hiBox.ll.y: 132088 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 130416 hiBox.ll.y: 132088 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 130416 hiBox.ll.y: 132088 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 130416 hiBox.ll.y: 132088 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 137104 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 137104 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 137104 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 135432 hiBox.ll.y: 137104 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 138776 hiBox.ll.y: 140448 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 138776 hiBox.ll.y: 140448 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 138776 hiBox.ll.y: 140448 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 138776 hiBox.ll.y: 140448 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 145464 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 145464 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 145464 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 145464 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 145464 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 145464 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 145464 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 145464 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 145464 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 143792 hiBox.ll.y: 145464 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 150480 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 150480 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 150480 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 150480 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 150480 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 150480 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 150480 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 150480 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 150480 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 150480 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 150480 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 148808 hiBox.ll.y: 150480 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 170544 hiBox.ll.y: 172216 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 170544 hiBox.ll.y: 172216 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 252472 hiBox.ll.y: 254144 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 252472 hiBox.ll.y: 254144 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 337744 hiBox.ll.y: 339416 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 337744 hiBox.ll.y: 339416 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 428032 hiBox.ll.y: 429704 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 428032 hiBox.ll.y: 429704 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 504944 hiBox.ll.y: 506616 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 504944 hiBox.ll.y: 506616 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 578512 hiBox.ll.y: 580184 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 578512 hiBox.ll.y: 580184 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 583528 hiBox.ll.y: 585200 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 583528 hiBox.ll.y: 585200 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 15048 hiBox.ll.y: 18392 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 20064 hiBox.ll.y: 21736 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 23408 hiBox.ll.y: 26752 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 23408 hiBox.ll.y: 26752 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 28424 hiBox.ll.y: 30096 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 28424 hiBox.ll.y: 30096 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 31768 hiBox.ll.y: 35112 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 31768 hiBox.ll.y: 35112 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 36784 hiBox.ll.y: 40128 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 41800 hiBox.ll.y: 45144 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 46816 hiBox.ll.y: 48488 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 50160 hiBox.ll.y: 53504 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 50160 hiBox.ll.y: 53504 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 55176 hiBox.ll.y: 58520 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 55176 hiBox.ll.y: 58520 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 60192 hiBox.ll.y: 63536 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 60192 hiBox.ll.y: 63536 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 65208 hiBox.ll.y: 66880 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 65208 hiBox.ll.y: 66880 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 68552 hiBox.ll.y: 71896 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 68552 hiBox.ll.y: 71896 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 73568 hiBox.ll.y: 76912 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 78584 hiBox.ll.y: 81928 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 83600 hiBox.ll.y: 85272 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 83600 hiBox.ll.y: 85272 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 86944 hiBox.ll.y: 90288 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 91960 hiBox.ll.y: 93632 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 95304 hiBox.ll.y: 98648 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 100320 hiBox.ll.y: 101992 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 103664 hiBox.ll.y: 107008 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 103664 hiBox.ll.y: 107008 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 108680 hiBox.ll.y: 112024 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 108680 hiBox.ll.y: 112024 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 113696 hiBox.ll.y: 117040 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 118712 hiBox.ll.y: 120384 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 122056 hiBox.ll.y: 125400 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 127072 hiBox.ll.y: 130416 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 127072 hiBox.ll.y: 130416 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 132088 hiBox.ll.y: 135432 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 132088 hiBox.ll.y: 135432 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 137104 hiBox.ll.y: 138776 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 137104 hiBox.ll.y: 138776 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 140448 hiBox.ll.y: 143792 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 140448 hiBox.ll.y: 143792 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 140448 hiBox.ll.y: 143792 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 140448 hiBox.ll.y: 143792 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 140448 hiBox.ll.y: 143792 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 140448 hiBox.ll.y: 143792 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 140448 hiBox.ll.y: 143792 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 148808 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 148808 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 148808 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 148808 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 148808 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 153824 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 153824 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 153824 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 153824 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 153824 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 153824 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 167200 hiBox.ll.y: 170544 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 254144 hiBox.ll.y: 257488 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 339416 hiBox.ll.y: 342760 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 426360 hiBox.ll.y: 428032 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 506616 hiBox.ll.y: 509960 
[03/05 17:46:14     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 580184 hiBox.ll.y: 583528 
[03/05 17:46:14     44s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/05 17:46:14     44s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/05 17:46:15     44s] Iteration 14: Total net bbox = 4.756e+04 (2.23e+04 2.52e+04)
[03/05 17:46:15     44s]               Est.  stn bbox = 6.033e+04 (2.80e+04 3.23e+04)
[03/05 17:46:15     44s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1131.7M
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 23408 hiBox.ll.y: 25080 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 23408 hiBox.ll.y: 25080 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 31768 hiBox.ll.y: 33440 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 31768 hiBox.ll.y: 33440 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 31768 hiBox.ll.y: 33440 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 31768 hiBox.ll.y: 33440 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 36784 hiBox.ll.y: 38456 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 36784 hiBox.ll.y: 38456 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 41800 hiBox.ll.y: 43472 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 41800 hiBox.ll.y: 43472 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 50160 hiBox.ll.y: 51832 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 50160 hiBox.ll.y: 51832 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 50160 hiBox.ll.y: 51832 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 50160 hiBox.ll.y: 51832 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 55176 hiBox.ll.y: 56848 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 55176 hiBox.ll.y: 56848 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 55176 hiBox.ll.y: 56848 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 55176 hiBox.ll.y: 56848 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 60192 hiBox.ll.y: 61864 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 60192 hiBox.ll.y: 61864 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 68552 hiBox.ll.y: 70224 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 68552 hiBox.ll.y: 70224 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 68552 hiBox.ll.y: 70224 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 68552 hiBox.ll.y: 70224 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 73568 hiBox.ll.y: 75240 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 73568 hiBox.ll.y: 75240 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 78584 hiBox.ll.y: 80256 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 78584 hiBox.ll.y: 80256 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 86944 hiBox.ll.y: 88616 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 86944 hiBox.ll.y: 88616 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 95304 hiBox.ll.y: 96976 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 95304 hiBox.ll.y: 96976 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 103664 hiBox.ll.y: 105336 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 103664 hiBox.ll.y: 105336 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 103664 hiBox.ll.y: 105336 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 103664 hiBox.ll.y: 105336 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 108680 hiBox.ll.y: 110352 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 108680 hiBox.ll.y: 110352 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 108680 hiBox.ll.y: 110352 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 108680 hiBox.ll.y: 110352 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 113696 hiBox.ll.y: 115368 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 113696 hiBox.ll.y: 115368 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 122056 hiBox.ll.y: 123728 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 122056 hiBox.ll.y: 123728 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 127072 hiBox.ll.y: 128744 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 127072 hiBox.ll.y: 128744 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 127072 hiBox.ll.y: 128744 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 127072 hiBox.ll.y: 128744 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 132088 hiBox.ll.y: 133760 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 132088 hiBox.ll.y: 133760 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 132088 hiBox.ll.y: 133760 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 132088 hiBox.ll.y: 133760 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 140448 hiBox.ll.y: 142120 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 140448 hiBox.ll.y: 142120 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 140448 hiBox.ll.y: 142120 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 140448 hiBox.ll.y: 142120 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 147136 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 147136 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 147136 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 147136 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 147136 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 147136 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 147136 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 147136 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 147136 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 147136 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 147136 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 147136 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 147136 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 147136 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 145464 hiBox.ll.y: 147136 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 152152 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 152152 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 152152 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 152152 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 152152 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 152152 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 152152 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 152152 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 152152 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 152152 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 152152 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 150480 hiBox.ll.y: 152152 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 254144 hiBox.ll.y: 255816 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 254144 hiBox.ll.y: 255816 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 339416 hiBox.ll.y: 341088 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 339416 hiBox.ll.y: 341088 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 506616 hiBox.ll.y: 508288 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 506616 hiBox.ll.y: 508288 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 585200 hiBox.ll.y: 586872 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 585200 hiBox.ll.y: 586872 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 16720 hiBox.ll.y: 18392 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 25080 hiBox.ll.y: 26752 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 25080 hiBox.ll.y: 26752 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 33440 hiBox.ll.y: 35112 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 38456 hiBox.ll.y: 40128 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 43472 hiBox.ll.y: 45144 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 51832 hiBox.ll.y: 53504 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 51832 hiBox.ll.y: 53504 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 56848 hiBox.ll.y: 58520 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 61864 hiBox.ll.y: 63536 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 61864 hiBox.ll.y: 63536 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 70224 hiBox.ll.y: 71896 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 70224 hiBox.ll.y: 71896 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 75240 hiBox.ll.y: 76912 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 80256 hiBox.ll.y: 81928 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 88616 hiBox.ll.y: 90288 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 96976 hiBox.ll.y: 98648 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 105336 hiBox.ll.y: 107008 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 105336 hiBox.ll.y: 107008 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 110352 hiBox.ll.y: 112024 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 110352 hiBox.ll.y: 112024 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 115368 hiBox.ll.y: 117040 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 123728 hiBox.ll.y: 125400 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 128744 hiBox.ll.y: 130416 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 128744 hiBox.ll.y: 130416 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 133760 hiBox.ll.y: 135432 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 133760 hiBox.ll.y: 135432 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 142120 hiBox.ll.y: 143792 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 142120 hiBox.ll.y: 143792 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 142120 hiBox.ll.y: 143792 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 142120 hiBox.ll.y: 143792 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 142120 hiBox.ll.y: 143792 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 142120 hiBox.ll.y: 143792 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 142120 hiBox.ll.y: 143792 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 147136 hiBox.ll.y: 148808 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 147136 hiBox.ll.y: 148808 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 147136 hiBox.ll.y: 148808 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 147136 hiBox.ll.y: 148808 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 147136 hiBox.ll.y: 148808 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 152152 hiBox.ll.y: 153824 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 152152 hiBox.ll.y: 153824 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 152152 hiBox.ll.y: 153824 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 152152 hiBox.ll.y: 153824 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 152152 hiBox.ll.y: 153824 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 152152 hiBox.ll.y: 153824 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 168872 hiBox.ll.y: 170544 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 255816 hiBox.ll.y: 257488 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 341088 hiBox.ll.y: 342760 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 508288 hiBox.ll.y: 509960 
[03/05 17:46:15     44s] WARNING: loBox or hiBox assert error, loBox.ll.y: 581856 hiBox.ll.y: 583528 
[03/05 17:46:15     44s] Iteration 15: Total net bbox = 4.754e+04 (2.23e+04 2.52e+04)
[03/05 17:46:15     44s]               Est.  stn bbox = 6.031e+04 (2.80e+04 3.23e+04)
[03/05 17:46:15     44s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1131.7M
[03/05 17:46:15     44s] macro_flip: HPWL decrease ratio is 0.000000, horizontally flipped 0, vertically flipped 0
[03/05 17:46:15     44s] Iteration 16: Total net bbox = 4.809e+04 (2.28e+04 2.53e+04)
[03/05 17:46:15     44s]               Est.  stn bbox = 6.088e+04 (2.85e+04 3.24e+04)
[03/05 17:46:15     44s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1131.7M
[03/05 17:46:15     44s] *** cost = 4.809e+04 (2.28e+04 2.53e+04) (cpu for global=0:00:00.9) real=0:00:01.0***
[03/05 17:46:15     44s] Info: 0 clock gating cells identified, 0 (on average) moved 0/12
[03/05 17:46:15     44s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1131.7M
[03/05 17:46:15     44s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1126.6M
[03/05 17:46:15     44s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/05 17:46:15     44s] Type 'man IMPSP-9025' for more detail.
[03/05 17:46:15     44s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1126.6M
[03/05 17:46:15     44s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1126.6M
[03/05 17:46:15     44s] z: 2, totalTracks: 1
[03/05 17:46:15     44s] z: 4, totalTracks: 1
[03/05 17:46:15     44s] z: 6, totalTracks: 1
[03/05 17:46:15     44s] z: 8, totalTracks: 1
[03/05 17:46:15     44s] #spOpts: N=32 mergeVia=F 
[03/05 17:46:15     44s] All LLGs are deleted
[03/05 17:46:15     44s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1126.6M
[03/05 17:46:15     44s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1126.6M
[03/05 17:46:15     44s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1126.6M
[03/05 17:46:15     44s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1126.6M
[03/05 17:46:15     44s] Core basic site is unit
[03/05 17:46:15     44s] SiteArray: non-trimmed site array dimensions = 346 x 3816
[03/05 17:46:15     44s] SiteArray: use 5,316,608 bytes
[03/05 17:46:15     44s] SiteArray: current memory after site array memory allocation 1131.7M
[03/05 17:46:15     44s] SiteArray: FP blocked sites are writable
[03/05 17:46:15     44s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/05 17:46:15     44s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1131.7M
[03/05 17:46:15     44s] Process 0 wires and vias for routing blockage and capacity analysis
[03/05 17:46:15     44s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1131.7M
[03/05 17:46:15     44s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.120, REAL:0.123, MEM:1131.7M
[03/05 17:46:15     44s] OPERPROF:       Starting CMU at level 4, MEM:1131.7M
[03/05 17:46:15     44s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1131.7M
[03/05 17:46:15     44s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.128, MEM:1131.7M
[03/05 17:46:15     44s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1131.7MB).
[03/05 17:46:15     44s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.130, REAL:0.146, MEM:1131.7M
[03/05 17:46:15     44s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.130, REAL:0.146, MEM:1131.7M
[03/05 17:46:15     44s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31430.1
[03/05 17:46:15     44s] OPERPROF: Starting RefinePlace at level 1, MEM:1131.7M
[03/05 17:46:15     44s] *** Starting refinePlace (0:00:44.3 mem=1131.7M) ***
[03/05 17:46:15     44s] Total net bbox length = 4.809e+04 (2.281e+04 2.528e+04) (ext = 1.350e+04)
[03/05 17:46:15     44s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/05 17:46:15     44s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1131.7M
[03/05 17:46:15     44s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1131.7M
[03/05 17:46:15     44s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1131.7M
[03/05 17:46:15     44s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.001, MEM:1131.7M
[03/05 17:46:15     44s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1131.7M
[03/05 17:46:15     44s] Starting refinePlace ...
[03/05 17:46:15     44s] 
[03/05 17:46:15     44s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/05 17:46:15     44s] ** Cut row section cpu time 0:00:00.0.
[03/05 17:46:15     44s]    Spread Effort: high, standalone mode, useDDP on.
[03/05 17:46:15     44s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1131.7MB) @(0:00:44.4 - 0:00:44.4).
[03/05 17:46:15     44s] Move report: preRPlace moves 334 insts, mean move: 2.01 um, max move: 10.03 um
[03/05 17:46:15     44s] 	Max move on inst (rptr_empty/g3526): (150.33, 76.91) --> (143.64, 73.57)
[03/05 17:46:15     44s] 	Length: 5 sites, height: 1 rows, site name: unit, cell type: INVX1_RVT
[03/05 17:46:15     44s] wireLenOptFixPriorityInst 0 inst fixed
[03/05 17:46:15     44s] Placement tweakage begins.
[03/05 17:46:15     44s] wire length = 4.127e+04
[03/05 17:46:15     44s] wire length = 4.068e+04
[03/05 17:46:15     44s] Placement tweakage ends.
[03/05 17:46:15     44s] Move report: tweak moves 193 insts, mean move: 3.53 um, max move: 22.65 um
[03/05 17:46:15     44s] 	Max move on inst (sync_w2r/rq2_wptr_reg_0_): (150.63, 85.27) --> (146.38, 103.66)
[03/05 17:46:15     44s] 
[03/05 17:46:15     44s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/05 17:46:15     44s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/05 17:46:15     44s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1131.7MB) @(0:00:44.4 - 0:00:44.4).
[03/05 17:46:15     44s] Move report: Detail placement moves 332 insts, mean move: 2.70 um, max move: 22.34 um
[03/05 17:46:15     44s] 	Max move on inst (sync_w2r/rq2_wptr_reg_0_): (150.33, 85.27) --> (146.38, 103.66)
[03/05 17:46:15     44s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1131.7MB
[03/05 17:46:15     44s] Statistics of distance of Instance movement in refine placement:
[03/05 17:46:15     44s]   maximum (X+Y) =        22.34 um
[03/05 17:46:15     44s]   inst (sync_w2r/rq2_wptr_reg_0_) with max move: (150.328, 85.272) -> (146.376, 103.664)
[03/05 17:46:15     44s]   mean    (X+Y) =         2.70 um
[03/05 17:46:15     44s] Total instances flipped for legalization: 14
[03/05 17:46:15     44s] Summary Report:
[03/05 17:46:15     44s] Instances move: 332 (out of 354 movable)
[03/05 17:46:15     44s] Instances flipped: 14
[03/05 17:46:15     44s] Mean displacement: 2.70 um
[03/05 17:46:15     44s] Max displacement: 22.34 um (Instance: sync_w2r/rq2_wptr_reg_0_) (150.328, 85.272) -> (146.376, 103.664)
[03/05 17:46:15     44s] 	Length: 28 sites, height: 1 rows, site name: unit, cell type: DFFARX1_RVT
[03/05 17:46:15     44s] Total instances moved : 332
[03/05 17:46:15     44s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.080, REAL:0.079, MEM:1131.7M
[03/05 17:46:15     44s] Total net bbox length = 4.789e+04 (2.257e+04 2.532e+04) (ext = 1.350e+04)
[03/05 17:46:15     44s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1131.7MB
[03/05 17:46:15     44s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1131.7MB) @(0:00:44.3 - 0:00:44.4).
[03/05 17:46:15     44s] *** Finished refinePlace (0:00:44.4 mem=1131.7M) ***
[03/05 17:46:15     44s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31430.1
[03/05 17:46:15     44s] OPERPROF: Finished RefinePlace at level 1, CPU:0.100, REAL:0.088, MEM:1131.7M
[03/05 17:46:15     44s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1131.7M
[03/05 17:46:15     44s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1131.7M
[03/05 17:46:15     44s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1126.6M
[03/05 17:46:15     44s] All LLGs are deleted
[03/05 17:46:15     44s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1126.6M
[03/05 17:46:15     44s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1126.6M
[03/05 17:46:15     44s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.007, MEM:1126.6M
[03/05 17:46:15     44s] *** End of Placement (cpu=0:00:01.4, real=0:00:02.0, mem=1126.6M) ***
[03/05 17:46:15     44s] z: 2, totalTracks: 1
[03/05 17:46:15     44s] z: 4, totalTracks: 1
[03/05 17:46:15     44s] z: 6, totalTracks: 1
[03/05 17:46:15     44s] z: 8, totalTracks: 1
[03/05 17:46:15     44s] #spOpts: N=32 mergeVia=F 
[03/05 17:46:15     44s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1126.6M
[03/05 17:46:15     44s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1126.6M
[03/05 17:46:15     44s] Core basic site is unit
[03/05 17:46:15     44s] SiteArray: non-trimmed site array dimensions = 346 x 3816
[03/05 17:46:15     44s] SiteArray: use 5,316,608 bytes
[03/05 17:46:15     44s] SiteArray: current memory after site array memory allocation 1131.7M
[03/05 17:46:15     44s] SiteArray: FP blocked sites are writable
[03/05 17:46:15     44s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/05 17:46:15     44s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1131.7M
[03/05 17:46:15     44s] Process 0 wires and vias for routing blockage and capacity analysis
[03/05 17:46:15     44s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1131.7M
[03/05 17:46:15     44s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.120, REAL:0.124, MEM:1131.7M
[03/05 17:46:15     44s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.129, MEM:1131.7M
[03/05 17:46:15     44s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1131.7M
[03/05 17:46:15     44s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.020, REAL:0.012, MEM:1131.7M
[03/05 17:46:15     44s] default core: bins with density > 0.750 = 19.43 % ( 238 / 1225 )
[03/05 17:46:15     44s] Density distribution unevenness ratio = 76.429%
[03/05 17:46:15     44s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1131.7M
[03/05 17:46:15     44s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1131.7M
[03/05 17:46:15     44s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1126.6M
[03/05 17:46:15     44s] All LLGs are deleted
[03/05 17:46:15     44s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1126.6M
[03/05 17:46:15     44s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1126.6M
[03/05 17:46:15     44s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.007, MEM:1126.6M
[03/05 17:46:15     44s] <CMD> deselectAll
[03/05 17:46:15     44s] <CMD> select_obj [ get_ports * ]
[03/05 17:46:15     44s] <CMD> select_obj {{port:fifo1_sram/rdata[7]} {port:fifo1_sram/rdata[6]} {port:fifo1_sram/rdata[5]} {port:fifo1_sram/rdata[4]} {port:fifo1_sram/rdata[3]} {port:fifo1_sram/rdata[2]} {port:fifo1_sram/rdata[1]} {port:fifo1_sram/rdata[0]} port:fifo1_sram/wfull port:fifo1_sram/rempty {port:fifo1_sram/wdata_in[7]} {port:fifo1_sram/wdata_in[6]} {port:fifo1_sram/wdata_in[5]} {port:fifo1_sram/wdata_in[4]} {port:fifo1_sram/wdata_in[3]} {port:fifo1_sram/wdata_in[2]} {port:fifo1_sram/wdata_in[1]} {port:fifo1_sram/wdata_in[0]} port:fifo1_sram/winc port:fifo1_sram/wclk port:fifo1_sram/wclk2x port:fifo1_sram/wrst_n port:fifo1_sram/rinc port:fifo1_sram/rclk port:fifo1_sram/rrst_n}
[03/05 17:46:15     44s] <CMD> select_obj {inst:fifo1_sram/fifomem/genblk1_0__U inst:fifo1_sram/fifomem/genblk1_1__U inst:fifo1_sram/fifomem/genblk1_2__U inst:fifo1_sram/fifomem/genblk1_3__U inst:fifo1_sram/fifomem/genblk1_4__U inst:fifo1_sram/fifomem/genblk1_5__U inst:fifo1_sram/fifomem/genblk1_6__U inst:fifo1_sram/fifomem/genblk1_7__U inst:fifo1_sram/fifomem/g234__2398 inst:fifo1_sram/fifomem/g235__5107 inst:fifo1_sram/fifomem/g236__6260 inst:fifo1_sram/fifomem/g237__4319 inst:fifo1_sram/fifomem/g238__8428 inst:fifo1_sram/fifomem/g239__5526 inst:fifo1_sram/fifomem/g240__6783 inst:fifo1_sram/fifomem/g241__3680 inst:fifo1_sram/fifomem/g242 inst:fifo1_sram/fifomem/g243__1617 inst:fifo1_sram/fifomem/g244__2802 inst:fifo1_sram/fifomem/g245 inst:fifo1_sram/fifomem/g246__1705 inst:fifo1_sram/fifomem/g247__5122 inst:fifo1_sram/fifomem/g248 inst:fifo1_sram/fifomem/g249 inst:fifo1_sram/fifomem/g250 inst:fifo1_sram/fifomem/g251__8246 inst:fifo1_sram/fifomem/g252__7098 inst:fifo1_sram/fifomem/g253__6131 inst:fifo1_sram/fifomem/g254__1881 inst:fifo1_sram/fifomem/g255__5115 inst:fifo1_sram/fifomem/g256__7482 inst:fifo1_sram/fifomem/g257__4733 inst:fifo1_sram/fifomem/g258__6161 inst:fifo1_sram/fifomem/g259 inst:fifo1_sram/fifomem/g260__9315 inst:fifo1_sram/fifomem/g261__9945 inst:fifo1_sram/fifomem/g262 inst:fifo1_sram/fifomem/g263__2883 inst:fifo1_sram/fifomem/g264__2346 inst:fifo1_sram/fifomem/g265 inst:fifo1_sram/fifomem/g266 inst:fifo1_sram/fifomem/g267 inst:fifo1_sram/rptr_empty/rptr_reg_9_ inst:fifo1_sram/rptr_empty/rptr_reg_6_ inst:fifo1_sram/rptr_empty/rptr_reg_7_ inst:fifo1_sram/rptr_empty/rptr_reg_8_ inst:fifo1_sram/rptr_empty/rptr_reg_5_ inst:fifo1_sram/rptr_empty/rptr_reg_4_ inst:fifo1_sram/rptr_empty/rptr_reg_3_ inst:fifo1_sram/rptr_empty/g3524 inst:fifo1_sram/rptr_empty/g3526 inst:fifo1_sram/rptr_empty/rptr_reg_2_ inst:fifo1_sram/rptr_empty/rptr_reg_1_ inst:fifo1_sram/rptr_empty/g3532 inst:fifo1_sram/rptr_empty/g3533 inst:fifo1_sram/rptr_empty/rptr_reg_0_ inst:fifo1_sram/rptr_empty/g3538 inst:fifo1_sram/rptr_empty/g3542__6417 inst:fifo1_sram/rptr_empty/g3544 inst:fifo1_sram/rptr_empty/g3545__5477 inst:fifo1_sram/rptr_empty/g3546__2398 inst:fifo1_sram/rptr_empty/g3548__5107 inst:fifo1_sram/rptr_empty/g3549__6260 inst:fifo1_sram/rptr_empty/g3551 inst:fifo1_sram/rptr_empty/g3552 inst:fifo1_sram/rptr_empty/g3555__8428 inst:fifo1_sram/rptr_empty/g3564__3680 inst:fifo1_sram/rptr_empty/g3566 inst:fifo1_sram/rptr_empty/g3574 inst:fifo1_sram/rptr_empty/g3575__5122 inst:fifo1_sram/rptr_empty/g3576__8246 inst:fifo1_sram/rptr_empty/g3594__1881 inst:fifo1_sram/rptr_empty/g2__4733 inst:fifo1_sram/rptr_empty/g3611__9945 inst:fifo1_sram/rptr_empty/g3612__2883 inst:fifo1_sram/rptr_empty/g3613__2346 inst:fifo1_sram/rptr_empty/g3614__1666 inst:fifo1_sram/rptr_empty/g3615__7410 inst:fifo1_sram/rptr_empty/g3623__6417 inst:fifo1_sram/rptr_empty/g3626__5107 inst:fifo1_sram/rptr_empty/g3627__6260 inst:fifo1_sram/rptr_empty/g3630__8428 inst:fifo1_sram/rptr_empty/g3632__5526 inst:fifo1_sram/rptr_empty/g3634__6783 inst:fifo1_sram/rptr_empty/g3636__3680 inst:fifo1_sram/rptr_empty/g3638__1617 inst:fifo1_sram/rptr_empty/rbin_reg_0_ inst:fifo1_sram/rptr_empty/rbin_reg_1_ inst:fifo1_sram/rptr_empty/rbin_reg_2_ inst:fifo1_sram/rptr_empty/rbin_reg_3_ inst:fifo1_sram/rptr_empty/rbin_reg_4_ inst:fifo1_sram/rptr_empty/rbin_reg_5_ inst:fifo1_sram/rptr_empty/rbin_reg_6_ inst:fifo1_sram/rptr_empty/rbin_reg_7_ inst:fifo1_sram/rptr_empty/rbin_reg_8_ inst:fifo1_sram/rptr_empty/rbin_reg_9_ inst:fifo1_sram/rptr_empty/rbin_reg_10_ inst:fifo1_sram/rptr_empty/rempty_reg inst:fifo1_sram/rptr_empty/g4419__6131 inst:fifo1_sram/rptr_empty/g4420__1881 inst:fifo1_sram/rptr_empty/g4421__5115 inst:fifo1_sram/rptr_empty/g4422__7482 inst:fifo1_sram/rptr_empty/g4423__4733 inst:fifo1_sram/rptr_empty/g4424__6161 inst:fifo1_sram/rptr_empty/g4425__9315 inst:fifo1_sram/rptr_empty/g4426__9945 inst:fifo1_sram/rptr_empty/g4427__2883 inst:fifo1_sram/rptr_empty/g4428__2346 inst:fifo1_sram/rptr_empty/g4429__1666 inst:fifo1_sram/rptr_empty/g4430__7410 inst:fifo1_sram/rptr_empty/g4431__6417 inst:fifo1_sram/rptr_empty/g4433__2398 inst:fifo1_sram/rptr_empty/g4434__5107 inst:fifo1_sram/rptr_empty/g4435__6260 inst:fifo1_sram/rptr_empty/g4436__4319 inst:fifo1_sram/rptr_empty/g4438__8428 inst:fifo1_sram/rptr_empty/g4439__5526 inst:fifo1_sram/rptr_empty/g4440__6783 inst:fifo1_sram/rptr_empty/g4441__3680 inst:fifo1_sram/rptr_empty/g4442__1617 inst:fifo1_sram/rptr_empty/g4443__2802 inst:fifo1_sram/rptr_empty/g4444__1705 inst:fifo1_sram/rptr_empty/g4445__5122 inst:fifo1_sram/rptr_empty/g4446__8246 inst:fifo1_sram/rptr_empty/g4447__7098 inst:fifo1_sram/rptr_empty/g4448__6131 inst:fifo1_sram/rptr_empty/g4449__1881 inst:fifo1_sram/rptr_empty/g4450__5115 inst:fifo1_sram/rptr_empty/g4451__7482 inst:fifo1_sram/rptr_empty/g4452__4733 inst:fifo1_sram/rptr_empty/g4453__6161 inst:fifo1_sram/rptr_empty/g4454__9315 inst:fifo1_sram/rptr_empty/g4455__9945 inst:fifo1_sram/rptr_empty/g4456__2883 inst:fifo1_sram/rptr_empty/g4457__2346 inst:fifo1_sram/rptr_empty/g4458 inst:fifo1_sram/rptr_empty/g4459 inst:fifo1_sram/rptr_empty/g4460__1666 inst:fifo1_sram/rptr_empty/g4461__7410 inst:fifo1_sram/rptr_empty/g4462__6417 inst:fifo1_sram/rptr_empty/g4463__5477 inst:fifo1_sram/rptr_empty/g4464__2398 inst:fifo1_sram/rptr_empty/g4465__5107 inst:fifo1_sram/rptr_empty/g4466__6260 inst:fifo1_sram/rptr_empty/g4467__4319 inst:fifo1_sram/rptr_empty/g4480 inst:fifo1_sram/rptr_empty/g4481 inst:fifo1_sram/rptr_empty/g4482 inst:fifo1_sram/rptr_empty/g4502__3680 inst:fifo1_sram/rptr_empty/g75 inst:fifo1_sram/rptr_empty/g76 inst:fifo1_sram/rptr_empty/g63 inst:fifo1_sram/rptr_empty/g65 inst:fifo1_sram/rptr_empty/g64 inst:fifo1_sram/rptr_empty/g62 inst:fifo1_sram/rptr_empty/g15 inst:fifo1_sram/rptr_empty/g16 inst:fifo1_sram/rptr_empty/g51 inst:fifo1_sram/rptr_empty/g53 inst:fifo1_sram/rptr_empty/g85 inst:fifo1_sram/rptr_empty/g87 inst:fifo1_sram/rptr_empty/g86 inst:fifo1_sram/rptr_empty/g23 inst:fifo1_sram/rptr_empty/g25 inst:fifo1_sram/rptr_empty/g4504 inst:fifo1_sram/rptr_empty/g49 inst:fifo1_sram/rptr_empty/g4514 inst:fifo1_sram/rptr_empty/g50 inst:fifo1_sram/rptr_empty/g6 inst:fifo1_sram/rptr_empty/g66 inst:fifo1_sram/rptr_empty/g68 inst:fifo1_sram/rptr_empty/g67 inst:fifo1_sram/rptr_empty/g3595_0__4516 inst:fifo1_sram/sync_r2w/wq2_rptr_reg_7_ inst:fifo1_sram/sync_r2w/wq2_rptr_reg_9_ inst:fifo1_sram/sync_r2w/wq2_rptr_reg_10_ inst:fifo1_sram/sync_r2w/wq2_rptr_reg_3_ inst:fifo1_sram/sync_r2w/wq2_rptr_reg_2_ inst:fifo1_sram/sync_r2w/wq2_rptr_reg_6_ inst:fifo1_sram/sync_r2w/wq2_rptr_reg_1_ inst:fifo1_sram/sync_r2w/wq2_rptr_reg_0_ inst:fifo1_sram/sync_r2w/wq2_rptr_reg_8_ inst:fifo1_sram/sync_r2w/wq2_rptr_reg_5_ inst:fifo1_sram/sync_r2w/wq2_rptr_reg_4_ inst:fifo1_sram/sync_r2w/wq1_rptr_reg_8_ inst:fifo1_sram/sync_r2w/wq1_rptr_reg_7_ inst:fifo1_sram/sync_r2w/wq1_rptr_reg_6_ inst:fifo1_sram/sync_r2w/wq1_rptr_reg_9_ inst:fifo1_sram/sync_r2w/wq1_rptr_reg_10_ inst:fifo1_sram/sync_r2w/wq1_rptr_reg_5_ inst:fifo1_sram/sync_r2w/wq1_rptr_reg_1_ inst:fifo1_sram/sync_r2w/wq1_rptr_reg_3_ inst:fifo1_sram/sync_r2w/wq1_rptr_reg_0_ inst:fifo1_sram/sync_r2w/wq1_rptr_reg_2_ inst:fifo1_sram/sync_r2w/wq1_rptr_reg_4_ inst:fifo1_sram/sync_w2r/rq2_wptr_reg_7_ inst:fifo1_sram/sync_w2r/rq2_wptr_reg_9_ inst:fifo1_sram/sync_w2r/rq2_wptr_reg_10_ inst:fifo1_sram/sync_w2r/rq2_wptr_reg_3_ inst:fifo1_sram/sync_w2r/rq2_wptr_reg_2_ inst:fifo1_sram/sync_w2r/rq2_wptr_reg_6_ inst:fifo1_sram/sync_w2r/rq2_wptr_reg_1_ inst:fifo1_sram/sync_w2r/rq2_wptr_reg_0_ inst:fifo1_sram/sync_w2r/rq2_wptr_reg_8_ inst:fifo1_sram/sync_w2r/rq2_wptr_reg_5_ inst:fifo1_sram/sync_w2r/rq2_wptr_reg_4_ inst:fifo1_sram/sync_w2r/rq1_wptr_reg_8_ inst:fifo1_sram/sync_w2r/rq1_wptr_reg_7_ inst:fifo1_sram/sync_w2r/rq1_wptr_reg_6_ inst:fifo1_sram/sync_w2r/rq1_wptr_reg_9_ inst:fifo1_sram/sync_w2r/rq1_wptr_reg_10_ inst:fifo1_sram/sync_w2r/rq1_wptr_reg_5_ inst:fifo1_sram/sync_w2r/rq1_wptr_reg_1_ inst:fifo1_sram/sync_w2r/rq1_wptr_reg_3_ inst:fifo1_sram/sync_w2r/rq1_wptr_reg_0_ inst:fifo1_sram/sync_w2r/rq1_wptr_reg_2_ inst:fifo1_sram/sync_w2r/rq1_wptr_reg_4_ inst:fifo1_sram/wptr_full/wptr_reg_7_ inst:fifo1_sram/wptr_full/wptr_reg_6_ inst:fifo1_sram/wptr_full/wptr_reg_8_ inst:fifo1_sram/wptr_full/wptr_reg_5_ inst:fifo1_sram/wptr_full/wptr_reg_9_ inst:fifo1_sram/wptr_full/wptr_reg_4_ inst:fifo1_sram/wptr_full/wptr_reg_3_ inst:fifo1_sram/wptr_full/g3727 inst:fifo1_sram/wptr_full/wptr_reg_2_ inst:fifo1_sram/wptr_full/wptr_reg_1_ inst:fifo1_sram/wptr_full/g3731 inst:fifo1_sram/wptr_full/g3732 inst:fifo1_sram/wptr_full/wptr_reg_0_ inst:fifo1_sram/wptr_full/g3738 inst:fifo1_sram/wptr_full/g3742__1705 inst:fifo1_sram/wptr_full/g3743 inst:fifo1_sram/wptr_full/g3745__8246 inst:fifo1_sram/wptr_full/g3747__7098 inst:fifo1_sram/wptr_full/g3750 inst:fifo1_sram/wptr_full/g3751 inst:fifo1_sram/wptr_full/g3752__5115 inst:fifo1_sram/wptr_full/g3758__9315 inst:fifo1_sram/wptr_full/g3766 inst:fifo1_sram/wptr_full/g3773 inst:fifo1_sram/wptr_full/g3775__5107 inst:fifo1_sram/wptr_full/g3776__6260 inst:fifo1_sram/wptr_full/g3795__6783 inst:fifo1_sram/wptr_full/fopt3800 inst:fifo1_sram/wptr_full/g2__3680 inst:fifo1_sram/wptr_full/g3812__5122 inst:fifo1_sram/wptr_full/g3816__6131 inst:fifo1_sram/wptr_full/g3818__1881 inst:fifo1_sram/wptr_full/g3820__5115 inst:fifo1_sram/wptr_full/g3822__7482 inst:fifo1_sram/wptr_full/g3824__4733 inst:fifo1_sram/wptr_full/wbin_reg_0_ inst:fifo1_sram/wptr_full/wbin_reg_1_ inst:fifo1_sram/wptr_full/wbin_reg_2_ inst:fifo1_sram/wptr_full/wbin_reg_3_ inst:fifo1_sram/wptr_full/wbin_reg_4_ inst:fifo1_sram/wptr_full/wbin_reg_5_ inst:fifo1_sram/wptr_full/wbin_reg_6_ inst:fifo1_sram/wptr_full/wbin_reg_7_ inst:fifo1_sram/wptr_full/wbin_reg_8_ inst:fifo1_sram/wptr_full/wbin_reg_9_ inst:fifo1_sram/wptr_full/wbin_reg_10_ inst:fifo1_sram/wptr_full/wfull_reg inst:fifo1_sram/wptr_full/g4474__1666 inst:fifo1_sram/wptr_full/g4475__7410 inst:fifo1_sram/wptr_full/g4476__6417 inst:fifo1_sram/wptr_full/g4477__5477 inst:fifo1_sram/wptr_full/g4478__2398 inst:fifo1_sram/wptr_full/g4479__5107 inst:fifo1_sram/wptr_full/g4480__6260 inst:fifo1_sram/wptr_full/g4481__4319 inst:fifo1_sram/wptr_full/g4482__8428 inst:fifo1_sram/wptr_full/g4483__5526 inst:fifo1_sram/wptr_full/g4484__6783 inst:fifo1_sram/wptr_full/g4485__3680 inst:fifo1_sram/wptr_full/g4486__1617 inst:fifo1_sram/wptr_full/g4488__1705 inst:fifo1_sram/wptr_full/g4489__5122 inst:fifo1_sram/wptr_full/g4490__8246 inst:fifo1_sram/wptr_full/g4491__7098 inst:fifo1_sram/wptr_full/g4493__6131 inst:fifo1_sram/wptr_full/g4494__1881 inst:fifo1_sram/wptr_full/g4495__5115 inst:fifo1_sram/wptr_full/g4497__7482 inst:fifo1_sram/wptr_full/g4498__4733 inst:fifo1_sram/wptr_full/g4499__6161 inst:fifo1_sram/wptr_full/g4500__9315 inst:fifo1_sram/wptr_full/g4501__9945 inst:fifo1_sram/wptr_full/g4502__2883 inst:fifo1_sram/wptr_full/g4503__2346 inst:fifo1_sram/wptr_full/g4504__1666 inst:fifo1_sram/wptr_full/g4505__7410 inst:fifo1_sram/wptr_full/g4506__6417 inst:fifo1_sram/wptr_full/g4507__5477 inst:fifo1_sram/wptr_full/g4508__2398 inst:fifo1_sram/wptr_full/g4509__5107 inst:fifo1_sram/wptr_full/g4510__6260 inst:fifo1_sram/wptr_full/g4511__4319 inst:fifo1_sram/wptr_full/g4512__8428 inst:fifo1_sram/wptr_full/g4513 inst:fifo1_sram/wptr_full/g4514 inst:fifo1_sram/wptr_full/g4515__5526 inst:fifo1_sram/wptr_full/g4516__6783 inst:fifo1_sram/wptr_full/g4517__3680 inst:fifo1_sram/wptr_full/g4518__1617 inst:fifo1_sram/wptr_full/g4519__2802 inst:fifo1_sram/wptr_full/g4520__1705 inst:fifo1_sram/wptr_full/g4521__5122 inst:fifo1_sram/wptr_full/g4522__8246 inst:fifo1_sram/wptr_full/g4534 inst:fifo1_sram/wptr_full/g4537 inst:fifo1_sram/wptr_full/g4556__5115 inst:fifo1_sram/wptr_full/g4558__7482 inst:fifo1_sram/wptr_full/g49 inst:fifo1_sram/wptr_full/g51 inst:fifo1_sram/wptr_full/g50 inst:fifo1_sram/wptr_full/g75 inst:fifo1_sram/wptr_full/g76 inst:fifo1_sram/wptr_full/g66 inst:fifo1_sram/wptr_full/g65 inst:fifo1_sram/wptr_full/g67 inst:fifo1_sram/wptr_full/g64 inst:fifo1_sram/wptr_full/g4561 inst:fifo1_sram/wptr_full/g53 inst:fifo1_sram/wptr_full/g52 inst:fifo1_sram/wptr_full/g5 inst:fifo1_sram/wptr_full/g6 inst:fifo1_sram/wptr_full/g4563 inst:fifo1_sram/wptr_full/g4564 inst:fifo1_sram/wptr_full/g4566 inst:fifo1_sram/wptr_full/g4567 inst:fifo1_sram/wptr_full/g4568 inst:fifo1_sram/wptr_full/g62 inst:fifo1_sram/wptr_full/g4570 inst:fifo1_sram/wptr_full/g4571 inst:fifo1_sram/wptr_full/g4586 inst:fifo1_sram/wptr_full/g4587 inst:fifo1_sram/wptr_full/g4588 inst:fifo1_sram/wptr_full/g4589 inst:fifo1_sram/wptr_full/g4591 inst:fifo1_sram/wptr_full/g4592 inst:fifo1_sram/wptr_full/g4593 inst:fifo1_sram/wptr_full/g68 inst:fifo1_sram/wptr_full/g4594 inst:fifo1_sram/wptr_full/g3794__4595 inst:fifo1_sram/wdata_reg_6_ inst:fifo1_sram/wdata_reg_0_ inst:fifo1_sram/wdata_reg_4_ inst:fifo1_sram/wdata_reg_7_ inst:fifo1_sram/wdata_reg_3_ inst:fifo1_sram/wdata_reg_1_ inst:fifo1_sram/wdata_reg_5_ inst:fifo1_sram/wdata_reg_2_}
[03/05 17:46:15     44s] <CMD> select_obj {inst:fifo1_sram/io_b_rclk inst:fifo1_sram/io_b_rinc inst:fifo1_sram/io_b_rrst_n inst:fifo1_sram/io_b_wclk inst:fifo1_sram/io_b_wclk2x inst:fifo1_sram/io_b_winc inst:fifo1_sram/io_b_wrst_n inst:fifo1_sram/io_l_rdata_0_ inst:fifo1_sram/io_l_rdata_1_ inst:fifo1_sram/io_l_rdata_2_ inst:fifo1_sram/io_l_rdata_3_ inst:fifo1_sram/io_l_rdata_4_ inst:fifo1_sram/io_l_rdata_5_ inst:fifo1_sram/io_l_rdata_6_ inst:fifo1_sram/io_l_rdata_7_ inst:fifo1_sram/io_r_wdata_in_0_ inst:fifo1_sram/io_r_wdata_in_1_ inst:fifo1_sram/io_r_wdata_in_2_ inst:fifo1_sram/io_r_wdata_in_3_ inst:fifo1_sram/io_r_wdata_in_4_ inst:fifo1_sram/io_r_wdata_in_5_ inst:fifo1_sram/io_r_wdata_in_6_ inst:fifo1_sram/io_r_wdata_in_7_ inst:fifo1_sram/io_t_rempty inst:fifo1_sram/io_t_wfull}
[03/05 17:46:15     44s] <CMD> defOut -selected ../outputs/fifo1_sram.floorplan.innovus.macros.def
[03/05 17:46:15     44s] Writing DEF file '../outputs/fifo1_sram.floorplan.innovus.macros.def', current time is Sun Mar  5 17:46:15 2023 ...
[03/05 17:46:15     44s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[03/05 17:46:15     44s] DEF file '../outputs/fifo1_sram.floorplan.innovus.macros.def' is written, current time is Sun Mar  5 17:46:15 2023 ...
[03/05 17:46:57     54s] ### Start verbose source output (echo mode) for '../../fifo1_sram.design_config.tcl' ...
[03/05 17:46:57     54s] # set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# set add_ios 1
# set pad_design 1
# set design_size { 580 580  } 
# set design_io_border 310
# set dc_floorplanning 1
# set enable_dft 0
# set innovus_enable_manual_macro_placement 0
# set rtl_list [list ../rtl/$top_design.sv ]
# set slow_corner "ss0p95v125c_2p25v ss0p95v125c"
# set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
# set synth_corners $slow_corner
# set synth_corners_target "ss0p95v125c" 
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set slow_metal Cmax_125
# set fast_metal Cmax_125
# set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram/db_nldm $lib_dir/pll/db_nldm"
# set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
# set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
# set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_"
# set sub_lib_type_target "saed32rvt_"
# set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
# set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_*.lef saed32io_std_wb saed32_PLL.lef"
# set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram/milkyway $lib_dir/pll/milkyway \
 ]
# set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
# set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
# set FCL 0
# set split_constraints 0
### End verbose source output for '../../fifo1_sram.design_config.tcl'.
[03/05 17:46:57     54s] invalid command name "delete_obj"
[03/05 17:47:07     56s] 
[03/05 17:47:07     56s] *** Memory Usage v#1 (Current mem = 1134.648M, initial mem = 289.684M) ***
[03/05 17:47:07     56s] 
[03/05 17:47:07     56s] *** Summary of all messages that are not suppressed in this session:
[03/05 17:47:07     56s] Severity  ID               Count  Summary                                  
[03/05 17:47:07     56s] WARNING   IMPLF-58           208  MACRO '%s' has been found in the databas...
[03/05 17:47:07     56s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[03/05 17:47:07     56s] WARNING   IMPLF-105            4  The layer '%s' specified in SAMENET spac...
[03/05 17:47:07     56s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/05 17:47:07     56s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[03/05 17:47:07     56s] WARNING   IMPFP-4026           4  Adjusting core to '%s' to %f due to trac...
[03/05 17:47:07     56s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[03/05 17:47:07     56s] WARNING   IMPSYC-2            32  Timing information is not defined for ce...
[03/05 17:47:07     56s] WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
[03/05 17:47:07     56s] ERROR     IMPSP-281           50  Physical library for inst '%s' of cell t...
[03/05 17:47:07     56s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[03/05 17:47:07     56s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[03/05 17:47:07     56s] WARNING   IMPSP-6008           1  There are no area I/O rows.              
[03/05 17:47:07     56s] ERROR     IMPREPO-102         25  Instance %s of the cell %s has no physic...
[03/05 17:47:07     56s] ERROR     IMPREPO-103          1  There are %d instances (%d cells) with n...
[03/05 17:47:07     56s] WARNING   IMPCTE-290           2  Could not locate cell %s in any library ...
[03/05 17:47:07     56s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[03/05 17:47:07     56s] ERROR     TCLCMD-221           2  %s: Could not find driving cell '%s' in ...
[03/05 17:47:07     56s] WARNING   TCLCMD-1083          1  '%s'                                     
[03/05 17:47:07     56s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[03/05 17:47:07     56s] WARNING   TECHLIB-1161        18  The library level attribute %s on line %...
[03/05 17:47:07     56s] *** Message Summary: 341 warning(s), 78 error(s)
[03/05 17:47:07     56s] 
[03/05 17:47:07     56s] --- Ending "Innovus" (totcpu=0:00:56.5, real=0:02:51, mem=1134.6M) ---
