// Seed: 3931766976
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  output id_3;
  inout id_2;
  inout id_1;
  logic id_5;
  assign id_2 = id_5 ? 1'd0 : 1'b0;
endmodule
