$date
	Mon Sep 11 17:48:09 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_flipflop_testbench $end
$var wire 1 ! Q_bar $end
$var wire 1 " Q $end
$var reg 1 # clk $end
$var reg 1 $ data $end
$var reg 1 % reset $end
$var reg 1 & set $end
$scope module uut $end
$var wire 1 ! Q_bar $end
$var wire 1 # clk $end
$var wire 1 $ data $end
$var wire 1 % reset $end
$var wire 1 & set $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
x"
x!
$end
#5
1!
0"
1#
#10
0#
1$
#15
0!
1"
1#
#20
0#
#25
1#
#30
0#
1&
#35
1#
#40
0#
#45
1#
#50
0#
1%
#55
1!
0"
1#
#60
0#
0$
#65
1#
1$
#70
0#
0$
#75
1#
1$
#80
0#
0$
