Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Wed Dec  2 14:38:15 2015
| Host         : mp-akulapd.ziti.uni-heidelberg.de running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.272        0.000                      0                 3576        0.040        0.000                      0                 3576        4.020        0.000                       0                  1482  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.272        0.000                      0                 3576        0.040        0.000                      0                 3576        4.020        0.000                       0                  1482  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg9_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/cnt_reg[0]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 2.856ns (49.401%)  route 2.925ns (50.599%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.844     3.138    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y100        FDSE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg9_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDSE (Prop_fdse_C_Q)         0.518     3.656 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg9_reg[9]/Q
                         net (fo=3, routed)           0.732     4.388    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/steps[9]
    SLICE_X47Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.512 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_i_53__2/O
                         net (fo=1, routed)           0.000     4.512    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_i_53__2_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.062 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_reg_i_36/CO[3]
                         net (fo=1, routed)           0.001     5.063    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_reg_i_36_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.376 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_reg_i_35/O[3]
                         net (fo=2, routed)           0.648     6.024    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/done1[15]
    SLICE_X49Y99         LUT4 (Prop_lut4_I3_O)        0.306     6.330 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_i_13__2/O
                         net (fo=1, routed)           0.000     6.330    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_i_13__2_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.731 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_reg_i_4__2/CO[3]
                         net (fo=1, routed)           0.001     6.732    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_reg_i_4__2_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.003 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_reg_i_2__2/CO[0]
                         net (fo=3, routed)           0.463     7.466    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/val_i_reg[0]_0[0]
    SLICE_X49Y104        LUT4 (Prop_lut4_I1_O)        0.373     7.839 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/cnt[0]__0_i_1__2/O
                         net (fo=17, routed)          1.080     8.919    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/cnt[0]__0_i_1__2_n_0
    SLICE_X51Y99         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/cnt_reg[0]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.467    12.646    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/s00_axi_aclk
    SLICE_X51Y99         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/cnt_reg[0]__0/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.429    12.192    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/cnt_reg[0]__0
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg9_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/cnt_reg[1]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 2.856ns (49.401%)  route 2.925ns (50.599%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.844     3.138    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y100        FDSE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg9_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDSE (Prop_fdse_C_Q)         0.518     3.656 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg9_reg[9]/Q
                         net (fo=3, routed)           0.732     4.388    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/steps[9]
    SLICE_X47Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.512 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_i_53__2/O
                         net (fo=1, routed)           0.000     4.512    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_i_53__2_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.062 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_reg_i_36/CO[3]
                         net (fo=1, routed)           0.001     5.063    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_reg_i_36_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.376 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_reg_i_35/O[3]
                         net (fo=2, routed)           0.648     6.024    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/done1[15]
    SLICE_X49Y99         LUT4 (Prop_lut4_I3_O)        0.306     6.330 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_i_13__2/O
                         net (fo=1, routed)           0.000     6.330    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_i_13__2_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.731 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_reg_i_4__2/CO[3]
                         net (fo=1, routed)           0.001     6.732    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_reg_i_4__2_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.003 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_reg_i_2__2/CO[0]
                         net (fo=3, routed)           0.463     7.466    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/val_i_reg[0]_0[0]
    SLICE_X49Y104        LUT4 (Prop_lut4_I1_O)        0.373     7.839 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/cnt[0]__0_i_1__2/O
                         net (fo=17, routed)          1.080     8.919    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/cnt[0]__0_i_1__2_n_0
    SLICE_X51Y99         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/cnt_reg[1]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.467    12.646    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/s00_axi_aclk
    SLICE_X51Y99         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/cnt_reg[1]__0/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.429    12.192    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/cnt_reg[1]__0
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg9_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/cnt_reg[2]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 2.856ns (49.401%)  route 2.925ns (50.599%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.844     3.138    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y100        FDSE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg9_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDSE (Prop_fdse_C_Q)         0.518     3.656 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg9_reg[9]/Q
                         net (fo=3, routed)           0.732     4.388    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/steps[9]
    SLICE_X47Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.512 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_i_53__2/O
                         net (fo=1, routed)           0.000     4.512    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_i_53__2_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.062 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_reg_i_36/CO[3]
                         net (fo=1, routed)           0.001     5.063    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_reg_i_36_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.376 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_reg_i_35/O[3]
                         net (fo=2, routed)           0.648     6.024    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/done1[15]
    SLICE_X49Y99         LUT4 (Prop_lut4_I3_O)        0.306     6.330 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_i_13__2/O
                         net (fo=1, routed)           0.000     6.330    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_i_13__2_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.731 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_reg_i_4__2/CO[3]
                         net (fo=1, routed)           0.001     6.732    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_reg_i_4__2_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.003 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_reg_i_2__2/CO[0]
                         net (fo=3, routed)           0.463     7.466    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/val_i_reg[0]_0[0]
    SLICE_X49Y104        LUT4 (Prop_lut4_I1_O)        0.373     7.839 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/cnt[0]__0_i_1__2/O
                         net (fo=17, routed)          1.080     8.919    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/cnt[0]__0_i_1__2_n_0
    SLICE_X51Y99         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/cnt_reg[2]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.467    12.646    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/s00_axi_aclk
    SLICE_X51Y99         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/cnt_reg[2]__0/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.429    12.192    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/cnt_reg[2]__0
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg9_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/cnt_reg[3]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 2.856ns (49.401%)  route 2.925ns (50.599%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.844     3.138    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y100        FDSE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg9_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDSE (Prop_fdse_C_Q)         0.518     3.656 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg9_reg[9]/Q
                         net (fo=3, routed)           0.732     4.388    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/steps[9]
    SLICE_X47Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.512 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_i_53__2/O
                         net (fo=1, routed)           0.000     4.512    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_i_53__2_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.062 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_reg_i_36/CO[3]
                         net (fo=1, routed)           0.001     5.063    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_reg_i_36_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.376 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_reg_i_35/O[3]
                         net (fo=2, routed)           0.648     6.024    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/done1[15]
    SLICE_X49Y99         LUT4 (Prop_lut4_I3_O)        0.306     6.330 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_i_13__2/O
                         net (fo=1, routed)           0.000     6.330    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_i_13__2_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.731 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_reg_i_4__2/CO[3]
                         net (fo=1, routed)           0.001     6.732    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_reg_i_4__2_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.003 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/pulse_reg_i_2__2/CO[0]
                         net (fo=3, routed)           0.463     7.466    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/val_i_reg[0]_0[0]
    SLICE_X49Y104        LUT4 (Prop_lut4_I1_O)        0.373     7.839 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/cnt[0]__0_i_1__2/O
                         net (fo=17, routed)          1.080     8.919    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/cnt[0]__0_i_1__2_n_0
    SLICE_X51Y99         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/cnt_reg[3]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.467    12.646    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/s00_axi_aclk
    SLICE_X51Y99         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/cnt_reg[3]__0/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.429    12.192    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst4/cnt_reg[3]__0
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.567ns  (logic 2.698ns (48.468%)  route 2.869ns (51.532%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.844     3.138    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y101        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[8]/Q
                         net (fo=3, routed)           1.014     4.608    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/steps[8]
    SLICE_X44Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.732 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_55__4/O
                         net (fo=1, routed)           0.000     4.732    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_55__4_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.264 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.264    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.503 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_36/O[2]
                         net (fo=2, routed)           0.838     6.341    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/done1[14]
    SLICE_X43Y97         LUT4 (Prop_lut4_I0_O)        0.302     6.643 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_14__4/O
                         net (fo=1, routed)           0.000     6.643    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_14__4_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.044 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.315 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_3__4/CO[0]
                         net (fo=3, routed)           0.313     7.628    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[0]_0[0]
    SLICE_X40Y98         LUT4 (Prop_lut4_I1_O)        0.373     8.001 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4/O
                         net (fo=17, routed)          0.704     8.705    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4_n_0
    SLICE_X42Y99         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.480    12.659    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/s00_axi_aclk
    SLICE_X42Y99         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[12]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X42Y99         FDRE (Setup_fdre_C_R)       -0.524    12.110    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.567ns  (logic 2.698ns (48.468%)  route 2.869ns (51.532%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.844     3.138    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y101        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[8]/Q
                         net (fo=3, routed)           1.014     4.608    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/steps[8]
    SLICE_X44Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.732 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_55__4/O
                         net (fo=1, routed)           0.000     4.732    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_55__4_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.264 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.264    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.503 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_36/O[2]
                         net (fo=2, routed)           0.838     6.341    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/done1[14]
    SLICE_X43Y97         LUT4 (Prop_lut4_I0_O)        0.302     6.643 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_14__4/O
                         net (fo=1, routed)           0.000     6.643    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_14__4_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.044 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.315 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_3__4/CO[0]
                         net (fo=3, routed)           0.313     7.628    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[0]_0[0]
    SLICE_X40Y98         LUT4 (Prop_lut4_I1_O)        0.373     8.001 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4/O
                         net (fo=17, routed)          0.704     8.705    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4_n_0
    SLICE_X42Y99         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.480    12.659    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/s00_axi_aclk
    SLICE_X42Y99         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[13]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X42Y99         FDRE (Setup_fdre_C_R)       -0.524    12.110    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.567ns  (logic 2.698ns (48.468%)  route 2.869ns (51.532%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.844     3.138    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y101        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[8]/Q
                         net (fo=3, routed)           1.014     4.608    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/steps[8]
    SLICE_X44Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.732 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_55__4/O
                         net (fo=1, routed)           0.000     4.732    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_55__4_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.264 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.264    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.503 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_36/O[2]
                         net (fo=2, routed)           0.838     6.341    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/done1[14]
    SLICE_X43Y97         LUT4 (Prop_lut4_I0_O)        0.302     6.643 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_14__4/O
                         net (fo=1, routed)           0.000     6.643    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_14__4_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.044 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.315 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_3__4/CO[0]
                         net (fo=3, routed)           0.313     7.628    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[0]_0[0]
    SLICE_X40Y98         LUT4 (Prop_lut4_I1_O)        0.373     8.001 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4/O
                         net (fo=17, routed)          0.704     8.705    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4_n_0
    SLICE_X42Y99         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.480    12.659    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/s00_axi_aclk
    SLICE_X42Y99         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[14]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X42Y99         FDRE (Setup_fdre_C_R)       -0.524    12.110    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.567ns  (logic 2.698ns (48.468%)  route 2.869ns (51.532%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.844     3.138    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y101        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[8]/Q
                         net (fo=3, routed)           1.014     4.608    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/steps[8]
    SLICE_X44Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.732 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_55__4/O
                         net (fo=1, routed)           0.000     4.732    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_55__4_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.264 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.264    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.503 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_36/O[2]
                         net (fo=2, routed)           0.838     6.341    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/done1[14]
    SLICE_X43Y97         LUT4 (Prop_lut4_I0_O)        0.302     6.643 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_14__4/O
                         net (fo=1, routed)           0.000     6.643    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_14__4_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.044 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.315 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_3__4/CO[0]
                         net (fo=3, routed)           0.313     7.628    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[0]_0[0]
    SLICE_X40Y98         LUT4 (Prop_lut4_I1_O)        0.373     8.001 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4/O
                         net (fo=17, routed)          0.704     8.705    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4_n_0
    SLICE_X42Y99         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.480    12.659    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/s00_axi_aclk
    SLICE_X42Y99         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[15]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X42Y99         FDRE (Setup_fdre_C_R)       -0.524    12.110    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[4]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 2.698ns (48.519%)  route 2.863ns (51.481%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.844     3.138    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y101        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[8]/Q
                         net (fo=3, routed)           1.014     4.608    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/steps[8]
    SLICE_X44Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.732 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_55__4/O
                         net (fo=1, routed)           0.000     4.732    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_55__4_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.264 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.264    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.503 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_36/O[2]
                         net (fo=2, routed)           0.838     6.341    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/done1[14]
    SLICE_X43Y97         LUT4 (Prop_lut4_I0_O)        0.302     6.643 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_14__4/O
                         net (fo=1, routed)           0.000     6.643    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_14__4_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.044 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.315 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_3__4/CO[0]
                         net (fo=3, routed)           0.313     7.628    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[0]_0[0]
    SLICE_X40Y98         LUT4 (Prop_lut4_I1_O)        0.373     8.001 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4/O
                         net (fo=17, routed)          0.698     8.699    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4_n_0
    SLICE_X42Y97         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[4]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.480    12.659    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/s00_axi_aclk
    SLICE_X42Y97         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[4]__0/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X42Y97         FDRE (Setup_fdre_C_R)       -0.524    12.110    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[4]__0
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[5]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 2.698ns (48.519%)  route 2.863ns (51.481%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.844     3.138    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y101        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[8]/Q
                         net (fo=3, routed)           1.014     4.608    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/steps[8]
    SLICE_X44Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.732 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_55__4/O
                         net (fo=1, routed)           0.000     4.732    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_55__4_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.264 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.264    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.503 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_36/O[2]
                         net (fo=2, routed)           0.838     6.341    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/done1[14]
    SLICE_X43Y97         LUT4 (Prop_lut4_I0_O)        0.302     6.643 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_14__4/O
                         net (fo=1, routed)           0.000     6.643    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_14__4_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.044 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.044    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.315 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_3__4/CO[0]
                         net (fo=3, routed)           0.313     7.628    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[0]_0[0]
    SLICE_X40Y98         LUT4 (Prop_lut4_I1_O)        0.373     8.001 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4/O
                         net (fo=17, routed)          0.698     8.699    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4_n_0
    SLICE_X42Y97         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[5]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.480    12.659    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/s00_axi_aclk
    SLICE_X42Y97         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[5]__0/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X42Y97         FDRE (Setup_fdre_C_R)       -0.524    12.110    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[5]__0
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                  3.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.557     0.893    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.115     1.149    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X32Y92         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.824     1.190    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y92         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.557     0.893    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/s00_axi_aclk
    SLICE_X42Y98         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[10]/Q
                         net (fo=5, routed)           0.127     1.183    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg_n_0_[10]
    SLICE_X42Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.339 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     1.339    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[8]_i_1__4_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.379 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.380    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[12]_i_1__4_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.433 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[16]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     1.433    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[16]_i_1__4_n_7
    SLICE_X42Y100        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.911     1.277    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/s00_axi_aclk
    SLICE_X42Y100        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[16]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.557     0.893    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.116     1.150    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.824     1.190    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.089    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.169%)  route 0.104ns (44.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.574     0.910    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y89         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.104     1.142    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X30Y88         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.842     1.208    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y88         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.056    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg5_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.928%)  route 0.178ns (52.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.639     0.975    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y100        FDSE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg5_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDSE (Prop_fdse_C_Q)         0.164     1.139 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg5_reg[10]/Q
                         net (fo=2, routed)           0.178     1.317    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/D[10]
    SLICE_X41Y98         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.825     1.191    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/s00_axi_aclk
    SLICE_X41Y98         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[10]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.070     1.226    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg5_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.483%)  route 0.181ns (52.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.639     0.975    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y100        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg5_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg5_reg[13]/Q
                         net (fo=2, routed)           0.181     1.320    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/D[13]
    SLICE_X41Y98         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.825     1.191    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/s00_axi_aclk
    SLICE_X41Y98         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[13]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.072     1.228    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg5_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.483%)  route 0.181ns (52.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.639     0.975    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y100        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg5_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg5_reg[12]/Q
                         net (fo=2, routed)           0.181     1.320    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/D[12]
    SLICE_X41Y98         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.825     1.191    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/s00_axi_aclk
    SLICE_X41Y98         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[12]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.070     1.226    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.558     0.894    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y95         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.128     1.022 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.114     1.135    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.825     1.191    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.040    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg5_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.765%)  route 0.179ns (52.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.639     0.975    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y100        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg5_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg5_reg[11]/Q
                         net (fo=2, routed)           0.179     1.318    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/D[11]
    SLICE_X41Y98         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.825     1.191    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/s00_axi_aclk
    SLICE_X41Y98         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[11]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.066     1.222    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.557     0.893    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.116     1.136    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X34Y93         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.825     1.191    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y93         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.040    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y97    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__3_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X34Y97    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y95    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X35Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__0/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__1/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X35Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X35Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK



