<root><simulation><result_generated_time />2021-08-13 10:48:47<layer><layer_spec />{'B': 676, 'K': 96, 'C': 144, 'OY': 1, 'OX': 1, 'IY': 1, 'IX': 1, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />True<total_MAC_operation />9345024<total_data_size_element />{'W': 13824, 'I': 97344, 'O': 64896}<total_data_reuse />{'W': 676, 'I': 96.0, 'O': 144}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K']}, {'Row': ['C']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 16, 'O_final': 16}<array_size />{'Col': 4, 'Row': 4}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['reg_size_512b_BW_8b', 'sram_216_word_128b_per_word', 'sram_1296_word_128b_per_word', 'dram']<I />['reg_size_512b_BW_8b', 'sram_216_word_128b_per_word', 'sram_1296_word_128b_per_word', 'dram']<O />['reg_size_512b_BW_16b', 'sram_216_word_128b_per_word', 'sram_1296_word_128b_per_word', 'dram']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 27648, 165888, 331776000], 'I': [512, 27648, 165888, 331776000], 'O': [512, 27648, 165888, 331776000]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[8, 8], [128, 128], [128, 128], [128, 128]], 'I': [[8, 8], [128, 128], [128, 128], [128, 128]], 'O': [[16, 16], [128, 128], [128, 128], [128, 128]]}<mem_access_energy_per_word />{'W': [[0.33, 0.33], [30, 30], [163.1, 163.1], [0, 0]], 'I': [[0.33, 0.33], [30, 30], [163.1, 163.1], [0, 0]], 'O': [[0.33, 0.33], [30, 30], [163.1, 163.1], [0, 0]]}<mem_type />{'W': ['dp_sb', 'dp_sb', 'dp_sb', 'dp_sb'], 'I': ['dp_sb', 'dp_sb', 'dp_sb', 'dp_sb'], 'O': ['dp_sb', 'dp_sb', 'dp_sb', 'dp_sb']}<mem_share />{1: [('O', 'dram'), ('I', 'dram'), ('W', 'dram')]}<mem_area_single_module />{'W': [0, 0.087, 0.423, 0], 'I': [0, 0.087, 0.423, 0], 'O': [0, 0.087, 0.423, 0]}<mem_unroll />{'W': [16, 1, 1, 1], 'I': [16, 1, 1, 1], 'O': [16, 1, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 4)], [('C', 4)]], [], [], []]<I />[[], [[('K', 4)], [('C', 4)]], [], [], []]<O />[[], [[('K', 4)], [('C', 4)]], [], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('C', 12), ('B', 52)], [('K', 2)], [('C', 3), ('K', 3), ('B', 13)], []]<I />[[('K', 4), ('C', 12)], [('B', 52), ('K', 2)], [('C', 3), ('K', 3)], [('B', 13)]]<O />[[('K', 4), ('C', 12)], [('B', 52), ('K', 2), ('C', 3)], [('K', 3)], [('B', 13)]]</temporal_mapping><data_reuse />{'W': [1.0, 52, 1, 13, 1], 'I': [4.0, 4.0, 2.0, 3.0, 1.0], 'O': [4.0, 12, 3, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False, False]<used_mem_size_bit />{'W': [384, 12288, 110592, 110592], 'I': [96, 19968, 59904, 778752], 'O': [64, 26624, 79872, 1038336], 'O_partial': [64, 26624, 0, 0], 'O_final': [0, 0, 79872, 1038336]}<actual_mem_utilization_individual />{'W': [0.75, 0.44, 0.67, 0.0], 'I': [0.19, 0.72, 0.36, 0.0], 'O': [0.12, 0.96, 0.48, 0.0]}<actual_mem_utilization_shared />{'W': [0.75, 0.44, 0.67, 0.01], 'I': [0.19, 0.72, 0.36, 0.01], 'O': [0.12, 0.96, 0.48, 0.01]}<effective_mem_size_bit />{'W': [384, 6144, 110592, 110592], 'I': [8, 19968, 59904, 59904], 'O': [64, 26624, 26624, 79872], 'O_partial': [64, 26624, 0, 0], 'O_final': [0, 0, 26624, 79872]}<total_unit_count />{'W': [16, 16, 1, 1, 1], 'I': [16, 16, 1, 1, 1], 'O': [16, 16, 1, 1, 1]}<unique_unit_count />{'W': [16, 16, 1, 1, 1], 'I': [4, 4, 1, 1, 1], 'O': [4, 4, 1, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0, 1.0], 'I': [4.0, 4.0, 1.0, 1.0, 1.0], 'O': [4.0, 4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[9345024, 179712], [179712, 179712], [179712, 13824], [13824, 0]]<I />[[2336256, 2336256], [584064, 292032], [292032, 97344], [97344, 0]]<O />[[(9085440, 9345024), (778752, 519168)], [(129792, 194688), (64896, 0)], [(0, 64896), (64896, 0)], [(0, 64896), (0, 0)]]<O_partial />[[(9085440, 9345024), (778752, 519168)], [(129792, 194688), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (64896, 0)], [(0, 64896), (64896, 0)], [(0, 64896), (0, 0)]]</mem_access_count_elem></basic_info><energy><total_energy />27672222.7<mem_energy_breakdown><W />[3143162.9, 673920.0, 1972857.6, 0.0]<I />[1541929.0, 1642680.0, 3969201.6, 0.0]<O />[6510366.7, 1460160.0, 2646134.4, 0.0]</mem_energy_breakdown><mac_energy />active: 4111810.6, idle: 0</energy><performance><mac_array_utilization><utilization_with_data_loading />0.6198<utilization_without_data_loading />0.6244<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.6198<mac_utilize_temporal_without_data_loading />0.6244</mac_array_utilization><latency><latency_cycle_with_data_loading />942408<latency_cycle_without_data_loading />935460<ideal_computing_cycle />584064<data_loading><load_cycle_total />6948<load_cycle_individual />{'W': [48, 96, 864, 864], 'I': [12, 156, 468, 6084]}<load_cycle_combined />{'W': 865, 'I': 6084}</data_loading><mem_stalling><mem_stall_cycle_total />351396<mem_stall_cycle_individual />{'W': [[0.0], [0.0, 0.0], [-572832.0, -572832.0], [-44064.0, -44064.0]], 'I': [[0.0], [-438048.0, -547560.0], [-273780.0, -273780.0], [-188604.0, -188604.0]], 'O': [[0.0], [48672.0, -24336.0], [-178464.0, -186576.0], [-575952.0, -575952.0]]}<mem_stall_cycle_shared />{'W': [[0.0], [0.0, 0.0], [-572832.0, -572832.0], [-44064.0, 351396.0]], 'I': [[0.0], [-438048.0, -547560.0], [-273780.0, -273780.0], [-188604.0, 351396.0]], 'O': [[0.0], [48672.0, -24336.0], [-178464.0, -186576.0], [-575952.0, -575952.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [128.0, 2.5], [2.5, 2.5], [2.5, 0]], 'I': [[8.0, 2.0], [8.0, 8.0], [8.0, 4.0], [4.0, 0]], 'O': [[32.0, 32.0], [69.3, 64.0], [1.8, 5.3], [0, 1.8]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [128.0, 2.5], [2.5, 2.5], [6.5, 1.8]], 'I': [[8.0, 2.0], [8.0, 8.0], [8.0, 4.0], [6.5, 1.8]], 'O': [[32.0, 32.0], [69.3, 64.0], [1.8, 5.3], [6.5, 1.8]]}<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True], [True, True]], 'O': [[False, False], [True, True], [True, True], [True, True]]}</mem_stalling></latency></performance><area><total_area />1.5<active_area />1.5<dark_silicon_percentage />0.0 %</area></results><elapsed_time_second />4</simulation></root>