INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Exam05022021/bcd/bcd.srcs/sources_1/new/bcd_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_v
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Exam05022021/bcd/bcd.srcs/sources_1/new/bcd_v.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Exam05022021/bcd/bcd.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Exam05022021/bcd/bcd.srcs/sim_1/new/bcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bcd_tb'
