// Seed: 4219220922
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    input wire id_2,
    input supply1 id_3,
    output wire id_4,
    input wand id_5,
    input tri id_6,
    output supply1 id_7,
    output supply1 id_8,
    input tri id_9,
    output tri1 id_10,
    input supply1 id_11,
    output wand id_12,
    input tri id_13,
    output tri0 id_14,
    output uwire id_15
    , id_20,
    output wor id_16,
    input tri1 id_17,
    output wor id_18
    , id_21
);
  wire id_22;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd3
) (
    output uwire id_0,
    input wor _id_1,
    output wire id_2,
    output uwire id_3,
    input tri id_4,
    output supply1 id_5,
    output tri id_6
);
  logic [7:0][id_1 : -1] id_8;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_4,
      id_4,
      id_6,
      id_4,
      id_4,
      id_2,
      id_3,
      id_4,
      id_0,
      id_4,
      id_5,
      id_4,
      id_2,
      id_2,
      id_2,
      id_4,
      id_3
  );
  assign id_8[1] = 1;
endmodule
