Analysis & Synthesis report for Arcade-Tutankham
Sun Feb  8 11:22:26 2026
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|CpuState
 12. State Machine - |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|NextState
 13. State Machine - |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|IntType
 14. State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state
 15. State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state
 16. State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address
 17. State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state
 18. State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state
 19. State Machine - |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state
 20. State Machine - |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state
 21. State Machine - |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state
 22. State Machine - |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address
 23. State Machine - |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state
 24. State Machine - |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state
 25. State Machine - |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state
 26. State Machine - |sys_top|emu:emu|hiscore:hi|state
 27. State Machine - |sys_top|emu:emu|hiscore:hi|next_state
 28. State Machine - |sys_top|hdmi_config:hdmi_config|mSetup_ST
 29. State Machine - |sys_top|mcp23009:mcp23009|state
 30. State Machine - |sys_top|ascal:ascal|avl_state
 31. State Machine - |sys_top|ascal:ascal|o_copy
 32. State Machine - |sys_top|ascal:ascal|o_state
 33. State Machine - |sys_top|pll_hdmi_adj:pll_hdmi_adj|state
 34. State Machine - |sys_top|alsa:alsa|state
 35. Registers Protected by Synthesis
 36. Logic Cells Representing Combinational Loops
 37. Registers Removed During Synthesis
 38. Removed Registers Triggering Further Register Optimizations
 39. General Register Statistics
 40. Inverted Register Statistics
 41. Registers Packed Into Inferred Megafunctions
 42. Multiplexer Restructuring Statistics (Restructuring Performed)
 43. Source assignments for sysmem_lite:sysmem
 44. Source assignments for ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated
 45. Source assignments for ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated
 46. Source assignments for ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated
 47. Source assignments for ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated
 48. Source assignments for ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated
 49. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i
 50. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0
 51. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1
 52. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2
 53. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3
 54. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4
 55. Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0
 56. Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
 57. Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
 58. Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst
 59. Source assignments for osd:hdmi_osd
 60. Source assignments for altddio_out:hdmiclk_ddr
 61. Source assignments for altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated
 62. Source assignments for osd:vga_osd
 63. Source assignments for emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i
 64. Source assignments for emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0
 65. Source assignments for emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1
 66. Source assignments for emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2
 67. Source assignments for emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3
 68. Source assignments for emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4
 69. Source assignments for emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0
 70. Source assignments for emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
 71. Source assignments for emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
 72. Source assignments for emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst
 73. Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m1|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated
 74. Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m2|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated
 75. Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m3|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated
 76. Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m4|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated
 77. Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m5|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated
 78. Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m6|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated
 79. Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank0|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated
 80. Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank1|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated
 81. Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank2|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated
 82. Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank3|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated
 83. Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank4|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated
 84. Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank5|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated
 85. Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank6|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated
 86. Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank7|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated
 87. Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank8|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated
 88. Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:workram|altsyncram:altsyncram_component|altsyncram_ekl2:auto_generated
 89. Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:videoram|altsyncram:altsyncram_component|altsyncram_eol2:auto_generated
 90. Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|eprom_7:A6|dpram_dc:eprom_7|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated
 91. Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_div:u_chA
 92. Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_div:u_chB
 93. Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_div:u_chC
 94. Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_noise:u_ng
 95. Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_noise:u_ng|jt49_div:u_div
 96. Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_div:u_envdiv
 97. Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_eg:u_env
 98. Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_div:u_chA
 99. Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_div:u_chB
100. Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_div:u_chC
101. Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_noise:u_ng
102. Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_noise:u_ng|jt49_div:u_div
103. Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_div:u_envdiv
104. Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_eg:u_env
105. Source assignments for emu:emu|hiscore:hi
106. Source assignments for ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_rnn1:auto_generated
107. Source assignments for ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_geo1:auto_generated
108. Source assignments for scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|altsyncram_or91:altsyncram5
109. Source assignments for shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0|altsyncram_k9j1:auto_generated
110. Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_exp:u_exp|altsyncram:lut_rtl_0|altsyncram_f0e1:auto_generated
111. Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_exp:u_exp|altsyncram:lut_rtl_0|altsyncram_f0e1:auto_generated
112. Source assignments for ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated
113. Source assignments for emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_4ni1:auto_generated
114. Source assignments for ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_2aj1:auto_generated
115. Source assignments for emu:emu|hiscore:hi|dpram_hs:enddata_table|altsyncram:ram_rtl_0|altsyncram_6tm1:auto_generated
116. Source assignments for emu:emu|hiscore:hi|dpram_hs:startdata_table|altsyncram:ram_rtl_0|altsyncram_6tm1:auto_generated
117. Source assignments for emu:emu|hiscore:hi|dpram_hs:length_table|altsyncram:ram_rtl_0|altsyncram_40n1:auto_generated
118. Source assignments for emu:emu|hiscore:hi|dpram_hs:address_table|altsyncram:ram_rtl_0|altsyncram_20n1:auto_generated
119. Source assignments for emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0|altsyncram_e9n1:auto_generated
120. Source assignments for emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0|altsyncram_e6n1:auto_generated
121. Source assignments for emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0|altsyncram_e6n1:auto_generated
122. Source assignments for osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated
123. Source assignments for shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0|shift_taps_1vu:auto_generated|altsyncram_rr91:altsyncram4
124. Source assignments for vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|altsyncram_br91:altsyncram4
125. Source assignments for osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_0nl1:auto_generated
126. Source assignments for ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated
127. Source assignments for osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|altsyncram_po91:altsyncram5
128. Source assignments for osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated|altsyncram_nr91:altsyncram4
129. Source assignments for scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4
130. Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A3|altsyncram:ram_rtl_0|altsyncram_uma1:auto_generated
131. Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A2|altsyncram:ram_rtl_0|altsyncram_uma1:auto_generated
132. Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:palette_ram|altsyncram:ram_rtl_0|altsyncram_lia1:auto_generated
133. Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:workram2|altsyncram:ram_rtl_0|altsyncram_ana1:auto_generated
134. Source assignments for emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0|altsyncram_4p61:auto_generated
135. Parameter Settings for User Entity Instance: mcp23009:mcp23009|i2c:i2c
136. Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1
137. Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2
138. Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf
139. Parameter Settings for User Entity Instance: ascal:ascal
140. Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:i_mem[0].r[7]__1
141. Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line0[0].r[7]__2
142. Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line1[0].r[7]__3
143. Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line2[0].r[7]__4
144. Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line3[0].r[7]__5
145. Parameter Settings for User Entity Instance: sys_umuldiv:ar_muldiv
146. Parameter Settings for User Entity Instance: sys_umuldiv:ar_muldiv|sys_umul:umul
147. Parameter Settings for User Entity Instance: sys_umuldiv:ar_muldiv|sys_udiv:udiv
148. Parameter Settings for User Entity Instance: pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i
149. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg
150. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst
151. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0
152. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
153. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
154. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0
155. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1
156. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2
157. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3
158. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4
159. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1
160. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read
161. Parameter Settings for User Entity Instance: hdmi_config:hdmi_config|i2c:i2c_av
162. Parameter Settings for User Entity Instance: scanlines:HDMI_scanlines
163. Parameter Settings for User Entity Instance: osd:hdmi_osd
164. Parameter Settings for User Entity Instance: altddio_out:hdmiclk_ddr
165. Parameter Settings for User Entity Instance: scanlines:VGA_scanlines
166. Parameter Settings for User Entity Instance: osd:vga_osd
167. Parameter Settings for User Entity Instance: pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i
168. Parameter Settings for User Entity Instance: audio_out:audio_out
169. Parameter Settings for User Entity Instance: audio_out:audio_out|i2s:i2s
170. Parameter Settings for User Entity Instance: audio_out:audio_out|sigma_delta_dac:sd_l
171. Parameter Settings for User Entity Instance: audio_out:audio_out|sigma_delta_dac:sd_r
172. Parameter Settings for User Entity Instance: audio_out:audio_out|IIR_filter:IIR_filter
173. Parameter Settings for User Entity Instance: alsa:alsa
174. Parameter Settings for User Entity Instance: emu:emu|hps_io:hps_io
175. Parameter Settings for User Entity Instance: emu:emu|hps_io:hps_io|confstr_rom:confstr_rom
176. Parameter Settings for User Entity Instance: emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i
177. Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg
178. Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst
179. Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0
180. Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
181. Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
182. Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0
183. Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1
184. Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2
185. Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3
186. Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4
187. Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1
188. Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read
189. Parameter Settings for User Entity Instance: emu:emu|pause:pause
190. Parameter Settings for User Entity Instance: emu:emu|screen_rotate:screen_rotate
191. Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video
192. Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer
193. Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock
194. Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock
195. Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd
196. Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x
197. Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in
198. Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0
199. Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1
200. Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out
201. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore
202. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m1|dpram_dc:rom
203. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m1|dpram_dc:rom|altsyncram:altsyncram_component
204. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m2|dpram_dc:rom
205. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m2|dpram_dc:rom|altsyncram:altsyncram_component
206. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m3|dpram_dc:rom
207. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m3|dpram_dc:rom|altsyncram:altsyncram_component
208. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m4|dpram_dc:rom
209. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m4|dpram_dc:rom|altsyncram:altsyncram_component
210. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m5|dpram_dc:rom
211. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m5|dpram_dc:rom|altsyncram:altsyncram_component
212. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m6|dpram_dc:rom
213. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m6|dpram_dc:rom|altsyncram:altsyncram_component
214. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank0|dpram_dc:rom
215. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank0|dpram_dc:rom|altsyncram:altsyncram_component
216. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank1|dpram_dc:rom
217. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank1|dpram_dc:rom|altsyncram:altsyncram_component
218. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank2|dpram_dc:rom
219. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank2|dpram_dc:rom|altsyncram:altsyncram_component
220. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank3|dpram_dc:rom
221. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank3|dpram_dc:rom|altsyncram:altsyncram_component
222. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank4|dpram_dc:rom
223. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank4|dpram_dc:rom|altsyncram:altsyncram_component
224. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank5|dpram_dc:rom
225. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank5|dpram_dc:rom|altsyncram:altsyncram_component
226. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank6|dpram_dc:rom
227. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank6|dpram_dc:rom|altsyncram:altsyncram_component
228. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank7|dpram_dc:rom
229. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank7|dpram_dc:rom|altsyncram:altsyncram_component
230. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank8|dpram_dc:rom
231. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank8|dpram_dc:rom|altsyncram:altsyncram_component
232. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:workram
233. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:workram|altsyncram:altsyncram_component
234. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:workram2
235. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:palette_ram
236. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:videoram
237. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:videoram|altsyncram:altsyncram_component
238. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jtframe_frac_cen:sound_cen
239. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8
240. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0
241. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|T80_MCode:mcode
242. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|T80_ALU:alu
243. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|eprom_7:A6|dpram_dc:eprom_7
244. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|eprom_7:A6|dpram_dc:eprom_7|altsyncram:altsyncram_component
245. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A2
246. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A3
247. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7
248. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49
249. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_cen:u_cen
250. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_div:u_chA
251. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_div:u_chB
252. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_div:u_chC
253. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_noise:u_ng|jt49_div:u_div
254. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_div:u_envdiv
255. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8
256. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49
257. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_cen:u_cen
258. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_div:u_chA
259. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_div:u_chB
260. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_div:u_chC
261. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_noise:u_ng|jt49_div:u_div
262. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_div:u_envdiv
263. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay1A
264. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay1B
265. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay1C
266. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay2A
267. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay2B
268. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay2C
269. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay1A_lpf_light|iir_1st_order:lpf6db
270. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay1A_lpf_medium|iir_1st_order:lpf6db
271. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay1A_lpf_heavy|iir_1st_order:lpf6db
272. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay1B_lpf_light|iir_1st_order:lpf6db
273. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay1B_lpf_medium|iir_1st_order:lpf6db
274. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay1B_lpf_heavy|iir_1st_order:lpf6db
275. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay1C_lpf_light|iir_1st_order:lpf6db
276. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay1C_lpf_medium|iir_1st_order:lpf6db
277. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay1C_lpf_heavy|iir_1st_order:lpf6db
278. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay2A_lpf_light|iir_1st_order:lpf6db
279. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay2A_lpf_medium|iir_1st_order:lpf6db
280. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay2A_lpf_heavy|iir_1st_order:lpf6db
281. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay2B_lpf_light|iir_1st_order:lpf6db
282. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay2B_lpf_medium|iir_1st_order:lpf6db
283. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay2B_lpf_heavy|iir_1st_order:lpf6db
284. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay2C_lpf_light|iir_1st_order:lpf6db
285. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay2C_lpf_medium|iir_1st_order:lpf6db
286. Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay2C_lpf_heavy|iir_1st_order:lpf6db
287. Parameter Settings for User Entity Instance: emu:emu|hiscore:hi
288. Parameter Settings for User Entity Instance: emu:emu|hiscore:hi|dpram_hs:address_table
289. Parameter Settings for User Entity Instance: emu:emu|hiscore:hi|dpram_hs:length_table
290. Parameter Settings for User Entity Instance: emu:emu|hiscore:hi|dpram_hs:startdata_table
291. Parameter Settings for User Entity Instance: emu:emu|hiscore:hi|dpram_hs:enddata_table
292. Parameter Settings for User Entity Instance: emu:emu|hiscore:hi|dpram_hs:hiscore_data
293. Parameter Settings for User Entity Instance: emu:emu|hiscore:hi|dpram_hs:hiscore_buffer
294. Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:o_h_poly_rtl_0
295. Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:o_v_poly_rtl_0
296. Parameter Settings for Inferred Entity Instance: scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0
297. Parameter Settings for Inferred Entity Instance: shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0
298. Parameter Settings for Inferred Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_exp:u_exp|altsyncram:lut_rtl_0
299. Parameter Settings for Inferred Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_exp:u_exp|altsyncram:lut_rtl_0
300. Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:i_dpram_rtl_0
301. Parameter Settings for Inferred Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0
302. Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:pal1_mem_rtl_0
303. Parameter Settings for Inferred Entity Instance: emu:emu|hiscore:hi|dpram_hs:enddata_table|altsyncram:ram_rtl_0
304. Parameter Settings for Inferred Entity Instance: emu:emu|hiscore:hi|dpram_hs:startdata_table|altsyncram:ram_rtl_0
305. Parameter Settings for Inferred Entity Instance: emu:emu|hiscore:hi|dpram_hs:length_table|altsyncram:ram_rtl_0
306. Parameter Settings for Inferred Entity Instance: emu:emu|hiscore:hi|dpram_hs:address_table|altsyncram:ram_rtl_0
307. Parameter Settings for Inferred Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0
308. Parameter Settings for Inferred Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0
309. Parameter Settings for Inferred Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0
310. Parameter Settings for Inferred Entity Instance: osd:hdmi_osd|altsyncram:osd_buffer_rtl_0
311. Parameter Settings for Inferred Entity Instance: shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0
312. Parameter Settings for Inferred Entity Instance: vga_out:vga_scaler_out|altshift_taps:din1_rtl_0
313. Parameter Settings for Inferred Entity Instance: osd:vga_osd|altsyncram:osd_buffer_rtl_0
314. Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:o_dpram_rtl_0
315. Parameter Settings for Inferred Entity Instance: osd:vga_osd|altshift_taps:rdout2_rtl_0
316. Parameter Settings for Inferred Entity Instance: osd:vga_osd|altshift_taps:rdout2_rtl_1
317. Parameter Settings for Inferred Entity Instance: scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0
318. Parameter Settings for Inferred Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A3|altsyncram:ram_rtl_0
319. Parameter Settings for Inferred Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A2|altsyncram:ram_rtl_0
320. Parameter Settings for Inferred Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:palette_ram|altsyncram:ram_rtl_0
321. Parameter Settings for Inferred Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:workram2|altsyncram:ram_rtl_0
322. Parameter Settings for Inferred Entity Instance: emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0
323. altsyncram Parameter Settings by Entity Instance
324. altshift_taps Parameter Settings by Entity Instance
325. Port Connectivity Checks: "emu:emu|hiscore:hi|dpram_hs:hiscore_buffer"
326. Port Connectivity Checks: "emu:emu|hiscore:hi|dpram_hs:hiscore_data"
327. Port Connectivity Checks: "emu:emu|hiscore:hi|dpram_hs:enddata_table"
328. Port Connectivity Checks: "emu:emu|hiscore:hi|dpram_hs:startdata_table"
329. Port Connectivity Checks: "emu:emu|hiscore:hi|dpram_hs:length_table"
330. Port Connectivity Checks: "emu:emu|hiscore:hi|dpram_hs:address_table"
331. Port Connectivity Checks: "emu:emu|hiscore:hi"
332. Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay1A_lpf_heavy|iir_1st_order:lpf6db"
333. Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay1A_lpf_medium|iir_1st_order:lpf6db"
334. Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay1A_lpf_light|iir_1st_order:lpf6db"
335. Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay2C"
336. Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay2B"
337. Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay2A"
338. Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay1C"
339. Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay1B"
340. Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay1A"
341. Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8"
342. Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_exp:u_exp"
343. Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7"
344. Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|eprom_7:A6|dpram_dc:eprom_7"
345. Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|eprom_7:A6"
346. Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0"
347. Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8"
348. Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jtframe_frac_cen:sound_cen"
349. Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|k082:F5"
350. Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:videoram"
351. Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:workram"
352. Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m1|dpram_dc:rom"
353. Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore"
354. Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3"
355. Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst"
356. Port Connectivity Checks: "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x"
357. Port Connectivity Checks: "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock"
358. Port Connectivity Checks: "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock"
359. Port Connectivity Checks: "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer"
360. Port Connectivity Checks: "emu:emu|screen_rotate:screen_rotate"
361. Port Connectivity Checks: "emu:emu|pll_cfg:pll_cfg"
362. Port Connectivity Checks: "emu:emu|pll:pll"
363. Port Connectivity Checks: "emu:emu|hps_io:hps_io"
364. Port Connectivity Checks: "emu:emu"
365. Port Connectivity Checks: "audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2"
366. Port Connectivity Checks: "audio_out:audio_out|spdif:toslink"
367. Port Connectivity Checks: "pll_audio:pll_audio"
368. Port Connectivity Checks: "vga_out:vga_out"
369. Port Connectivity Checks: "vga_out:vga_scaler_out"
370. Port Connectivity Checks: "osd:vga_osd"
371. Port Connectivity Checks: "osd:hdmi_osd"
372. Port Connectivity Checks: "hdmi_config:hdmi_config|i2c:i2c_av"
373. Port Connectivity Checks: "pll_cfg:pll_cfg"
374. Port Connectivity Checks: "sys_umuldiv:ar_muldiv"
375. Port Connectivity Checks: "ascal:ascal"
376. Port Connectivity Checks: "ddr_svc:ddr_svc"
377. Port Connectivity Checks: "sysmem_lite:sysmem"
378. Port Connectivity Checks: "mcp23009:mcp23009|i2c:i2c"
379. Post-Synthesis Netlist Statistics for Top Partition
380. Elapsed Time Per Partition
381. Analysis & Synthesis Messages
382. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Feb  8 11:22:26 2026       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; Arcade-Tutankham                            ;
; Top-level Entity Name           ; sys_top                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 19474                                       ;
; Total pins                      ; 145                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,234,354                                   ;
; Total DSP Blocks                ; 70                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 3                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; sys_top            ; Arcade-Tutankham   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Restructure Multiplexers                                                        ; On                 ; Auto               ;
; Preserve fewer node names                                                       ; Off                ; On                 ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Remove Redundant Logic Cells                                                    ; On                 ; Off                ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                           ; On                 ; Off                ;
; Auto Gated Clock Conversion                                                     ; On                 ; Off                ;
; Pre-Mapping Resynthesis Optimization                                            ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 2.04        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  17.6%      ;
;     Processor 3            ;  17.6%      ;
;     Processor 4            ;  17.6%      ;
;     Processor 5            ;  10.0%      ;
;     Processor 6            ;  10.0%      ;
;     Processor 7            ;  10.0%      ;
;     Processor 8            ;   9.5%      ;
;     Processor 9            ;   6.0%      ;
;     Processor 10           ;   5.5%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                   ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                  ; Library   ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------+
; rtl/pll.v                                          ; yes             ; User Wizard-Generated File                            ; /Work/Projects/Test2/rtl/pll.v                                                                ; pll       ;
; rtl/pll/pll_0002.v                                 ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/rtl/pll/pll_0002.v                                                       ; pll       ;
; sys/pll_hdmi.v                                     ; yes             ; User Wizard-Generated File                            ; /Work/Projects/Test2/sys/pll_hdmi.v                                                           ; pll_hdmi  ;
; sys/pll_hdmi/pll_hdmi_0002.v                       ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/sys/pll_hdmi/pll_hdmi_0002.v                                             ; pll_hdmi  ;
; sys/pll_audio.v                                    ; yes             ; User Wizard-Generated File                            ; /Work/Projects/Test2/sys/pll_audio.v                                                          ; pll_audio ;
; sys/pll_audio/pll_audio_0002.v                     ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/sys/pll_audio/pll_audio_0002.v                                           ; pll_audio ;
; sys/pll_cfg.v                                      ; yes             ; User Wizard-Generated File                            ; /Work/Projects/Test2/sys/pll_cfg.v                                                            ; pll_cfg   ;
; sys/pll_cfg/altera_pll_reconfig_top.v              ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_top.v                                    ; pll_cfg   ;
; sys/pll_cfg/altera_pll_reconfig_core.v             ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v                                   ; pll_cfg   ;
; sys/sys_top.v                                      ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/sys/sys_top.v                                                            ;           ;
; sys/ascal.vhd                                      ; yes             ; User VHDL File                                        ; /Work/Projects/Test2/sys/ascal.vhd                                                            ;           ;
; sys/pll_hdmi_adj.vhd                               ; yes             ; User VHDL File                                        ; /Work/Projects/Test2/sys/pll_hdmi_adj.vhd                                                     ;           ;
; sys/math.sv                                        ; yes             ; User SystemVerilog HDL File                           ; /Work/Projects/Test2/sys/math.sv                                                              ;           ;
; sys/hq2x.sv                                        ; yes             ; User SystemVerilog HDL File                           ; /Work/Projects/Test2/sys/hq2x.sv                                                              ;           ;
; sys/scandoubler.v                                  ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/sys/scandoubler.v                                                        ;           ;
; sys/scanlines.v                                    ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/sys/scanlines.v                                                          ;           ;
; sys/shadowmask.sv                                  ; yes             ; User SystemVerilog HDL File                           ; /Work/Projects/Test2/sys/shadowmask.sv                                                        ;           ;
; sys/gamma_corr.sv                                  ; yes             ; User SystemVerilog HDL File                           ; /Work/Projects/Test2/sys/gamma_corr.sv                                                        ;           ;
; sys/video_mixer.sv                                 ; yes             ; User SystemVerilog HDL File                           ; /Work/Projects/Test2/sys/video_mixer.sv                                                       ;           ;
; sys/video_freezer.sv                               ; yes             ; User SystemVerilog HDL File                           ; /Work/Projects/Test2/sys/video_freezer.sv                                                     ;           ;
; sys/arcade_video.v                                 ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/sys/arcade_video.v                                                       ;           ;
; sys/osd.v                                          ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/sys/osd.v                                                                ;           ;
; sys/vga_out.sv                                     ; yes             ; User SystemVerilog HDL File                           ; /Work/Projects/Test2/sys/vga_out.sv                                                           ;           ;
; sys/i2c.v                                          ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/sys/i2c.v                                                                ;           ;
; sys/alsa.sv                                        ; yes             ; User SystemVerilog HDL File                           ; /Work/Projects/Test2/sys/alsa.sv                                                              ;           ;
; sys/i2s.v                                          ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/sys/i2s.v                                                                ;           ;
; sys/spdif.v                                        ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/sys/spdif.v                                                              ;           ;
; sys/audio_out.v                                    ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/sys/audio_out.v                                                          ;           ;
; sys/iir_filter.v                                   ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/sys/iir_filter.v                                                         ;           ;
; sys/sigma_delta_dac.v                              ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/sys/sigma_delta_dac.v                                                    ;           ;
; sys/hdmi_config.sv                                 ; yes             ; User SystemVerilog HDL File                           ; /Work/Projects/Test2/sys/hdmi_config.sv                                                       ;           ;
; sys/mcp23009.sv                                    ; yes             ; User SystemVerilog HDL File                           ; /Work/Projects/Test2/sys/mcp23009.sv                                                          ;           ;
; sys/f2sdram_safe_terminator.sv                     ; yes             ; User SystemVerilog HDL File                           ; /Work/Projects/Test2/sys/f2sdram_safe_terminator.sv                                           ;           ;
; sys/ddr_svc.sv                                     ; yes             ; User SystemVerilog HDL File                           ; /Work/Projects/Test2/sys/ddr_svc.sv                                                           ;           ;
; sys/sysmem.sv                                      ; yes             ; User SystemVerilog HDL File                           ; /Work/Projects/Test2/sys/sysmem.sv                                                            ;           ;
; sys/hps_io.sv                                      ; yes             ; User SystemVerilog HDL File                           ; /Work/Projects/Test2/sys/hps_io.sv                                                            ;           ;
; Arcade-Tutankham.sv                                ; yes             ; User SystemVerilog HDL File                           ; /Work/Projects/Test2/Arcade-Tutankham.sv                                                      ;           ;
; rtl/Tutankham.sv                                   ; yes             ; User SystemVerilog HDL File                           ; /Work/Projects/Test2/rtl/Tutankham.sv                                                         ;           ;
; rtl/Tutankham_CPU.sv                               ; yes             ; User SystemVerilog HDL File                           ; /Work/Projects/Test2/rtl/Tutankham_CPU.sv                                                     ;           ;
; rtl/TimePilot_SND.sv                               ; yes             ; User SystemVerilog HDL File                           ; /Work/Projects/Test2/rtl/TimePilot_SND.sv                                                     ;           ;
; rtl/pause.v                                        ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/rtl/pause.v                                                              ;           ;
; rtl/hiscore.v                                      ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/rtl/hiscore.v                                                            ;           ;
; rtl/jtframe_frac_cen.v                             ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/rtl/jtframe_frac_cen.v                                                   ;           ;
; rtl/cpu/T80/T80s.vhd                               ; yes             ; User VHDL File                                        ; /Work/Projects/Test2/rtl/cpu/T80/T80s.vhd                                                     ;           ;
; rtl/cpu/T80/T80.vhd                                ; yes             ; User VHDL File                                        ; /Work/Projects/Test2/rtl/cpu/T80/T80.vhd                                                      ;           ;
; rtl/cpu/T80/T80_ALU.vhd                            ; yes             ; User VHDL File                                        ; /Work/Projects/Test2/rtl/cpu/T80/T80_ALU.vhd                                                  ;           ;
; rtl/cpu/T80/T80_MCode.vhd                          ; yes             ; User VHDL File                                        ; /Work/Projects/Test2/rtl/cpu/T80/T80_MCode.vhd                                                ;           ;
; rtl/cpu/T80/T80_Pack.vhd                           ; yes             ; User VHDL File                                        ; /Work/Projects/Test2/rtl/cpu/T80/T80_Pack.vhd                                                 ;           ;
; rtl/cpu/T80/T80_Reg.vhd                            ; yes             ; User VHDL File                                        ; /Work/Projects/Test2/rtl/cpu/T80/T80_Reg.vhd                                                  ;           ;
; rtl/cpu/MC6809/mc6809e.v                           ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/rtl/cpu/MC6809/mc6809e.v                                                 ;           ;
; rtl/cpu/MC6809/mc6809i.v                           ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/rtl/cpu/MC6809/mc6809i.v                                                 ;           ;
; rtl/custom/k082.sv                                 ; yes             ; User SystemVerilog HDL File                           ; /Work/Projects/Test2/rtl/custom/k082.sv                                                       ;           ;
; rtl/sound/jt49/hdl/jt49.v                          ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49.v                                                ;           ;
; rtl/sound/jt49/hdl/jt49_bus.v                      ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_bus.v                                            ;           ;
; rtl/sound/jt49/hdl/jt49_div.v                      ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_div.v                                            ;           ;
; rtl/sound/jt49/hdl/jt49_cen.v                      ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_cen.v                                            ;           ;
; rtl/sound/jt49/hdl/jt49_eg.v                       ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_eg.v                                             ;           ;
; rtl/sound/jt49/hdl/jt49_exp.v                      ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_exp.v                                            ;           ;
; rtl/sound/jt49/hdl/jt49_noise.v                    ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_noise.v                                          ;           ;
; rtl/sound/Filters/tp_lpf_light.v                   ; yes             ; User SystemVerilog HDL File                           ; /Work/Projects/Test2/rtl/sound/Filters/tp_lpf_light.v                                         ;           ;
; rtl/sound/Filters/tp_lpf_medium.v                  ; yes             ; User SystemVerilog HDL File                           ; /Work/Projects/Test2/rtl/sound/Filters/tp_lpf_medium.v                                        ;           ;
; rtl/sound/Filters/tp_lpf_heavy.v                   ; yes             ; User SystemVerilog HDL File                           ; /Work/Projects/Test2/rtl/sound/Filters/tp_lpf_heavy.v                                         ;           ;
; rtl/sound/Filters/audio_iir_filter.v               ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/rtl/sound/Filters/audio_iir_filter.v                                     ;           ;
; rtl/sound/jt49/hdl/filter/jt49_dcrm2.v             ; yes             ; User Verilog HDL File                                 ; /Work/Projects/Test2/rtl/sound/jt49/hdl/filter/jt49_dcrm2.v                                   ;           ;
; rtl/ram_rom/rom_loader.sv                          ; yes             ; User SystemVerilog HDL File                           ; /Work/Projects/Test2/rtl/ram_rom/rom_loader.sv                                                ;           ;
; rtl/ram_rom/spram.vhd                              ; yes             ; User VHDL File                                        ; /Work/Projects/Test2/rtl/ram_rom/spram.vhd                                                    ;           ;
; rtl/ram_rom/dpram_dc.vhd                           ; yes             ; User VHDL File                                        ; /Work/Projects/Test2/rtl/ram_rom/dpram_dc.vhd                                                 ;           ;
; build_id.v                                         ; yes             ; Auto-Found Verilog HDL File                           ; /Work/Projects/Test2/build_id.v                                                               ;           ;
; altsyncram.tdf                                     ; yes             ; Megafunction                                          ; /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf              ;           ;
; stratix_ram_block.inc                              ; yes             ; Megafunction                                          ; /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc       ;           ;
; lpm_mux.inc                                        ; yes             ; Megafunction                                          ; /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                 ;           ;
; lpm_decode.inc                                     ; yes             ; Megafunction                                          ; /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc              ;           ;
; aglobal170.inc                                     ; yes             ; Megafunction                                          ; /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc              ;           ;
; a_rdenreg.inc                                      ; yes             ; Megafunction                                          ; /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc               ;           ;
; altrom.inc                                         ; yes             ; Megafunction                                          ; /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altrom.inc                  ;           ;
; altram.inc                                         ; yes             ; Megafunction                                          ; /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.inc                  ;           ;
; altdpram.inc                                       ; yes             ; Megafunction                                          ; /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                ;           ;
; db/altsyncram_89q1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_89q1.tdf                                                   ;           ;
; db/altsyncram_ccn1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_ccn1.tdf                                                   ;           ;
; altera_pll.v                                       ; yes             ; Megafunction                                          ; /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v                ;           ;
; altera_pll_dps_lcell_comb.v                        ; yes             ; Megafunction                                          ; /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll_dps_lcell_comb.v ;           ;
; altera_cyclonev_pll.v                              ; yes             ; Megafunction                                          ; /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v       ;           ;
; altera_std_synchronizer.v                          ; yes             ; Megafunction                                          ; /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_std_synchronizer.v   ;           ;
; altddio_out.tdf                                    ; yes             ; Megafunction                                          ; /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altddio_out.tdf             ;           ;
; stratix_ddio.inc                                   ; yes             ; Megafunction                                          ; /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/stratix_ddio.inc            ;           ;
; cyclone_ddio.inc                                   ; yes             ; Megafunction                                          ; /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/cyclone_ddio.inc            ;           ;
; stratix_lcell.inc                                  ; yes             ; Megafunction                                          ; /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/stratix_lcell.inc           ;           ;
; db/ddio_out_b2j.tdf                                ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/ddio_out_b2j.tdf                                                      ;           ;
; db/altsyncram_qkl2.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_qkl2.tdf                                                   ;           ;
; db/altsyncram_ekl2.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_ekl2.tdf                                                   ;           ;
; db/altsyncram_eol2.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_eol2.tdf                                                   ;           ;
; db/decode_8la.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/decode_8la.tdf                                                        ;           ;
; db/decode_11a.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/decode_11a.tdf                                                        ;           ;
; db/mux_ofb.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/mux_ofb.tdf                                                           ;           ;
; db/altsyncram_rnn1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_rnn1.tdf                                                   ;           ;
; db/Arcade-Tutankham.ram0_ascal_3ec5c344.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /Work/Projects/Test2/db/Arcade-Tutankham.ram0_ascal_3ec5c344.hdl.mif                          ;           ;
; db/altsyncram_geo1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_geo1.tdf                                                   ;           ;
; db/Arcade-Tutankham.ram1_ascal_3ec5c344.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /Work/Projects/Test2/db/Arcade-Tutankham.ram1_ascal_3ec5c344.hdl.mif                          ;           ;
; altshift_taps.tdf                                  ; yes             ; Megafunction                                          ; /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altshift_taps.tdf           ;           ;
; lpm_counter.inc                                    ; yes             ; Megafunction                                          ; /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_counter.inc             ;           ;
; lpm_compare.inc                                    ; yes             ; Megafunction                                          ; /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_compare.inc             ;           ;
; lpm_constant.inc                                   ; yes             ; Megafunction                                          ; /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_constant.inc            ;           ;
; db/shift_taps_uuu.tdf                              ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/shift_taps_uuu.tdf                                                    ;           ;
; db/altsyncram_or91.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_or91.tdf                                                   ;           ;
; db/cntr_rhf.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/cntr_rhf.tdf                                                          ;           ;
; db/cmpr_b9c.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/cmpr_b9c.tdf                                                          ;           ;
; db/altsyncram_k9j1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_k9j1.tdf                                                   ;           ;
; db/altsyncram_f0e1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_f0e1.tdf                                                   ;           ;
; db/Arcade-Tutankham.ram0_jt49_exp_c5515c4d.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /Work/Projects/Test2/db/Arcade-Tutankham.ram0_jt49_exp_c5515c4d.hdl.mif                       ;           ;
; db/altsyncram_g9j1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_g9j1.tdf                                                   ;           ;
; db/altsyncram_4ni1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_4ni1.tdf                                                   ;           ;
; db/altsyncram_2aj1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_2aj1.tdf                                                   ;           ;
; db/altsyncram_6tm1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_6tm1.tdf                                                   ;           ;
; db/altsyncram_40n1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_40n1.tdf                                                   ;           ;
; db/altsyncram_20n1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_20n1.tdf                                                   ;           ;
; db/altsyncram_e9n1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_e9n1.tdf                                                   ;           ;
; db/altsyncram_e6n1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_e6n1.tdf                                                   ;           ;
; db/altsyncram_i6k1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_i6k1.tdf                                                   ;           ;
; db/shift_taps_1vu.tdf                              ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/shift_taps_1vu.tdf                                                    ;           ;
; db/altsyncram_rr91.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_rr91.tdf                                                   ;           ;
; db/cntr_uhf.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/cntr_uhf.tdf                                                          ;           ;
; db/shift_taps_puu.tdf                              ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/shift_taps_puu.tdf                                                    ;           ;
; db/altsyncram_br91.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_br91.tdf                                                   ;           ;
; db/cntr_ohf.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/cntr_ohf.tdf                                                          ;           ;
; db/cmpr_a9c.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/cmpr_a9c.tdf                                                          ;           ;
; db/altsyncram_0nl1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_0nl1.tdf                                                   ;           ;
; db/altsyncram_32k1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_32k1.tdf                                                   ;           ;
; db/shift_taps_ftu.tdf                              ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/shift_taps_ftu.tdf                                                    ;           ;
; db/altsyncram_po91.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_po91.tdf                                                   ;           ;
; db/cntr_shf.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/cntr_shf.tdf                                                          ;           ;
; db/shift_taps_0vu.tdf                              ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/shift_taps_0vu.tdf                                                    ;           ;
; db/altsyncram_nr91.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_nr91.tdf                                                   ;           ;
; db/shift_taps_tuu.tdf                              ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/shift_taps_tuu.tdf                                                    ;           ;
; db/altsyncram_jr91.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_jr91.tdf                                                   ;           ;
; db/cntr_phf.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/cntr_phf.tdf                                                          ;           ;
; db/altsyncram_uma1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_uma1.tdf                                                   ;           ;
; db/altsyncram_lia1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_lia1.tdf                                                   ;           ;
; db/altsyncram_ana1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_ana1.tdf                                                   ;           ;
; db/altsyncram_4p61.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /Work/Projects/Test2/db/altsyncram_4p61.tdf                                                   ;           ;
; Arcade-Tutankham.sys_top0.rtl.mif                  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /Work/Projects/Test2/db/Arcade-Tutankham.sys_top0.rtl.mif                                     ;           ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                      ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 16531                                                                                                      ;
;                                             ;                                                                                                            ;
; Combinational ALUT usage for logic          ; 22673                                                                                                      ;
;     -- 7 input functions                    ; 279                                                                                                        ;
;     -- 6 input functions                    ; 5871                                                                                                       ;
;     -- 5 input functions                    ; 3069                                                                                                       ;
;     -- 4 input functions                    ; 3746                                                                                                       ;
;     -- <=3 input functions                  ; 9708                                                                                                       ;
;                                             ;                                                                                                            ;
; Dedicated logic registers                   ; 19472                                                                                                      ;
;                                             ;                                                                                                            ;
; I/O pins                                    ; 145                                                                                                        ;
; I/O registers                               ; 2                                                                                                          ;
; Total MLAB memory bits                      ; 0                                                                                                          ;
; Total block memory bits                     ; 1234354                                                                                                    ;
;                                             ;                                                                                                            ;
; Total DSP Blocks                            ; 70                                                                                                         ;
;                                             ;                                                                                                            ;
; Total PLLs                                  ; 3                                                                                                          ;
;     -- PLLs                                 ; 1                                                                                                          ;
;     -- Fractional PLLs                      ; 2                                                                                                          ;
;                                             ;                                                                                                            ;
; Maximum fan-out node                        ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|cascade_wire[0] ;
; Maximum fan-out                             ; 13239                                                                                                      ;
; Total fan-out                               ; 181702                                                                                                     ;
; Average fan-out                             ; 4.16                                                                                                       ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node                                                                        ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                               ; Entity Name                ; Library Name ;
+---------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; |sys_top                                                                                          ; 22673 (1094)        ; 19472 (1213)              ; 1234354           ; 70         ; 145  ; 0            ; |sys_top                                                                                                                                                                                                                          ; sys_top                    ; work         ;
;    |alsa:alsa|                                                                                    ; 403 (403)           ; 524 (524)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|alsa:alsa                                                                                                                                                                                                                ; alsa                       ; work         ;
;    |altddio_out:hdmiclk_ddr|                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr                                                                                                                                                                                                  ; altddio_out                ; work         ;
;       |ddio_out_b2j:auto_generated|                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated                                                                                                                                                                      ; ddio_out_b2j               ; work         ;
;    |ascal:ascal|                                                                                  ; 2316 (2316)         ; 3086 (3086)               ; 261248            ; 26         ; 0    ; 0            ; |sys_top|ascal:ascal                                                                                                                                                                                                              ; ascal                      ; work         ;
;       |altsyncram:i_dpram_rtl_0|                                                                  ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0                                                                                                                                                                                     ; altsyncram                 ; work         ;
;          |altsyncram_g9j1:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated                                                                                                                                                      ; altsyncram_g9j1            ; work         ;
;       |altsyncram:i_mem[0].r[7]__1|                                                               ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1                                                                                                                                                                                  ; altsyncram                 ; work         ;
;          |altsyncram_89q1:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated                                                                                                                                                   ; altsyncram_89q1            ; work         ;
;       |altsyncram:o_dpram_rtl_0|                                                                  ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0                                                                                                                                                                                     ; altsyncram                 ; work         ;
;          |altsyncram_32k1:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated                                                                                                                                                      ; altsyncram_32k1            ; work         ;
;       |altsyncram:o_h_poly_rtl_0|                                                                 ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_rtl_0                                                                                                                                                                                    ; altsyncram                 ; work         ;
;          |altsyncram_rnn1:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_rnn1:auto_generated                                                                                                                                                     ; altsyncram_rnn1            ; work         ;
;       |altsyncram:o_line0[0].r[7]__2|                                                             ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2                                                                                                                                                                                ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated                                                                                                                                                 ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line1[0].r[7]__3|                                                             ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3                                                                                                                                                                                ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated                                                                                                                                                 ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line2[0].r[7]__4|                                                             ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4                                                                                                                                                                                ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated                                                                                                                                                 ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line3[0].r[7]__5|                                                             ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5                                                                                                                                                                                ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated                                                                                                                                                 ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_v_poly_rtl_0|                                                                 ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_rtl_0                                                                                                                                                                                    ; altsyncram                 ; work         ;
;          |altsyncram_geo1:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_geo1:auto_generated                                                                                                                                                     ; altsyncram_geo1            ; work         ;
;       |altsyncram:pal1_mem_rtl_0|                                                                 ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal1_mem_rtl_0                                                                                                                                                                                    ; altsyncram                 ; work         ;
;          |altsyncram_2aj1:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_2aj1:auto_generated                                                                                                                                                     ; altsyncram_2aj1            ; work         ;
;    |audio_out:audio_out|                                                                          ; 1308 (151)          ; 927 (132)                 ; 0                 ; 8          ; 0    ; 0            ; |sys_top|audio_out:audio_out                                                                                                                                                                                                      ; audio_out                  ; work         ;
;       |DC_blocker:dcb_l|                                                                          ; 128 (128)           ; 68 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|DC_blocker:dcb_l                                                                                                                                                                                     ; DC_blocker                 ; work         ;
;       |DC_blocker:dcb_r|                                                                          ; 128 (128)           ; 68 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|DC_blocker:dcb_r                                                                                                                                                                                     ; DC_blocker                 ; work         ;
;       |IIR_filter:IIR_filter|                                                                     ; 699 (57)            ; 353 (113)                 ; 0                 ; 8          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter                                                                                                                                                                                ; IIR_filter                 ; work         ;
;          |iir_filter_tap:iir_tap_0|                                                               ; 189 (189)           ; 80 (80)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0                                                                                                                                                       ; iir_filter_tap             ; work         ;
;          |iir_filter_tap:iir_tap_1|                                                               ; 228 (228)           ; 80 (80)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1                                                                                                                                                       ; iir_filter_tap             ; work         ;
;          |iir_filter_tap:iir_tap_2|                                                               ; 225 (225)           ; 80 (80)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2                                                                                                                                                       ; iir_filter_tap             ; work         ;
;       |aud_mix_top:audmix_l|                                                                      ; 48 (48)             ; 83 (83)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l                                                                                                                                                                                 ; aud_mix_top                ; work         ;
;       |aud_mix_top:audmix_r|                                                                      ; 47 (47)             ; 83 (83)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r                                                                                                                                                                                 ; aud_mix_top                ; work         ;
;       |i2s:i2s|                                                                                   ; 31 (31)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|i2s:i2s                                                                                                                                                                                              ; i2s                        ; work         ;
;       |sigma_delta_dac:sd_l|                                                                      ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_l                                                                                                                                                                                 ; sigma_delta_dac            ; work         ;
;       |sigma_delta_dac:sd_r|                                                                      ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_r                                                                                                                                                                                 ; sigma_delta_dac            ; work         ;
;       |spdif:toslink|                                                                             ; 38 (38)             ; 58 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|spdif:toslink                                                                                                                                                                                        ; spdif                      ; work         ;
;    |csync:csync_hdmi|                                                                             ; 45 (45)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|csync:csync_hdmi                                                                                                                                                                                                         ; csync                      ; work         ;
;    |csync:csync_vga|                                                                              ; 46 (46)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|csync:csync_vga                                                                                                                                                                                                          ; csync                      ; work         ;
;    |ddr_svc:ddr_svc|                                                                              ; 26 (26)             ; 157 (157)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|ddr_svc:ddr_svc                                                                                                                                                                                                          ; ddr_svc                    ; work         ;
;    |emu:emu|                                                                                      ; 11644 (38)          ; 9935 (29)                 ; 904192            ; 36         ; 0    ; 0            ; |sys_top|emu:emu                                                                                                                                                                                                                  ; emu                        ; work         ;
;       |Tutankham:TUT_inst|                                                                        ; 5607 (1)            ; 2620 (0)                  ; 828032            ; 36         ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst                                                                                                                                                                                               ; Tutankham                  ; work         ;
;          |TimePilot_SND:sound_pcb|                                                                ; 3044 (193)          ; 2290 (38)                 ; 41472             ; 36         ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb                                                                                                                                                                       ; TimePilot_SND              ; work         ;
;             |T80s:C8|                                                                             ; 1633 (16)           ; 354 (12)                  ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8                                                                                                                                                               ; T80s                       ; work         ;
;                |T80:u0|                                                                           ; 1617 (760)          ; 342 (214)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0                                                                                                                                                        ; T80                        ; work         ;
;                   |T80_ALU:alu|                                                                   ; 153 (153)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|T80_ALU:alu                                                                                                                                            ; T80_ALU                    ; work         ;
;                   |T80_MCode:mcode|                                                               ; 542 (542)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|T80_MCode:mcode                                                                                                                                        ; T80_MCode                  ; work         ;
;                   |T80_Reg:Regs|                                                                  ; 162 (162)           ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|T80_Reg:Regs                                                                                                                                           ; T80_Reg                    ; work         ;
;             |eprom_7:A6|                                                                          ; 3 (3)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|eprom_7:A6                                                                                                                                                            ; eprom_7                    ; work         ;
;                |dpram_dc:eprom_7|                                                                 ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|eprom_7:A6|dpram_dc:eprom_7                                                                                                                                           ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|eprom_7:A6|dpram_dc:eprom_7|altsyncram:altsyncram_component                                                                                                           ; altsyncram                 ; work         ;
;                      |altsyncram_qkl2:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|eprom_7:A6|dpram_dc:eprom_7|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated                                                                            ; altsyncram_qkl2            ; work         ;
;             |jt49_bus:F7|                                                                         ; 276 (6)             ; 305 (15)                  ; 256               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7                                                                                                                                                           ; jt49_bus                   ; work         ;
;                |jt49:u_jt49|                                                                      ; 270 (114)           ; 290 (189)                 ; 256               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49                                                                                                                                               ; jt49                       ; work         ;
;                   |jt49_cen:u_cen|                                                                ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_cen:u_cen                                                                                                                                ; jt49_cen                   ; work         ;
;                   |jt49_div:u_chA|                                                                ; 26 (26)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_div:u_chA                                                                                                                                ; jt49_div                   ; work         ;
;                   |jt49_div:u_chB|                                                                ; 25 (25)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_div:u_chB                                                                                                                                ; jt49_div                   ; work         ;
;                   |jt49_div:u_chC|                                                                ; 26 (26)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_div:u_chC                                                                                                                                ; jt49_div                   ; work         ;
;                   |jt49_div:u_envdiv|                                                             ; 34 (34)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_div:u_envdiv                                                                                                                             ; jt49_div                   ; work         ;
;                   |jt49_eg:u_env|                                                                 ; 23 (23)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_eg:u_env                                                                                                                                 ; jt49_eg                    ; work         ;
;                   |jt49_exp:u_exp|                                                                ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_exp:u_exp                                                                                                                                ; jt49_exp                   ; work         ;
;                      |altsyncram:lut_rtl_0|                                                       ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_exp:u_exp|altsyncram:lut_rtl_0                                                                                                           ; altsyncram                 ; work         ;
;                         |altsyncram_f0e1:auto_generated|                                          ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_exp:u_exp|altsyncram:lut_rtl_0|altsyncram_f0e1:auto_generated                                                                            ; altsyncram_f0e1            ; work         ;
;                   |jt49_noise:u_ng|                                                               ; 17 (8)              ; 25 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_noise:u_ng                                                                                                                               ; jt49_noise                 ; work         ;
;                      |jt49_div:u_div|                                                             ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_noise:u_ng|jt49_div:u_div                                                                                                                ; jt49_div                   ; work         ;
;             |jt49_bus:F8|                                                                         ; 276 (12)            ; 305 (15)                  ; 256               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8                                                                                                                                                           ; jt49_bus                   ; work         ;
;                |jt49:u_jt49|                                                                      ; 264 (111)           ; 290 (189)                 ; 256               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49                                                                                                                                               ; jt49                       ; work         ;
;                   |jt49_cen:u_cen|                                                                ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_cen:u_cen                                                                                                                                ; jt49_cen                   ; work         ;
;                   |jt49_div:u_chA|                                                                ; 25 (25)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_div:u_chA                                                                                                                                ; jt49_div                   ; work         ;
;                   |jt49_div:u_chB|                                                                ; 26 (26)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_div:u_chB                                                                                                                                ; jt49_div                   ; work         ;
;                   |jt49_div:u_chC|                                                                ; 26 (26)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_div:u_chC                                                                                                                                ; jt49_div                   ; work         ;
;                   |jt49_div:u_envdiv|                                                             ; 32 (32)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_div:u_envdiv                                                                                                                             ; jt49_div                   ; work         ;
;                   |jt49_eg:u_env|                                                                 ; 22 (22)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_eg:u_env                                                                                                                                 ; jt49_eg                    ; work         ;
;                   |jt49_exp:u_exp|                                                                ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_exp:u_exp                                                                                                                                ; jt49_exp                   ; work         ;
;                      |altsyncram:lut_rtl_0|                                                       ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_exp:u_exp|altsyncram:lut_rtl_0                                                                                                           ; altsyncram                 ; work         ;
;                         |altsyncram_f0e1:auto_generated|                                          ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_exp:u_exp|altsyncram:lut_rtl_0|altsyncram_f0e1:auto_generated                                                                            ; altsyncram_f0e1            ; work         ;
;                   |jt49_noise:u_ng|                                                               ; 17 (8)              ; 25 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_noise:u_ng                                                                                                                               ; jt49_noise                 ; work         ;
;                      |jt49_div:u_div|                                                             ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_noise:u_ng|jt49_div:u_div                                                                                                                ; jt49_div                   ; work         ;
;             |jt49_dcrm2:dcrm_ay1A|                                                                ; 65 (65)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay1A                                                                                                                                                  ; jt49_dcrm2                 ; work         ;
;             |jt49_dcrm2:dcrm_ay1B|                                                                ; 65 (65)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay1B                                                                                                                                                  ; jt49_dcrm2                 ; work         ;
;             |jt49_dcrm2:dcrm_ay1C|                                                                ; 65 (65)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay1C                                                                                                                                                  ; jt49_dcrm2                 ; work         ;
;             |jt49_dcrm2:dcrm_ay2A|                                                                ; 66 (66)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay2A                                                                                                                                                  ; jt49_dcrm2                 ; work         ;
;             |jt49_dcrm2:dcrm_ay2B|                                                                ; 65 (65)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay2B                                                                                                                                                  ; jt49_dcrm2                 ; work         ;
;             |jt49_dcrm2:dcrm_ay2C|                                                                ; 65 (65)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay2C                                                                                                                                                  ; jt49_dcrm2                 ; work         ;
;             |jtframe_frac_cen:sound_cen|                                                          ; 38 (38)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jtframe_frac_cen:sound_cen                                                                                                                                            ; jtframe_frac_cen           ; work         ;
;             |spram:A2|                                                                            ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A2                                                                                                                                                              ; spram                      ; work         ;
;                |altsyncram:ram_rtl_0|                                                             ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A2|altsyncram:ram_rtl_0                                                                                                                                         ; altsyncram                 ; work         ;
;                   |altsyncram_uma1:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A2|altsyncram:ram_rtl_0|altsyncram_uma1:auto_generated                                                                                                          ; altsyncram_uma1            ; work         ;
;             |spram:A3|                                                                            ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A3                                                                                                                                                              ; spram                      ; work         ;
;                |altsyncram:ram_rtl_0|                                                             ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A3|altsyncram:ram_rtl_0                                                                                                                                         ; altsyncram                 ; work         ;
;                   |altsyncram_uma1:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A3|altsyncram:ram_rtl_0|altsyncram_uma1:auto_generated                                                                                                          ; altsyncram_uma1            ; work         ;
;             |tp_lpf_heavy:ay1A_lpf_heavy|                                                         ; 13 (0)              ; 58 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay1A_lpf_heavy                                                                                                                                           ; tp_lpf_heavy               ; work         ;
;                |iir_1st_order:lpf6db|                                                             ; 13 (13)             ; 58 (58)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay1A_lpf_heavy|iir_1st_order:lpf6db                                                                                                                      ; iir_1st_order              ; work         ;
;             |tp_lpf_heavy:ay1B_lpf_heavy|                                                         ; 13 (0)              ; 58 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay1B_lpf_heavy                                                                                                                                           ; tp_lpf_heavy               ; work         ;
;                |iir_1st_order:lpf6db|                                                             ; 13 (13)             ; 58 (58)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay1B_lpf_heavy|iir_1st_order:lpf6db                                                                                                                      ; iir_1st_order              ; work         ;
;             |tp_lpf_heavy:ay1C_lpf_heavy|                                                         ; 13 (0)              ; 58 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay1C_lpf_heavy                                                                                                                                           ; tp_lpf_heavy               ; work         ;
;                |iir_1st_order:lpf6db|                                                             ; 13 (13)             ; 58 (58)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay1C_lpf_heavy|iir_1st_order:lpf6db                                                                                                                      ; iir_1st_order              ; work         ;
;             |tp_lpf_heavy:ay2A_lpf_heavy|                                                         ; 13 (0)              ; 58 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay2A_lpf_heavy                                                                                                                                           ; tp_lpf_heavy               ; work         ;
;                |iir_1st_order:lpf6db|                                                             ; 13 (13)             ; 58 (58)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay2A_lpf_heavy|iir_1st_order:lpf6db                                                                                                                      ; iir_1st_order              ; work         ;
;             |tp_lpf_heavy:ay2B_lpf_heavy|                                                         ; 13 (0)              ; 58 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay2B_lpf_heavy                                                                                                                                           ; tp_lpf_heavy               ; work         ;
;                |iir_1st_order:lpf6db|                                                             ; 13 (13)             ; 58 (58)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay2B_lpf_heavy|iir_1st_order:lpf6db                                                                                                                      ; iir_1st_order              ; work         ;
;             |tp_lpf_heavy:ay2C_lpf_heavy|                                                         ; 13 (0)              ; 58 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay2C_lpf_heavy                                                                                                                                           ; tp_lpf_heavy               ; work         ;
;                |iir_1st_order:lpf6db|                                                             ; 13 (13)             ; 58 (58)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay2C_lpf_heavy|iir_1st_order:lpf6db                                                                                                                      ; iir_1st_order              ; work         ;
;             |tp_lpf_light:ay1A_lpf_light|                                                         ; 13 (0)              ; 58 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay1A_lpf_light                                                                                                                                           ; tp_lpf_light               ; work         ;
;                |iir_1st_order:lpf6db|                                                             ; 13 (13)             ; 58 (58)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay1A_lpf_light|iir_1st_order:lpf6db                                                                                                                      ; iir_1st_order              ; work         ;
;             |tp_lpf_light:ay1B_lpf_light|                                                         ; 13 (0)              ; 58 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay1B_lpf_light                                                                                                                                           ; tp_lpf_light               ; work         ;
;                |iir_1st_order:lpf6db|                                                             ; 13 (13)             ; 58 (58)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay1B_lpf_light|iir_1st_order:lpf6db                                                                                                                      ; iir_1st_order              ; work         ;
;             |tp_lpf_light:ay1C_lpf_light|                                                         ; 13 (0)              ; 58 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay1C_lpf_light                                                                                                                                           ; tp_lpf_light               ; work         ;
;                |iir_1st_order:lpf6db|                                                             ; 13 (13)             ; 58 (58)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay1C_lpf_light|iir_1st_order:lpf6db                                                                                                                      ; iir_1st_order              ; work         ;
;             |tp_lpf_light:ay2A_lpf_light|                                                         ; 13 (0)              ; 58 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay2A_lpf_light                                                                                                                                           ; tp_lpf_light               ; work         ;
;                |iir_1st_order:lpf6db|                                                             ; 13 (13)             ; 58 (58)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay2A_lpf_light|iir_1st_order:lpf6db                                                                                                                      ; iir_1st_order              ; work         ;
;             |tp_lpf_light:ay2B_lpf_light|                                                         ; 13 (0)              ; 58 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay2B_lpf_light                                                                                                                                           ; tp_lpf_light               ; work         ;
;                |iir_1st_order:lpf6db|                                                             ; 13 (13)             ; 58 (58)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay2B_lpf_light|iir_1st_order:lpf6db                                                                                                                      ; iir_1st_order              ; work         ;
;             |tp_lpf_light:ay2C_lpf_light|                                                         ; 13 (0)              ; 58 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay2C_lpf_light                                                                                                                                           ; tp_lpf_light               ; work         ;
;                |iir_1st_order:lpf6db|                                                             ; 13 (13)             ; 58 (58)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay2C_lpf_light|iir_1st_order:lpf6db                                                                                                                      ; iir_1st_order              ; work         ;
;             |tp_lpf_medium:ay1A_lpf_medium|                                                       ; 13 (0)              ; 58 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay1A_lpf_medium                                                                                                                                         ; tp_lpf_medium              ; work         ;
;                |iir_1st_order:lpf6db|                                                             ; 13 (13)             ; 58 (58)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay1A_lpf_medium|iir_1st_order:lpf6db                                                                                                                    ; iir_1st_order              ; work         ;
;             |tp_lpf_medium:ay1B_lpf_medium|                                                       ; 13 (0)              ; 58 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay1B_lpf_medium                                                                                                                                         ; tp_lpf_medium              ; work         ;
;                |iir_1st_order:lpf6db|                                                             ; 13 (13)             ; 58 (58)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay1B_lpf_medium|iir_1st_order:lpf6db                                                                                                                    ; iir_1st_order              ; work         ;
;             |tp_lpf_medium:ay1C_lpf_medium|                                                       ; 13 (0)              ; 58 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay1C_lpf_medium                                                                                                                                         ; tp_lpf_medium              ; work         ;
;                |iir_1st_order:lpf6db|                                                             ; 13 (13)             ; 58 (58)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay1C_lpf_medium|iir_1st_order:lpf6db                                                                                                                    ; iir_1st_order              ; work         ;
;             |tp_lpf_medium:ay2A_lpf_medium|                                                       ; 13 (0)              ; 58 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay2A_lpf_medium                                                                                                                                         ; tp_lpf_medium              ; work         ;
;                |iir_1st_order:lpf6db|                                                             ; 13 (13)             ; 58 (58)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay2A_lpf_medium|iir_1st_order:lpf6db                                                                                                                    ; iir_1st_order              ; work         ;
;             |tp_lpf_medium:ay2B_lpf_medium|                                                       ; 13 (0)              ; 58 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay2B_lpf_medium                                                                                                                                         ; tp_lpf_medium              ; work         ;
;                |iir_1st_order:lpf6db|                                                             ; 13 (13)             ; 58 (58)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay2B_lpf_medium|iir_1st_order:lpf6db                                                                                                                    ; iir_1st_order              ; work         ;
;             |tp_lpf_medium:ay2C_lpf_medium|                                                       ; 13 (0)              ; 58 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay2C_lpf_medium                                                                                                                                         ; tp_lpf_medium              ; work         ;
;                |iir_1st_order:lpf6db|                                                             ; 13 (13)             ; 58 (58)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay2C_lpf_medium|iir_1st_order:lpf6db                                                                                                                    ; iir_1st_order              ; work         ;
;          |Tutankham_CPU:main_pcb|                                                                 ; 2555 (170)          ; 330 (22)                  ; 786560            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb                                                                                                                                                                        ; Tutankham_CPU              ; work         ;
;             |dpram_dc:videoram|                                                                   ; 9 (0)               ; 4 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:videoram                                                                                                                                                      ; dpram_dc                   ; work         ;
;                |altsyncram:altsyncram_component|                                                  ; 9 (0)               ; 4 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:videoram|altsyncram:altsyncram_component                                                                                                                      ; altsyncram                 ; work         ;
;                   |altsyncram_eol2:auto_generated|                                                ; 9 (0)               ; 4 (4)                     ; 262144            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:videoram|altsyncram:altsyncram_component|altsyncram_eol2:auto_generated                                                                                       ; altsyncram_eol2            ; work         ;
;                      |decode_11a:rden_decode_a|                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:videoram|altsyncram:altsyncram_component|altsyncram_eol2:auto_generated|decode_11a:rden_decode_a                                                              ; decode_11a                 ; work         ;
;                      |decode_11a:rden_decode_b|                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:videoram|altsyncram:altsyncram_component|altsyncram_eol2:auto_generated|decode_11a:rden_decode_b                                                              ; decode_11a                 ; work         ;
;                      |decode_8la:decode2|                                                         ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:videoram|altsyncram:altsyncram_component|altsyncram_eol2:auto_generated|decode_8la:decode2                                                                    ; decode_8la                 ; work         ;
;             |dpram_dc:workram|                                                                    ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:workram                                                                                                                                                       ; dpram_dc                   ; work         ;
;                |altsyncram:altsyncram_component|                                                  ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:workram|altsyncram:altsyncram_component                                                                                                                       ; altsyncram                 ; work         ;
;                   |altsyncram_ekl2:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:workram|altsyncram:altsyncram_component|altsyncram_ekl2:auto_generated                                                                                        ; altsyncram_ekl2            ; work         ;
;             |eprom_4k:bank0|                                                                      ; 2 (2)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank0                                                                                                                                                         ; eprom_4k                   ; work         ;
;                |dpram_dc:rom|                                                                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank0|dpram_dc:rom                                                                                                                                            ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank0|dpram_dc:rom|altsyncram:altsyncram_component                                                                                                            ; altsyncram                 ; work         ;
;                      |altsyncram_qkl2:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank0|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated                                                                             ; altsyncram_qkl2            ; work         ;
;             |eprom_4k:bank1|                                                                      ; 2 (2)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank1                                                                                                                                                         ; eprom_4k                   ; work         ;
;                |dpram_dc:rom|                                                                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank1|dpram_dc:rom                                                                                                                                            ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank1|dpram_dc:rom|altsyncram:altsyncram_component                                                                                                            ; altsyncram                 ; work         ;
;                      |altsyncram_qkl2:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank1|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated                                                                             ; altsyncram_qkl2            ; work         ;
;             |eprom_4k:bank2|                                                                      ; 2 (2)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank2                                                                                                                                                         ; eprom_4k                   ; work         ;
;                |dpram_dc:rom|                                                                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank2|dpram_dc:rom                                                                                                                                            ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank2|dpram_dc:rom|altsyncram:altsyncram_component                                                                                                            ; altsyncram                 ; work         ;
;                      |altsyncram_qkl2:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank2|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated                                                                             ; altsyncram_qkl2            ; work         ;
;             |eprom_4k:bank3|                                                                      ; 2 (2)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank3                                                                                                                                                         ; eprom_4k                   ; work         ;
;                |dpram_dc:rom|                                                                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank3|dpram_dc:rom                                                                                                                                            ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank3|dpram_dc:rom|altsyncram:altsyncram_component                                                                                                            ; altsyncram                 ; work         ;
;                      |altsyncram_qkl2:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank3|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated                                                                             ; altsyncram_qkl2            ; work         ;
;             |eprom_4k:bank4|                                                                      ; 2 (2)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank4                                                                                                                                                         ; eprom_4k                   ; work         ;
;                |dpram_dc:rom|                                                                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank4|dpram_dc:rom                                                                                                                                            ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank4|dpram_dc:rom|altsyncram:altsyncram_component                                                                                                            ; altsyncram                 ; work         ;
;                      |altsyncram_qkl2:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank4|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated                                                                             ; altsyncram_qkl2            ; work         ;
;             |eprom_4k:bank5|                                                                      ; 3 (3)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank5                                                                                                                                                         ; eprom_4k                   ; work         ;
;                |dpram_dc:rom|                                                                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank5|dpram_dc:rom                                                                                                                                            ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank5|dpram_dc:rom|altsyncram:altsyncram_component                                                                                                            ; altsyncram                 ; work         ;
;                      |altsyncram_qkl2:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank5|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated                                                                             ; altsyncram_qkl2            ; work         ;
;             |eprom_4k:bank6|                                                                      ; 2 (2)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank6                                                                                                                                                         ; eprom_4k                   ; work         ;
;                |dpram_dc:rom|                                                                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank6|dpram_dc:rom                                                                                                                                            ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank6|dpram_dc:rom|altsyncram:altsyncram_component                                                                                                            ; altsyncram                 ; work         ;
;                      |altsyncram_qkl2:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank6|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated                                                                             ; altsyncram_qkl2            ; work         ;
;             |eprom_4k:bank7|                                                                      ; 4 (4)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank7                                                                                                                                                         ; eprom_4k                   ; work         ;
;                |dpram_dc:rom|                                                                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank7|dpram_dc:rom                                                                                                                                            ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank7|dpram_dc:rom|altsyncram:altsyncram_component                                                                                                            ; altsyncram                 ; work         ;
;                      |altsyncram_qkl2:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank7|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated                                                                             ; altsyncram_qkl2            ; work         ;
;             |eprom_4k:bank8|                                                                      ; 2 (2)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank8                                                                                                                                                         ; eprom_4k                   ; work         ;
;                |dpram_dc:rom|                                                                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank8|dpram_dc:rom                                                                                                                                            ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank8|dpram_dc:rom|altsyncram:altsyncram_component                                                                                                            ; altsyncram                 ; work         ;
;                      |altsyncram_qkl2:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank8|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated                                                                             ; altsyncram_qkl2            ; work         ;
;             |eprom_4k:rom_m1|                                                                     ; 1 (1)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m1                                                                                                                                                        ; eprom_4k                   ; work         ;
;                |dpram_dc:rom|                                                                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m1|dpram_dc:rom                                                                                                                                           ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m1|dpram_dc:rom|altsyncram:altsyncram_component                                                                                                           ; altsyncram                 ; work         ;
;                      |altsyncram_qkl2:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m1|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated                                                                            ; altsyncram_qkl2            ; work         ;
;             |eprom_4k:rom_m2|                                                                     ; 2 (2)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m2                                                                                                                                                        ; eprom_4k                   ; work         ;
;                |dpram_dc:rom|                                                                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m2|dpram_dc:rom                                                                                                                                           ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m2|dpram_dc:rom|altsyncram:altsyncram_component                                                                                                           ; altsyncram                 ; work         ;
;                      |altsyncram_qkl2:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m2|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated                                                                            ; altsyncram_qkl2            ; work         ;
;             |eprom_4k:rom_m3|                                                                     ; 2 (2)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m3                                                                                                                                                        ; eprom_4k                   ; work         ;
;                |dpram_dc:rom|                                                                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m3|dpram_dc:rom                                                                                                                                           ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m3|dpram_dc:rom|altsyncram:altsyncram_component                                                                                                           ; altsyncram                 ; work         ;
;                      |altsyncram_qkl2:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m3|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated                                                                            ; altsyncram_qkl2            ; work         ;
;             |eprom_4k:rom_m4|                                                                     ; 2 (2)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m4                                                                                                                                                        ; eprom_4k                   ; work         ;
;                |dpram_dc:rom|                                                                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m4|dpram_dc:rom                                                                                                                                           ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m4|dpram_dc:rom|altsyncram:altsyncram_component                                                                                                           ; altsyncram                 ; work         ;
;                      |altsyncram_qkl2:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m4|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated                                                                            ; altsyncram_qkl2            ; work         ;
;             |eprom_4k:rom_m5|                                                                     ; 3 (3)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m5                                                                                                                                                        ; eprom_4k                   ; work         ;
;                |dpram_dc:rom|                                                                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m5|dpram_dc:rom                                                                                                                                           ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m5|dpram_dc:rom|altsyncram:altsyncram_component                                                                                                           ; altsyncram                 ; work         ;
;                      |altsyncram_qkl2:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m5|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated                                                                            ; altsyncram_qkl2            ; work         ;
;             |eprom_4k:rom_m6|                                                                     ; 2 (2)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m6                                                                                                                                                        ; eprom_4k                   ; work         ;
;                |dpram_dc:rom|                                                                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m6|dpram_dc:rom                                                                                                                                           ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m6|dpram_dc:rom|altsyncram:altsyncram_component                                                                                                           ; altsyncram                 ; work         ;
;                      |altsyncram_qkl2:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m6|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated                                                                            ; altsyncram_qkl2            ; work         ;
;             |k082:F5|                                                                             ; 93 (93)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|k082:F5                                                                                                                                                                ; k082                       ; work         ;
;             |mc6809e:E3|                                                                          ; 2250 (0)            ; 284 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3                                                                                                                                                             ; mc6809e                    ; work         ;
;                |mc6809i:cpucore|                                                                  ; 2250 (2250)         ; 284 (284)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore                                                                                                                                             ; mc6809i                    ; work         ;
;             |spram:palette_ram|                                                                   ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:palette_ram                                                                                                                                                      ; spram                      ; work         ;
;                |altsyncram:ram_rtl_0|                                                             ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:palette_ram|altsyncram:ram_rtl_0                                                                                                                                 ; altsyncram                 ; work         ;
;                   |altsyncram_lia1:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:palette_ram|altsyncram:ram_rtl_0|altsyncram_lia1:auto_generated                                                                                                  ; altsyncram_lia1            ; work         ;
;             |spram:workram2|                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:workram2                                                                                                                                                         ; spram                      ; work         ;
;                |altsyncram:ram_rtl_0|                                                             ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:workram2|altsyncram:ram_rtl_0                                                                                                                                    ; altsyncram                 ; work         ;
;                   |altsyncram_ana1:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:workram2|altsyncram:ram_rtl_0|altsyncram_ana1:auto_generated                                                                                                     ; altsyncram_ana1            ; work         ;
;          |selector:DLSEL|                                                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tutankham:TUT_inst|selector:DLSEL                                                                                                                                                                                ; selector                   ; work         ;
;       |arcade_video:arcade_video|                                                                 ; 1148 (5)            ; 1543 (14)                 ; 68544             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video                                                                                                                                                                                        ; arcade_video               ; work         ;
;          |sync_fix:sync_h|                                                                        ; 67 (67)             ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|sync_fix:sync_h                                                                                                                                                                        ; sync_fix                   ; work         ;
;          |sync_fix:sync_v|                                                                        ; 68 (68)             ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|sync_fix:sync_v                                                                                                                                                                        ; sync_fix                   ; work         ;
;          |video_mixer:video_mixer|                                                                ; 1008 (33)           ; 1331 (61)                 ; 68544             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer                                                                                                                                                                ; video_mixer                ; work         ;
;             |gamma_corr:gamma|                                                                    ; 7 (7)               ; 69 (69)                   ; 6144              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma                                                                                                                                               ; gamma_corr                 ; work         ;
;                |altsyncram:gamma_curve_rtl_0|                                                     ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0                                                                                                                  ; altsyncram                 ; work         ;
;                   |altsyncram_4ni1:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_4ni1:auto_generated                                                                                   ; altsyncram_4ni1            ; work         ;
;             |scandoubler:sd|                                                                      ; 968 (219)           ; 1201 (273)                ; 62400             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd                                                                                                                                                 ; scandoubler                ; work         ;
;                |Hq2x:Hq2x|                                                                        ; 749 (178)           ; 928 (602)                 ; 62400             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x                                                                                                                                       ; Hq2x                       ; work         ;
;                   |Blend:blender|                                                                 ; 431 (360)           ; 326 (326)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender                                                                                                                         ; Blend                      ; work         ;
;                      |DiffCheck:diff_checker|                                                     ; 71 (71)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|DiffCheck:diff_checker                                                                                                  ; DiffCheck                  ; work         ;
;                   |DiffCheck:diffcheck0|                                                          ; 69 (69)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|DiffCheck:diffcheck0                                                                                                                  ; DiffCheck                  ; work         ;
;                   |DiffCheck:diffcheck1|                                                          ; 69 (69)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|DiffCheck:diffcheck1                                                                                                                  ; DiffCheck                  ; work         ;
;                   |hq2x_buf:hq2x_out|                                                             ; 0 (0)               ; 0 (0)                     ; 49920             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out                                                                                                                     ; hq2x_buf                   ; work         ;
;                      |altsyncram:ram_rtl_0|                                                       ; 0 (0)               ; 0 (0)                     ; 49920             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0                                                                                                ; altsyncram                 ; work         ;
;                         |altsyncram_e9n1:auto_generated|                                          ; 0 (0)               ; 0 (0)                     ; 49920             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0|altsyncram_e9n1:auto_generated                                                                 ; altsyncram_e9n1            ; work         ;
;                   |hq2x_in:hq2x_in|                                                               ; 2 (2)               ; 0 (0)                     ; 12480             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in                                                                                                                       ; hq2x_in                    ; work         ;
;                      |hq2x_buf:buf0|                                                              ; 0 (0)               ; 0 (0)                     ; 6240              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0                                                                                                         ; hq2x_buf                   ; work         ;
;                         |altsyncram:ram_rtl_0|                                                    ; 0 (0)               ; 0 (0)                     ; 6240              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0                                                                                    ; altsyncram                 ; work         ;
;                            |altsyncram_e6n1:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 6240              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0|altsyncram_e6n1:auto_generated                                                     ; altsyncram_e6n1            ; work         ;
;                      |hq2x_buf:buf1|                                                              ; 0 (0)               ; 0 (0)                     ; 6240              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1                                                                                                         ; hq2x_buf                   ; work         ;
;                         |altsyncram:ram_rtl_0|                                                    ; 0 (0)               ; 0 (0)                     ; 6240              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0                                                                                    ; altsyncram                 ; work         ;
;                            |altsyncram_e6n1:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 6240              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0|altsyncram_e6n1:auto_generated                                                     ; altsyncram_e6n1            ; work         ;
;       |hiscore:hi|                                                                                ; 3096 (856)          ; 4694 (582)                ; 448               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi                                                                                                                                                                                                       ; hiscore                    ; work         ;
;          |dpram_hs:address_table|                                                                 ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi|dpram_hs:address_table                                                                                                                                                                                ; dpram_hs                   ; work         ;
;             |altsyncram:ram_rtl_0|                                                                ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi|dpram_hs:address_table|altsyncram:ram_rtl_0                                                                                                                                                           ; altsyncram                 ; work         ;
;                |altsyncram_20n1:auto_generated|                                                   ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi|dpram_hs:address_table|altsyncram:ram_rtl_0|altsyncram_20n1:auto_generated                                                                                                                            ; altsyncram_20n1            ; work         ;
;          |dpram_hs:enddata_table|                                                                 ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi|dpram_hs:enddata_table                                                                                                                                                                                ; dpram_hs                   ; work         ;
;             |altsyncram:ram_rtl_0|                                                                ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi|dpram_hs:enddata_table|altsyncram:ram_rtl_0                                                                                                                                                           ; altsyncram                 ; work         ;
;                |altsyncram_6tm1:auto_generated|                                                   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi|dpram_hs:enddata_table|altsyncram:ram_rtl_0|altsyncram_6tm1:auto_generated                                                                                                                            ; altsyncram_6tm1            ; work         ;
;          |dpram_hs:hiscore_buffer|                                                                ; 968 (968)           ; 2056 (2056)               ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_buffer                                                                                                                                                                               ; dpram_hs                   ; work         ;
;          |dpram_hs:hiscore_data|                                                                  ; 1272 (1272)         ; 2056 (2056)               ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data                                                                                                                                                                                 ; dpram_hs                   ; work         ;
;          |dpram_hs:length_table|                                                                  ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi|dpram_hs:length_table                                                                                                                                                                                 ; dpram_hs                   ; work         ;
;             |altsyncram:ram_rtl_0|                                                                ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi|dpram_hs:length_table|altsyncram:ram_rtl_0                                                                                                                                                            ; altsyncram                 ; work         ;
;                |altsyncram_40n1:auto_generated|                                                   ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi|dpram_hs:length_table|altsyncram:ram_rtl_0|altsyncram_40n1:auto_generated                                                                                                                             ; altsyncram_40n1            ; work         ;
;          |dpram_hs:startdata_table|                                                               ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi|dpram_hs:startdata_table                                                                                                                                                                              ; dpram_hs                   ; work         ;
;             |altsyncram:ram_rtl_0|                                                                ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi|dpram_hs:startdata_table|altsyncram:ram_rtl_0                                                                                                                                                         ; altsyncram                 ; work         ;
;                |altsyncram_6tm1:auto_generated|                                                   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi|dpram_hs:startdata_table|altsyncram:ram_rtl_0|altsyncram_6tm1:auto_generated                                                                                                                          ; altsyncram_6tm1            ; work         ;
;       |hps_io:hps_io|                                                                             ; 595 (253)           ; 653 (229)                 ; 7168              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io                                                                                                                                                                                                    ; hps_io                     ; work         ;
;          |confstr_rom:confstr_rom|                                                                ; 0 (0)               ; 0 (0)                     ; 7168              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|confstr_rom:confstr_rom                                                                                                                                                                            ; confstr_rom                ; work         ;
;             |altsyncram:Mux6_rtl_0|                                                               ; 0 (0)               ; 0 (0)                     ; 7168              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0                                                                                                                                                      ; altsyncram                 ; work         ;
;                |altsyncram_4p61:auto_generated|                                                   ; 0 (0)               ; 0 (0)                     ; 7168              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0|altsyncram_4p61:auto_generated                                                                                                                       ; altsyncram_4p61            ; work         ;
;          |video_calc:video_calc|                                                                  ; 342 (342)           ; 424 (424)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc                                                                                                                                                                              ; video_calc                 ; work         ;
;       |pause:pause|                                                                               ; 51 (51)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pause:pause                                                                                                                                                                                                      ; pause                      ; work         ;
;       |pll:pll|                                                                                   ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll                                                                                                                                                                                                          ; pll                        ; pll          ;
;          |pll_0002:pll_inst|                                                                      ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst                                                                                                                                                                                        ; pll_0002                   ; pll          ;
;             |altera_pll:altera_pll_i|                                                             ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                ; altera_pll                 ; work         ;
;                |altera_cyclonev_pll:cyclonev_pll|                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                               ; altera_cyclonev_pll        ; work         ;
;                   |altera_cyclonev_pll_base:fpll_0|                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                               ; altera_cyclonev_pll_base   ; work         ;
;                |dps_extra_kick:dps_extra_inst|                                                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                                                  ; dps_extra_kick             ; work         ;
;       |pll_cfg:pll_cfg|                                                                           ; 975 (0)             ; 182 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg                                                                                                                                                                                                  ; pll_cfg                    ; pll_cfg      ;
;          |altera_pll_reconfig_top:pll_cfg_inst|                                                   ; 975 (0)             ; 182 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst                                                                                                                                                             ; altera_pll_reconfig_top    ; pll_cfg      ;
;             |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0| ; 975 (913)           ; 182 (153)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                         ; altera_pll_reconfig_core   ; pll_cfg      ;
;                |altera_std_synchronizer:altera_std_synchronizer_inst|                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                    ; altera_std_synchronizer    ; work         ;
;                |dprio_mux:dprio_mux_inst|                                                         ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                ; dprio_mux                  ; pll_cfg      ;
;                |dyn_phase_shift:dyn_phase_shift_inst|                                             ; 7 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                    ; dyn_phase_shift            ; pll_cfg      ;
;                   |generic_lcell_comb:lcell_cnt_sel_0|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ; generic_lcell_comb         ; pll_cfg      ;
;                   |generic_lcell_comb:lcell_cnt_sel_1|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ; generic_lcell_comb         ; pll_cfg      ;
;                   |generic_lcell_comb:lcell_cnt_sel_2|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ; generic_lcell_comb         ; pll_cfg      ;
;                   |generic_lcell_comb:lcell_cnt_sel_3|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ; generic_lcell_comb         ; pll_cfg      ;
;                   |generic_lcell_comb:lcell_cnt_sel_4|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ; generic_lcell_comb         ; pll_cfg      ;
;                |fpll_dprio_init:fpll_dprio_init_inst|                                             ; 11 (11)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                    ; fpll_dprio_init            ; pll_cfg      ;
;                |generic_lcell_comb:lcell_dprio_read|                                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                     ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_fpll_0_1|                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                       ; generic_lcell_comb         ; pll_cfg      ;
;                |self_reset:self_reset_inst|                                                       ; 17 (17)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                              ; self_reset                 ; pll_cfg      ;
;       |screen_rotate:screen_rotate|                                                               ; 127 (127)           ; 174 (174)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|screen_rotate:screen_rotate                                                                                                                                                                                      ; screen_rotate              ; work         ;
;    |hdmi_config:hdmi_config|                                                                      ; 220 (127)           ; 71 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config                                                                                                                                                                                                  ; hdmi_config                ; work         ;
;       |i2c:i2c_av|                                                                                ; 93 (93)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config|i2c:i2c_av                                                                                                                                                                                       ; i2c                        ; work         ;
;    |mcp23009:mcp23009|                                                                            ; 168 (54)            ; 100 (39)                  ; 0                 ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009                                                                                                                                                                                                        ; mcp23009                   ; work         ;
;       |i2c:i2c|                                                                                   ; 114 (114)           ; 61 (61)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009|i2c:i2c                                                                                                                                                                                                ; i2c                        ; work         ;
;    |osd:hdmi_osd|                                                                                 ; 904 (904)           ; 569 (569)                 ; 32768             ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd                                                                                                                                                                                                             ; osd                        ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                                 ; altsyncram                 ; work         ;
;          |altsyncram_i6k1:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated                                                                                                                                                  ; altsyncram_i6k1            ; work         ;
;    |osd:vga_osd|                                                                                  ; 903 (883)           ; 564 (554)                 ; 32912             ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd                                                                                                                                                                                                              ; osd                        ; work         ;
;       |altshift_taps:rdout2_rtl_0|                                                                ; 13 (0)              ; 6 (0)                     ; 36                ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_0                                                                                                                                                                                   ; altshift_taps              ; work         ;
;          |shift_taps_ftu:auto_generated|                                                          ; 13 (6)              ; 6 (3)                     ; 36                ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated                                                                                                                                                     ; shift_taps_ftu             ; work         ;
;             |altsyncram_po91:altsyncram5|                                                         ; 0 (0)               ; 0 (0)                     ; 36                ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|altsyncram_po91:altsyncram5                                                                                                                         ; altsyncram_po91            ; work         ;
;             |cntr_shf:cntr1|                                                                      ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|cntr_shf:cntr1                                                                                                                                      ; cntr_shf                   ; work         ;
;       |altshift_taps:rdout2_rtl_1|                                                                ; 7 (0)               ; 4 (0)                     ; 108               ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_1                                                                                                                                                                                   ; altshift_taps              ; work         ;
;          |shift_taps_0vu:auto_generated|                                                          ; 7 (2)               ; 4 (2)                     ; 108               ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated                                                                                                                                                     ; shift_taps_0vu             ; work         ;
;             |altsyncram_nr91:altsyncram4|                                                         ; 0 (0)               ; 0 (0)                     ; 108               ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated|altsyncram_nr91:altsyncram4                                                                                                                         ; altsyncram_nr91            ; work         ;
;             |cntr_ohf:cntr1|                                                                      ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated|cntr_ohf:cntr1                                                                                                                                      ; cntr_ohf                   ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                                  ; altsyncram                 ; work         ;
;          |altsyncram_0nl1:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_0nl1:auto_generated                                                                                                                                                   ; altsyncram_0nl1            ; work         ;
;    |pll_audio:pll_audio|                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio                                                                                                                                                                                                      ; pll_audio                  ; pll_audio    ;
;       |pll_audio_0002:pll_audio_inst|                                                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio|pll_audio_0002:pll_audio_inst                                                                                                                                                                        ; pll_audio_0002             ; pll_audio    ;
;          |altera_pll:altera_pll_i|                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i                                                                                                                                                ; altera_pll                 ; work         ;
;    |pll_cfg:pll_cfg|                                                                              ; 1615 (0)            ; 633 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg                                                                                                                                                                                                          ; pll_cfg                    ; pll_cfg      ;
;       |altera_pll_reconfig_top:pll_cfg_inst|                                                      ; 1615 (0)            ; 633 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst                                                                                                                                                                     ; altera_pll_reconfig_top    ; pll_cfg      ;
;          |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|    ; 1615 (1389)         ; 633 (566)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                                 ; altera_pll_reconfig_core   ; pll_cfg      ;
;             |altera_std_synchronizer:altera_std_synchronizer_inst|                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                            ; altera_std_synchronizer    ; work         ;
;             |dprio_mux:dprio_mux_inst|                                                            ; 116 (116)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                        ; dprio_mux                  ; pll_cfg      ;
;             |dyn_phase_shift:dyn_phase_shift_inst|                                                ; 76 (71)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                            ; dyn_phase_shift            ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_0|                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0         ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_1|                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1         ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_2|                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2         ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_3|                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3         ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_4|                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4         ; generic_lcell_comb         ; pll_cfg      ;
;             |fpll_dprio_init:fpll_dprio_init_inst|                                                ; 11 (11)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                            ; fpll_dprio_init            ; pll_cfg      ;
;             |generic_lcell_comb:lcell_dprio_read|                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                             ; generic_lcell_comb         ; pll_cfg      ;
;             |generic_lcell_comb:lcell_fpll_0_1|                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                               ; generic_lcell_comb         ; pll_cfg      ;
;             |self_reset:self_reset_inst|                                                          ; 20 (20)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                                      ; self_reset                 ; pll_cfg      ;
;    |pll_hdmi:pll_hdmi|                                                                            ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi                                                                                                                                                                                                        ; pll_hdmi                   ; pll_hdmi     ;
;       |pll_hdmi_0002:pll_hdmi_inst|                                                               ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst                                                                                                                                                                            ; pll_hdmi_0002              ; pll_hdmi     ;
;          |altera_pll:altera_pll_i|                                                                ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i                                                                                                                                                    ; altera_pll                 ; work         ;
;             |altera_cyclonev_pll:cyclonev_pll|                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                   ; altera_cyclonev_pll        ; work         ;
;                |altera_cyclonev_pll_base:fpll_0|                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                   ; altera_cyclonev_pll_base   ; work         ;
;             |dps_extra_kick:dps_extra_inst|                                                       ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                                      ; dps_extra_kick             ; work         ;
;    |pll_hdmi_adj:pll_hdmi_adj|                                                                    ; 794 (794)           ; 502 (502)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi_adj:pll_hdmi_adj                                                                                                                                                                                                ; pll_hdmi_adj               ; work         ;
;    |scanlines:HDMI_scanlines|                                                                     ; 66 (52)             ; 14 (8)                    ; 120               ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines                                                                                                                                                                                                 ; scanlines                  ; work         ;
;       |altshift_taps:dout1_rtl_0|                                                                 ; 14 (0)              ; 6 (0)                     ; 120               ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0                                                                                                                                                                       ; altshift_taps              ; work         ;
;          |shift_taps_uuu:auto_generated|                                                          ; 14 (7)              ; 6 (3)                     ; 120               ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated                                                                                                                                         ; shift_taps_uuu             ; work         ;
;             |altsyncram_or91:altsyncram5|                                                         ; 0 (0)               ; 0 (0)                     ; 120               ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|altsyncram_or91:altsyncram5                                                                                                             ; altsyncram_or91            ; work         ;
;             |cntr_rhf:cntr1|                                                                      ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|cntr_rhf:cntr1                                                                                                                          ; cntr_rhf                   ; work         ;
;    |scanlines:VGA_scanlines|                                                                      ; 57 (51)             ; 15 (11)                   ; 96                ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines                                                                                                                                                                                                  ; scanlines                  ; work         ;
;       |altshift_taps:dout1_rtl_0|                                                                 ; 6 (0)               ; 4 (0)                     ; 96                ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0                                                                                                                                                                        ; altshift_taps              ; work         ;
;          |shift_taps_tuu:auto_generated|                                                          ; 6 (4)               ; 4 (2)                     ; 96                ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated                                                                                                                                          ; shift_taps_tuu             ; work         ;
;             |altsyncram_jr91:altsyncram4|                                                         ; 0 (0)               ; 0 (0)                     ; 96                ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4                                                                                                              ; altsyncram_jr91            ; work         ;
;             |cntr_phf:cntr1|                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|cntr_phf:cntr1                                                                                                                           ; cntr_phf                   ; work         ;
;    |shadowmask:HDMI_shadowmask|                                                                   ; 225 (217)           ; 178 (172)                 ; 2928              ; 0          ; 0    ; 0            ; |sys_top|shadowmask:HDMI_shadowmask                                                                                                                                                                                               ; shadowmask                 ; work         ;
;       |altshift_taps:vid_rtl_0|                                                                   ; 8 (0)               ; 6 (0)                     ; 112               ; 0          ; 0    ; 0            ; |sys_top|shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0                                                                                                                                                                       ; altshift_taps              ; work         ;
;          |shift_taps_1vu:auto_generated|                                                          ; 8 (5)               ; 6 (3)                     ; 112               ; 0          ; 0    ; 0            ; |sys_top|shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0|shift_taps_1vu:auto_generated                                                                                                                                         ; shift_taps_1vu             ; work         ;
;             |altsyncram_rr91:altsyncram4|                                                         ; 0 (0)               ; 0 (0)                     ; 112               ; 0          ; 0    ; 0            ; |sys_top|shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0|shift_taps_1vu:auto_generated|altsyncram_rr91:altsyncram4                                                                                                             ; altsyncram_rr91            ; work         ;
;             |cntr_uhf:cntr1|                                                                      ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0|shift_taps_1vu:auto_generated|cntr_uhf:cntr1                                                                                                                          ; cntr_uhf                   ; work         ;
;       |altsyncram:mask_lut_rtl_0|                                                                 ; 0 (0)               ; 0 (0)                     ; 2816              ; 0          ; 0    ; 0            ; |sys_top|shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0                                                                                                                                                                     ; altsyncram                 ; work         ;
;          |altsyncram_k9j1:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 2816              ; 0          ; 0    ; 0            ; |sys_top|shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0|altsyncram_k9j1:auto_generated                                                                                                                                      ; altsyncram_k9j1            ; work         ;
;    |sync_fix:sync_h|                                                                              ; 70 (70)             ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_h                                                                                                                                                                                                          ; sync_fix                   ; work         ;
;    |sync_fix:sync_v|                                                                              ; 71 (71)             ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_v                                                                                                                                                                                                          ; sync_fix                   ; work         ;
;    |sys_umuldiv:ar_muldiv|                                                                        ; 57 (1)              ; 118 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv                                                                                                                                                                                                    ; sys_umuldiv                ; work         ;
;       |sys_udiv:udiv|                                                                             ; 26 (26)             ; 57 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv|sys_udiv:udiv                                                                                                                                                                                      ; sys_udiv                   ; work         ;
;       |sys_umul:umul|                                                                             ; 30 (30)             ; 61 (61)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv|sys_umul:umul                                                                                                                                                                                      ; sys_umul                   ; work         ;
;    |sysmem_lite:sysmem|                                                                           ; 225 (43)            ; 221 (39)                  ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem                                                                                                                                                                                                       ; sysmem_lite                ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|                                      ; 69 (69)             ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1                                                                                                                                                  ; f2sdram_safe_terminator    ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|                                      ; 37 (37)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2                                                                                                                                                  ; f2sdram_safe_terminator    ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|                                      ; 75 (75)             ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf                                                                                                                                                  ; f2sdram_safe_terminator    ; work         ;
;       |sysmem_HPS_fpga_interfaces:fpga_interfaces|                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                            ; sysmem_HPS_fpga_interfaces ; work         ;
;    |vga_out:vga_out|                                                                              ; 196 (196)           ; 175 (175)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_out                                                                                                                                                                                                          ; vga_out                    ; work         ;
;    |vga_out:vga_scaler_out|                                                                       ; 213 (206)           ; 164 (160)                 ; 90                ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out                                                                                                                                                                                                   ; vga_out                    ; work         ;
;       |altshift_taps:din1_rtl_0|                                                                  ; 7 (0)               ; 4 (0)                     ; 90                ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0                                                                                                                                                                          ; altshift_taps              ; work         ;
;          |shift_taps_puu:auto_generated|                                                          ; 7 (2)               ; 4 (2)                     ; 90                ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated                                                                                                                                            ; shift_taps_puu             ; work         ;
;             |altsyncram_br91:altsyncram4|                                                         ; 0 (0)               ; 0 (0)                     ; 90                ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|altsyncram_br91:altsyncram4                                                                                                                ; altsyncram_br91            ; work         ;
;             |cntr_ohf:cntr1|                                                                      ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1                                                                                                                             ; cntr_ohf                   ; work         ;
+---------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------+
; Name                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------+
; ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; 32           ; 128          ; 32           ; 128          ; 4096   ; None                                               ;
; ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152  ; None                                               ;
; ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; 32           ; 128          ; 32           ; 128          ; 4096   ; None                                               ;
; ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_rnn1:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; 16           ; 36           ; 16           ; 36           ; 576    ; db/Arcade-Tutankham.ram0_ascal_3ec5c344.hdl.mif    ;
; ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152  ; None                                               ;
; ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152  ; None                                               ;
; ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152  ; None                                               ;
; ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152  ; None                                               ;
; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_geo1:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; 16           ; 36           ; 16           ; 36           ; 576    ; db/Arcade-Tutankham.ram1_ascal_3ec5c344.hdl.mif    ;
; ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_2aj1:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                                               ;
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|eprom_7:A6|dpram_dc:eprom_7|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated|ALTSYNCRAM                        ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                               ;
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_exp:u_exp|altsyncram:lut_rtl_0|altsyncram_f0e1:auto_generated|ALTSYNCRAM                        ; AUTO ; ROM              ; 160          ; 8            ; --           ; --           ; 1280   ; db/Arcade-Tutankham.ram0_jt49_exp_c5515c4d.hdl.mif ;
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_exp:u_exp|altsyncram:lut_rtl_0|altsyncram_f0e1:auto_generated|ALTSYNCRAM                        ; AUTO ; ROM              ; 160          ; 8            ; --           ; --           ; 1280   ; db/Arcade-Tutankham.ram0_jt49_exp_c5515c4d.hdl.mif ;
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A2|altsyncram:ram_rtl_0|altsyncram_uma1:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Single Port      ; 1024         ; 4            ; --           ; --           ; 4096   ; None                                               ;
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A3|altsyncram:ram_rtl_0|altsyncram_uma1:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Single Port      ; 1024         ; 4            ; --           ; --           ; 4096   ; None                                               ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:videoram|altsyncram:altsyncram_component|altsyncram_eol2:auto_generated|ALTSYNCRAM                                   ; AUTO ; True Dual Port   ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; None                                               ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:workram|altsyncram:altsyncram_component|altsyncram_ekl2:auto_generated|ALTSYNCRAM                                    ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                                               ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank0|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                               ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank1|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                               ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank2|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                               ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank3|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                               ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank4|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                               ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank5|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                               ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank6|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                               ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank7|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                               ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank8|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                               ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m1|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated|ALTSYNCRAM                        ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                               ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m2|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated|ALTSYNCRAM                        ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                               ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m3|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated|ALTSYNCRAM                        ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                               ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m4|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated|ALTSYNCRAM                        ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                               ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m5|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated|ALTSYNCRAM                        ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                               ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m6|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated|ALTSYNCRAM                        ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                               ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:palette_ram|altsyncram:ram_rtl_0|altsyncram_lia1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Single Port      ; 16           ; 8            ; --           ; --           ; 128    ; None                                               ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:workram2|altsyncram:ram_rtl_0|altsyncram_ana1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Single Port      ; 2048         ; 8            ; --           ; --           ; 16384  ; None                                               ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_4ni1:auto_generated|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; 768          ; 8            ; 768          ; 8            ; 6144   ; None                                               ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0|altsyncram_e9n1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 520          ; 96           ; 520          ; 96           ; 49920  ; None                                               ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0|altsyncram_e6n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 260          ; 24           ; 260          ; 24           ; 6240   ; None                                               ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0|altsyncram_e6n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 260          ; 24           ; 260          ; 24           ; 6240   ; None                                               ;
; emu:emu|hiscore:hi|dpram_hs:address_table|altsyncram:ram_rtl_0|altsyncram_20n1:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; 8            ; 24           ; 8            ; 24           ; 192    ; None                                               ;
; emu:emu|hiscore:hi|dpram_hs:enddata_table|altsyncram:ram_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None                                               ;
; emu:emu|hiscore:hi|dpram_hs:length_table|altsyncram:ram_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                         ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128    ; None                                               ;
; emu:emu|hiscore:hi|dpram_hs:startdata_table|altsyncram:ram_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                                                      ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None                                               ;
; emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0|altsyncram_4p61:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; ROM              ; 1024         ; 7            ; --           ; --           ; 7168   ; Arcade-Tutankham.sys_top0.rtl.mif                  ;
; osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                               ;
; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|altsyncram_po91:altsyncram5|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; 6            ; 6            ; 6            ; 6            ; 36     ; None                                               ;
; osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated|altsyncram_nr91:altsyncram4|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; 3            ; 36           ; 3            ; 36           ; 108    ; None                                               ;
; osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_0nl1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                               ;
; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|altsyncram_or91:altsyncram5|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; 5            ; 24           ; 5            ; 24           ; 120    ; None                                               ;
; scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 4            ; 24           ; 4            ; 24           ; 96     ; None                                               ;
; shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0|shift_taps_1vu:auto_generated|altsyncram_rr91:altsyncram4|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; 8            ; 14           ; 8            ; 14           ; 112    ; None                                               ;
; shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0|altsyncram_k9j1:auto_generated|ALTSYNCRAM                                                                                  ; AUTO ; Simple Dual Port ; 256          ; 11           ; 256          ; 11           ; 2816   ; None                                               ;
; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|altsyncram_br91:altsyncram4|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 3            ; 30           ; 3            ; 30           ; 90     ; None                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 2           ;
; Independent 18x18 plus 36         ; 19          ;
; Sum of two 18x18                  ; 42          ;
; Independent 27x27                 ; 7           ;
; Total number of DSP blocks        ; 70          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 22          ;
; Fixed Point Unsigned Multiplier   ; 26          ;
; Fixed Point Mixed Sign Multiplier ; 64          ;
+-----------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                     ;
+--------+---------------------+---------+--------------+--------------+----------------------------------+-----------------+
; Vendor ; IP Core Name        ; Version ; Release Date ; License Type ; Entity Instance                  ; IP Include File ;
+--------+---------------------+---------+--------------+--------------+----------------------------------+-----------------+
; Altera ; altera_pll          ; 17.0    ; N/A          ; N/A          ; |sys_top|emu:emu|pll:pll         ; rtl/pll.v       ;
; Altera ; altera_pll_reconfig ; 17.0    ; N/A          ; N/A          ; |sys_top|emu:emu|pll_cfg:pll_cfg ; sys/pll_cfg.v   ;
; Altera ; altera_pll          ; 17.0    ; N/A          ; N/A          ; |sys_top|pll_audio:pll_audio     ; sys/pll_audio.v ;
; Altera ; altera_pll_reconfig ; 17.0    ; N/A          ; N/A          ; |sys_top|pll_cfg:pll_cfg         ; sys/pll_cfg.v   ;
; Altera ; altera_pll          ; 17.0    ; N/A          ; N/A          ; |sys_top|pll_hdmi:pll_hdmi       ; sys/pll_hdmi.v  ;
+--------+---------------------+---------+--------------+--------------+----------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|CpuState                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------+--------------------------------+-----------------------------+------------------------+--------------------------------+---------------------------+-----------------------------+----------------------------------+------------------------+-------------------------+-------------------------+------------------------+------------------------------+--------------------------+----------------------------------+-------------------------+---------------------------------+---------------------------------+-----------------------------+-------------------------------+------------------------------+---------------------------------+---------------------------------+---------------------------------+-----------------------------+--------------------------------+-----------------------------+------------------------------+---------------------------------+---------------------------------+------------------------------+---------------------------------+---------------------------------+---------------------------------+------------------------------+-------------------------------------+-------------------------------+-------------------------------+---------------------------------------+---------------------------------+----------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------------------------+-------------------------------------+-----------------------------------+-----------------------------+-----------------------------+--------------------------------+----------------------------+---------------------------+---------------------------+---------------------------------+--------------------------------+--------------------------+-----------------------------------+----------------------------------+----------------------------+---------------------------------+--------------------------+--------------------------+--------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+----------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+----------------------------------+---------------------------------+----------------------------------+----------------------------+------------------------------+----------------------------+--------------------------+--------------------------+-------------------------+
; Name                                   ; CpuState.CPUSTATE_INT_DONTCARE ; CpuState.CPUSTATE_SYNC_EXIT ; CpuState.CPUSTATE_SYNC ; CpuState.CPUSTATE_DMABREQ_EXIT ; CpuState.CPUSTATE_DMABREQ ; CpuState.CPUSTATE_CWAI_POST ; CpuState.CPUSTATE_CWAI_DONTCARE1 ; CpuState.CPUSTATE_CWAI ; CpuState.CPUSTATE_STOP3 ; CpuState.CPUSTATE_STOP2 ; CpuState.CPUSTATE_STOP ; CpuState.CPUSTATE_HALT_EXIT2 ; CpuState.CPUSTATE_HALTED ; CpuState.CPUSTATE_16IMM_DONTCARE ; CpuState.CPUSTATE_DEBUG ; CpuState.CPUSTATE_TST_DONTCARE2 ; CpuState.CPUSTATE_TST_DONTCARE1 ; CpuState.CPUSTATE_SWI_START ; CpuState.CPUSTATE_CC_DONTCARE ; CpuState.CPUSTATE_FIRQ_START ; CpuState.CPUSTATE_IRQ_VECTOR_LO ; CpuState.CPUSTATE_IRQ_VECTOR_HI ; CpuState.CPUSTATE_IRQ_DONTCARE2 ; CpuState.CPUSTATE_IRQ_START ; CpuState.CPUSTATE_IRQ_DONTCARE ; CpuState.CPUSTATE_NMI_START ; CpuState.CPUSTATE_PUL_ACTION ; CpuState.CPUSTATE_PUL_DONTCARE2 ; CpuState.CPUSTATE_PUL_DONTCARE1 ; CpuState.CPUSTATE_PSH_ACTION ; CpuState.CPUSTATE_PSH_DONTCARE3 ; CpuState.CPUSTATE_PSH_DONTCARE2 ; CpuState.CPUSTATE_PSH_DONTCARE1 ; CpuState.CPUSTATE_MUL_ACTION ; CpuState.CPUSTATE_INDIRECT_DONTCARE ; CpuState.CPUSTATE_INDIRECT_LO ; CpuState.CPUSTATE_INDIRECT_HI ; CpuState.CPUSTATE_IDX_EXTIND_DONTCARE ; CpuState.CPUSTATE_IDX_EXTIND_LO ; CpuState.CPUSTATE_IDX_PC16OFF_DONTCARE ; CpuState.CPUSTATE_IDX_DOFF_DONTCARE3 ; CpuState.CPUSTATE_IDX_DOFF_DONTCARE2 ; CpuState.CPUSTATE_IDX_DOFF_DONTCARE1 ; CpuState.CPUSTATE_IDX_16OFF_DONTCARE3 ; CpuState.CPUSTATE_IDX_16OFF_DONTCARE2 ; CpuState.CPUSTATE_IDX_16OFF_DONTCARE1 ; CpuState.CPUSTATE_IDX_16OFF_DONTCARE0 ; CpuState.CPUSTATE_IDX_16OFFSET_LO ; CpuState.CPUSTATE_IDX_OFFSET_LO ; CpuState.CPUSTATE_IDX_DONTCARE3 ; CpuState.CPUSTATE_INDEXED_BASE ; CpuState.CPUSTATE_EXTENDED_DONTCARE ; CpuState.CPUSTATE_EXTENDED_ADDRLO ; CpuState.CPUSTATE_JSR_RETHI ; CpuState.CPUSTATE_JSR_RETLO ; CpuState.CPUSTATE_JSR_DONTCARE ; CpuState.CPUSTATE_ALU16_LO ; CpuState.CPUSTATE_ST16_LO ; CpuState.CPUSTATE_LD16_LO ; CpuState.CPUSTATE_ALU_WRITEBACK ; CpuState.CPUSTATE_ALU_DONTCARE ; CpuState.CPUSTATE_ALU_EA ; CpuState.CPUSTATE_DIRECT_DONTCARE ; CpuState.CPUSTATE_ALU16_DONTCARE ; CpuState.CPUSTATE_16IMM_LO ; CpuState.CPUSTATE_RTS_DONTCARE2 ; CpuState.CPUSTATE_RTS_LO ; CpuState.CPUSTATE_RTS_HI ; CpuState.CPUSTATE_ABX_DONTCARE ; CpuState.CPUSTATE_EXG_DONTCARE6 ; CpuState.CPUSTATE_EXG_DONTCARE5 ; CpuState.CPUSTATE_EXG_DONTCARE4 ; CpuState.CPUSTATE_EXG_DONTCARE3 ; CpuState.CPUSTATE_EXG_DONTCARE2 ; CpuState.CPUSTATE_EXG_DONTCARE1 ; CpuState.CPUSTATE_TFR_DONTCARE4 ; CpuState.CPUSTATE_TFR_DONTCARE3 ; CpuState.CPUSTATE_TFR_DONTCARE2 ; CpuState.CPUSTATE_TFR_DONTCARE1 ; CpuState.CPUSTATE_BSR_RETURNHIGH ; CpuState.CPUSTATE_BSR_RETURNLOW ; CpuState.CPUSTATE_BSR_DONTCARE2 ; CpuState.CPUSTATE_BSR_DONTCARE1 ; CpuState.CPUSTATE_BRA_DONTCARE ; CpuState.CPUSTATE_LBRA_DONTCARE2 ; CpuState.CPUSTATE_LBRA_DONTCARE ; CpuState.CPUSTATE_LBRA_OFFSETLOW ; CpuState.CPUSTATE_FETCH_I2 ; CpuState.CPUSTATE_FETCH_I1V2 ; CpuState.CPUSTATE_FETCH_I1 ; CpuState.CPUSTATE_RESET2 ; CpuState.CPUSTATE_RESET0 ; CpuState.CPUSTATE_RESET ;
+----------------------------------------+--------------------------------+-----------------------------+------------------------+--------------------------------+---------------------------+-----------------------------+----------------------------------+------------------------+-------------------------+-------------------------+------------------------+------------------------------+--------------------------+----------------------------------+-------------------------+---------------------------------+---------------------------------+-----------------------------+-------------------------------+------------------------------+---------------------------------+---------------------------------+---------------------------------+-----------------------------+--------------------------------+-----------------------------+------------------------------+---------------------------------+---------------------------------+------------------------------+---------------------------------+---------------------------------+---------------------------------+------------------------------+-------------------------------------+-------------------------------+-------------------------------+---------------------------------------+---------------------------------+----------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------------------------+-------------------------------------+-----------------------------------+-----------------------------+-----------------------------+--------------------------------+----------------------------+---------------------------+---------------------------+---------------------------------+--------------------------------+--------------------------+-----------------------------------+----------------------------------+----------------------------+---------------------------------+--------------------------+--------------------------+--------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+----------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+----------------------------------+---------------------------------+----------------------------------+----------------------------+------------------------------+----------------------------+--------------------------+--------------------------+-------------------------+
; CpuState.CPUSTATE_RESET                ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 0                       ;
; CpuState.CPUSTATE_RESET0               ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 1                        ; 1                       ;
; CpuState.CPUSTATE_RESET2               ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 1                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_FETCH_I1             ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 1                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_FETCH_I1V2           ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 1                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_FETCH_I2             ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 1                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_LBRA_OFFSETLOW       ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 1                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_LBRA_DONTCARE        ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 1                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_LBRA_DONTCARE2       ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 1                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_BRA_DONTCARE         ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 1                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_BSR_DONTCARE1        ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 1                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_BSR_DONTCARE2        ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 1                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_BSR_RETURNLOW        ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 1                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_BSR_RETURNHIGH       ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_TFR_DONTCARE1        ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_TFR_DONTCARE2        ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_TFR_DONTCARE3        ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_TFR_DONTCARE4        ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_EXG_DONTCARE1        ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_EXG_DONTCARE2        ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_EXG_DONTCARE3        ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_EXG_DONTCARE4        ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_EXG_DONTCARE5        ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_EXG_DONTCARE6        ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_ABX_DONTCARE         ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 1                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_RTS_HI               ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 1                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_RTS_LO               ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 1                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_RTS_DONTCARE2        ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 1                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_16IMM_LO             ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 1                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_ALU16_DONTCARE       ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 1                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_DIRECT_DONTCARE      ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 1                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_ALU_EA               ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 1                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_ALU_DONTCARE         ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 1                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_ALU_WRITEBACK        ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 1                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_LD16_LO              ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 1                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_ST16_LO              ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 1                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_ALU16_LO             ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 1                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_JSR_DONTCARE         ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 1                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_JSR_RETLO            ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 1                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_JSR_RETHI            ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 1                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_EXTENDED_ADDRLO      ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 1                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_EXTENDED_DONTCARE    ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 1                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_INDEXED_BASE         ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 1                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_IDX_DONTCARE3        ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 1                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_IDX_OFFSET_LO        ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 1                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_IDX_16OFFSET_LO      ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_IDX_16OFF_DONTCARE0  ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 1                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_IDX_16OFF_DONTCARE1  ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 1                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_IDX_16OFF_DONTCARE2  ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 1                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_IDX_16OFF_DONTCARE3  ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 1                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_IDX_DOFF_DONTCARE1   ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 1                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_IDX_DOFF_DONTCARE2   ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 1                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_IDX_DOFF_DONTCARE3   ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 1                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_IDX_PC16OFF_DONTCARE ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 1                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_IDX_EXTIND_LO        ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 1                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_IDX_EXTIND_DONTCARE  ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 1                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_INDIRECT_HI          ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 1                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_INDIRECT_LO          ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 1                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_INDIRECT_DONTCARE    ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 1                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_MUL_ACTION           ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 1                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_PSH_DONTCARE1        ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 1                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_PSH_DONTCARE2        ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 1                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_PSH_DONTCARE3        ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 1                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_PSH_ACTION           ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 1                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_PUL_DONTCARE1        ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 1                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_PUL_DONTCARE2        ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 1                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_PUL_ACTION           ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 1                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_NMI_START            ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 1                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_IRQ_DONTCARE         ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 1                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_IRQ_START            ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 1                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_IRQ_DONTCARE2        ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 1                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_IRQ_VECTOR_HI        ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 1                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_IRQ_VECTOR_LO        ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 1                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_FIRQ_START           ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 1                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_CC_DONTCARE          ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 1                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_SWI_START            ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 1                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_TST_DONTCARE1        ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 1                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_TST_DONTCARE2        ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 1                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_DEBUG                ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 1                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_16IMM_DONTCARE       ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 1                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_HALTED               ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 1                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_HALT_EXIT2           ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 1                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_STOP                 ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 1                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_STOP2                ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 1                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_STOP3                ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 1                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_CWAI                 ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 1                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_CWAI_DONTCARE1       ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 1                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_CWAI_POST            ; 0                              ; 0                           ; 0                      ; 0                              ; 0                         ; 1                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_DMABREQ              ; 0                              ; 0                           ; 0                      ; 0                              ; 1                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_DMABREQ_EXIT         ; 0                              ; 0                           ; 0                      ; 1                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_SYNC                 ; 0                              ; 0                           ; 1                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_SYNC_EXIT            ; 0                              ; 1                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
; CpuState.CPUSTATE_INT_DONTCARE         ; 1                              ; 0                           ; 0                      ; 0                              ; 0                         ; 0                           ; 0                                ; 0                      ; 0                       ; 0                       ; 0                      ; 0                            ; 0                        ; 0                                ; 0                       ; 0                               ; 0                               ; 0                           ; 0                             ; 0                            ; 0                               ; 0                               ; 0                               ; 0                           ; 0                              ; 0                           ; 0                            ; 0                               ; 0                               ; 0                            ; 0                               ; 0                               ; 0                               ; 0                            ; 0                                   ; 0                             ; 0                             ; 0                                     ; 0                               ; 0                                      ; 0                                    ; 0                                    ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ; 0                               ; 0                               ; 0                              ; 0                                   ; 0                                 ; 0                           ; 0                           ; 0                              ; 0                          ; 0                         ; 0                         ; 0                               ; 0                              ; 0                        ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                        ; 0                        ; 0                              ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ; 0                               ; 0                               ; 0                               ; 0                              ; 0                                ; 0                               ; 0                                ; 0                          ; 0                            ; 0                          ; 0                        ; 0                        ; 1                       ;
+----------------------------------------+--------------------------------+-----------------------------+------------------------+--------------------------------+---------------------------+-----------------------------+----------------------------------+------------------------+-------------------------+-------------------------+------------------------+------------------------------+--------------------------+----------------------------------+-------------------------+---------------------------------+---------------------------------+-----------------------------+-------------------------------+------------------------------+---------------------------------+---------------------------------+---------------------------------+-----------------------------+--------------------------------+-----------------------------+------------------------------+---------------------------------+---------------------------------+------------------------------+---------------------------------+---------------------------------+---------------------------------+------------------------------+-------------------------------------+-------------------------------+-------------------------------+---------------------------------------+---------------------------------+----------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------------------------+-------------------------------------+-----------------------------------+-----------------------------+-----------------------------+--------------------------------+----------------------------+---------------------------+---------------------------+---------------------------------+--------------------------------+--------------------------+-----------------------------------+----------------------------------+----------------------------+---------------------------------+--------------------------+--------------------------+--------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+----------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+----------------------------------+---------------------------------+----------------------------------+----------------------------+------------------------------+----------------------------+--------------------------+--------------------------+-------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|NextState                                             ;
+----------------------------------+-----------------------------+--------------------------+------------------------------+----------------------------------+
; Name                             ; NextState.CPUSTATE_FETCH_I1 ; NextState.CPUSTATE_RESET ; NextState.CPUSTATE_CWAI_POST ; NextState.CPUSTATE_IRQ_DONTCARE2 ;
+----------------------------------+-----------------------------+--------------------------+------------------------------+----------------------------------+
; NextState.CPUSTATE_RESET         ; 0                           ; 0                        ; 0                            ; 0                                ;
; NextState.CPUSTATE_FETCH_I1      ; 1                           ; 1                        ; 0                            ; 0                                ;
; NextState.CPUSTATE_IRQ_DONTCARE2 ; 0                           ; 1                        ; 0                            ; 1                                ;
; NextState.CPUSTATE_CWAI_POST     ; 0                           ; 1                        ; 1                            ; 0                                ;
+----------------------------------+-----------------------------+--------------------------+------------------------------+----------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|IntType                                                             ;
+----------------------+-------------+----------------------+----------------------+---------------------+----------------------+---------------------+---------------------+
; Name                 ; IntType.111 ; IntType.INTTYPE_SWI3 ; IntType.INTTYPE_SWI2 ; IntType.INTTYPE_SWI ; IntType.INTTYPE_FIRQ ; IntType.INTTYPE_IRQ ; IntType.INTTYPE_NMI ;
+----------------------+-------------+----------------------+----------------------+---------------------+----------------------+---------------------+---------------------+
; IntType.INTTYPE_NMI  ; 0           ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 0                   ;
; IntType.INTTYPE_IRQ  ; 0           ; 0                    ; 0                    ; 0                   ; 0                    ; 1                   ; 1                   ;
; IntType.INTTYPE_FIRQ ; 0           ; 0                    ; 0                    ; 0                   ; 1                    ; 0                   ; 1                   ;
; IntType.INTTYPE_SWI  ; 0           ; 0                    ; 0                    ; 1                   ; 0                    ; 0                   ; 1                   ;
; IntType.INTTYPE_SWI2 ; 0           ; 0                    ; 1                    ; 0                   ; 0                    ; 0                   ; 1                   ;
; IntType.INTTYPE_SWI3 ; 0           ; 1                    ; 0                    ; 0                   ; 0                    ; 0                   ; 1                   ;
; IntType.111          ; 1           ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 1                   ;
+----------------------+-------------+----------------------+----------------------+---------------------+----------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state ;
+----------------------------+--------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Name                       ; current_state.IDLE ; current_state.LOCKED ; current_state.WAIT_ON_LOCK                                                                             ;
+----------------------------+--------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; current_state.IDLE         ; 0                  ; 0                    ; 0                                                                                                      ;
; current_state.WAIT_ON_LOCK ; 1                  ; 0                    ; 1                                                                                                      ;
; current_state.LOCKED       ; 1                  ; 1                    ; 0                                                                                                      ;
+----------------------------+--------------------+----------------------+--------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-----------------------------------------------------+
; Name                              ; current_read_state.READ_POST_WAIT ; current_read_state.READ ; current_read_state.READ_WAIT ; current_read_state.READ_IDLE                        ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-----------------------------------------------------+
; current_read_state.READ_IDLE      ; 0                                 ; 0                       ; 0                            ; 0                                                   ;
; current_read_state.READ_WAIT      ; 0                                 ; 0                       ; 1                            ; 1                                                   ;
; current_read_state.READ           ; 0                                 ; 1                       ; 0                            ; 1                                                   ;
; current_read_state.READ_POST_WAIT ; 1                                 ; 0                       ; 0                            ; 1                                                   ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-----------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                                                                                                                                    ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; Name                             ; operation_address.CP_CURRENT_REG ; operation_address.BWCTRL_REG ; operation_address.DSM_REG ; operation_address.DPS_REG ; operation_address.C_COUNTERS_REG ; operation_address.M_REG ; operation_address.N_REG ; operation_address.000000 ; operation_address.ANY_DPRIO ; operation_address.VCO_REG ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; operation_address.000000         ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 0                        ; 0                           ; 0                         ;
; operation_address.N_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 1                       ; 1                        ; 0                           ; 0                         ;
; operation_address.M_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 1                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.C_COUNTERS_REG ; 0                                ; 0                            ; 0                         ; 0                         ; 1                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DPS_REG        ; 0                                ; 0                            ; 0                         ; 1                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DSM_REG        ; 0                                ; 0                            ; 1                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.BWCTRL_REG     ; 0                                ; 1                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.CP_CURRENT_REG ; 1                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.VCO_REG        ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 1                         ;
; operation_address.ANY_DPRIO      ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 1                           ; 0                         ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state                                                                                                                                         ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; Name                       ; dprio_cur_state.DPRIO_DONE ; dprio_cur_state.TEN ; dprio_cur_state.NINE ; dprio_cur_state.EIGHT ; dprio_cur_state.SEVEN ; dprio_cur_state.SIX ; dprio_cur_state.FIVE ; dprio_cur_state.FOUR ; dprio_cur_state.THREE ; dprio_cur_state.TWO ; dprio_cur_state.ONE ; dprio_cur_state.DPRIO_IDLE ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; dprio_cur_state.DPRIO_IDLE ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                          ;
; dprio_cur_state.ONE        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 1                   ; 1                          ;
; dprio_cur_state.TWO        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 1                   ; 0                   ; 1                          ;
; dprio_cur_state.THREE      ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 1                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FOUR       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 1                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FIVE       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 1                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SIX        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 1                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SEVEN      ; 0                          ; 0                   ; 0                    ; 0                     ; 1                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.EIGHT      ; 0                          ; 0                   ; 0                    ; 1                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.NINE       ; 0                          ; 0                   ; 1                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.TEN        ; 0                          ; 1                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.DPRIO_DONE ; 1                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state                                     ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+
; Name                                     ; dps_current_state.DPS_CHANGED ; dps_current_state.DPS_WAIT_DPRIO_WRITING ; dps_current_state.DPS_WAIT_PHASE_EN ; dps_current_state.DPS_START ; dps_current_state.DPS_WAIT_PHASE_DONE ; dps_current_state.DPS_DONE ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+
; dps_current_state.DPS_DONE               ; 0                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 0                          ;
; dps_current_state.DPS_WAIT_PHASE_DONE    ; 0                             ; 0                                        ; 0                                   ; 0                           ; 1                                     ; 1                          ;
; dps_current_state.DPS_START              ; 0                             ; 0                                        ; 0                                   ; 1                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_WAIT_PHASE_EN      ; 0                             ; 0                                        ; 1                                   ; 0                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_WAIT_DPRIO_WRITING ; 0                             ; 1                                        ; 0                                   ; 0                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_CHANGED            ; 1                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 1                          ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state                                                                                                                  ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; Name                               ; dps_current_state.PHASE_DONE_LOW_0 ; dps_current_state.PHASE_DONE_LOW_4 ; dps_current_state.PHASE_DONE_LOW_3 ; dps_current_state.PHASE_DONE_LOW_2 ; dps_current_state.PHASE_DONE_LOW_1 ; dps_current_state.PHASE_DONE_HIGH ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; dps_current_state.PHASE_DONE_HIGH  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                 ;
; dps_current_state.PHASE_DONE_LOW_1 ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_2 ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_3 ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_4 ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_0 ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state ;
+----------------------------+--------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; Name                       ; current_state.IDLE ; current_state.LOCKED ; current_state.WAIT_ON_LOCK                                                                                     ;
+----------------------------+--------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; current_state.IDLE         ; 0                  ; 0                    ; 0                                                                                                              ;
; current_state.WAIT_ON_LOCK ; 1                  ; 0                    ; 1                                                                                                              ;
; current_state.LOCKED       ; 1                  ; 1                    ; 0                                                                                                              ;
+----------------------------+--------------------+----------------------+----------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-------------------------------------------------------------+
; Name                              ; current_read_state.READ_POST_WAIT ; current_read_state.READ ; current_read_state.READ_WAIT ; current_read_state.READ_IDLE                                ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-------------------------------------------------------------+
; current_read_state.READ_IDLE      ; 0                                 ; 0                       ; 0                            ; 0                                                           ;
; current_read_state.READ_WAIT      ; 0                                 ; 0                       ; 1                            ; 1                                                           ;
; current_read_state.READ           ; 0                                 ; 1                       ; 0                            ; 1                                                           ;
; current_read_state.READ_POST_WAIT ; 1                                 ; 0                       ; 0                            ; 1                                                           ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                                                                                                                            ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; Name                             ; operation_address.CP_CURRENT_REG ; operation_address.BWCTRL_REG ; operation_address.DSM_REG ; operation_address.DPS_REG ; operation_address.C_COUNTERS_REG ; operation_address.M_REG ; operation_address.N_REG ; operation_address.000000 ; operation_address.ANY_DPRIO ; operation_address.VCO_REG ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; operation_address.000000         ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 0                        ; 0                           ; 0                         ;
; operation_address.N_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 1                       ; 1                        ; 0                           ; 0                         ;
; operation_address.M_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 1                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.C_COUNTERS_REG ; 0                                ; 0                            ; 0                         ; 0                         ; 1                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DPS_REG        ; 0                                ; 0                            ; 0                         ; 1                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DSM_REG        ; 0                                ; 0                            ; 1                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.BWCTRL_REG     ; 0                                ; 1                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.CP_CURRENT_REG ; 1                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.VCO_REG        ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 1                         ;
; operation_address.ANY_DPRIO      ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 1                           ; 0                         ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state                                                                                                                                 ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; Name                       ; dprio_cur_state.DPRIO_DONE ; dprio_cur_state.TEN ; dprio_cur_state.NINE ; dprio_cur_state.EIGHT ; dprio_cur_state.SEVEN ; dprio_cur_state.SIX ; dprio_cur_state.FIVE ; dprio_cur_state.FOUR ; dprio_cur_state.THREE ; dprio_cur_state.TWO ; dprio_cur_state.ONE ; dprio_cur_state.DPRIO_IDLE ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; dprio_cur_state.DPRIO_IDLE ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                          ;
; dprio_cur_state.ONE        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 1                   ; 1                          ;
; dprio_cur_state.TWO        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 1                   ; 0                   ; 1                          ;
; dprio_cur_state.THREE      ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 1                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FOUR       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 1                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FIVE       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 1                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SIX        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 1                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SEVEN      ; 0                          ; 0                   ; 0                    ; 0                     ; 1                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.EIGHT      ; 0                          ; 0                   ; 0                    ; 1                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.NINE       ; 0                          ; 0                   ; 1                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.TEN        ; 0                          ; 1                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.DPRIO_DONE ; 1                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state                             ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+
; Name                                     ; dps_current_state.DPS_CHANGED ; dps_current_state.DPS_WAIT_DPRIO_WRITING ; dps_current_state.DPS_WAIT_PHASE_EN ; dps_current_state.DPS_START ; dps_current_state.DPS_WAIT_PHASE_DONE ; dps_current_state.DPS_DONE ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+
; dps_current_state.DPS_DONE               ; 0                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 0                          ;
; dps_current_state.DPS_WAIT_PHASE_DONE    ; 0                             ; 0                                        ; 0                                   ; 0                           ; 1                                     ; 1                          ;
; dps_current_state.DPS_START              ; 0                             ; 0                                        ; 0                                   ; 1                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_WAIT_PHASE_EN      ; 0                             ; 0                                        ; 1                                   ; 0                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_WAIT_DPRIO_WRITING ; 0                             ; 1                                        ; 0                                   ; 0                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_CHANGED            ; 1                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 1                          ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state                                                                                                                              ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; Name                               ; dps_current_state.PHASE_DONE_LOW_0 ; dps_current_state.PHASE_DONE_LOW_4 ; dps_current_state.PHASE_DONE_LOW_3 ; dps_current_state.PHASE_DONE_LOW_2 ; dps_current_state.PHASE_DONE_LOW_1 ; dps_current_state.PHASE_DONE_HIGH ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; dps_current_state.PHASE_DONE_HIGH  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                 ;
; dps_current_state.PHASE_DONE_LOW_1 ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_2 ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_3 ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_4 ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_0 ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|hiscore:hi|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------+------------------+--------------------------+----------------------+------------------+----------------------+--------------------------+----------------------+----------------------+-----------------------+-----------------------+----------------------+---------------------+------------------------+--------------------+---------------------+---------------------+--------------------+----------------------+----------------------+------------------------+---------------------+--------------------+----------------+-----------------------+
; Name                     ; state.SM_STOPPED ; state.SM_EXTRACTCOMPLETE ; state.SM_EXTRACTSAVE ; state.SM_EXTRACT ; state.SM_EXTRACTINIT ; state.SM_COMPARECOMPLETE ; state.SM_COMPAREDONE ; state.SM_COMPAREREAD ; state.SM_COMPAREREADY ; state.SM_COMPAREBEGIN ; state.SM_COMPAREINIT ; state.SM_WRITERETRY ; state.SM_WRITECOMPLETE ; state.SM_WRITEDONE ; state.SM_WRITEREADY ; state.SM_WRITEBEGIN ; state.SM_WRITEPREP ; state.SM_CHECKCANCEL ; state.SM_CHECKENDVAL ; state.SM_CHECKSTARTVAL ; state.SM_CHECKBEGIN ; state.SM_CHECKPREP ; state.SM_TIMER ; state.SM_INIT_RESTORE ;
+--------------------------+------------------+--------------------------+----------------------+------------------+----------------------+--------------------------+----------------------+----------------------+-----------------------+-----------------------+----------------------+---------------------+------------------------+--------------------+---------------------+---------------------+--------------------+----------------------+----------------------+------------------------+---------------------+--------------------+----------------+-----------------------+
; state.SM_INIT_RESTORE    ; 0                ; 0                        ; 0                    ; 0                ; 0                    ; 0                        ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0                   ; 0                      ; 0                  ; 0                   ; 0                   ; 0                  ; 0                    ; 0                    ; 0                      ; 0                   ; 0                  ; 0              ; 0                     ;
; state.SM_TIMER           ; 0                ; 0                        ; 0                    ; 0                ; 0                    ; 0                        ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0                   ; 0                      ; 0                  ; 0                   ; 0                   ; 0                  ; 0                    ; 0                    ; 0                      ; 0                   ; 0                  ; 1              ; 1                     ;
; state.SM_CHECKPREP       ; 0                ; 0                        ; 0                    ; 0                ; 0                    ; 0                        ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0                   ; 0                      ; 0                  ; 0                   ; 0                   ; 0                  ; 0                    ; 0                    ; 0                      ; 0                   ; 1                  ; 0              ; 1                     ;
; state.SM_CHECKBEGIN      ; 0                ; 0                        ; 0                    ; 0                ; 0                    ; 0                        ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0                   ; 0                      ; 0                  ; 0                   ; 0                   ; 0                  ; 0                    ; 0                    ; 0                      ; 1                   ; 0                  ; 0              ; 1                     ;
; state.SM_CHECKSTARTVAL   ; 0                ; 0                        ; 0                    ; 0                ; 0                    ; 0                        ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0                   ; 0                      ; 0                  ; 0                   ; 0                   ; 0                  ; 0                    ; 0                    ; 1                      ; 0                   ; 0                  ; 0              ; 1                     ;
; state.SM_CHECKENDVAL     ; 0                ; 0                        ; 0                    ; 0                ; 0                    ; 0                        ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0                   ; 0                      ; 0                  ; 0                   ; 0                   ; 0                  ; 0                    ; 1                    ; 0                      ; 0                   ; 0                  ; 0              ; 1                     ;
; state.SM_CHECKCANCEL     ; 0                ; 0                        ; 0                    ; 0                ; 0                    ; 0                        ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0                   ; 0                      ; 0                  ; 0                   ; 0                   ; 0                  ; 1                    ; 0                    ; 0                      ; 0                   ; 0                  ; 0              ; 1                     ;
; state.SM_WRITEPREP       ; 0                ; 0                        ; 0                    ; 0                ; 0                    ; 0                        ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0                   ; 0                      ; 0                  ; 0                   ; 0                   ; 1                  ; 0                    ; 0                    ; 0                      ; 0                   ; 0                  ; 0              ; 1                     ;
; state.SM_WRITEBEGIN      ; 0                ; 0                        ; 0                    ; 0                ; 0                    ; 0                        ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0                   ; 0                      ; 0                  ; 0                   ; 1                   ; 0                  ; 0                    ; 0                    ; 0                      ; 0                   ; 0                  ; 0              ; 1                     ;
; state.SM_WRITEREADY      ; 0                ; 0                        ; 0                    ; 0                ; 0                    ; 0                        ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0                   ; 0                      ; 0                  ; 1                   ; 0                   ; 0                  ; 0                    ; 0                    ; 0                      ; 0                   ; 0                  ; 0              ; 1                     ;
; state.SM_WRITEDONE       ; 0                ; 0                        ; 0                    ; 0                ; 0                    ; 0                        ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0                   ; 0                      ; 1                  ; 0                   ; 0                   ; 0                  ; 0                    ; 0                    ; 0                      ; 0                   ; 0                  ; 0              ; 1                     ;
; state.SM_WRITECOMPLETE   ; 0                ; 0                        ; 0                    ; 0                ; 0                    ; 0                        ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0                   ; 1                      ; 0                  ; 0                   ; 0                   ; 0                  ; 0                    ; 0                    ; 0                      ; 0                   ; 0                  ; 0              ; 1                     ;
; state.SM_WRITERETRY      ; 0                ; 0                        ; 0                    ; 0                ; 0                    ; 0                        ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 1                   ; 0                      ; 0                  ; 0                   ; 0                   ; 0                  ; 0                    ; 0                    ; 0                      ; 0                   ; 0                  ; 0              ; 1                     ;
; state.SM_COMPAREINIT     ; 0                ; 0                        ; 0                    ; 0                ; 0                    ; 0                        ; 0                    ; 0                    ; 0                     ; 0                     ; 1                    ; 0                   ; 0                      ; 0                  ; 0                   ; 0                   ; 0                  ; 0                    ; 0                    ; 0                      ; 0                   ; 0                  ; 0              ; 1                     ;
; state.SM_COMPAREBEGIN    ; 0                ; 0                        ; 0                    ; 0                ; 0                    ; 0                        ; 0                    ; 0                    ; 0                     ; 1                     ; 0                    ; 0                   ; 0                      ; 0                  ; 0                   ; 0                   ; 0                  ; 0                    ; 0                    ; 0                      ; 0                   ; 0                  ; 0              ; 1                     ;
; state.SM_COMPAREREADY    ; 0                ; 0                        ; 0                    ; 0                ; 0                    ; 0                        ; 0                    ; 0                    ; 1                     ; 0                     ; 0                    ; 0                   ; 0                      ; 0                  ; 0                   ; 0                   ; 0                  ; 0                    ; 0                    ; 0                      ; 0                   ; 0                  ; 0              ; 1                     ;
; state.SM_COMPAREREAD     ; 0                ; 0                        ; 0                    ; 0                ; 0                    ; 0                        ; 0                    ; 1                    ; 0                     ; 0                     ; 0                    ; 0                   ; 0                      ; 0                  ; 0                   ; 0                   ; 0                  ; 0                    ; 0                    ; 0                      ; 0                   ; 0                  ; 0              ; 1                     ;
; state.SM_COMPAREDONE     ; 0                ; 0                        ; 0                    ; 0                ; 0                    ; 0                        ; 1                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0                   ; 0                      ; 0                  ; 0                   ; 0                   ; 0                  ; 0                    ; 0                    ; 0                      ; 0                   ; 0                  ; 0              ; 1                     ;
; state.SM_COMPARECOMPLETE ; 0                ; 0                        ; 0                    ; 0                ; 0                    ; 1                        ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0                   ; 0                      ; 0                  ; 0                   ; 0                   ; 0                  ; 0                    ; 0                    ; 0                      ; 0                   ; 0                  ; 0              ; 1                     ;
; state.SM_EXTRACTINIT     ; 0                ; 0                        ; 0                    ; 0                ; 1                    ; 0                        ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0                   ; 0                      ; 0                  ; 0                   ; 0                   ; 0                  ; 0                    ; 0                    ; 0                      ; 0                   ; 0                  ; 0              ; 1                     ;
; state.SM_EXTRACT         ; 0                ; 0                        ; 0                    ; 1                ; 0                    ; 0                        ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0                   ; 0                      ; 0                  ; 0                   ; 0                   ; 0                  ; 0                    ; 0                    ; 0                      ; 0                   ; 0                  ; 0              ; 1                     ;
; state.SM_EXTRACTSAVE     ; 0                ; 0                        ; 1                    ; 0                ; 0                    ; 0                        ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0                   ; 0                      ; 0                  ; 0                   ; 0                   ; 0                  ; 0                    ; 0                    ; 0                      ; 0                   ; 0                  ; 0              ; 1                     ;
; state.SM_EXTRACTCOMPLETE ; 0                ; 1                        ; 0                    ; 0                ; 0                    ; 0                        ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0                   ; 0                      ; 0                  ; 0                   ; 0                   ; 0                  ; 0                    ; 0                    ; 0                      ; 0                   ; 0                  ; 0              ; 1                     ;
; state.SM_STOPPED         ; 1                ; 0                        ; 0                    ; 0                ; 0                    ; 0                        ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0                   ; 0                      ; 0                  ; 0                   ; 0                   ; 0                  ; 0                    ; 0                    ; 0                      ; 0                   ; 0                  ; 0              ; 1                     ;
+--------------------------+------------------+--------------------------+----------------------+------------------+----------------------+--------------------------+----------------------+----------------------+-----------------------+-----------------------+----------------------+---------------------+------------------------+--------------------+---------------------+---------------------+--------------------+----------------------+----------------------+------------------------+---------------------+--------------------+----------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|hiscore:hi|next_state                                                                                                                                                                                                                                                                                           ;
+-------------------------------+-----------------------+-------------------------------+-------------------------------+----------------------------+--------------------------+-------------------------+--------------------------+-------------------------+---------------------------+--------------------------+----------------------------+
; Name                          ; next_state.SM_STOPPED ; next_state.SM_EXTRACTCOMPLETE ; next_state.SM_COMPARECOMPLETE ; next_state.SM_COMPAREBEGIN ; next_state.SM_WRITERETRY ; next_state.SM_WRITEDONE ; next_state.SM_WRITEBEGIN ; next_state.SM_WRITEPREP ; next_state.SM_CHECKCANCEL ; next_state.SM_CHECKBEGIN ; next_state.SM_INIT_RESTORE ;
+-------------------------------+-----------------------+-------------------------------+-------------------------------+----------------------------+--------------------------+-------------------------+--------------------------+-------------------------+---------------------------+--------------------------+----------------------------+
; next_state.SM_INIT_RESTORE    ; 0                     ; 0                             ; 0                             ; 0                          ; 0                        ; 0                       ; 0                        ; 0                       ; 0                         ; 0                        ; 0                          ;
; next_state.SM_CHECKBEGIN      ; 0                     ; 0                             ; 0                             ; 0                          ; 0                        ; 0                       ; 0                        ; 0                       ; 0                         ; 1                        ; 1                          ;
; next_state.SM_CHECKCANCEL     ; 0                     ; 0                             ; 0                             ; 0                          ; 0                        ; 0                       ; 0                        ; 0                       ; 1                         ; 0                        ; 1                          ;
; next_state.SM_WRITEPREP       ; 0                     ; 0                             ; 0                             ; 0                          ; 0                        ; 0                       ; 0                        ; 1                       ; 0                         ; 0                        ; 1                          ;
; next_state.SM_WRITEBEGIN      ; 0                     ; 0                             ; 0                             ; 0                          ; 0                        ; 0                       ; 1                        ; 0                       ; 0                         ; 0                        ; 1                          ;
; next_state.SM_WRITEDONE       ; 0                     ; 0                             ; 0                             ; 0                          ; 0                        ; 1                       ; 0                        ; 0                       ; 0                         ; 0                        ; 1                          ;
; next_state.SM_WRITERETRY      ; 0                     ; 0                             ; 0                             ; 0                          ; 1                        ; 0                       ; 0                        ; 0                       ; 0                         ; 0                        ; 1                          ;
; next_state.SM_COMPAREBEGIN    ; 0                     ; 0                             ; 0                             ; 1                          ; 0                        ; 0                       ; 0                        ; 0                       ; 0                         ; 0                        ; 1                          ;
; next_state.SM_COMPARECOMPLETE ; 0                     ; 0                             ; 1                             ; 0                          ; 0                        ; 0                       ; 0                        ; 0                       ; 0                         ; 0                        ; 1                          ;
; next_state.SM_EXTRACTCOMPLETE ; 0                     ; 1                             ; 0                             ; 0                          ; 0                        ; 0                       ; 0                        ; 0                       ; 0                         ; 0                        ; 1                          ;
; next_state.SM_STOPPED         ; 1                     ; 0                             ; 0                             ; 0                          ; 0                        ; 0                       ; 0                        ; 0                       ; 0                         ; 0                        ; 1                          ;
+-------------------------------+-----------------------+-------------------------------+-------------------------------+----------------------------+--------------------------+-------------------------+--------------------------+-------------------------+---------------------------+--------------------------+----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |sys_top|hdmi_config:hdmi_config|mSetup_ST ;
+--------------+--------------+--------------+---------------+
; Name         ; mSetup_ST.00 ; mSetup_ST.10 ; mSetup_ST.01  ;
+--------------+--------------+--------------+---------------+
; mSetup_ST.00 ; 0            ; 0            ; 0             ;
; mSetup_ST.01 ; 1            ; 0            ; 1             ;
; mSetup_ST.10 ; 1            ; 1            ; 0             ;
+--------------+--------------+--------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------+
; State Machine - |sys_top|mcp23009:mcp23009|state ;
+----------+----------+----------+-----------------+
; Name     ; state.00 ; state.10 ; state.01        ;
+----------+----------+----------+-----------------+
; state.00 ; 0        ; 0        ; 0               ;
; state.01 ; 1        ; 0        ; 1               ;
; state.10 ; 1        ; 1        ; 0               ;
+----------+----------+----------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |sys_top|ascal:ascal|avl_state                          ;
+------------------+-----------------+------------------+-----------------+
; Name             ; avl_state.sREAD ; avl_state.sWRITE ; avl_state.sIDLE ;
+------------------+-----------------+------------------+-----------------+
; avl_state.sIDLE  ; 0               ; 0                ; 0               ;
; avl_state.sWRITE ; 0               ; 1                ; 1               ;
; avl_state.sREAD  ; 1               ; 0                ; 1               ;
+------------------+-----------------+------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------+
; State Machine - |sys_top|ascal:ascal|o_copy                 ;
+---------------+--------------+---------------+--------------+
; Name          ; o_copy.sCOPY ; o_copy.sSHIFT ; o_copy.sWAIT ;
+---------------+--------------+---------------+--------------+
; o_copy.sWAIT  ; 0            ; 0             ; 0            ;
; o_copy.sSHIFT ; 0            ; 1             ; 1            ;
; o_copy.sCOPY  ; 1            ; 0             ; 1            ;
+---------------+--------------+---------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |sys_top|ascal:ascal|o_state                                           ;
+-------------------+-------------------+---------------+----------------+---------------+
; Name              ; o_state.sWAITREAD ; o_state.sREAD ; o_state.sHSYNC ; o_state.sDISP ;
+-------------------+-------------------+---------------+----------------+---------------+
; o_state.sDISP     ; 0                 ; 0             ; 0              ; 0             ;
; o_state.sHSYNC    ; 0                 ; 0             ; 1              ; 1             ;
; o_state.sREAD     ; 0                 ; 1             ; 0              ; 1             ;
; o_state.sWAITREAD ; 1                 ; 0             ; 0              ; 1             ;
+-------------------+-------------------+---------------+----------------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_hdmi_adj:pll_hdmi_adj|state                                          ;
+-------------+-----------+-----------+-----------+-----------+-----------+-----------+-------------+
; Name        ; state.sW6 ; state.sW5 ; state.sW4 ; state.sW3 ; state.sW2 ; state.sW1 ; state.sIDLE ;
+-------------+-----------+-----------+-----------+-----------+-----------+-----------+-------------+
; state.sIDLE ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ;
; state.sW1   ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1           ;
; state.sW2   ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1           ;
; state.sW3   ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1           ;
; state.sW4   ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1           ;
; state.sW5   ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1           ;
; state.sW6   ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1           ;
+-------------+-----------+-----------+-----------+-----------+-----------+-----------+-------------+


Encoding Type:  One-Hot
+------------------------------------------+
; State Machine - |sys_top|alsa:alsa|state ;
+----------+-------------------------------+
; Name     ; state.01                      ;
+----------+-------------------------------+
; state.00 ; 0                             ;
; state.01 ; 1                             ;
+----------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; osd:hdmi_osd|ce_pix                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; osd:vga_osd|ce_pix                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[0]                                               ; yes                                                              ; yes                                        ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]                                               ; yes                                                              ; yes                                        ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[2]                                               ; yes                                                              ; yes                                        ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[3]                                               ; yes                                                              ; yes                                        ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4]                                               ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[0]                                                       ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]                                                       ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[2]                                                       ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[3]                                                       ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4]                                                       ; yes                                                              ; yes                                        ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[1] ; yes                                                              ; yes                                        ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[0] ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[1]         ; yes                                                              ; yes                                        ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|din_s1  ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[0]         ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|din_s1          ; yes                                                              ; yes                                        ;
; Total number of protected registers is 18                                                                                                                                                                     ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; emu:emu|Add7~0                                         ;   ;
; vga_out:vga_out|Add6~0                                 ;   ;
; vga_out:vga_scaler_out|Add6~0                          ;   ;
; vga_out:vga_out|Add16~0                                ;   ;
; vga_out:vga_scaler_out|Add16~0                         ;   ;
; Number of logic cells representing combinational loops ; 5 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|OldNMI_n                                                                                                                                                     ; Lost fanout                                                                                                                                                                           ;
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|BusReq_s                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|DMABREQSample                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|IRQSample                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|FIRQSample                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|HALTSample                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|IRQSample2                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|IRQLatched                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|FIRQSample2                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|FIRQLatched                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|HALTSample2                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|HALTLatched                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|DMABREQSample2                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|DMABREQLatched                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|frz1                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|screen_rotate:screen_rotate|do_flip                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|hps_io:hps_io|uio_block.old_status_set                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                           ;
; emu:emu|hps_io:hps_io|uio_block.old_info                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                           ;
; emu:emu|hps_io:hps_io|uio_block.status_req[0..63]                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                           ;
; emu:emu|hps_io:hps_io|uio_block.stflg[0..3]                                                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                           ;
; emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|conf_byte[7]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; alsa:alsa|spi_out[0..7,27..31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; audio_out:audio_out|spdif:toslink|preamble_q[3,7]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_out|pr_1b[0..2,13..18]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_out|pb_1b[0..5,16..18]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_out|y_1b[0,1,14..18]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_out|pr_1g[0..2,18]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_out|pb_1g[0..2,16..18]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_out|y_1g[0,1,8,15..18]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_out|pr_1r[0..5,17,18]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_out|pb_1r[0..2,16..18]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_out|y_1r[0..2,16..18]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_scaler_out|pr_1b[0..2,13..18]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_scaler_out|pb_1b[0..5,16..18]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_scaler_out|y_1b[0,1,14..18]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_scaler_out|pr_1g[0..2,18]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_scaler_out|pb_1g[0..2,16..18]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_scaler_out|y_1g[0,1,8,15..18]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_scaler_out|pr_1r[0..5,17,18]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_scaler_out|pb_1r[0..2,16..18]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_scaler_out|y_1r[0..2,16..18]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:vga_osd|ordout1[21]                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; osd:vga_osd|ordout1[5,13]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:vga_osd|v_info_start_4[0,1]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:vga_osd|v_info_start_2[0]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:vga_osd|v_osd_start_5[21]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:vga_osd|v_osd_start_4[21]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:vga_osd|v_osd_start_3[21]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:vga_osd|v_osd_start_2[21]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:vga_osd|v_osd_start_1[21]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:vga_osd|v_osd_start_h[21]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:vga_osd|osd_t[0..6,9..21]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:hdmi_osd|ordout1[21]                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; osd:hdmi_osd|ordout1[5,13]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:hdmi_osd|v_info_start_4[0,1]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:hdmi_osd|v_info_start_2[0]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:hdmi_osd|v_osd_start_5[21]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:hdmi_osd|v_osd_start_4[21]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:hdmi_osd|v_osd_start_3[21]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:hdmi_osd|v_osd_start_2[21]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:hdmi_osd|v_osd_start_1[21]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:hdmi_osd|v_osd_start_h[21]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:hdmi_osd|osd_t[0..6,9..21]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; shadowmask:HDMI_shadowmask|b3_x[6,7]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; shadowmask:HDMI_shadowmask|g3_x[6,7]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; shadowmask:HDMI_shadowmask|r3_x[6,7]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[19,28,30,31]                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[1,2,6,7,9]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; hdmi_config:hdmi_config|i2c:i2c_av|len                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; hdmi_config:hdmi_config|i2c:i2c_av|rd                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|i_freeze                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|i_iauto                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|i_head[121..127]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|i_head[120]                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|i_head[105..111,114..119]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|i_head[104]                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|i_head[12..15,28..39,45..47,60..63,76..79,88..103]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|i_vdivi[0]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|avl_i_offset0[30,31]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|avl_i_offset0[29]                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|avl_i_offset0[4..22,25..28]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|avl_i_offset1[30,31]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|avl_i_offset1[29]                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|avl_i_offset1[4..22,25..28]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|o_vdivi[0]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|o_mode[0,1]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|o_run                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|o_freeze                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|o_v_sbil_t.f[3]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|o_h_sbil_t.f[3]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|o_div[3,4]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ddr_svc:ddr_svc|ram_write                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[0..3,5..7]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[22,24,25,27,28]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[1..7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; mcp23009:mcp23009|i2c:i2c|SD[28,30,31]                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; mcp23009:mcp23009|i2c:i2c|SD[1,2,4..8]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; mcp23009:mcp23009|i2c:i2c|len                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; dis                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; dis_output                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|BusAck                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|frz                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; audio_out:audio_out|aud_mix_top:audmix_l|pre_out[0..15]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                           ;
; audio_out:audio_out|aud_mix_top:audmix_r|pre_out[0..15]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_hmode[0,1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|o_vmode[0,1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|o_v_bic_pix.r[0..7]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_v_bic_tt2.r_abxcxx[0..9]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_v_bic_abcd1.r.a[0..7]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_v_bic_tt1.r_bx[0..8]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_v_bic_tt1.r_cxx[1..10]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_v_bic_tt2.r_dxxx[0..9]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_v_bic_tt1.r_dxx[0..10]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_v_bic_pix.g[0..7]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_v_bic_tt2.g_abxcxx[0..9]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_v_bic_abcd1.g.a[0..7]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_v_bic_tt1.g_bx[0..8]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_v_bic_tt1.g_cxx[1..10]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_v_bic_tt2.g_dxxx[0..9]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_v_bic_tt1.g_dxx[0..10]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_v_bic_pix.b[0..7]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_v_bic_tt2.b_abxcxx[0..9]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_v_bic_abcd1.b.a[0..7]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_v_bic_tt1.b_bx[0..8]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_v_bic_tt1.b_cxx[1..10]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_v_bic_tt2.b_dxxx[0..9]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_v_bic_tt1.b_dxx[0..10]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_h_bic_pix.b[0..7]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_h_bic_tt2.b_abxcxx[0..9]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_h_bic_abcd1.b.a[0..7]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_h_bic_tt1.b_bx[0..8]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_h_bic_tt1.b_cxx[1..10]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_h_bic_tt2.b_dxxx[0..9]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_h_bic_tt1.b_dxx[0..10]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_h_bic_pix.g[0..7]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_h_bic_tt2.g_abxcxx[0..9]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_h_bic_abcd1.g.a[0..7]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_h_bic_tt1.g_bx[0..8]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_h_bic_tt1.g_cxx[1..10]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_h_bic_tt2.g_dxxx[0..9]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_h_bic_tt1.g_dxx[0..10]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_h_bic_pix.r[0..7]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_h_bic_tt2.r_abxcxx[0..9]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_h_bic_abcd1.r.a[0..7]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_h_bic_tt1.r_bx[0..8]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_h_bic_tt1.r_cxx[1..10]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_h_bic_tt2.r_dxxx[0..9]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_hfrac3[8..11]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_h_bic_tt1.r_dxx[0..10]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_hfrac2[8..10]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_h_sbil_t.f[0..2]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_h_sbil_t.s[0..3]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_v_sbil_t.f[0..2]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_v_sbil_t.s[0..3]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|old_sync                                                                                                                     ; Lost fanout                                                                                                                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_start[0,1]                                                                                                                ; Lost fanout                                                                                                                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[1..20]                                                                                                                ; Lost fanout                                                                                                                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnto[0..20]                                                                                                                  ; Lost fanout                                                                                                                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|sync_o                                                                                                                       ; Lost fanout                                                                                                                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_o                                                                                                                         ; Lost fanout                                                                                                                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[0]                                                                                                                    ; Lost fanout                                                                                                                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_start[2..20]                                                                                                              ; Lost fanout                                                                                                                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|old_de                                                                                                                       ; Lost fanout                                                                                                                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|s_len[0..20]                                                                                                                 ; Lost fanout                                                                                                                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|sync_valid                                                                                                                   ; Lost fanout                                                                                                                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|f_valid                                                                                                                      ; Lost fanout                                                                                                                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|f_len[0..20]                                                                                                                 ; Lost fanout                                                                                                                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[0..20]                                                                                                                  ; Lost fanout                                                                                                                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|old_sync                                                                                                                     ; Lost fanout                                                                                                                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_start[0..4]                                                                                                               ; Lost fanout                                                                                                                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[1..32]                                                                                                                ; Lost fanout                                                                                                                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnto[0..32]                                                                                                                  ; Lost fanout                                                                                                                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|sync_o                                                                                                                       ; Lost fanout                                                                                                                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_o                                                                                                                         ; Lost fanout                                                                                                                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[0]                                                                                                                    ; Lost fanout                                                                                                                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_start[5..32]                                                                                                              ; Lost fanout                                                                                                                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|old_de                                                                                                                       ; Lost fanout                                                                                                                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|s_len[0..32]                                                                                                                 ; Lost fanout                                                                                                                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|sync_valid                                                                                                                   ; Lost fanout                                                                                                                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|f_valid                                                                                                                      ; Lost fanout                                                                                                                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|f_len[0..32]                                                                                                                 ; Lost fanout                                                                                                                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[0..32]                                                                                                                  ; Lost fanout                                                                                                                                                                           ;
; emu:emu|screen_rotate:screen_rotate|bufsize[0..22]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                           ;
; emu:emu|hps_io:hps_io|sd_rrb[0..3]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                           ;
; emu:emu|hps_io:hps_io|sdn_ack[0]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                           ;
; emu:emu|hps_io:hps_io|uio_block.sdn_r[0]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|i_pfl                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|cfg_data[0,2,4,5,11,13,16,20,24,26,29]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|cfg_address[3..5]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|NMI_s                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|NMICycle                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz4[6,7]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[7]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|screen_rotate:screen_rotate|ram_data[24..31]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|screen_rotate:screen_rotate|hcnt[0]~reg1                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|screen_rotate:screen_rotate|hcnt[1]~reg1                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|hps_io:hps_io|fp_dout[8..15]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|hps_io:hps_io|uio_block.info_n[0..7]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|old_vmode                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_int[0,1]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:vga_osd|infoh[0..2]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:vga_osd|infow[0..2]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:vga_osd|infoy[12..21]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:vga_osd|infox[12..21]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:hdmi_osd|infoh[0..2]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:hdmi_osd|infow[0..2]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:hdmi_osd|infoy[12..21]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:hdmi_osd|infox[12..21]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; shadowmask:HDMI_shadowmask|vmax[4]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; shadowmask:HDMI_shadowmask|hmax[4]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; pll_hdmi_adj:pll_hdmi_adj|paddress[3..5]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|i_fl_pre                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|i_flm                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|i_hmin[0..11]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|i_vmin[0..11]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|i_mode[0,1]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|i_format[1]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|i_format[0]                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|i_div[1,2]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|avl_wadrs[23..31]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|o_adrs[25..31]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[0..3,5..7]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[22,24,25,27,28]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[1..7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:vga_osd|v_info_start_4[14..21]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:vga_osd|v_info_start_2[13..21]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:vga_osd|v_info_start_1[12..21]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:vga_osd|v_info_start_h[12..21]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:hdmi_osd|v_info_start_4[14..21]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:hdmi_osd|v_info_start_2[13..21]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:hdmi_osd|v_info_start_1[12..21]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:hdmi_osd|v_info_start_h[12..21]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|i_head[113]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|i_head[112]                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|i_head[81]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|avl_radrs[25..31]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_out|y_2[18]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_scaler_out|y_2[18]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:vga_osd|v_info_start_5[15..21]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:vga_osd|v_info_start_3[14..21]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:hdmi_osd|v_info_start_5[15..21]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:hdmi_osd|v_info_start_3[14..21]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[0]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[0]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|o_ihsize_temp[14]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                           ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[1]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[1]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[2]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[2]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[3]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[3]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[4]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[4]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[5]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[5]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[6]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[6]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[7]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[7]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[8]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[8]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[9]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[9]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[10]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[10]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[11]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[11]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_out|y_2[17]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_out|pb_1b[15]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_out|y_1b[13]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_out|pr_1g[15..17]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_out|pb_1g[15]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_out|pr_1r[16]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_out|y_1r[15]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_scaler_out|y_2[17]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_scaler_out|pb_1b[15]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_scaler_out|y_1b[13]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_scaler_out|pr_1g[15..17]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_scaler_out|pb_1g[15]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_scaler_out|pr_1r[16]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_scaler_out|y_1r[15]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_out|pr_1r[15]                                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_scaler_out|pr_1r[15]                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[0]                                                                                                                              ; Merged with sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[26]                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[26]                                                                                                                                ; Merged with sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[23]                                                                           ;
; mcp23009:mcp23009|i2c:i2c|SD[10]                                                                                                                                                                                               ; Merged with mcp23009:mcp23009|i2c:i2c|SD[0]                                                                                                                                           ;
; mcp23009:mcp23009|i2c:i2c|SD[0]                                                                                                                                                                                                ; Merged with mcp23009:mcp23009|i2c:i2c|SD[3]                                                                                                                                           ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[8]                                                                                                                                                                                       ; Merged with hdmi_config:hdmi_config|i2c:i2c_av|SD[10]                                                                                                                                 ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[10]                                                                                                                                                                                      ; Merged with hdmi_config:hdmi_config|i2c:i2c_av|SD[5]                                                                                                                                  ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[5]                                                                                                                                                                                       ; Merged with hdmi_config:hdmi_config|i2c:i2c_av|SD[4]                                                                                                                                  ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[4]                                                                                                                                                                                       ; Merged with hdmi_config:hdmi_config|i2c:i2c_av|SD[3]                                                                                                                                  ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[3]                                                                                                                                                                                       ; Merged with hdmi_config:hdmi_config|i2c:i2c_av|SD[0]                                                                                                                                  ;
; old_hs                                                                                                                                                                                                                         ; Merged with hss[0]                                                                                                                                                                    ;
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay2C|error[11..26]                                                                                                                                          ; Merged with emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay2C|error[10]                                                                                         ;
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay2B|error[11..26]                                                                                                                                          ; Merged with emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay2B|error[10]                                                                                         ;
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay2A|error[11..26]                                                                                                                                          ; Merged with emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay2A|error[10]                                                                                         ;
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay1C|error[11..26]                                                                                                                                          ; Merged with emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay1C|error[10]                                                                                         ;
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay1B|error[11..26]                                                                                                                                          ; Merged with emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay1B|error[10]                                                                                         ;
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay1A|error[11..26]                                                                                                                                          ; Merged with emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay1A|error[10]                                                                                         ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hs~reg1                                                                                                                                               ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hs                                                                                               ;
; emu:emu|screen_rotate:screen_rotate|next_addr[1]                                                                                                                                                                               ; Merged with emu:emu|screen_rotate:screen_rotate|next_addr[0]                                                                                                                          ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted         ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0..15]                                                  ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w                  ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[0..5]                                                       ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w                  ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_vco_value                                                                 ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w                  ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[0..2]                                                    ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w                  ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[0..3]                                                        ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w                  ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[2,4,5,11,13]                                                   ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[0]        ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[3,5]                                                             ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_bypass_en      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[0,2,4,5]                                                         ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_bypass_en      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[3,5]                                                             ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_bypass_en      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[0,2,4,5]                                                         ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_bypass_en      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[3,5]                                                             ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_bypass_en      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[0,2,4,5]                                                         ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_bypass_en      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[2,4,5,11,13,16,20,24,26,29]                                       ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[0]           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_changed                                                            ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_changed              ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_changed                                                                ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_changed              ;
; audio_out:audio_out|cnt[1..13]                                                                                                                                                                                                 ; Merged with audio_out:audio_out|cnt[0]                                                                                                                                                ;
; audio_out:audio_out|aud_mix_top:audmix_r|a1[16]                                                                                                                                                                                ; Merged with audio_out:audio_out|aud_mix_top:audmix_r|a1[15]                                                                                                                           ;
; audio_out:audio_out|aud_mix_top:audmix_l|a1[16]                                                                                                                                                                                ; Merged with audio_out:audio_out|aud_mix_top:audmix_l|a1[15]                                                                                                                           ;
; vga_out:vga_out|y_1r[7]                                                                                                                                                                                                        ; Merged with vga_out:vga_out|din1[22]                                                                                                                                                  ;
; vga_out:vga_out|y_1r[6]                                                                                                                                                                                                        ; Merged with vga_out:vga_out|din1[21]                                                                                                                                                  ;
; vga_out:vga_out|y_1r[5]                                                                                                                                                                                                        ; Merged with vga_out:vga_out|din1[20]                                                                                                                                                  ;
; vga_out:vga_out|y_1r[4]                                                                                                                                                                                                        ; Merged with vga_out:vga_out|din1[19]                                                                                                                                                  ;
; vga_out:vga_out|pr_1r[6]                                                                                                                                                                                                       ; Merged with vga_out:vga_out|din1[18]                                                                                                                                                  ;
; vga_out:vga_out|y_1r[3]                                                                                                                                                                                                        ; Merged with vga_out:vga_out|din1[18]                                                                                                                                                  ;
; vga_out:vga_out|y_1g[7,14]                                                                                                                                                                                                     ; Merged with vga_out:vga_out|din1[15]                                                                                                                                                  ;
; vga_out:vga_out|y_1g[6,13]                                                                                                                                                                                                     ; Merged with vga_out:vga_out|din1[14]                                                                                                                                                  ;
; vga_out:vga_out|y_1g[5,12]                                                                                                                                                                                                     ; Merged with vga_out:vga_out|din1[13]                                                                                                                                                  ;
; vga_out:vga_out|y_1g[4,11]                                                                                                                                                                                                     ; Merged with vga_out:vga_out|din1[12]                                                                                                                                                  ;
; vga_out:vga_out|pb_1g[4]                                                                                                                                                                                                       ; Merged with vga_out:vga_out|din1[11]                                                                                                                                                  ;
; vga_out:vga_out|y_1g[3,10]                                                                                                                                                                                                     ; Merged with vga_out:vga_out|din1[11]                                                                                                                                                  ;
; vga_out:vga_out|pr_1g[3]                                                                                                                                                                                                       ; Merged with vga_out:vga_out|din1[10]                                                                                                                                                  ;
; vga_out:vga_out|pb_1g[3]                                                                                                                                                                                                       ; Merged with vga_out:vga_out|din1[10]                                                                                                                                                  ;
; vga_out:vga_out|y_1g[2,9]                                                                                                                                                                                                      ; Merged with vga_out:vga_out|din1[10]                                                                                                                                                  ;
; vga_out:vga_out|pr_1b[5]                                                                                                                                                                                                       ; Merged with vga_out:vga_out|din1[4]                                                                                                                                                   ;
; vga_out:vga_out|y_1b[4]                                                                                                                                                                                                        ; Merged with vga_out:vga_out|din1[4]                                                                                                                                                   ;
; vga_out:vga_out|pr_1b[4]                                                                                                                                                                                                       ; Merged with vga_out:vga_out|din1[3]                                                                                                                                                   ;
; vga_out:vga_out|y_1b[3]                                                                                                                                                                                                        ; Merged with vga_out:vga_out|din1[3]                                                                                                                                                   ;
; vga_out:vga_out|pr_1b[3]                                                                                                                                                                                                       ; Merged with vga_out:vga_out|din1[2]                                                                                                                                                   ;
; vga_out:vga_out|pb_1b[6]                                                                                                                                                                                                       ; Merged with vga_out:vga_out|din1[2]                                                                                                                                                   ;
; vga_out:vga_out|y_1b[2]                                                                                                                                                                                                        ; Merged with vga_out:vga_out|din1[2]                                                                                                                                                   ;
; vga_out:vga_scaler_out|y_1r[7]                                                                                                                                                                                                 ; Merged with vga_out:vga_scaler_out|din1[22]                                                                                                                                           ;
; vga_out:vga_scaler_out|y_1r[6]                                                                                                                                                                                                 ; Merged with vga_out:vga_scaler_out|din1[21]                                                                                                                                           ;
; vga_out:vga_scaler_out|y_1r[5]                                                                                                                                                                                                 ; Merged with vga_out:vga_scaler_out|din1[20]                                                                                                                                           ;
; vga_out:vga_scaler_out|y_1r[4]                                                                                                                                                                                                 ; Merged with vga_out:vga_scaler_out|din1[19]                                                                                                                                           ;
; vga_out:vga_scaler_out|pr_1r[6]                                                                                                                                                                                                ; Merged with vga_out:vga_scaler_out|din1[18]                                                                                                                                           ;
; vga_out:vga_scaler_out|y_1r[3]                                                                                                                                                                                                 ; Merged with vga_out:vga_scaler_out|din1[18]                                                                                                                                           ;
; vga_out:vga_scaler_out|y_1g[7,14]                                                                                                                                                                                              ; Merged with vga_out:vga_scaler_out|din1[15]                                                                                                                                           ;
; vga_out:vga_scaler_out|y_1g[6,13]                                                                                                                                                                                              ; Merged with vga_out:vga_scaler_out|din1[14]                                                                                                                                           ;
; vga_out:vga_scaler_out|y_1g[5,12]                                                                                                                                                                                              ; Merged with vga_out:vga_scaler_out|din1[13]                                                                                                                                           ;
; vga_out:vga_scaler_out|y_1g[4,11]                                                                                                                                                                                              ; Merged with vga_out:vga_scaler_out|din1[12]                                                                                                                                           ;
; vga_out:vga_scaler_out|pb_1g[4]                                                                                                                                                                                                ; Merged with vga_out:vga_scaler_out|din1[11]                                                                                                                                           ;
; vga_out:vga_scaler_out|y_1g[3,10]                                                                                                                                                                                              ; Merged with vga_out:vga_scaler_out|din1[11]                                                                                                                                           ;
; vga_out:vga_scaler_out|pr_1g[3]                                                                                                                                                                                                ; Merged with vga_out:vga_scaler_out|din1[10]                                                                                                                                           ;
; vga_out:vga_scaler_out|pb_1g[3]                                                                                                                                                                                                ; Merged with vga_out:vga_scaler_out|din1[10]                                                                                                                                           ;
; vga_out:vga_scaler_out|y_1g[2,9]                                                                                                                                                                                               ; Merged with vga_out:vga_scaler_out|din1[10]                                                                                                                                           ;
; vga_out:vga_scaler_out|pr_1b[5]                                                                                                                                                                                                ; Merged with vga_out:vga_scaler_out|din1[4]                                                                                                                                            ;
; vga_out:vga_scaler_out|y_1b[4]                                                                                                                                                                                                 ; Merged with vga_out:vga_scaler_out|din1[4]                                                                                                                                            ;
; vga_out:vga_scaler_out|pr_1b[4]                                                                                                                                                                                                ; Merged with vga_out:vga_scaler_out|din1[3]                                                                                                                                            ;
; vga_out:vga_scaler_out|y_1b[3]                                                                                                                                                                                                 ; Merged with vga_out:vga_scaler_out|din1[3]                                                                                                                                            ;
; vga_out:vga_scaler_out|pr_1b[3]                                                                                                                                                                                                ; Merged with vga_out:vga_scaler_out|din1[2]                                                                                                                                            ;
; vga_out:vga_scaler_out|pb_1b[6]                                                                                                                                                                                                ; Merged with vga_out:vga_scaler_out|din1[2]                                                                                                                                            ;
; vga_out:vga_scaler_out|y_1b[2]                                                                                                                                                                                                 ; Merged with vga_out:vga_scaler_out|din1[2]                                                                                                                                            ;
; osd:vga_osd|ordout1[19]                                                                                                                                                                                                        ; Merged with osd:vga_osd|nrdout1[22]                                                                                                                                                   ;
; osd:vga_osd|ordout1[18]                                                                                                                                                                                                        ; Merged with osd:vga_osd|nrdout1[21]                                                                                                                                                   ;
; osd:vga_osd|ordout1[17]                                                                                                                                                                                                        ; Merged with osd:vga_osd|nrdout1[20]                                                                                                                                                   ;
; osd:vga_osd|ordout1[16]                                                                                                                                                                                                        ; Merged with osd:vga_osd|nrdout1[19]                                                                                                                                                   ;
; osd:vga_osd|ordout1[12]                                                                                                                                                                                                        ; Merged with osd:vga_osd|nrdout1[15]                                                                                                                                                   ;
; osd:vga_osd|ordout1[11]                                                                                                                                                                                                        ; Merged with osd:vga_osd|nrdout1[14]                                                                                                                                                   ;
; osd:vga_osd|ordout1[10]                                                                                                                                                                                                        ; Merged with osd:vga_osd|nrdout1[13]                                                                                                                                                   ;
; osd:vga_osd|ordout1[9]                                                                                                                                                                                                         ; Merged with osd:vga_osd|nrdout1[12]                                                                                                                                                   ;
; osd:vga_osd|ordout1[8]                                                                                                                                                                                                         ; Merged with osd:vga_osd|nrdout1[11]                                                                                                                                                   ;
; osd:vga_osd|ordout1[4]                                                                                                                                                                                                         ; Merged with osd:vga_osd|nrdout1[7]                                                                                                                                                    ;
; osd:vga_osd|ordout1[3]                                                                                                                                                                                                         ; Merged with osd:vga_osd|nrdout1[6]                                                                                                                                                    ;
; osd:vga_osd|ordout1[2]                                                                                                                                                                                                         ; Merged with osd:vga_osd|nrdout1[5]                                                                                                                                                    ;
; osd:vga_osd|ordout1[1]                                                                                                                                                                                                         ; Merged with osd:vga_osd|nrdout1[4]                                                                                                                                                    ;
; osd:vga_osd|ordout1[0]                                                                                                                                                                                                         ; Merged with osd:vga_osd|nrdout1[3]                                                                                                                                                    ;
; osd:vga_osd|ordout1[6,7,14,15,22]                                                                                                                                                                                              ; Merged with osd:vga_osd|ordout1[23]                                                                                                                                                   ;
; osd:vga_osd|nrdout1[23]                                                                                                                                                                                                        ; Merged with osd:vga_osd|ordout1[20]                                                                                                                                                   ;
; scanlines:VGA_scanlines|old_hs                                                                                                                                                                                                 ; Merged with scanlines:VGA_scanlines|hs1                                                                                                                                               ;
; scanlines:VGA_scanlines|old_vs                                                                                                                                                                                                 ; Merged with scanlines:VGA_scanlines|vs1                                                                                                                                               ;
; osd:hdmi_osd|ordout1[19]                                                                                                                                                                                                       ; Merged with osd:hdmi_osd|nrdout1[22]                                                                                                                                                  ;
; osd:hdmi_osd|ordout1[18]                                                                                                                                                                                                       ; Merged with osd:hdmi_osd|nrdout1[21]                                                                                                                                                  ;
; osd:hdmi_osd|ordout1[17]                                                                                                                                                                                                       ; Merged with osd:hdmi_osd|nrdout1[20]                                                                                                                                                  ;
; osd:hdmi_osd|ordout1[16]                                                                                                                                                                                                       ; Merged with osd:hdmi_osd|nrdout1[19]                                                                                                                                                  ;
; osd:hdmi_osd|ordout1[12]                                                                                                                                                                                                       ; Merged with osd:hdmi_osd|nrdout1[15]                                                                                                                                                  ;
; osd:hdmi_osd|ordout1[11]                                                                                                                                                                                                       ; Merged with osd:hdmi_osd|nrdout1[14]                                                                                                                                                  ;
; osd:hdmi_osd|ordout1[10]                                                                                                                                                                                                       ; Merged with osd:hdmi_osd|nrdout1[13]                                                                                                                                                  ;
; osd:hdmi_osd|ordout1[9]                                                                                                                                                                                                        ; Merged with osd:hdmi_osd|nrdout1[12]                                                                                                                                                  ;
; osd:hdmi_osd|ordout1[8]                                                                                                                                                                                                        ; Merged with osd:hdmi_osd|nrdout1[11]                                                                                                                                                  ;
; osd:hdmi_osd|ordout1[4]                                                                                                                                                                                                        ; Merged with osd:hdmi_osd|nrdout1[7]                                                                                                                                                   ;
; osd:hdmi_osd|ordout1[3]                                                                                                                                                                                                        ; Merged with osd:hdmi_osd|nrdout1[6]                                                                                                                                                   ;
; osd:hdmi_osd|ordout1[2]                                                                                                                                                                                                        ; Merged with osd:hdmi_osd|nrdout1[5]                                                                                                                                                   ;
; osd:hdmi_osd|ordout1[1]                                                                                                                                                                                                        ; Merged with osd:hdmi_osd|nrdout1[4]                                                                                                                                                   ;
; osd:hdmi_osd|ordout1[0]                                                                                                                                                                                                        ; Merged with osd:hdmi_osd|nrdout1[3]                                                                                                                                                   ;
; osd:hdmi_osd|ordout1[6,7,14,15,22]                                                                                                                                                                                             ; Merged with osd:hdmi_osd|ordout1[23]                                                                                                                                                  ;
; osd:hdmi_osd|nrdout1[23]                                                                                                                                                                                                       ; Merged with osd:hdmi_osd|ordout1[20]                                                                                                                                                  ;
; osd:hdmi_osd|deD                                                                                                                                                                                                               ; Merged with osd:hdmi_osd|de1                                                                                                                                                          ;
; shadowmask:HDMI_shadowmask|old_hs                                                                                                                                                                                              ; Merged with shadowmask:HDMI_shadowmask|vid[1]                                                                                                                                         ;
; shadowmask:HDMI_shadowmask|old_vs                                                                                                                                                                                              ; Merged with shadowmask:HDMI_shadowmask|vid[2]                                                                                                                                         ;
; scanlines:HDMI_scanlines|old_hs                                                                                                                                                                                                ; Merged with scanlines:HDMI_scanlines|hs1                                                                                                                                              ;
; scanlines:HDMI_scanlines|old_vs                                                                                                                                                                                                ; Merged with scanlines:HDMI_scanlines|vs1                                                                                                                                              ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[0]                                                                                                                                                                                       ; Merged with hdmi_config:hdmi_config|i2c:i2c_av|SD[29]                                                                                                                                 ;
; hdmi_config:hdmi_config|i2c:i2c_av|cnt[1..5]                                                                                                                                                                                   ; Merged with hdmi_config:hdmi_config|i2c:i2c_av|cnt[0]                                                                                                                                 ;
; ascal:ascal|i_adrsi[4..6]                                                                                                                                                                                                      ; Merged with ascal:ascal|i_adrsi[7]                                                                                                                                                    ;
; ascal:ascal|o_v_frac[0..2]                                                                                                                                                                                                     ; Merged with ascal:ascal|o_v_frac[3]                                                                                                                                                   ;
; ascal:ascal|o_h_frac2[1..3]                                                                                                                                                                                                    ; Merged with ascal:ascal|o_h_frac2[0]                                                                                                                                                  ;
; mcp23009:mcp23009|din[3]                                                                                                                                                                                                       ; Merged with mcp23009:mcp23009|din[4]                                                                                                                                                  ;
; mcp23009:mcp23009|din[7]                                                                                                                                                                                                       ; Merged with mcp23009:mcp23009|din[6]                                                                                                                                                  ;
; mcp23009:mcp23009|din[13..15]                                                                                                                                                                                                  ; Merged with mcp23009:mcp23009|din[12]                                                                                                                                                 ;
; mcp23009:mcp23009|i2c:i2c|rd                                                                                                                                                                                                   ; Merged with mcp23009:mcp23009|i2c:i2c|SD[29]                                                                                                                                          ;
; mcp23009:mcp23009|i2c:i2c|SD[9]                                                                                                                                                                                                ; Merged with mcp23009:mcp23009|i2c:i2c|SD[19]                                                                                                                                          ;
; mcp23009:mcp23009|i2c:i2c|cnt[1..5]                                                                                                                                                                                            ; Merged with mcp23009:mcp23009|i2c:i2c|cnt[0]                                                                                                                                          ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][4]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][5]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][2]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][5]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][0]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][5]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][4]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][2]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][0]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][4]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][2]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][0]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][4]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][2]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][0]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][4]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][2]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][0]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][4]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][2]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][0]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][4]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][2]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][0]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][4]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][2]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][0]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][4]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][2]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][0]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][3]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][5]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][3]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][5]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][3]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][5]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][3]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][5]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][3]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][5]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][3]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][5]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][3]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][5]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][3]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][5]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][3]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][5]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][3]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][5]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][3]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][3]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][3]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][3]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][3]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][3]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][3]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[17]                                                      ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][2]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][4]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][5]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[8]                                                       ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][2]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][4]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][5]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[7]                                                       ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][2]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][4]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][5]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[6]                                                       ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][2]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][4]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][5]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[5]                                                       ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][2]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][4]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][5]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[4]                                                       ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][2]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][4]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][5]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[3]                                                       ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][2]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][4]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][5]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[2]                                                       ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][2]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][4]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][5]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[1]                                                       ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][2]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][4]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][5]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[0]                                                       ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][0]      ;
; ascal:ascal|i_adrs[4..6]                                                                                                                                                                                                       ; Merged with ascal:ascal|i_adrs[7]                                                                                                                                                     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][0]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][5]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][0]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][5]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][0]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][5]      ;
; emu:emu|cfg_address[2]                                                                                                                                                                                                         ; Merged with emu:emu|cfg_address[0]                                                                                                                                                    ;
; emu:emu|cfg_data[6,10,18,19,22,23,30,31]                                                                                                                                                                                       ; Merged with emu:emu|cfg_address[0]                                                                                                                                                    ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_changed                                                                   ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted         ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[7,8,15]                                                        ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[12]       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_up_dn                                                                     ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[12]       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[1,3,9]                                                         ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[14]       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[6]                                                             ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[10]       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[26]                                                                                                                                      ; Merged with sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[23]                                                                                 ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[0]                                                                                                                                    ; Merged with sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[23]                                                                                 ;
; ddr_svc:ddr_svc|ram_burst[2..6]                                                                                                                                                                                                ; Merged with ddr_svc:ddr_svc|ram_burst[1]                                                                                                                                              ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|burstcount_latch[2..6]                                                                                                                                 ; Merged with sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|burstcount_latch[1]                                                                               ;
; ddr_svc:ddr_svc|ram_burst[7]                                                                                                                                                                                                   ; Merged with ddr_svc:ddr_svc|ch                                                                                                                                                        ;
; emu:emu|hiscore:hi|base_io_addr[9,11..24]                                                                                                                                                                                      ; Merged with emu:emu|hiscore:hi|base_io_addr[10]                                                                                                                                       ;
; emu:emu|cfg_data[7,8,15,21,27,28]                                                                                                                                                                                              ; Merged with emu:emu|cfg_data[12]                                                                                                                                                      ;
; emu:emu|cfg_data[1,3,9,17,25]                                                                                                                                                                                                  ; Merged with emu:emu|cfg_data[14]                                                                                                                                                      ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[2..6]                                                                                                                           ; Merged with sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[1]                                                                         ;
; ascal:ascal|avl_wadrs[5..7]                                                                                                                                                                                                    ; Merged with ascal:ascal|avl_wadrs[4]                                                                                                                                                  ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][0]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][5]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][0]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][5]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][0]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][5]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][0]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][5]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][0]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][5]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][0]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][5]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][5]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[9]  ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][5]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[9]  ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][5]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[10] ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][5]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[10] ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][5]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[11] ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][5]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[11] ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][5]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[12] ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][5]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[12] ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][5]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[13] ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][5]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[13] ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][5]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[14] ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][5]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[14] ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][5]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[15] ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][5]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[15] ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][5]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[16] ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][5]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[16] ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][5]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][5]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][1]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][3]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[3]                                                 ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][1]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][3]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[17]                                                ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][1]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][3]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[0]                                                 ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][6]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][1]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][3]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[14]                                                ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][1]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][3]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[1]                                                 ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][1]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][3]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[2]                                                 ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][6]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][1]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][3]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[4]                                                 ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][1]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][3]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[5]                                                 ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][1]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][3]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[6]                                                 ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][1]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][3]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[7]                                                 ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][1]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][3]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[8]                                                 ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][1]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][3]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[9]                                                 ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][1]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][1]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][3]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[10]                                                ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][1]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][3]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[11]                                                ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][1]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][3]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[12]                                                ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][1]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][3]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[13]                                                ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][1]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][3]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[15]                                                ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][1]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][3]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[16]                                                ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][1]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[6]                                                               ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[1]          ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[1,3]                                                             ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[1]          ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_odd_duty_div_en                                                     ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[1]          ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[6]                                                               ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[1]          ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[1,3]                                                             ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[1]          ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_odd_duty_div_en                                                     ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[1]          ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[1,3,9,17,25]                                                      ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[14]          ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[6,18,19,22,23,30,31]                                              ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[10]          ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[7,8,15,21,27,28]                                                  ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12]          ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][6]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][2]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][6]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][2]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][6]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][2]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][6]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][2]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][6]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][2]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][6]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][2]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][6]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][2]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][6]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][2]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][6]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][2]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][6]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][2]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][6]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][2]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][6]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][2]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][6]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][2]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][6]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][2]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][6]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][2]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][6]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][2]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][6]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][2]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][6]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][2]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[6]                                                               ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[2]          ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[6]                                                               ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[2]          ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][7]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][7]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][4]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][7]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][7]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][4]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][7]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][7]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][4]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][7]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][7]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][4]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][7]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][7]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][4]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][7]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][7]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][4]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][7]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][7]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][4]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][7]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][7]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][4]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][7]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][7]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][4]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][7]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7]                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][0]      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][4]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][0]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][7]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][0]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][7]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][0]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][4]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][0]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][7]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][0]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][7]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][0]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][4]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][0]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][7]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][0]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][7]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][0]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][4]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][0]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][7]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][0]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][7]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][0]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][4]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][0]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][7]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][0]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][7]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][0]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][4]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][0]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][7]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][0]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][7]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][0]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][4]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][0]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][7]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][0]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][7]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][0]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][4]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][0]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][7]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][0]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][7]                                                          ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][0]     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[4,7]                                                             ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[0]          ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[7]                                                               ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[0]          ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[4,7]                                                             ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[0]          ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[7]                                                               ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[0]          ;
; ascal:ascal|i_wadrs[5..7]                                                                                                                                                                                                      ; Merged with ascal:ascal|i_wadrs[4]                                                                                                                                                    ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6]                                                               ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[1]          ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[1,3]                                                             ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[1]          ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_odd_duty_div_en                                                     ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[1]          ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[6]                                                               ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[2]          ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[4,7]                                                             ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[0]          ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[7]                                                               ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[0]          ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz4[5]                                                                                                                                             ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[6]                                                                                        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz[7]                                                                                                                                              ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[6]                                                                                        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz4[4]                                                                                                                                             ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[5]                                                                                        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz[6]                                                                                                                                              ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[5]                                                                                        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz4[3]                                                                                                                                             ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[4]                                                                                        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz[5]                                                                                                                                              ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[4]                                                                                        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz4[2]                                                                                                                                             ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[3]                                                                                        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz[4]                                                                                                                                              ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[3]                                                                                        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz4[1]                                                                                                                                             ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[2]                                                                                        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz[3]                                                                                                                                              ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[2]                                                                                        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz4[0]                                                                                                                                             ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[1]                                                                                        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz[2]                                                                                                                                              ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[1]                                                                                        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz[1]                                                                                                                                              ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[0]                                                                                        ;
; ascal:ascal|i_wadrs_mem[5..7]                                                                                                                                                                                                  ; Merged with ascal:ascal|i_wadrs_mem[4]                                                                                                                                                ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|G_in[0]                                                                                                                                             ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|B_in[0]                                                                                        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|R_in[0]                                                                                                                                             ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|B_in[0]                                                                                        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|G_in[1]                                                                                                                                             ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|B_in[1]                                                                                        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|R_in[1]                                                                                                                                             ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|B_in[1]                                                                                        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|G_in[2]                                                                                                                                             ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|B_in[2]                                                                                        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|R_in[2]                                                                                                                                             ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|B_in[2]                                                                                        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|G_in[3]                                                                                                                                             ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|B_in[3]                                                                                        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|R_in[3]                                                                                                                                             ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|B_in[3]                                                                                        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|G_in[4]                                                                                                                                             ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|B_in[4]                                                                                        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|R_in[4]                                                                                                                                             ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|B_in[4]                                                                                        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|G_in[5]                                                                                                                                             ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|B_in[5]                                                                                        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|R_in[5]                                                                                                                                             ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|B_in[5]                                                                                        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|G_in[6]                                                                                                                                             ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|B_in[6]                                                                                        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|R_in[6]                                                                                                                                             ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|B_in[6]                                                                                        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|G_in[7]                                                                                                                                             ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|B_in[7]                                                                                        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|R_in[7]                                                                                                                                             ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|B_in[7]                                                                                        ;
; emu:emu|arcade_video:arcade_video|RGB_fix[8,16]                                                                                                                                                                                ; Merged with emu:emu|arcade_video:arcade_video|RGB_fix[0]                                                                                                                              ;
; emu:emu|arcade_video:arcade_video|RGB_fix[1,9]                                                                                                                                                                                 ; Merged with emu:emu|arcade_video:arcade_video|RGB_fix[17]                                                                                                                             ;
; emu:emu|arcade_video:arcade_video|RGB_fix[2,18]                                                                                                                                                                                ; Merged with emu:emu|arcade_video:arcade_video|RGB_fix[10]                                                                                                                             ;
; emu:emu|arcade_video:arcade_video|RGB_fix[3,19]                                                                                                                                                                                ; Merged with emu:emu|arcade_video:arcade_video|RGB_fix[11]                                                                                                                             ;
; emu:emu|arcade_video:arcade_video|RGB_fix[4,20]                                                                                                                                                                                ; Merged with emu:emu|arcade_video:arcade_video|RGB_fix[12]                                                                                                                             ;
; emu:emu|arcade_video:arcade_video|RGB_fix[5,21]                                                                                                                                                                                ; Merged with emu:emu|arcade_video:arcade_video|RGB_fix[13]                                                                                                                             ;
; emu:emu|arcade_video:arcade_video|RGB_fix[6,22]                                                                                                                                                                                ; Merged with emu:emu|arcade_video:arcade_video|RGB_fix[14]                                                                                                                             ;
; emu:emu|arcade_video:arcade_video|RGB_fix[7,23]                                                                                                                                                                                ; Merged with emu:emu|arcade_video:arcade_video|RGB_fix[15]                                                                                                                             ;
; mcp23009:mcp23009|i2c:i2c|SD[12..14]                                                                                                                                                                                           ; Merged with mcp23009:mcp23009|i2c:i2c|SD[11]                                                                                                                                          ;
; mcp23009:mcp23009|i2c:i2c|SD[24]                                                                                                                                                                                               ; Merged with mcp23009:mcp23009|i2c:i2c|SD[23]                                                                                                                                          ;
; audio_out:audio_out|cr[0]                                                                                                                                                                                                      ; Merged with audio_out:audio_out|cl[0]                                                                                                                                                 ;
; audio_out:audio_out|cr[1]                                                                                                                                                                                                      ; Merged with audio_out:audio_out|cl[1]                                                                                                                                                 ;
; audio_out:audio_out|cr[2]                                                                                                                                                                                                      ; Merged with audio_out:audio_out|cl[2]                                                                                                                                                 ;
; audio_out:audio_out|cr[3]                                                                                                                                                                                                      ; Merged with audio_out:audio_out|cl[3]                                                                                                                                                 ;
; audio_out:audio_out|cr[4]                                                                                                                                                                                                      ; Merged with audio_out:audio_out|cl[4]                                                                                                                                                 ;
; audio_out:audio_out|cr[5]                                                                                                                                                                                                      ; Merged with audio_out:audio_out|cl[5]                                                                                                                                                 ;
; audio_out:audio_out|cr[6]                                                                                                                                                                                                      ; Merged with audio_out:audio_out|cl[6]                                                                                                                                                 ;
; audio_out:audio_out|cr[7]                                                                                                                                                                                                      ; Merged with audio_out:audio_out|cl[7]                                                                                                                                                 ;
; audio_out:audio_out|cr[8]                                                                                                                                                                                                      ; Merged with audio_out:audio_out|cl[8]                                                                                                                                                 ;
; audio_out:audio_out|cr[9]                                                                                                                                                                                                      ; Merged with audio_out:audio_out|cl[9]                                                                                                                                                 ;
; audio_out:audio_out|cr[10]                                                                                                                                                                                                     ; Merged with audio_out:audio_out|cl[10]                                                                                                                                                ;
; audio_out:audio_out|cr[11]                                                                                                                                                                                                     ; Merged with audio_out:audio_out|cl[11]                                                                                                                                                ;
; audio_out:audio_out|cr[12]                                                                                                                                                                                                     ; Merged with audio_out:audio_out|cl[12]                                                                                                                                                ;
; audio_out:audio_out|cr[13]                                                                                                                                                                                                     ; Merged with audio_out:audio_out|cl[13]                                                                                                                                                ;
; audio_out:audio_out|cr[14]                                                                                                                                                                                                     ; Merged with audio_out:audio_out|cl[14]                                                                                                                                                ;
; audio_out:audio_out|cr[15]                                                                                                                                                                                                     ; Merged with audio_out:audio_out|cl[15]                                                                                                                                                ;
; audio_out:audio_out|cr2[0]                                                                                                                                                                                                     ; Merged with audio_out:audio_out|cl2[0]                                                                                                                                                ;
; audio_out:audio_out|cr1[15]                                                                                                                                                                                                    ; Merged with audio_out:audio_out|cl1[15]                                                                                                                                               ;
; audio_out:audio_out|cr1[14]                                                                                                                                                                                                    ; Merged with audio_out:audio_out|cl1[14]                                                                                                                                               ;
; audio_out:audio_out|cr1[13]                                                                                                                                                                                                    ; Merged with audio_out:audio_out|cl1[13]                                                                                                                                               ;
; audio_out:audio_out|cr1[12]                                                                                                                                                                                                    ; Merged with audio_out:audio_out|cl1[12]                                                                                                                                               ;
; audio_out:audio_out|cr1[11]                                                                                                                                                                                                    ; Merged with audio_out:audio_out|cl1[11]                                                                                                                                               ;
; audio_out:audio_out|cr1[10]                                                                                                                                                                                                    ; Merged with audio_out:audio_out|cl1[10]                                                                                                                                               ;
; audio_out:audio_out|cr1[9]                                                                                                                                                                                                     ; Merged with audio_out:audio_out|cl1[9]                                                                                                                                                ;
; audio_out:audio_out|cr1[8]                                                                                                                                                                                                     ; Merged with audio_out:audio_out|cl1[8]                                                                                                                                                ;
; audio_out:audio_out|cr1[7]                                                                                                                                                                                                     ; Merged with audio_out:audio_out|cl1[7]                                                                                                                                                ;
; audio_out:audio_out|cr1[6]                                                                                                                                                                                                     ; Merged with audio_out:audio_out|cl1[6]                                                                                                                                                ;
; audio_out:audio_out|cr1[5]                                                                                                                                                                                                     ; Merged with audio_out:audio_out|cl1[5]                                                                                                                                                ;
; audio_out:audio_out|cr1[4]                                                                                                                                                                                                     ; Merged with audio_out:audio_out|cl1[4]                                                                                                                                                ;
; audio_out:audio_out|cr1[3]                                                                                                                                                                                                     ; Merged with audio_out:audio_out|cl1[3]                                                                                                                                                ;
; audio_out:audio_out|cr1[2]                                                                                                                                                                                                     ; Merged with audio_out:audio_out|cl1[2]                                                                                                                                                ;
; audio_out:audio_out|cr1[1]                                                                                                                                                                                                     ; Merged with audio_out:audio_out|cl1[1]                                                                                                                                                ;
; audio_out:audio_out|cr1[0]                                                                                                                                                                                                     ; Merged with audio_out:audio_out|cl1[0]                                                                                                                                                ;
; audio_out:audio_out|cr2[15]                                                                                                                                                                                                    ; Merged with audio_out:audio_out|cl2[15]                                                                                                                                               ;
; audio_out:audio_out|cr2[14]                                                                                                                                                                                                    ; Merged with audio_out:audio_out|cl2[14]                                                                                                                                               ;
; audio_out:audio_out|cr2[13]                                                                                                                                                                                                    ; Merged with audio_out:audio_out|cl2[13]                                                                                                                                               ;
; audio_out:audio_out|cr2[12]                                                                                                                                                                                                    ; Merged with audio_out:audio_out|cl2[12]                                                                                                                                               ;
; audio_out:audio_out|cr2[11]                                                                                                                                                                                                    ; Merged with audio_out:audio_out|cl2[11]                                                                                                                                               ;
; audio_out:audio_out|cr2[10]                                                                                                                                                                                                    ; Merged with audio_out:audio_out|cl2[10]                                                                                                                                               ;
; audio_out:audio_out|cr2[9]                                                                                                                                                                                                     ; Merged with audio_out:audio_out|cl2[9]                                                                                                                                                ;
; audio_out:audio_out|cr2[8]                                                                                                                                                                                                     ; Merged with audio_out:audio_out|cl2[8]                                                                                                                                                ;
; audio_out:audio_out|cr2[7]                                                                                                                                                                                                     ; Merged with audio_out:audio_out|cl2[7]                                                                                                                                                ;
; audio_out:audio_out|cr2[6]                                                                                                                                                                                                     ; Merged with audio_out:audio_out|cl2[6]                                                                                                                                                ;
; audio_out:audio_out|cr2[5]                                                                                                                                                                                                     ; Merged with audio_out:audio_out|cl2[5]                                                                                                                                                ;
; audio_out:audio_out|cr2[4]                                                                                                                                                                                                     ; Merged with audio_out:audio_out|cl2[4]                                                                                                                                                ;
; audio_out:audio_out|cr2[3]                                                                                                                                                                                                     ; Merged with audio_out:audio_out|cl2[3]                                                                                                                                                ;
; audio_out:audio_out|cr2[2]                                                                                                                                                                                                     ; Merged with audio_out:audio_out|cl2[2]                                                                                                                                                ;
; audio_out:audio_out|cr2[1]                                                                                                                                                                                                     ; Merged with audio_out:audio_out|cl2[1]                                                                                                                                                ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_done_q                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay2C|error[10]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay2B|error[10]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay2A|error[10]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay1C|error[10]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay1B|error[10]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay1A|error[10]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[2]                                                               ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[0]        ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[2]                                                               ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[0]        ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_bypass_en                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[0]        ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_bypass_en                                                           ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[0]        ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[0,1]                                                             ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[0]        ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[0,1]                                                             ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[0]        ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[10,12,14]                                                      ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[0]        ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_changed                                                                 ; Merged with emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed            ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_mode                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dps_changed                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[0]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_bypass_en                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[0]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q                                                                  ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q                                                                  ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][5]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][5]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][5]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][5]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][5]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][5]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][5]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][5]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][5]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][5]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[9..16]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[1]                   ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[0,2..15]             ; Lost fanout                                                                                                                                                                           ;
; emu:emu|hiscore:hi|base_io_addr[10]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|screen_rotate:screen_rotate|next_addr[0]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jtframe_frac_cen:sound_cen|edgecnt[9]                                                                                                                                       ; Lost fanout                                                                                                                                                                           ;
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_cen:u_cen|cencnt[3..9]                                                                                                                         ; Lost fanout                                                                                                                                                                           ;
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_cen:u_cen|cencnt[3..9]                                                                                                                         ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|i_adrsi[7]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|i_adrs[7]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|i_wadrs_mem[4]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|i_wadrs[4]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|avl_wadrs[4]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|i_intercnt[0,1]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|i_inter                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|i_half                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|i_line                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|i_wline_mem                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|i_wline                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|avl_wline                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|i_adrsi[23..31]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                           ;
; mcp23009:mcp23009|i2c:i2c|cnt[0]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|hps_io:hps_io|ioctl_addr[25,26]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                           ;
; emu:emu|hps_io:hps_io|fio_block.addr[25,26]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_done_q                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; hdmi_config:hdmi_config|i2c:i2c_av|cnt[0]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; hdmi_config:hdmi_config|LUT_INDEX[7]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                           ;
; vga_out:vga_scaler_out|pb_1r[4]                                                                                                                                                                                                ; Merged with vga_out:vga_scaler_out|din1[19]                                                                                                                                           ;
; vga_out:vga_scaler_out|pb_1r[3]                                                                                                                                                                                                ; Merged with vga_out:vga_scaler_out|din1[18]                                                                                                                                           ;
; osd:hdmi_osd|v_osd_start[21]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_scaler_out|y_2[8,9]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                           ;
; osd:hdmi_osd|osd_w[0..2,9..21]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:hdmi_osd|osd_h[0..2,9..21]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_scaler_out|pr_1b[6]                                                                                                                                                                                                ; Merged with vga_out:vga_scaler_out|y_1b[5]                                                                                                                                            ;
; vga_out:vga_out|pb_1r[4]                                                                                                                                                                                                       ; Merged with vga_out:vga_out|din1[19]                                                                                                                                                  ;
; vga_out:vga_out|pb_1r[3]                                                                                                                                                                                                       ; Merged with vga_out:vga_out|din1[18]                                                                                                                                                  ;
; osd:vga_osd|v_osd_start[21]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|read_terminating                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_out|y_2[8,9]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                           ;
; osd:vga_osd|osd_w[0..2,9..21]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; osd:vga_osd|osd_h[0..2,9..21]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; vga_out:vga_out|pr_1b[6]                                                                                                                                                                                                       ; Merged with vga_out:vga_out|y_1b[5]                                                                                                                                                   ;
; audio_out:audio_out|cnt[0]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ddr_svc:ddr_svc|ram_burst[1]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[1]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|burstcount_latch[1]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|state_write                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[0,7]                                                                                                                            ; Lost fanout                                                                                                                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[0..28]                                                                                                                             ; Lost fanout                                                                                                                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[0..7]                                                                                                                               ; Lost fanout                                                                                                                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminating                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[0..7]                                                                                                                          ; Lost fanout                                                                                                                                                                           ;
; audio_out:audio_out|spdif:toslink|parity_count_q[1..5]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|avl_i_offset1[23,24]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                           ;
; ascal:ascal|o_inter                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|i_head[80]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; ascal:ascal|o_ibuf1[0,1]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                           ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|CpuState.CPUSTATE_HALTED                                                                                                                          ; Lost fanout                                                                                                                                                                           ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|CpuState.CPUSTATE_DMABREQ                                                                                                                         ; Lost fanout                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_IDLE                                                          ; Lost fanout                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_POST_WAIT                                                     ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_IDLE                                                  ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_POST_WAIT                                             ; Lost fanout                                                                                                                                                                           ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|CpuState~2                                                                                                                                        ; Lost fanout                                                                                                                                                                           ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|CpuState~3                                                                                                                                        ; Lost fanout                                                                                                                                                                           ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|CpuState~4                                                                                                                                        ; Lost fanout                                                                                                                                                                           ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|CpuState~5                                                                                                                                        ; Lost fanout                                                                                                                                                                           ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|CpuState~6                                                                                                                                        ; Lost fanout                                                                                                                                                                           ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|CpuState~7                                                                                                                                        ; Lost fanout                                                                                                                                                                           ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|CpuState~8                                                                                                                                        ; Lost fanout                                                                                                                                                                           ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|NextState~6                                                                                                                                       ; Lost fanout                                                                                                                                                                           ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|NextState~7                                                                                                                                       ; Lost fanout                                                                                                                                                                           ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|NextState~8                                                                                                                                       ; Lost fanout                                                                                                                                                                           ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|NextState~9                                                                                                                                       ; Lost fanout                                                                                                                                                                           ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|NextState~12                                                                                                                                      ; Lost fanout                                                                                                                                                                           ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|IntType~9                                                                                                                                         ; Lost fanout                                                                                                                                                                           ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|IntType~10                                                                                                                                        ; Lost fanout                                                                                                                                                                           ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|IntType~11                                                                                                                                        ; Lost fanout                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~2                                                                  ; Lost fanout                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~3                                                                  ; Lost fanout                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~3                                                                   ; Lost fanout                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~4                                                                   ; Lost fanout                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~5                                                                   ; Lost fanout                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~6                                                                   ; Lost fanout                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~2                                                                     ; Lost fanout                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~3                                                                     ; Lost fanout                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~4                                                                     ; Lost fanout                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~5                                                                     ; Lost fanout                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~2                              ; Lost fanout                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~3                              ; Lost fanout                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~4                              ; Lost fanout                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~5                              ; Lost fanout                                                                                                                                                                           ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~2                                                                                                        ; Lost fanout                                                                                                                                                                           ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~3                                                                                                        ; Lost fanout                                                                                                                                                                           ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~4                                                                                                        ; Lost fanout                                                                                                                                                                           ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~5                                                                                                        ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~2                                                          ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~3                                                          ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~3                                                           ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~4                                                           ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~5                                                           ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~6                                                           ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~2                                                             ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~3                                                             ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~4                                                             ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~5                                                             ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~2                      ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~3                      ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~4                      ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~5                      ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~2                                                                                                                    ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~3                                                                                                                    ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~4                                                                                                                    ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~5                                                                                                                    ; Lost fanout                                                                                                                                                                           ;
; emu:emu|hiscore:hi|state~26                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                           ;
; emu:emu|hiscore:hi|state~27                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                           ;
; emu:emu|hiscore:hi|state~28                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                           ;
; emu:emu|hiscore:hi|state~29                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                           ;
; emu:emu|hiscore:hi|state~30                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                           ;
; emu:emu|hiscore:hi|next_state~13                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                           ;
; emu:emu|hiscore:hi|next_state~14                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                           ;
; emu:emu|hiscore:hi|next_state~15                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                           ;
; emu:emu|hiscore:hi|next_state~16                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                           ;
; emu:emu|hiscore:hi|next_state~17                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                           ;
; alsa:alsa|state~5                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_WAIT                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_WAIT                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|CpuState.CPUSTATE_IDX_OFFSET_LO                                                                                                                   ; Merged with emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|CpuState.CPUSTATE_DEBUG                                                                      ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|CpuState.CPUSTATE_IDX_DOFF_DONTCARE3                                                                                                              ; Merged with emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|CpuState.CPUSTATE_DEBUG                                                                      ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|CpuState.CPUSTATE_FIRQ_START                                                                                                                      ; Merged with emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|CpuState.CPUSTATE_IRQ_START                                                                  ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|CpuState.CPUSTATE_DMABREQ_EXIT                                                                                                                    ; Merged with emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|CpuState.CPUSTATE_HALT_EXIT2                                                                 ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|IntType.INTTYPE_FIRQ                                                                                                                              ; Merged with emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|IntType.INTTYPE_IRQ                                                                          ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|CpuState.CPUSTATE_DEBUG                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|CpuState.CPUSTATE_IRQ_START                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|CpuState.CPUSTATE_HALT_EXIT2                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|IntType.INTTYPE_SWI3                                                                                                                              ; Merged with emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|IntType.INTTYPE_IRQ                                                                          ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|IntType.INTTYPE_IRQ                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.LOCKED                                                                  ; Lost fanout                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.VCO_REG                                                             ; Lost fanout                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.ANY_DPRIO                                                           ; Lost fanout                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.000000                                                              ; Lost fanout                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.N_REG                                                               ; Lost fanout                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.M_REG                                                               ; Lost fanout                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DPS_REG                                                             ; Lost fanout                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DSM_REG                                                             ; Lost fanout                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG                                                          ; Lost fanout                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG                                                      ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_q                                                                 ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_q                                                             ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q                                                                    ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.LOCKED                                                          ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.VCO_REG                                                     ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.ANY_DPRIO                                                   ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.000000                                                      ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.N_REG                                                       ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.M_REG                                                       ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DPS_REG                                                     ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DSM_REG                                                     ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG                                                  ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG                                              ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_CHANGED            ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_WAIT_DPRIO_WRITING ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_START              ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_EN      ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_DONE    ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[0..15]                  ; Lost fanout                                                                                                                                                                           ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|first_phase_shift_q                      ; Lost fanout                                                                                                                                                                           ;
; mcp23009:mcp23009|din[12]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; Total Number of Removed Registers = 2787                                                                                                                                                                                       ;                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                             ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ascal:ascal|o_mode[1]                                                                                                                                                                                                     ; Stuck at GND              ; ascal:ascal|o_hmode[1], ascal:ascal|o_vmode[1], ascal:ascal|o_v_bic_pix.r[7],                                                                                                                                                   ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; ascal:ascal|o_v_bic_pix.r[6], ascal:ascal|o_v_bic_pix.r[5],                                                                                                                                                                     ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_bic_pix.r[4], ascal:ascal|o_v_bic_pix.r[3],                                                                                                                                                                     ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_bic_pix.r[2], ascal:ascal|o_v_bic_pix.r[1],                                                                                                                                                                     ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_bic_pix.r[0], ascal:ascal|o_v_bic_tt2.r_abxcxx[9],                                                                                                                                                              ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_bic_tt2.r_abxcxx[8], ascal:ascal|o_v_bic_tt2.r_abxcxx[7],                                                                                                                                                       ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_bic_tt2.r_abxcxx[6], ascal:ascal|o_v_bic_tt2.r_abxcxx[5],                                                                                                                                                       ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_bic_tt2.r_abxcxx[4], ascal:ascal|o_v_bic_abcd1.r.a[7],                                                                                                                                                          ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_bic_abcd1.r.a[6], ascal:ascal|o_v_bic_abcd1.r.a[5],                                                                                                                                                             ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_bic_abcd1.r.a[4], ascal:ascal|o_v_bic_pix.g[7],                                                                                                                                                                 ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_bic_pix.g[6], ascal:ascal|o_v_bic_pix.g[5],                                                                                                                                                                     ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_bic_pix.g[4], ascal:ascal|o_v_bic_pix.g[3],                                                                                                                                                                     ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_bic_pix.g[2], ascal:ascal|o_v_bic_pix.g[1],                                                                                                                                                                     ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_bic_pix.g[0], ascal:ascal|o_v_bic_tt2.g_abxcxx[9],                                                                                                                                                              ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_bic_tt2.g_abxcxx[8], ascal:ascal|o_v_bic_tt2.g_abxcxx[7],                                                                                                                                                       ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_bic_tt2.g_abxcxx[6], ascal:ascal|o_v_bic_tt2.g_abxcxx[5],                                                                                                                                                       ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_bic_tt2.g_abxcxx[4], ascal:ascal|o_v_bic_abcd1.g.a[7],                                                                                                                                                          ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_bic_abcd1.g.a[6], ascal:ascal|o_v_bic_abcd1.g.a[5],                                                                                                                                                             ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_bic_abcd1.g.a[4], ascal:ascal|o_v_bic_pix.b[7],                                                                                                                                                                 ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_bic_pix.b[6], ascal:ascal|o_v_bic_pix.b[5],                                                                                                                                                                     ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_bic_pix.b[4], ascal:ascal|o_v_bic_pix.b[3],                                                                                                                                                                     ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_bic_pix.b[2], ascal:ascal|o_v_bic_pix.b[1],                                                                                                                                                                     ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_bic_pix.b[0], ascal:ascal|o_v_bic_tt2.b_abxcxx[9],                                                                                                                                                              ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_bic_tt2.b_abxcxx[8], ascal:ascal|o_v_bic_tt2.b_abxcxx[7],                                                                                                                                                       ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_bic_tt2.b_abxcxx[6], ascal:ascal|o_v_bic_tt2.b_abxcxx[5],                                                                                                                                                       ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_bic_tt2.b_abxcxx[4], ascal:ascal|o_v_bic_abcd1.b.a[7],                                                                                                                                                          ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_bic_abcd1.b.a[6], ascal:ascal|o_v_bic_abcd1.b.a[5],                                                                                                                                                             ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_bic_abcd1.b.a[4], ascal:ascal|o_h_bic_pix.b[0],                                                                                                                                                                 ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_pix.b[1], ascal:ascal|o_h_bic_pix.b[2],                                                                                                                                                                     ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_pix.b[3], ascal:ascal|o_h_bic_pix.b[4],                                                                                                                                                                     ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_pix.b[5], ascal:ascal|o_h_bic_pix.b[6],                                                                                                                                                                     ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_pix.b[7], ascal:ascal|o_h_bic_tt2.b_abxcxx[9],                                                                                                                                                              ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_tt2.b_abxcxx[8], ascal:ascal|o_h_bic_tt2.b_abxcxx[7],                                                                                                                                                       ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_tt2.b_abxcxx[6], ascal:ascal|o_h_bic_tt2.b_abxcxx[5],                                                                                                                                                       ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_tt2.b_abxcxx[4], ascal:ascal|o_h_bic_abcd1.b.a[7],                                                                                                                                                          ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_abcd1.b.a[6], ascal:ascal|o_h_bic_abcd1.b.a[5],                                                                                                                                                             ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_abcd1.b.a[4], ascal:ascal|o_h_bic_pix.g[0],                                                                                                                                                                 ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_pix.g[1], ascal:ascal|o_h_bic_pix.g[2],                                                                                                                                                                     ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_pix.g[3], ascal:ascal|o_h_bic_pix.g[4],                                                                                                                                                                     ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_pix.g[5], ascal:ascal|o_h_bic_pix.g[6],                                                                                                                                                                     ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_pix.g[7], ascal:ascal|o_h_bic_tt2.g_abxcxx[9],                                                                                                                                                              ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_tt2.g_abxcxx[8], ascal:ascal|o_h_bic_tt2.g_abxcxx[7],                                                                                                                                                       ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_tt2.g_abxcxx[6], ascal:ascal|o_h_bic_tt2.g_abxcxx[5],                                                                                                                                                       ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_tt2.g_abxcxx[4], ascal:ascal|o_h_bic_abcd1.g.a[7],                                                                                                                                                          ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_abcd1.g.a[6], ascal:ascal|o_h_bic_abcd1.g.a[5],                                                                                                                                                             ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_abcd1.g.a[4], ascal:ascal|o_h_bic_pix.r[0],                                                                                                                                                                 ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_pix.r[1], ascal:ascal|o_h_bic_pix.r[2],                                                                                                                                                                     ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_pix.r[3], ascal:ascal|o_h_bic_pix.r[4],                                                                                                                                                                     ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_pix.r[5], ascal:ascal|o_h_bic_pix.r[6],                                                                                                                                                                     ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_pix.r[7], ascal:ascal|o_h_bic_tt2.r_abxcxx[9],                                                                                                                                                              ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_tt2.r_abxcxx[8], ascal:ascal|o_h_bic_tt2.r_abxcxx[7],                                                                                                                                                       ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_tt2.r_abxcxx[6], ascal:ascal|o_h_bic_tt2.r_abxcxx[5],                                                                                                                                                       ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_tt2.r_abxcxx[4], ascal:ascal|o_h_bic_abcd1.r.a[7],                                                                                                                                                          ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_abcd1.r.a[6], ascal:ascal|o_h_bic_abcd1.r.a[5],                                                                                                                                                             ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_abcd1.r.a[4], ascal:ascal|o_hfrac2[9], ascal:ascal|o_hfrac2[8]                                                                                                                                              ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|state_write                                                                                                                                       ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[28],                                                                                                                                ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[27],                                                                                                                                ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[26],                                                                                                                                ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[25],                                                                                                                                ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[24],                                                                                                                                ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[23],                                                                                                                                ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[22],                                                                                                                                ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[21],                                                                                                                                ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[20],                                                                                                                                ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[19],                                                                                                                                ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[18],                                                                                                                                ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[17],                                                                                                                                ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[16],                                                                                                                                ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[15],                                                                                                                                ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[14],                                                                                                                                ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[13],                                                                                                                                ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[12],                                                                                                                                ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[11],                                                                                                                                ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[10],                                                                                                                                ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[9],                                                                                                                                 ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[8],                                                                                                                                 ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[7],                                                                                                                                 ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[6],                                                                                                                                 ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[5],                                                                                                                                 ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[4],                                                                                                                                 ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[3],                                                                                                                                 ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[2],                                                                                                                                 ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[1],                                                                                                                                 ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[0]                                                                                                                                  ;
; emu:emu|cfg_data[16]                                                                                                                                                                                                      ; Stuck at GND              ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_bypass_en,                                                           ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][5],                                                           ;
;                                                                                                                                                                                                                           ;                           ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][5],                                                           ;
;                                                                                                                                                                                                                           ;                           ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][5],                                                           ;
;                                                                                                                                                                                                                           ;                           ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][5],                                                           ;
;                                                                                                                                                                                                                           ;                           ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][5],                                                           ;
;                                                                                                                                                                                                                           ;                           ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][5],                                                           ;
;                                                                                                                                                                                                                           ;                           ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][5],                                                           ;
;                                                                                                                                                                                                                           ;                           ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][5],                                                           ;
;                                                                                                                                                                                                                           ;                           ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][5],                                                           ;
;                                                                                                                                                                                                                           ;                           ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][5],                                                          ;
;                                                                                                                                                                                                                           ;                           ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[16],                                                      ;
;                                                                                                                                                                                                                           ;                           ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[15],                                                      ;
;                                                                                                                                                                                                                           ;                           ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[14],                                                      ;
;                                                                                                                                                                                                                           ;                           ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[13],                                                      ;
;                                                                                                                                                                                                                           ;                           ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[12],                                                      ;
;                                                                                                                                                                                                                           ;                           ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[11],                                                      ;
;                                                                                                                                                                                                                           ;                           ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[10],                                                      ;
;                                                                                                                                                                                                                           ;                           ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[9]                                                        ;
; osd:vga_osd|infoy[12]                                                                                                                                                                                                     ; Stuck at GND              ; osd:vga_osd|v_info_start_4[14], osd:vga_osd|v_info_start_2[13],                                                                                                                                                                 ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[12], osd:vga_osd|v_info_start_h[12],                                                                                                                                                                 ;
;                                                                                                                                                                                                                           ;                           ; osd:vga_osd|v_info_start_5[15], osd:vga_osd|v_info_start_5[16],                                                                                                                                                                 ;
;                                                                                                                                                                                                                           ;                           ; osd:vga_osd|v_info_start_5[17], osd:vga_osd|v_info_start_5[18],                                                                                                                                                                 ;
;                                                                                                                                                                                                                           ;                           ; osd:vga_osd|v_info_start_5[19], osd:vga_osd|v_info_start_5[20],                                                                                                                                                                 ;
;                                                                                                                                                                                                                           ;                           ; osd:vga_osd|v_info_start_5[21], osd:vga_osd|v_info_start_3[14],                                                                                                                                                                 ;
;                                                                                                                                                                                                                           ;                           ; osd:vga_osd|v_info_start_3[15], osd:vga_osd|v_info_start_3[16],                                                                                                                                                                 ;
;                                                                                                                                                                                                                           ;                           ; osd:vga_osd|v_info_start_3[17], osd:vga_osd|v_info_start_3[18],                                                                                                                                                                 ;
;                                                                                                                                                                                                                           ;                           ; osd:vga_osd|v_info_start_3[19], osd:vga_osd|v_info_start_3[20],                                                                                                                                                                 ;
;                                                                                                                                                                                                                           ;                           ; osd:vga_osd|v_info_start_3[21]                                                                                                                                                                                                  ;
; osd:hdmi_osd|infoy[12]                                                                                                                                                                                                    ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[14], osd:hdmi_osd|v_info_start_2[13],                                                                                                                                                               ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[12], osd:hdmi_osd|v_info_start_h[12],                                                                                                                                                               ;
;                                                                                                                                                                                                                           ;                           ; osd:hdmi_osd|v_info_start_5[15], osd:hdmi_osd|v_info_start_5[16],                                                                                                                                                               ;
;                                                                                                                                                                                                                           ;                           ; osd:hdmi_osd|v_info_start_5[17], osd:hdmi_osd|v_info_start_5[18],                                                                                                                                                               ;
;                                                                                                                                                                                                                           ;                           ; osd:hdmi_osd|v_info_start_5[19], osd:hdmi_osd|v_info_start_5[20],                                                                                                                                                               ;
;                                                                                                                                                                                                                           ;                           ; osd:hdmi_osd|v_info_start_5[21], osd:hdmi_osd|v_info_start_3[14],                                                                                                                                                               ;
;                                                                                                                                                                                                                           ;                           ; osd:hdmi_osd|v_info_start_3[15], osd:hdmi_osd|v_info_start_3[16],                                                                                                                                                               ;
;                                                                                                                                                                                                                           ;                           ; osd:hdmi_osd|v_info_start_3[17], osd:hdmi_osd|v_info_start_3[18],                                                                                                                                                               ;
;                                                                                                                                                                                                                           ;                           ; osd:hdmi_osd|v_info_start_3[19], osd:hdmi_osd|v_info_start_3[20],                                                                                                                                                               ;
;                                                                                                                                                                                                                           ;                           ; osd:hdmi_osd|v_info_start_3[21]                                                                                                                                                                                                 ;
; ddr_svc:ddr_svc|ram_write                                                                                                                                                                                                 ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[1],                                                                                                                              ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|burstcount_latch[1],                                                                                                                                    ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[0],                                                                                                                              ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminating,                                                                                                                                      ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[0],                                                                                                                             ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[1],                                                                                                                             ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[2],                                                                                                                             ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[3],                                                                                                                             ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[4],                                                                                                                             ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[5],                                                                                                                             ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[6],                                                                                                                             ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[7]                                                                                                                              ;
; emu:emu|screen_rotate:screen_rotate|ram_data[24]                                                                                                                                                                          ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|read_terminating,                                                                                                                                       ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; ddr_svc:ddr_svc|ram_burst[1],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[7],                                                                                                                              ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[1],                                                                                                                                  ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[2],                                                                                                                                  ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[3],                                                                                                                                  ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[4],                                                                                                                                  ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[5],                                                                                                                                  ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[6],                                                                                                                                  ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[7],                                                                                                                                  ;
;                                                                                                                                                                                                                           ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[0]                                                                                                                                   ;
; ascal:ascal|i_pfl                                                                                                                                                                                                         ; Stuck at GND              ; ascal:ascal|i_flm, ascal:ascal|i_head[81], ascal:ascal|i_intercnt[1],                                                                                                                                                           ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; ascal:ascal|i_intercnt[0], ascal:ascal|i_inter, ascal:ascal|i_half, ascal:ascal|i_line,                                                                                                                                         ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|i_wline_mem, ascal:ascal|i_wline, ascal:ascal|avl_wline                                                                                                                                                             ;
; ascal:ascal|o_h_bic_tt2.b_dxxx[9]                                                                                                                                                                                         ; Lost Fanouts              ; ascal:ascal|o_h_bic_tt1.b_dxx[10], ascal:ascal|o_h_bic_tt1.b_dxx[9],                                                                                                                                                            ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_tt1.b_dxx[8], ascal:ascal|o_h_bic_tt1.b_dxx[7],                                                                                                                                                             ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_hfrac3[11], ascal:ascal|o_hfrac3[10], ascal:ascal|o_hfrac3[9],                                                                                                                                                    ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_hfrac3[8]                                                                                                                                                                                                         ;
; ascal:ascal|i_adrsi[31]                                                                                                                                                                                                   ; Lost Fanouts              ; ascal:ascal|i_adrsi[30], ascal:ascal|i_adrsi[29], ascal:ascal|i_adrsi[28],                                                                                                                                                      ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|i_adrsi[27], ascal:ascal|i_adrsi[26], ascal:ascal|i_adrsi[25],                                                                                                                                                      ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|i_adrsi[24], ascal:ascal|i_adrsi[23]                                                                                                                                                                                ;
; ascal:ascal|o_h_sbil_t.f[3]                                                                                                                                                                                               ; Stuck at GND              ; ascal:ascal|o_hfrac2[10], ascal:ascal|o_h_sbil_t.f[2], ascal:ascal|o_h_sbil_t.f[1],                                                                                                                                             ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; ascal:ascal|o_h_sbil_t.f[0], ascal:ascal|o_h_sbil_t.s[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_sbil_t.s[2], ascal:ascal|o_h_sbil_t.s[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_sbil_t.s[0]                                                                                                                                                                                                     ;
; ascal:ascal|o_v_sbil_t.f[3]                                                                                                                                                                                               ; Stuck at GND              ; ascal:ascal|o_v_sbil_t.f[2], ascal:ascal|o_v_sbil_t.f[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; ascal:ascal|o_v_sbil_t.f[0], ascal:ascal|o_v_sbil_t.s[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_sbil_t.s[2], ascal:ascal|o_v_sbil_t.s[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_sbil_t.s[0]                                                                                                                                                                                                     ;
; emu:emu|cfg_data[0]                                                                                                                                                                                                       ; Stuck at GND              ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[0],                                                             ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[0],                                                                ;
;                                                                                                                                                                                                                           ;                           ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q,                                                                  ;
;                                                                                                                                                                                                                           ;                           ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[1],                   ;
;                                                                                                                                                                                                                           ;                           ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_q,                                                                 ;
;                                                                                                                                                                                                                           ;                           ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_q                                                              ;
; audio_out:audio_out|spdif:toslink|parity_count_q[5]                                                                                                                                                                       ; Lost Fanouts              ; audio_out:audio_out|spdif:toslink|parity_count_q[4],                                                                                                                                                                            ;
;                                                                                                                                                                                                                           ;                           ; audio_out:audio_out|spdif:toslink|parity_count_q[3],                                                                                                                                                                            ;
;                                                                                                                                                                                                                           ;                           ; audio_out:audio_out|spdif:toslink|parity_count_q[2],                                                                                                                                                                            ;
;                                                                                                                                                                                                                           ;                           ; audio_out:audio_out|spdif:toslink|parity_count_q[1]                                                                                                                                                                             ;
; osd:vga_osd|infoy[13]                                                                                                                                                                                                     ; Stuck at GND              ; osd:vga_osd|v_info_start_4[15], osd:vga_osd|v_info_start_2[14],                                                                                                                                                                 ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[13], osd:vga_osd|v_info_start_h[13]                                                                                                                                                                  ;
; osd:vga_osd|infoy[14]                                                                                                                                                                                                     ; Stuck at GND              ; osd:vga_osd|v_info_start_4[16], osd:vga_osd|v_info_start_2[15],                                                                                                                                                                 ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[14], osd:vga_osd|v_info_start_h[14]                                                                                                                                                                  ;
; osd:vga_osd|infoy[15]                                                                                                                                                                                                     ; Stuck at GND              ; osd:vga_osd|v_info_start_4[17], osd:vga_osd|v_info_start_2[16],                                                                                                                                                                 ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[15], osd:vga_osd|v_info_start_h[15]                                                                                                                                                                  ;
; osd:vga_osd|infoy[16]                                                                                                                                                                                                     ; Stuck at GND              ; osd:vga_osd|v_info_start_4[18], osd:vga_osd|v_info_start_2[17],                                                                                                                                                                 ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[16], osd:vga_osd|v_info_start_h[16]                                                                                                                                                                  ;
; ascal:ascal|o_h_bic_tt2.r_dxxx[9]                                                                                                                                                                                         ; Lost Fanouts              ; ascal:ascal|o_h_bic_tt1.r_dxx[10], ascal:ascal|o_h_bic_tt1.r_dxx[9],                                                                                                                                                            ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_tt1.r_dxx[8], ascal:ascal|o_h_bic_tt1.r_dxx[7]                                                                                                                                                              ;
; ascal:ascal|o_h_bic_tt2.g_dxxx[9]                                                                                                                                                                                         ; Lost Fanouts              ; ascal:ascal|o_h_bic_tt1.g_dxx[10], ascal:ascal|o_h_bic_tt1.g_dxx[9],                                                                                                                                                            ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_h_bic_tt1.g_dxx[8], ascal:ascal|o_h_bic_tt1.g_dxx[7]                                                                                                                                                              ;
; ascal:ascal|o_v_bic_tt2.b_dxxx[9]                                                                                                                                                                                         ; Lost Fanouts              ; ascal:ascal|o_v_bic_tt1.b_dxx[10], ascal:ascal|o_v_bic_tt1.b_dxx[9],                                                                                                                                                            ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_bic_tt1.b_dxx[8], ascal:ascal|o_v_bic_tt1.b_dxx[7]                                                                                                                                                              ;
; ascal:ascal|o_v_bic_tt2.g_dxxx[9]                                                                                                                                                                                         ; Lost Fanouts              ; ascal:ascal|o_v_bic_tt1.g_dxx[10], ascal:ascal|o_v_bic_tt1.g_dxx[9],                                                                                                                                                            ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_bic_tt1.g_dxx[8], ascal:ascal|o_v_bic_tt1.g_dxx[7]                                                                                                                                                              ;
; ascal:ascal|o_v_bic_tt2.r_dxxx[9]                                                                                                                                                                                         ; Lost Fanouts              ; ascal:ascal|o_v_bic_tt1.r_dxx[10], ascal:ascal|o_v_bic_tt1.r_dxx[9],                                                                                                                                                            ;
;                                                                                                                                                                                                                           ;                           ; ascal:ascal|o_v_bic_tt1.r_dxx[8], ascal:ascal|o_v_bic_tt1.r_dxx[7]                                                                                                                                                              ;
; osd:vga_osd|infoy[17]                                                                                                                                                                                                     ; Stuck at GND              ; osd:vga_osd|v_info_start_4[19], osd:vga_osd|v_info_start_2[18],                                                                                                                                                                 ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[17], osd:vga_osd|v_info_start_h[17]                                                                                                                                                                  ;
; osd:vga_osd|infoy[18]                                                                                                                                                                                                     ; Stuck at GND              ; osd:vga_osd|v_info_start_4[20], osd:vga_osd|v_info_start_2[19],                                                                                                                                                                 ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[18], osd:vga_osd|v_info_start_h[18]                                                                                                                                                                  ;
; osd:vga_osd|infoy[19]                                                                                                                                                                                                     ; Stuck at GND              ; osd:vga_osd|v_info_start_4[21], osd:vga_osd|v_info_start_2[20],                                                                                                                                                                 ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[19], osd:vga_osd|v_info_start_h[19]                                                                                                                                                                  ;
; osd:hdmi_osd|infoy[13]                                                                                                                                                                                                    ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[15], osd:hdmi_osd|v_info_start_2[14],                                                                                                                                                               ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[13], osd:hdmi_osd|v_info_start_h[13]                                                                                                                                                                ;
; ascal:ascal|i_adrsi[7]                                                                                                                                                                                                    ; Stuck at GND              ; ascal:ascal|i_adrs[7], ascal:ascal|i_wadrs_mem[4], ascal:ascal|i_wadrs[4],                                                                                                                                                      ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; ascal:ascal|avl_wadrs[4]                                                                                                                                                                                                        ;
; osd:hdmi_osd|infoy[19]                                                                                                                                                                                                    ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[21], osd:hdmi_osd|v_info_start_2[20],                                                                                                                                                               ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[19], osd:hdmi_osd|v_info_start_h[19]                                                                                                                                                                ;
; osd:hdmi_osd|infoy[14]                                                                                                                                                                                                    ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[16], osd:hdmi_osd|v_info_start_2[15],                                                                                                                                                               ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[14], osd:hdmi_osd|v_info_start_h[14]                                                                                                                                                                ;
; osd:hdmi_osd|infoy[15]                                                                                                                                                                                                    ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[17], osd:hdmi_osd|v_info_start_2[16],                                                                                                                                                               ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[15], osd:hdmi_osd|v_info_start_h[15]                                                                                                                                                                ;
; osd:hdmi_osd|infoy[16]                                                                                                                                                                                                    ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[18], osd:hdmi_osd|v_info_start_2[17],                                                                                                                                                               ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[16], osd:hdmi_osd|v_info_start_h[16]                                                                                                                                                                ;
; osd:hdmi_osd|infoy[17]                                                                                                                                                                                                    ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[19], osd:hdmi_osd|v_info_start_2[18],                                                                                                                                                               ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[17], osd:hdmi_osd|v_info_start_h[17]                                                                                                                                                                ;
; osd:hdmi_osd|infoy[18]                                                                                                                                                                                                    ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[20], osd:hdmi_osd|v_info_start_2[19],                                                                                                                                                               ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[18], osd:hdmi_osd|v_info_start_h[18]                                                                                                                                                                ;
; emu:emu|screen_rotate:screen_rotate|do_flip                                                                                                                                                                               ; Stuck at GND              ; emu:emu|screen_rotate:screen_rotate|bufsize[0],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; emu:emu|screen_rotate:screen_rotate|bufsize[1],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                           ;                           ; emu:emu|screen_rotate:screen_rotate|next_addr[0]                                                                                                                                                                                ;
; emu:emu|hps_io:hps_io|ioctl_addr[26]                                                                                                                                                                                      ; Lost Fanouts              ; emu:emu|hps_io:hps_io|ioctl_addr[25], emu:emu|hps_io:hps_io|fio_block.addr[26],                                                                                                                                                 ;
;                                                                                                                                                                                                                           ;                           ; emu:emu|hps_io:hps_io|fio_block.addr[25]                                                                                                                                                                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~3                                                              ; Lost Fanouts              ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.N_REG,                                                               ;
;                                                                                                                                                                                                                           ;                           ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DSM_REG,                                                             ;
;                                                                                                                                                                                                                           ;                           ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG                                                       ;
; osd:hdmi_osd|infoy[20]                                                                                                                                                                                                    ; Stuck at GND              ; osd:hdmi_osd|v_info_start_2[21], osd:hdmi_osd|v_info_start_1[20],                                                                                                                                                               ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_h[20]                                                                                                                                                                                                 ;
; osd:vga_osd|infoy[20]                                                                                                                                                                                                     ; Stuck at GND              ; osd:vga_osd|v_info_start_2[21], osd:vga_osd|v_info_start_1[20],                                                                                                                                                                 ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; osd:vga_osd|v_info_start_h[20]                                                                                                                                                                                                  ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~3                                                      ; Lost Fanouts              ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.N_REG,                                                       ;
;                                                                                                                                                                                                                           ;                           ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG                                               ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_CHANGED       ; Stuck at GND              ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_WAIT_DPRIO_WRITING, ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_START               ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|DMABREQSample                                                                                                                                ; Stuck at VCC              ; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|DMABREQSample2,                                                                                                                                    ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|DMABREQLatched                                                                                                                                     ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~5                                                      ; Lost Fanouts              ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.VCO_REG,                                                     ;
;                                                                                                                                                                                                                           ;                           ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.M_REG                                                        ;
; emu:emu|cfg_address[3]                                                                                                                                                                                                    ; Stuck at GND              ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed,                                                                 ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q                                                                   ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~4                                                      ; Lost Fanouts              ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DPS_REG,                                                     ;
;                                                                                                                                                                                                                           ;                           ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DSM_REG                                                      ;
; osd:vga_osd|infoh[0]                                                                                                                                                                                                      ; Stuck at GND              ; osd:vga_osd|osd_w[0], osd:vga_osd|osd_h[0]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; osd:vga_osd|infoh[1]                                                                                                                                                                                                      ; Stuck at GND              ; osd:vga_osd|osd_w[1], osd:vga_osd|osd_h[1]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; osd:vga_osd|infoh[2]                                                                                                                                                                                                      ; Stuck at GND              ; osd:vga_osd|osd_w[2], osd:vga_osd|osd_h[2]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; osd:hdmi_osd|infoh[2]                                                                                                                                                                                                     ; Stuck at GND              ; osd:hdmi_osd|osd_w[2], osd:hdmi_osd|osd_h[2]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; ascal:ascal|avl_i_offset1[23]                                                                                                                                                                                             ; Lost Fanouts              ; ascal:ascal|o_ibuf1[1], ascal:ascal|o_ibuf1[0]                                                                                                                                                                                  ;
; osd:hdmi_osd|infoh[1]                                                                                                                                                                                                     ; Stuck at GND              ; osd:hdmi_osd|osd_w[1], osd:hdmi_osd|osd_h[1]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; osd:hdmi_osd|infoh[0]                                                                                                                                                                                                     ; Stuck at GND              ; osd:hdmi_osd|osd_w[0], osd:hdmi_osd|osd_h[0]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; osd:hdmi_osd|infoy[21]                                                                                                                                                                                                    ; Stuck at GND              ; osd:hdmi_osd|v_info_start_1[21], osd:hdmi_osd|v_info_start_h[21]                                                                                                                                                                ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; osd:vga_osd|infoy[21]                                                                                                                                                                                                     ; Stuck at GND              ; osd:vga_osd|v_info_start_1[21], osd:vga_osd|v_info_start_h[21]                                                                                                                                                                  ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~5                                                              ; Lost Fanouts              ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.VCO_REG,                                                             ;
;                                                                                                                                                                                                                           ;                           ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.M_REG                                                                ;
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|BusReq_s                                                                                                                                                ; Stuck at GND              ; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|BusAck,                                                                                                                                                       ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|NMI_s                                                                                                                                                         ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|IRQSample                                                                                                                                    ; Stuck at VCC              ; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|IRQSample2,                                                                                                                                        ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|IRQLatched                                                                                                                                         ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|FIRQSample                                                                                                                                   ; Stuck at VCC              ; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|FIRQSample2,                                                                                                                                       ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|FIRQLatched                                                                                                                                        ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|HALTSample                                                                                                                                   ; Stuck at VCC              ; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|HALTSample2,                                                                                                                                       ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|HALTLatched                                                                                                                                        ;
; ascal:ascal|o_mode[0]                                                                                                                                                                                                     ; Stuck at GND              ; ascal:ascal|o_hmode[0], ascal:ascal|o_vmode[0]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; vga_out:vga_out|y_1b[0]                                                                                                                                                                                                   ; Stuck at GND              ; vga_out:vga_out|y_2[18], vga_out:vga_out|y_2[17]                                                                                                                                                                                ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; vga_out:vga_scaler_out|y_1b[0]                                                                                                                                                                                            ; Stuck at GND              ; vga_out:vga_scaler_out|y_2[18], vga_out:vga_scaler_out|y_2[17]                                                                                                                                                                  ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[25]                                                                                                                           ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[25]                                                                                                                                       ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[3]                                                                                                                         ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[3]                                                                                                                                     ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[2]                                                                                                                         ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[2]                                                                                                                                     ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[1]                                                                                                                         ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[1]                                                                                                                                     ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[28]                                                                                                                           ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[28]                                                                                                                                       ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[27]                                                                                                                           ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[27]                                                                                                                                       ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[7]                                                                                                                         ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[7]                                                                                                                                     ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[24]                                                                                                                           ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[24]                                                                                                                                       ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[22]                                                                                                                           ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[22]                                                                                                                                       ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; ascal:ascal|o_adrs[31]                                                                                                                                                                                                    ; Stuck at GND              ; ascal:ascal|avl_radrs[31]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[6]                                                                                                                         ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[6]                                                                                                                                     ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[4]                                                                                                                         ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[4]                                                                                                                                     ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[5]                                                                                                                         ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[5]                                                                                                                                     ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[6]                                                                                                                         ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[6]                                                                                                                                     ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[7]                                                                                                                         ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[7]                                                                                                                                     ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; dis                                                                                                                                                                                                                       ; Stuck at GND              ; dis_output                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_start[1]                                                                                                             ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[1]                                                                                                                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_start[0]                                                                                                             ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[0]                                                                                                                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[20]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[20]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[19]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[19]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[18]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[18]                                                                                                                      ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert                                                         ; Stuck at GND              ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q                                                                     ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_EN ; Stuck at GND              ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_DONE     ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~6                                                      ; Lost Fanouts              ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~6                                                              ; Lost Fanouts              ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|frz1                                                                                                                                                            ; Stuck at GND              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|frz                                                                                                                                                                   ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~4                                                              ; Lost Fanouts              ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DPS_REG                                                              ;
; osd:vga_osd|v_osd_start_5[21]                                                                                                                                                                                             ; Stuck at GND              ; osd:vga_osd|v_osd_start[21]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; osd:hdmi_osd|v_osd_start_5[21]                                                                                                                                                                                            ; Stuck at GND              ; osd:hdmi_osd|v_osd_start[21]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[0]                                                                                                                         ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[0]                                                                                                                                     ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[1]                                                                                                                         ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[1]                                                                                                                                     ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[5]                                                                                                                         ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[5]                                                                                                                                     ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; ascal:ascal|o_adrs[25]                                                                                                                                                                                                    ; Stuck at GND              ; ascal:ascal|avl_radrs[25]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; ascal:ascal|o_adrs[26]                                                                                                                                                                                                    ; Stuck at GND              ; ascal:ascal|avl_radrs[26]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; ascal:ascal|o_adrs[27]                                                                                                                                                                                                    ; Stuck at GND              ; ascal:ascal|avl_radrs[27]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; ascal:ascal|o_adrs[28]                                                                                                                                                                                                    ; Stuck at GND              ; ascal:ascal|avl_radrs[28]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; ascal:ascal|o_adrs[29]                                                                                                                                                                                                    ; Stuck at GND              ; ascal:ascal|avl_radrs[29]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; ascal:ascal|o_adrs[30]                                                                                                                                                                                                    ; Stuck at GND              ; ascal:ascal|avl_radrs[30]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[17]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[17]                                                                                                                      ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[2]                                                                                                                         ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[2]                                                                                                                                     ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[3]                                                                                                                         ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[3]                                                                                                                                     ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_start[0]                                                                                                             ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[0]                                                                                                                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[22]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[22]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[23]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[23]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[24]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[24]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[25]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[25]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[26]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[26]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[27]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[27]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[28]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[28]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[29]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[29]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[30]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[30]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[31]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[31]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[32]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[32]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[21]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[21]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_start[1]                                                                                                             ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[1]                                                                                                                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_start[2]                                                                                                             ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[2]                                                                                                                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_start[3]                                                                                                             ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[3]                                                                                                                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_start[4]                                                                                                             ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[4]                                                                                                                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[2]                                                                                                               ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[2]                                                                                                                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[3]                                                                                                               ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[3]                                                                                                                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[4]                                                                                                               ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[4]                                                                                                                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[5]                                                                                                               ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[5]                                                                                                                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[6]                                                                                                               ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[6]                                                                                                                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[7]                                                                                                               ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[7]                                                                                                                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[8]                                                                                                               ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[8]                                                                                                                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[9]                                                                                                               ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[9]                                                                                                                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[16]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[16]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[15]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[15]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[14]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[14]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[13]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[13]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[12]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[12]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[11]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[11]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[10]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[10]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[5]                                                                                                               ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[5]                                                                                                                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[6]                                                                                                               ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[6]                                                                                                                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[7]                                                                                                               ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[7]                                                                                                                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[8]                                                                                                               ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[8]                                                                                                                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[9]                                                                                                               ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[9]                                                                                                                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[10]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[10]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[11]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[11]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[12]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[12]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[13]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[13]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[14]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[14]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[15]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[15]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[16]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[16]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[17]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[17]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[18]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[18]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[19]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[19]                                                                                                                      ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[20]                                                                                                              ; Lost Fanouts              ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[20]                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 19472 ;
; Number of registers using Synchronous Clear  ; 4386  ;
; Number of registers using Synchronous Load   ; 3843  ;
; Number of registers using Asynchronous Clear ; 1125  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 16181 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                    ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ascal:ascal|o_div[18]                                                                                                                                                                                ; 15      ;
; hdmi_config:hdmi_config|i2c:i2c_av|SCLK                                                                                                                                                              ; 2       ;
; sysmem_lite:sysmem|vbuf_reset_1                                                                                                                                                                      ; 5       ;
; sysmem_lite:sysmem|ram1_reset_1                                                                                                                                                                      ; 4       ;
; sysmem_lite:sysmem|ram2_reset_1                                                                                                                                                                      ; 5       ;
; audio_out:audio_out|sigma_delta_dac:sd_l|DACout                                                                                                                                                      ; 1       ;
; audio_out:audio_out|sigma_delta_dac:sd_r|DACout                                                                                                                                                      ; 1       ;
; mcp23009:mcp23009|i2c:i2c|SCLK                                                                                                                                                                       ; 3       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[3]                                                                                                                                                     ; 6       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[2]                                                                                                                                                     ; 10      ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[4]                                                                                                                                                     ; 5       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[5]                                                                                                                                                     ; 6       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[0]                                                                                                                                                     ; 13      ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[1]                                                                                                                                                     ; 12      ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[5]                                                                                                                                                              ; 5       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[3]                                                                                                                                                              ; 12      ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[2]                                                                                                                                                              ; 18      ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[0]                                                                                                                                                              ; 14      ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[1]                                                                                                                                                              ; 14      ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[4]                                                                                                                                                              ; 11      ;
; mcp23009:mcp23009|i2c:i2c|SD[29]                                                                                                                                                                     ; 5       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|local_reset              ; 119     ;
; sysmem_lite:sysmem|vbuf_reset_0                                                                                                                                                                      ; 1       ;
; sysmem_lite:sysmem|ram1_reset_0                                                                                                                                                                      ; 1       ;
; sysmem_lite:sysmem|ram2_reset_0                                                                                                                                                                      ; 1       ;
; mcp23009:mcp23009|i2c:i2c|SDO[3]                                                                                                                                                                     ; 1       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SDO[3]                                                                                                                                                            ; 1       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|mdio_dis       ; 1       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|ser_shift_load ; 1       ;
; emu:emu|screen_rotate:screen_rotate|vsz[4]                                                                                                                                                           ; 3       ;
; emu:emu|screen_rotate:screen_rotate|vsz[5]                                                                                                                                                           ; 3       ;
; emu:emu|screen_rotate:screen_rotate|vsz[6]                                                                                                                                                           ; 3       ;
; emu:emu|screen_rotate:screen_rotate|vsz[7]                                                                                                                                                           ; 3       ;
; audio_out:audio_out|spdif:toslink|load_subframe_q                                                                                                                                                    ; 33      ;
; mcp23009:mcp23009|i2c:i2c|SDO[2]                                                                                                                                                                     ; 1       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SDO[2]                                                                                                                                                            ; 1       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|local_reset                      ; 61      ;
; emu:emu|hiscore:hi|WRITE_REPEATCOUNT[0]                                                                                                                                                              ; 1       ;
; emu:emu|hiscore:hi|compare_changed                                                                                                                                                                   ; 4       ;
; emu:emu|hiscore:hi|compare_nonzero                                                                                                                                                                   ; 4       ;
; emu:emu|hiscore:hi|CHECK_HOLD[1]                                                                                                                                                                     ; 2       ;
; mcp23009:mcp23009|i2c:i2c|SDO[1]                                                                                                                                                                     ; 1       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SDO[1]                                                                                                                                                            ; 1       ;
; emu:emu|hiscore:hi|WRITE_REPEATWAIT[2]                                                                                                                                                               ; 1       ;
; emu:emu|hiscore:hi|CHECK_WAIT[2]                                                                                                                                                                     ; 1       ;
; emu:emu|hiscore:hi|ACCESS_PAUSEPAD[2]                                                                                                                                                                ; 1       ;
; emu:emu|hiscore:hi|CHECK_WAIT[5]                                                                                                                                                                     ; 1       ;
; emu:emu|hiscore:hi|WRITE_REPEATWAIT[0]                                                                                                                                                               ; 1       ;
; emu:emu|hiscore:hi|CHECK_WAIT[0]                                                                                                                                                                     ; 1       ;
; emu:emu|hiscore:hi|WRITE_REPEATWAIT[1]                                                                                                                                                               ; 1       ;
; emu:emu|hiscore:hi|WRITE_HOLD[1]                                                                                                                                                                     ; 1       ;
; emu:emu|hiscore:hi|CHECK_WAIT[1]                                                                                                                                                                     ; 1       ;
; emu:emu|hiscore:hi|WRITE_REPEATWAIT[3]                                                                                                                                                               ; 1       ;
; emu:emu|hiscore:hi|CHECK_WAIT[3]                                                                                                                                                                     ; 1       ;
; emu:emu|hiscore:hi|CHECK_WAIT[4]                                                                                                                                                                     ; 1       ;
; emu:emu|hiscore:hi|CHECK_WAIT[6]                                                                                                                                                                     ; 1       ;
; emu:emu|hiscore:hi|CHECK_WAIT[7]                                                                                                                                                                     ; 1       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|mdio_dis               ; 1       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|ser_shift_load         ; 1       ;
; audio_out:audio_out|sigma_delta_dac:sd_l|SigmaLatch[16]                                                                                                                                              ; 1       ;
; audio_out:audio_out|sigma_delta_dac:sd_r|SigmaLatch[16]                                                                                                                                              ; 1       ;
; vol_att[0]                                                                                                                                                                                           ; 32      ;
; vol_att[1]                                                                                                                                                                                           ; 32      ;
; vol_att[4]                                                                                                                                                                                           ; 34      ;
; vol_att[2]                                                                                                                                                                                           ; 25      ;
; vol_att[3]                                                                                                                                                                                           ; 25      ;
; mcp23009:mcp23009|i2c:i2c|SDO[0]                                                                                                                                                                     ; 2       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SDO[0]                                                                                                                                                            ; 2       ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|NMILatched                                                                                                              ; 21      ;
; mcp23009:mcp23009|i2c:i2c|SD[19]                                                                                                                                                                     ; 2       ;
; mcp23009:mcp23009|i2c:i2c|SD[23]                                                                                                                                                                     ; 2       ;
; mcp23009:mcp23009|i2c:i2c|SD[25]                                                                                                                                                                     ; 1       ;
; mcp23009:mcp23009|i2c:i2c|SD[26]                                                                                                                                                                     ; 1       ;
; mcp23009:mcp23009|i2c:i2c|SD[27]                                                                                                                                                                     ; 1       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[29]                                                                                                                                                            ; 3       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[17]                                                                                                                                                            ; 1       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[20]                                                                                                                                                            ; 1       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[21]                                                                                                                                                            ; 1       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[22]                                                                                                                                                            ; 1       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[23]                                                                                                                                                            ; 1       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[16]                                                                                                                                                            ; 1       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[18]                                                                                                                                                            ; 1       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[24]                                                                                                                                                            ; 1       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[25]                                                                                                                                                            ; 1       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[26]                                                                                                                                                            ; 1       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[27]                                                                                                                                                            ; 1       ;
; HEIGHT[10]                                                                                                                                                                                           ; 9       ;
; HEIGHT[3]                                                                                                                                                                                            ; 8       ;
; HEIGHT[4]                                                                                                                                                                                            ; 8       ;
; HEIGHT[5]                                                                                                                                                                                            ; 9       ;
; VS[0]                                                                                                                                                                                                ; 3       ;
; VS[2]                                                                                                                                                                                                ; 3       ;
; VFP[2]                                                                                                                                                                                               ; 4       ;
; HFP[3]                                                                                                                                                                                               ; 4       ;
; WIDTH[7]                                                                                                                                                                                             ; 9       ;
; HFP[6]                                                                                                                                                                                               ; 4       ;
; HFP[4]                                                                                                                                                                                               ; 4       ;
; WIDTH[9]                                                                                                                                                                                             ; 9       ;
; WIDTH[10]                                                                                                                                                                                            ; 9       ;
; WIDTH[8]                                                                                                                                                                                             ; 8       ;
; Total number of inverted registers = 258*                                                                                                                                                            ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                             ; Megafunction                                                                                                               ; Type       ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+
; emu:emu|hiscore:hi|dpram_hs:enddata_table|q_b[0..7]                                                                       ; emu:emu|hiscore:hi|dpram_hs:enddata_table|ram_rtl_0                                                                        ; RAM        ;
; emu:emu|hiscore:hi|dpram_hs:enddata_table|ram[0..7][0..7]                                                                 ; emu:emu|hiscore:hi|dpram_hs:enddata_table|ram_rtl_0                                                                        ; RAM        ;
; emu:emu|hiscore:hi|dpram_hs:startdata_table|q_b[0..7]                                                                     ; emu:emu|hiscore:hi|dpram_hs:startdata_table|ram_rtl_0                                                                      ; RAM        ;
; emu:emu|hiscore:hi|dpram_hs:startdata_table|ram[0..7][0..7]                                                               ; emu:emu|hiscore:hi|dpram_hs:startdata_table|ram_rtl_0                                                                      ; RAM        ;
; emu:emu|hiscore:hi|dpram_hs:length_table|q_b[0..15]                                                                       ; emu:emu|hiscore:hi|dpram_hs:length_table|ram_rtl_0                                                                         ; RAM        ;
; emu:emu|hiscore:hi|dpram_hs:length_table|ram[0..7][0..15]                                                                 ; emu:emu|hiscore:hi|dpram_hs:length_table|ram_rtl_0                                                                         ; RAM        ;
; emu:emu|hiscore:hi|dpram_hs:address_table|q_b[0..23]                                                                      ; emu:emu|hiscore:hi|dpram_hs:address_table|ram_rtl_0                                                                        ; RAM        ;
; emu:emu|hiscore:hi|dpram_hs:address_table|ram[0..7][0..23]                                                                ; emu:emu|hiscore:hi|dpram_hs:address_table|ram_rtl_0                                                                        ; RAM        ;
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_exp:u_exp|dout[0..7]                      ; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_exp:u_exp|lut_rtl_0                        ; RAM        ;
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_exp:u_exp|dout[0..7]                      ; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_exp:u_exp|lut_rtl_0                        ; RAM        ;
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A3|q[0..3]                                                       ; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A3|ram_rtl_0                                                      ; RAM        ;
; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A2|q[0..3]                                                       ; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A2|ram_rtl_0                                                      ; RAM        ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:palette_ram|q[0..7]                                               ; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:palette_ram|ram_rtl_0                                              ; RAM        ;
; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:workram2|q[0..7]                                                  ; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:workram2|ram_rtl_0                                                 ; RAM        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|q[0..95]             ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|ram_rtl_0             ; RAM        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|q[0..23] ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|ram_rtl_0 ; RAM        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|q[0..23] ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|ram_rtl_0 ; RAM        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma[0..7]                                    ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma_curve_rtl_0                               ; RAM        ;
; osd:vga_osd|osd_byte[0..7]                                                                                                ; osd:vga_osd|osd_buffer_rtl_0                                                                                               ; RAM        ;
; osd:hdmi_osd|osd_byte[0..7]                                                                                               ; osd:hdmi_osd|osd_buffer_rtl_0                                                                                              ; RAM        ;
; shadowmask:HDMI_shadowmask|mask_idx[0..7]                                                                                 ; shadowmask:HDMI_shadowmask|mask_lut_rtl_0                                                                                  ; RAM        ;
; ascal:ascal|avl_dr[0..127]                                                                                                ; ascal:ascal|i_dpram_rtl_0                                                                                                  ; RAM        ;
; ascal:ascal|o_fb_pal_dr_x2[0..47]                                                                                         ; ascal:ascal|pal1_mem_rtl_0                                                                                                 ; RAM        ;
; ascal:ascal|o_dr[0..127]                                                                                                  ; ascal:ascal|o_dpram_rtl_0                                                                                                  ; RAM        ;
; ascal:ascal|o_ad3[0..4]                                                                                                   ; ascal:ascal|o_dpram_rtl_0                                                                                                  ; RAM        ;
; ascal:ascal|o_h_poly_dr[0..35]                                                                                            ; ascal:ascal|o_h_poly_rtl_0                                                                                                 ; RAM        ;
; ascal:ascal|o_hfrac1[8..10]                                                                                               ; ascal:ascal|o_h_poly_rtl_0                                                                                                 ; RAM        ;
; ascal:ascal|o_v_poly_dr[0..35]                                                                                            ; ascal:ascal|o_v_poly_rtl_0                                                                                                 ; RAM        ;
; emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|conf_byte[0..6]                                                             ; emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|Mux6_rtl_0                                                                   ; ROM        ;
; osd:hdmi_osd|hs_out                                                                                                       ; shadowmask:HDMI_shadowmask|vid_rtl_0                                                                                       ; SHIFT_TAPS ;
; osd:hdmi_osd|hs3                                                                                                          ; shadowmask:HDMI_shadowmask|vid_rtl_0                                                                                       ; SHIFT_TAPS ;
; osd:hdmi_osd|hs2                                                                                                          ; shadowmask:HDMI_shadowmask|vid_rtl_0                                                                                       ; SHIFT_TAPS ;
; osd:hdmi_osd|hs1                                                                                                          ; shadowmask:HDMI_shadowmask|vid_rtl_0                                                                                       ; SHIFT_TAPS ;
; shadowmask:HDMI_shadowmask|hs_out                                                                                         ; shadowmask:HDMI_shadowmask|vid_rtl_0                                                                                       ; SHIFT_TAPS ;
; shadowmask:HDMI_shadowmask|vid[0,3..11]                                                                                   ; shadowmask:HDMI_shadowmask|vid_rtl_0                                                                                       ; SHIFT_TAPS ;
; osd:hdmi_osd|vs_out                                                                                                       ; shadowmask:HDMI_shadowmask|vid_rtl_0                                                                                       ; SHIFT_TAPS ;
; osd:hdmi_osd|vs3                                                                                                          ; shadowmask:HDMI_shadowmask|vid_rtl_0                                                                                       ; SHIFT_TAPS ;
; osd:hdmi_osd|vs2                                                                                                          ; shadowmask:HDMI_shadowmask|vid_rtl_0                                                                                       ; SHIFT_TAPS ;
; osd:hdmi_osd|vs1                                                                                                          ; shadowmask:HDMI_shadowmask|vid_rtl_0                                                                                       ; SHIFT_TAPS ;
; shadowmask:HDMI_shadowmask|vs_out                                                                                         ; shadowmask:HDMI_shadowmask|vid_rtl_0                                                                                       ; SHIFT_TAPS ;
; shadowmask:HDMI_shadowmask|de_out                                                                                         ; shadowmask:HDMI_shadowmask|vid_rtl_0                                                                                       ; SHIFT_TAPS ;
; scanlines:HDMI_scanlines|de_out                                                                                           ; shadowmask:HDMI_shadowmask|vid_rtl_0                                                                                       ; SHIFT_TAPS ;
; scanlines:HDMI_scanlines|de2                                                                                              ; shadowmask:HDMI_shadowmask|vid_rtl_0                                                                                       ; SHIFT_TAPS ;
; scanlines:HDMI_scanlines|de1                                                                                              ; shadowmask:HDMI_shadowmask|vid_rtl_0                                                                                       ; SHIFT_TAPS ;
; ascal:ascal|o_wadl[0..10]                                                                                                 ; shadowmask:HDMI_shadowmask|vid_rtl_0                                                                                       ; SHIFT_TAPS ;
; ascal:ascal|o_dcptv[2..8][0..10]                                                                                          ; shadowmask:HDMI_shadowmask|vid_rtl_0                                                                                       ; SHIFT_TAPS ;
; dv_data[0,1,8,9,16,17]                                                                                                    ; osd:vga_osd|rdout2_rtl_0                                                                                                   ; SHIFT_TAPS ;
; dv_d2[0,1,8,9,16,17]                                                                                                      ; osd:vga_osd|rdout2_rtl_0                                                                                                   ; SHIFT_TAPS ;
; dv_d1[0,1,8,9,16,17]                                                                                                      ; osd:vga_osd|rdout2_rtl_0                                                                                                   ; SHIFT_TAPS ;
; osd:vga_osd|rdout[0,1,8,9,16,17]                                                                                          ; osd:vga_osd|rdout2_rtl_0                                                                                                   ; SHIFT_TAPS ;
; osd:vga_osd|rdout3[0,1,8,9,16,17]                                                                                         ; osd:vga_osd|rdout2_rtl_0                                                                                                   ; SHIFT_TAPS ;
; osd:vga_osd|rdout2[0,1,8,9,16,17]                                                                                         ; osd:vga_osd|rdout2_rtl_0                                                                                                   ; SHIFT_TAPS ;
; shadowmask:HDMI_shadowmask|b2[0..7]                                                                                       ; scanlines:HDMI_scanlines|dout1_rtl_0                                                                                       ; SHIFT_TAPS ;
; shadowmask:HDMI_shadowmask|b1[0..7]                                                                                       ; scanlines:HDMI_scanlines|dout1_rtl_0                                                                                       ; SHIFT_TAPS ;
; scanlines:HDMI_scanlines|dout[0..23]                                                                                      ; scanlines:HDMI_scanlines|dout1_rtl_0                                                                                       ; SHIFT_TAPS ;
; scanlines:HDMI_scanlines|dout2[0..23]                                                                                     ; scanlines:HDMI_scanlines|dout1_rtl_0                                                                                       ; SHIFT_TAPS ;
; scanlines:HDMI_scanlines|dout1[0..23]                                                                                     ; scanlines:HDMI_scanlines|dout1_rtl_0                                                                                       ; SHIFT_TAPS ;
; shadowmask:HDMI_shadowmask|g2[0..7]                                                                                       ; scanlines:HDMI_scanlines|dout1_rtl_0                                                                                       ; SHIFT_TAPS ;
; shadowmask:HDMI_shadowmask|g1[0..7]                                                                                       ; scanlines:HDMI_scanlines|dout1_rtl_0                                                                                       ; SHIFT_TAPS ;
; shadowmask:HDMI_shadowmask|r2[0..7]                                                                                       ; scanlines:HDMI_scanlines|dout1_rtl_0                                                                                       ; SHIFT_TAPS ;
; shadowmask:HDMI_shadowmask|r1[0..7]                                                                                       ; scanlines:HDMI_scanlines|dout1_rtl_0                                                                                       ; SHIFT_TAPS ;
; dv_data[2..7,10..15,18..23]                                                                                               ; osd:vga_osd|rdout2_rtl_1                                                                                                   ; SHIFT_TAPS ;
; dv_d2[2..7,10..15,18..23]                                                                                                 ; osd:vga_osd|rdout2_rtl_1                                                                                                   ; SHIFT_TAPS ;
; dv_d1[2..7,10..15,18..23]                                                                                                 ; osd:vga_osd|rdout2_rtl_1                                                                                                   ; SHIFT_TAPS ;
; osd:vga_osd|rdout[2..7,10..15,18..23]                                                                                     ; osd:vga_osd|rdout2_rtl_1                                                                                                   ; SHIFT_TAPS ;
; osd:vga_osd|rdout3[2..7,10..15,18..23]                                                                                    ; osd:vga_osd|rdout2_rtl_1                                                                                                   ; SHIFT_TAPS ;
; osd:vga_osd|rdout2[2..7,10..15,18..23]                                                                                    ; osd:vga_osd|rdout2_rtl_1                                                                                                   ; SHIFT_TAPS ;
; osd:vga_osd|nrdout1[0..22]                                                                                                ; scanlines:VGA_scanlines|dout1_rtl_0                                                                                        ; SHIFT_TAPS ;
; scanlines:VGA_scanlines|dout[0..23]                                                                                       ; scanlines:VGA_scanlines|dout1_rtl_0                                                                                        ; SHIFT_TAPS ;
; scanlines:VGA_scanlines|dout2[0..23]                                                                                      ; scanlines:VGA_scanlines|dout1_rtl_0                                                                                        ; SHIFT_TAPS ;
; scanlines:VGA_scanlines|dout1[0..23]                                                                                      ; scanlines:VGA_scanlines|dout1_rtl_0                                                                                        ; SHIFT_TAPS ;
; osd:vga_osd|ordout1[20]                                                                                                   ; scanlines:VGA_scanlines|dout1_rtl_0                                                                                        ; SHIFT_TAPS ;
; vga_out:vga_scaler_out|rgb[5..7,23]                                                                                       ; vga_out:vga_scaler_out|din1_rtl_0                                                                                          ; SHIFT_TAPS ;
; vga_out:vga_scaler_out|din2[5..7,23]                                                                                      ; vga_out:vga_scaler_out|din1_rtl_0                                                                                          ; SHIFT_TAPS ;
; vga_out:vga_scaler_out|din1[5..7,23]                                                                                      ; vga_out:vga_scaler_out|din1_rtl_0                                                                                          ; SHIFT_TAPS ;
; vga_out:vga_scaler_out|csync_o                                                                                            ; vga_out:vga_scaler_out|din1_rtl_0                                                                                          ; SHIFT_TAPS ;
; vga_out:vga_scaler_out|csync2                                                                                             ; vga_out:vga_scaler_out|din1_rtl_0                                                                                          ; SHIFT_TAPS ;
; vga_out:vga_scaler_out|csync1                                                                                             ; vga_out:vga_scaler_out|din1_rtl_0                                                                                          ; SHIFT_TAPS ;
; osd:hdmi_osd|rdout[0..23]                                                                                                 ; vga_out:vga_scaler_out|din1_rtl_0                                                                                          ; SHIFT_TAPS ;
; osd:hdmi_osd|rdout3[0..23]                                                                                                ; vga_out:vga_scaler_out|din1_rtl_0                                                                                          ; SHIFT_TAPS ;
; osd:hdmi_osd|rdout2[0..23]                                                                                                ; vga_out:vga_scaler_out|din1_rtl_0                                                                                          ; SHIFT_TAPS ;
; osd:hdmi_osd|de_out                                                                                                       ; vga_out:vga_scaler_out|din1_rtl_0                                                                                          ; SHIFT_TAPS ;
; osd:hdmi_osd|de3                                                                                                          ; vga_out:vga_scaler_out|din1_rtl_0                                                                                          ; SHIFT_TAPS ;
; osd:hdmi_osd|de2                                                                                                          ; vga_out:vga_scaler_out|din1_rtl_0                                                                                          ; SHIFT_TAPS ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[0][1]                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[1][2]                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[2][2]                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[3][0]                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[4][2]                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[5][0]                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[6][4]                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[7][0]                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[8][2]                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[9][0]                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[10][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[11][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[12][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[13][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[14][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[15][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[16][2]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[17][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[18][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[19][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[20][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[21][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[22][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[23][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[24][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[25][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[26][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[27][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[28][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[29][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[30][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[31][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[32][2]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[33][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[34][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[35][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[36][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[37][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[38][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[39][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[40][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[41][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[42][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[43][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[44][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[45][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[46][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[47][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[48][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[49][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[50][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[51][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[52][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[53][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[54][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[55][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[56][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[57][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[58][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[59][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[60][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[61][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[62][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[63][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[64][2]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[65][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[66][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[67][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[68][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[69][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[70][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[71][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[72][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[73][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[74][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[75][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[76][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[77][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[78][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[79][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[80][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[81][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[82][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[83][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[84][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[85][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[86][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[87][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[88][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[89][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[90][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[91][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[92][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[93][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[94][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[95][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[96][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[97][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[98][4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[99][0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[100][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[101][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[102][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[103][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[104][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[105][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[106][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[107][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[108][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[109][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[110][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[111][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[112][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[113][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[114][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[115][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[116][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[117][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[118][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[119][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[120][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[121][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[122][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[123][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[124][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[125][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[126][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[127][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[128][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[129][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[130][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[131][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[132][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[133][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[134][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[135][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[136][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[137][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[138][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[139][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[140][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[141][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[142][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[143][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[144][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[145][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[146][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[147][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[148][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[149][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[150][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[151][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[152][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[153][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[154][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[155][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[156][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[157][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[158][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[159][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[160][7]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[161][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[162][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[163][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[164][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[165][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[166][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[167][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[168][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[169][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[170][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[171][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[172][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[173][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[174][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[175][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[176][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[177][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[178][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[179][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[180][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[181][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[182][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[183][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[184][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[185][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[186][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[187][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[188][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[189][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[190][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[191][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[192][7]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[193][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[194][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[195][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[196][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[197][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[198][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[199][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[200][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[201][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[202][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[203][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[204][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[205][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[206][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[207][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[208][7]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[209][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[210][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[211][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[212][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[213][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[214][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[215][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[216][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[217][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[218][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[219][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[220][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[221][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[222][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[223][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[224][7]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[225][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[226][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[227][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[228][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[229][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[230][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[231][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[232][7]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[233][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[234][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[235][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[236][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[237][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[238][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[239][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[240][7]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[241][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[242][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[243][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[244][7]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[245][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[246][4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[247][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[248][7]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[249][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[250][5]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[251][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[252][7]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[253][0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[254][2]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[255][0]                                                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|dp[3]                                                                                                                        ;
; 16:1               ; 8 bits    ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|y[8]                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 16 LEs               ; 72 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|y[3]                                                                                                                         ;
; 31:1               ; 7 bits    ; 140 LEs       ; 42 LEs               ; 98 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|ea[4]                                                                                                                        ;
; 24:1               ; 8 bits    ; 128 LEs       ; 24 LEs               ; 104 LEs                ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|x[8]                                                                                                                         ;
; 25:1               ; 8 bits    ; 128 LEs       ; 24 LEs               ; 104 LEs                ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|x[7]                                                                                                                         ;
; 27:1               ; 4 bits    ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|tmp[9]                                                                                                                       ;
; 25:1               ; 7 bits    ; 112 LEs       ; 42 LEs               ; 70 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|b[5]                                                                                                                         ;
; 27:1               ; 8 bits    ; 144 LEs       ; 48 LEs               ; 96 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|ea[10]                                                                                                                       ;
; 22:1               ; 8 bits    ; 112 LEs       ; 40 LEs               ; 72 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|u[9]                                                                                                                         ;
; 23:1               ; 8 bits    ; 120 LEs       ; 40 LEs               ; 80 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|u[3]                                                                                                                         ;
; 45:1               ; 8 bits    ; 240 LEs       ; 48 LEs               ; 192 LEs                ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|pc[9]                                                                                                                        ;
; 45:1               ; 8 bits    ; 240 LEs       ; 48 LEs               ; 192 LEs                ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|pc[4]                                                                                                                        ;
; 42:1               ; 4 bits    ; 112 LEs       ; 36 LEs               ; 76 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|a[7]                                                                                                                         ;
; 49:1               ; 3 bits    ; 96 LEs        ; 27 LEs               ; 69 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|a[1]                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|ALU_B                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|Mux220                                                                                                                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|Mux205                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|ALU_B                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|Mux215                                                                                                                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|Mux179                                                                                                                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|Mux13                                                                                                                        ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|ALU_CC                                                                                                                       ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|DOutput                                                                                                                      ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|ALU_OP                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|ALU_A                                                                                                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|MappedInstruction[3]                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|IntType                                                                                                                      ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|Mux120                                                                                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|ALU16_OP                                                                                                                     ;
; 9:1                ; 7 bits    ; 42 LEs        ; 35 LEs               ; 7 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|ALU16_CC                                                                                                                     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|NextState                                                                                                                    ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|Selector377                                                                                                                  ;
; 20:1               ; 19 bits   ; 247 LEs       ; 190 LEs              ; 57 LEs                 ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|Mux170                                                                                                                       ;
; 19:1               ; 6 bits    ; 72 LEs        ; 60 LEs               ; 12 LEs                 ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|Selector383                                                                                                                  ;
; 27:1               ; 6 bits    ; 108 LEs       ; 96 LEs               ; 12 LEs                 ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|Mux22                                                                                                                        ;
; 21:1               ; 8 bits    ; 112 LEs       ; 80 LEs               ; 32 LEs                 ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|Selector50                                                                                                                   ;
; 21:1               ; 4 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|Selector53                                                                                                                   ;
; 21:1               ; 8 bits    ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|Selector386                                                                                                                  ;
; 21:1               ; 10 bits   ; 140 LEs       ; 100 LEs              ; 40 LEs                 ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|CpuState                                                                                                                     ;
; 21:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|CpuState                                                                                                                     ;
; 22:1               ; 8 bits    ; 112 LEs       ; 112 LEs              ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|Selector357                                                                                                                  ;
; 22:1               ; 4 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|CpuState                                                                                                                     ;
; 22:1               ; 3 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|CpuState                                                                                                                     ;
; 22:1               ; 5 bits    ; 70 LEs        ; 50 LEs               ; 20 LEs                 ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|CpuState                                                                                                                     ;
; 23:1               ; 2 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|CpuState                                                                                                                     ;
; 27:1               ; 8 bits    ; 144 LEs       ; 120 LEs              ; 24 LEs                 ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|Selector397                                                                                                                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 22 LEs               ; 10 LEs                 ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|CpuState                                                                                                                     ;
; 24:1               ; 8 bits    ; 128 LEs       ; 40 LEs               ; 88 LEs                 ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|Selector108                                                                                                                  ;
; 25:1               ; 8 bits    ; 128 LEs       ; 40 LEs               ; 88 LEs                 ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|Selector123                                                                                                                  ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11]                                                 ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[15]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[1]                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[1]                                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[15]                                                  ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[0]                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][4]                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][4]                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[3]                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][3]                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][5]                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][0]                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6]                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][3]                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][1]                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][1]                                             ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][2]                                             ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][4]                                             ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[13]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][5]                                             ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][6]                                             ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][0]                                             ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][4]                                             ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[3]                                                  ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[0]                                                  ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[2]                                                  ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[13]                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[2]         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[28]                                                  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[2]                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[0]                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[3]                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_byteen[0]                         ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d[10]                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_d                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done                                                 ;
; 66:1               ; 9 bits    ; 396 LEs       ; 63 LEs               ; 333 LEs                ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                                ;
; 20:1               ; 15 bits   ; 195 LEs       ; 195 LEs              ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d                                                     ;
; 39:1               ; 2 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[14]                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|ALU_Op_r[2]                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|addr[3]                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|addr[3]                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|sound_D[3]                                                                                                                                             ;
; 3:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay2C_lpf_heavy|iir_1st_order:lpf6db|y0[15]                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay2C_lpf_heavy|iir_1st_order:lpf6db|count[9]                                                                                              ;
; 3:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay2C_lpf_medium|iir_1st_order:lpf6db|y0[1]                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay2C_lpf_medium|iir_1st_order:lpf6db|count[4]                                                                                            ;
; 3:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay2C_lpf_light|iir_1st_order:lpf6db|x0[10]                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay2C_lpf_light|iir_1st_order:lpf6db|count[4]                                                                                              ;
; 3:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay2B_lpf_heavy|iir_1st_order:lpf6db|x0[9]                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay2B_lpf_heavy|iir_1st_order:lpf6db|count[5]                                                                                              ;
; 3:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay2B_lpf_medium|iir_1st_order:lpf6db|x1[9]                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay2B_lpf_medium|iir_1st_order:lpf6db|count[8]                                                                                            ;
; 3:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay2B_lpf_light|iir_1st_order:lpf6db|x1[4]                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay2B_lpf_light|iir_1st_order:lpf6db|count[3]                                                                                              ;
; 3:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay2A_lpf_heavy|iir_1st_order:lpf6db|y0[1]                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay2A_lpf_heavy|iir_1st_order:lpf6db|count[4]                                                                                              ;
; 3:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay2A_lpf_medium|iir_1st_order:lpf6db|y0[6]                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay2A_lpf_medium|iir_1st_order:lpf6db|count[7]                                                                                            ;
; 3:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay2A_lpf_light|iir_1st_order:lpf6db|y0[13]                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay2A_lpf_light|iir_1st_order:lpf6db|count[7]                                                                                              ;
; 3:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay1C_lpf_heavy|iir_1st_order:lpf6db|y0[9]                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay1C_lpf_heavy|iir_1st_order:lpf6db|count[7]                                                                                              ;
; 3:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay1C_lpf_medium|iir_1st_order:lpf6db|x1[0]                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay1C_lpf_medium|iir_1st_order:lpf6db|count[0]                                                                                            ;
; 3:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay1C_lpf_light|iir_1st_order:lpf6db|x0[7]                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay1C_lpf_light|iir_1st_order:lpf6db|count[0]                                                                                              ;
; 3:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay1B_lpf_heavy|iir_1st_order:lpf6db|x0[5]                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay1B_lpf_heavy|iir_1st_order:lpf6db|count[4]                                                                                              ;
; 3:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay1B_lpf_medium|iir_1st_order:lpf6db|x0[5]                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay1B_lpf_medium|iir_1st_order:lpf6db|count[8]                                                                                            ;
; 3:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay1B_lpf_light|iir_1st_order:lpf6db|y0[14]                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay1B_lpf_light|iir_1st_order:lpf6db|count[0]                                                                                              ;
; 3:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay1A_lpf_heavy|iir_1st_order:lpf6db|y0[14]                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay1A_lpf_heavy|iir_1st_order:lpf6db|count[8]                                                                                              ;
; 3:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay1A_lpf_medium|iir_1st_order:lpf6db|x1[12]                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay1A_lpf_medium|iir_1st_order:lpf6db|count[9]                                                                                            ;
; 3:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay1A_lpf_light|iir_1st_order:lpf6db|x1[14]                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay1A_lpf_light|iir_1st_order:lpf6db|count[5]                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|Read_To_Reg_r[1]                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|MCycle[2]                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|rom_bank[3]                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|R[6]                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|TState[1]                                                                                                                               ;
; 3:1                ; 222 bits  ; 444 LEs       ; 0 LEs                ; 444 LEs                ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay2A|integ[15]                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|XY_State[1]                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|IR[5]                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|ISet[0]                                                                                                                                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|DO[0]                                                                                                                                   ;
; 10:1               ; 7 bits    ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|PC[1]                                                                                                                                   ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|A[0]                                                                                                                                    ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|PC[15]                                                                                                                                  ;
; 17:1               ; 8 bits    ; 88 LEs        ; 32 LEs               ; 56 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|A[8]                                                                                                                                    ;
; 20:1               ; 8 bits    ; 104 LEs       ; 32 LEs               ; 72 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|WZ[9]                                                                                                                                   ;
; 21:1               ; 5 bits    ; 70 LEs        ; 30 LEs               ; 40 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|WZ[7]                                                                                                                                   ;
; 21:1               ; 3 bits    ; 42 LEs        ; 18 LEs               ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|WZ[4]                                                                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|SP[15]                                                                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|SP[3]                                                                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|ACC[5]                                                                                                                                  ;
; 7:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|ACC[6]                                                                                                                                  ;
; 21:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|F[3]                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|T80_ALU:alu|DAA_Q[3]                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|T80_MCode:mcode|Mux24                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|Save_Mux[4]                                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|T80_ALU:alu|DAA_Q[7]                                                                                                                    ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|T80_Reg:Regs|Mux22                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|RegDIL[0]                                                                                                                               ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|T80_Reg:Regs|Mux13                                                                                                                      ;
; 15:1               ; 5 bits    ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|T80_ALU:alu|Mux38                                                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|sound_Din[5]                                                                                                                                           ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|T80_ALU:alu|Mux31                                                                                                                       ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_r[4]                                                                                                                                                                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_vdivr[11]                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_divcpt[4]                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_v_poly_pix.r[7]                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_v_poly_pix.b[5]                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_v_poly_pix.g[1]                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|scanlines:HDMI_scanlines|Mux8                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|scanlines:HDMI_scanlines|Mux17                                                                                                                                                                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |sys_top|scanlines:HDMI_scanlines|Mux20                                                                                                                                                                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |sys_top|sys_umuldiv:ar_muldiv|sys_udiv:udiv|rem[18]                                                                                                                                                               ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |sys_top|sys_umuldiv:ar_muldiv|sys_udiv:udiv|rem[24]                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|sys_umuldiv:ar_muldiv|sys_umul:umul|map[11]                                                                                                                                                               ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |sys_top|sys_umuldiv:ar_muldiv|sys_umul:umul|add[2]                                                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|sys_umuldiv:ar_muldiv|sys_umul:umul|add[13]                                                                                                                                                               ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|sys_umuldiv:ar_muldiv|sys_umul:umul|result[12]                                                                                                                                                            ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |sys_top|ar_md_mul1[3]                                                                                                                                                                                             ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |sys_top|ar_md_mul2[9]                                                                                                                                                                                             ;
; 8:1                ; 12 bits   ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |sys_top|hcalc[6]                                                                                                                                                                                                  ;
; 9:1                ; 12 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |sys_top|wcalc[6]                                                                                                                                                                                                  ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|state[2]                                                                                                                                                                                                  ;
; 257:1              ; 8 bits    ; 1368 LEs      ; 1368 LEs             ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|q_a[7]                                                                                                                                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[12]                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12]                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][2]                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][2]                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][0]                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][1]                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][1]                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][1]                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][2]                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][2]                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][1]                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][2]                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][2]                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][2]                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][0]                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][0]                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][0]                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][0]                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][0]                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][0]                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[0]                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|state[0]                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_byteen[0]                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state                                          ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d[2]                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_d                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done                                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[15]             ;
; 18:1               ; 15 bits   ; 180 LEs       ; 180 LEs              ; 0 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d                                             ;
; 21:1               ; 3 bits    ; 42 LEs        ; 39 LEs               ; 3 LEs                  ; No         ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|pause:pause|pause_timer[24]                                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|buffer_addr[4]                                                                                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|write_counter[7]                                                                                                                                                                       ;
; 257:1              ; 8 bits    ; 1368 LEs      ; 1368 LEs             ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data|q_b[6]                                                                                                                                                           ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|hiscore:hi|counter[0]                                                                                                                                                                             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|data_addr[0]                                                                                                                                                                           ;
; 11:1               ; 24 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |sys_top|emu:emu|hiscore:hi|ram_addr[10]                                                                                                                                                                           ;
; 13:1               ; 16 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |sys_top|emu:emu|hiscore:hi|wait_timer[24]                                                                                                                                                                         ;
; 19:1               ; 8 bits    ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|wait_timer[8]                                                                                                                                                                          ;
; 19:1               ; 8 bits    ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|hiscore:hi|wait_timer[7]                                                                                                                                                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|blue[2]                                                                                                                                                 ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|Mux34                                                                                                                        ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|Mux47                                                                                                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 56 LEs               ; 8 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|Mux44                                                                                                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 56 LEs               ; 8 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|Mux60                                                                                                                        ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |sys_top|emu:emu|hiscore:hi|next_state                                                                                                                                                                             ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |sys_top|emu:emu|hiscore:hi|next_state                                                                                                                                                                             ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |sys_top|emu:emu|hiscore:hi|state                                                                                                                                                                                  ;
; 12:1               ; 7 bits    ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; No         ; |sys_top|emu:emu|hiscore:hi|state                                                                                                                                                                                  ;
; 29:1               ; 8 bits    ; 152 LEs       ; 152 LEs              ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|z80_Din[6]                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|resto[1]                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|osd:vga_osd|cmd[4]                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|highres                                                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|cmd[5]                                                                                                                                                                                       ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |sys_top|vcnt[0]                                                                                                                                                                                                   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |sys_top|shadowmask:HDMI_shadowmask|idx[0]                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|ary[9]                                                                                                                                                                                                    ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |sys_top|arx[10]                                                                                                                                                                                                   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[4]                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |sys_top|vmini[11]                                                                                                                                                                                                 ;
; 9:1                ; 46 bits   ; 276 LEs       ; 0 LEs                ; 276 LEs                ; Yes        ; |sys_top|hmini[10]                                                                                                                                                                                                 ;
; 16:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|dout[13]                                                                                                                                                      ;
; 16:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|dout[3]                                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|osd:vga_osd|bcnt[7]                                                                                                                                                                                       ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sys_top|osd:vga_osd|bcnt[11]                                                                                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|bcnt[6]                                                                                                                                                                                      ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|bcnt[12]                                                                                                                                                                                     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|g[3]                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|ctr[1]                                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |sys_top|mcp23009:mcp23009|din[9]                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|mcp23009:mcp23009|din[1]                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|mcp23009:mcp23009|btn[0]                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[16]~reg1                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[18]                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[0]                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|scanlines:VGA_scanlines|scanline[0]                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|mcp23009:mcp23009|idx[0]                                                                                                                                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |sys_top|emu:emu|screen_rotate:screen_rotate|hcnt[2]~reg1                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|screen_rotate:screen_rotate|next_addr[2]                                                                                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[1]                                                                                                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|screen_rotate:screen_rotate|vcnt[11]                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pix_out_cnt[5]                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pix_in_cnt[0]                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pix_len[2]                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma_index[8]                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma_index[6]                                                                                                                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|screen_rotate:screen_rotate|next_addr[4]                                                                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |sys_top|emu:emu|screen_rotate:screen_rotate|next_addr[16]                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|scanlines:HDMI_scanlines|scanline[1]                                                                                                                                                                      ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[5]                                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |sys_top|VGA_R                                                                                                                                                                                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |sys_top|scanlines:HDMI_scanlines|Mux5                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|hdmi_config:hdmi_config|Mux24                                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|ascal:ascal|avl_wad[1]                                                                                                                                                                                    ;
; 3:1                ; 56 bits   ; 112 LEs       ; 0 LEs                ; 112 LEs                ; Yes        ; |sys_top|ascal:ascal|avl_o_offset1[5]                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|ascal:ascal|avl_o_offset0[29]                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|avl_o_offset1[23]                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_off[0][2]                                                                                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_lastv[1]                                                                                                                                                                                    ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_ihsize[11]                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_hdown                                                                                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcounter[4]                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_fload[1]                                                                                                                                                                                    ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_vpixq[0].b[3]                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_alt[1]                                                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_adrs[8]                                                                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_adrs[21]                                                                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_adrs[14]                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_ibuf0[0]                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_ibuf1[1]                                                                                                                                                                                    ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_vpixq[2].b[1]                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_obuf0[1]                                                                                                                                                                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|ascal:ascal|avl_address[21]                                                                                                                                                                               ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |sys_top|ascal:ascal|avl_address[13]                                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_obuf1[1]                                                                                                                                                                                    ;
; 5:1                ; 12 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_hacpt[5]                                                                                                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_acpt[0]                                                                                                                                                                                     ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminate_counter[7]                                                                                                        ;
; 5:1                ; 12 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_dcpt[2]                                                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_dshi[1]                                                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|avl_address[19]                                                                                                                                                                               ;
; 6:1                ; 24 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_hacc_next[12]                                                                                                                                                                               ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |sys_top|ascal:ascal|Mux620                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |sys_top|ascal:ascal|hpix_v                                                                                                                                                                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |sys_top|ascal:ascal|Mux282                                                                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|ascal:ascal|hpix_v                                                                                                                                                                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |sys_top|ascal:ascal|off_v                                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |sys_top|ascal:ascal|Selector42                                                                                                                                                                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |sys_top|ascal:ascal|Selector2                                                                                                                                                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |sys_top|ascal:ascal|Selector32                                                                                                                                                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |sys_top|ascal:ascal|Selector33                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|logA[0]                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|logB[1]                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|logC[0]                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|logA[4]                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|logB[0]                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|logC[4]                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|RegAddrC[1]                                                                                                                             ;
; 16:1               ; 5 bits    ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|log[4]                                                                                                                         ;
; 16:1               ; 5 bits    ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|log[4]                                                                                                                         ;
; 12:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|BusA[1]                                                                                                                                 ;
; 16:1               ; 8 bits    ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|BusB[0]                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|dout[5]                                                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|dout[7]                                                                                                                        ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|dout[3]                                                                                                                        ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|dout[2]                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_eg:u_env|gain[4]                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_eg:u_env|gain[0]                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|T80_MCode:mcode|Mux108                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|Mux87                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|Mux70                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|Mux60                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|Mux40                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|Mux21                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|Mux2                                                                                                                                                   ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|T80_Reg:Regs|Mux46                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|T80_ALU:alu|Mux11                                                                                                                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|T80_ALU:alu|Mux19                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|RegAddrA[1]                                                                                                                             ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|Mux6                                                                                                                           ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|Mux5                                                                                                                           ;
; 19:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|RegWEH                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_acpt[3]                                                                                                                                                                                     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_vacc_next[7]                                                                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_vacpt[7]                                                                                                                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_vacc[3]                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_de_delay[3]                                                                                                                                                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_vcpt[2]                                                                                                                                                                                     ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|i_delay[2]                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_pix.b[6]                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_pix.g[4]                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_pix.r[2]                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_wdelay[0]                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_hpix.b[3]                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_hpix.g[3]                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_hpix.r[0]                                                                                                                                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_lwad[9]                                                                                                                                                                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_lrad[9]                                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_adrs[22]                                                                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_hbcpt[4]                                                                                                                                                                                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_hacc[3]                                                                                                                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_wad[3]                                                                                                                                                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_dw[120]                                                                                                                                                                                     ;
; 6:1                ; 60 bits   ; 240 LEs       ; 120 LEs              ; 120 LEs                ; Yes        ; |sys_top|ascal:ascal|i_dw[18]                                                                                                                                                                                      ;
; 6:1                ; 65 bits   ; 260 LEs       ; 130 LEs              ; 130 LEs                ; Yes        ; |sys_top|ascal:ascal|i_dw[113]                                                                                                                                                                                     ;
; 6:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_adrsi[23]                                                                                                                                                                                   ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_adrsi[8]                                                                                                                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_vdivr[6]                                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_divcpt[2]                                                                                                                                                                                   ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_hpixs.b[5]                                                                                                                                                                                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|ps2_key[9]                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|ps2_key[7]                                                                                                                                                                          ;
; 9:1                ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_hpixs.g[1]                                                                                                                                                                                  ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_shift[128]                                                                                                                                                                                  ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_shift[127]                                                                                                                                                                                  ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_shift[118]                                                                                                                                                                                  ;
; 10:1               ; 88 bits   ; 528 LEs       ; 352 LEs              ; 176 LEs                ; Yes        ; |sys_top|ascal:ascal|o_shift[84]                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|mcp23009:mcp23009|i2c:i2c|SD_COUNTER[5]                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|IsStore16                                                                                                                    ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore|Selector0                                                                                                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |sys_top|ascal:ascal|Mux449                                                                                                                                                                                        ;
; 9:1                ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |sys_top|ascal:ascal|Mux293                                                                                                                                                                                        ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |sys_top|ascal:ascal|Mux300                                                                                                                                                                                        ;
; 7:1                ; 24 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[19]                                                                                                  ;
; 16:1               ; 24 bits   ; 240 LEs       ; 48 LEs               ; 192 LEs                ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[1]                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|ps2_key_raw[8]                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|cmd[6]                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|cnt[7]                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|uio_block.cmd[15]                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|acx_att[1]                                                                                                                                                                                                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|io_dout[2]                                                                                                                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|io_dout[7]                                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|acx[24]                                                                                                                                                                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |sys_top|acx[23]                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|acx[34]                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|shadowmask_wr                                                                                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |sys_top|cnt[0]                                                                                                                                                                                                    ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|byte_cnt[3]                                                                                                                                                                         ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|acx[9]                                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|fio_block.cnt[0]                                                                                                                                                                    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |sys_top|acx[1]                                                                                                                                                                                                    ;
; 8:1                ; 16 bits   ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|fio_block.addr[4]                                                                                                                                                                   ;
; 9:1                ; 11 bits   ; 66 LEs        ; 0 LEs                ; 66 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|fio_block.addr[25]                                                                                                                                                                  ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|ioctl_addr[12]                                                                                                                                                                      ;
; 11:1               ; 11 bits   ; 77 LEs        ; 22 LEs               ; 55 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|ioctl_addr[16]                                                                                                                                                                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |sys_top|acx[4]                                                                                                                                                                                                    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |sys_top|acx[0]                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |sys_top|comb                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |sys_top|comb                                                                                                                                                                                                      ;
; 4:1                ; 33 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |sys_top|ShiftRight0                                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|ShiftRight0                                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|ShiftRight0                                                                                                                                                                                               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |sys_top|ShiftRight0                                                                                                                                                                                               ;
; 3:1                ; 144 bits  ; 288 LEs       ; 0 LEs                ; 288 LEs                ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[10]                                                                                                              ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[30]                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[3]                                                                                                                ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next2[3]                                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[5]                                                                                                              ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|a[11]                                                                                                    ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr2[3]                                                                                                               ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev2[8]                                                                                                               ;
; 512:1              ; 7 bits    ; 2387 LEs      ; 7 LEs                ; 2380 LEs               ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|k082:F5|v_cnt[7]                                                                                                                                        ;
; 512:1              ; 5 bits    ; 1705 LEs      ; 15 LEs               ; 1690 LEs               ; Yes        ; |sys_top|emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|k082:F5|h_cnt[7]                                                                                                                                        ;
; 4:1                ; 42 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|comb                                                                                                                   ;
; 3:1                ; 37 bits   ; 74 LEs        ; 0 LEs                ; 74 LEs                 ; Yes        ; |sys_top|adj_data[27]                                                                                                                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[1]                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|mul[12]                                                                                                                                                                         ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ssh[16]                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|logcpt[4]                                                                                                                                                                       ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|offset[12]                                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[2] ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|mfrac[33]                                                                                                                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[32]                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|mfrac[10]                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[15]                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|pdata[0]                                                                                                                                                                        ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[6]                         ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[0]                         ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|col[1]                                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[1]                                                                                                                                                          ;
; 4:1                ; 34 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                     ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|off_v                                                                                                                                                                           ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                     ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|off_v                                                                                                                                                                           ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|shadowmask:HDMI_shadowmask|hmax2[4]                                                                                                                                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|shadowmask:HDMI_shadowmask|vmax2[2]                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_scaler_out|pr[2]                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_scaler_out|pb[2]                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_scaler_out|y[2]                                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_h[3]                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_w[7]                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_h[7]                                                                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|h_osd_start[20]                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|shadowmask:HDMI_shadowmask|hcount[4]                                                                                                                                                                      ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|v_cnt[4]                                                                                                                                                                                     ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|pixcnt[3]                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|shadowmask:HDMI_shadowmask|r_mul[3]                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|shadowmask:HDMI_shadowmask|g_mul[3]                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|shadowmask:HDMI_shadowmask|b_mul[0]                                                                                                                                                                       ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|osd_hcnt[20]                                                                                                                                                                                 ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_hcnt2[11]                                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_hcnt2[2]                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_h_poly_pix.b[7]                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_h_poly_pix.g[6]                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_h_poly_pix.r[4]                                                                                                                                                                             ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|h_cnt[12]                                                                                                                                                                                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|h_osd_start[1]                                                                                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_div[1]                                                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|shadowmask:HDMI_shadowmask|vcount[0]                                                                                                                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_hcnt2[7]                                                                                                                                                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|multiscan[1]                                                                                                                                                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_vcnt[2]                                                                                                                                                                                  ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|osd_vcnt[11]                                                                                                                                                                                 ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_vcnt[5]                                                                                                                                                                                  ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|v_osd_start[15]                                                                                                                                                                              ;
; 13:1               ; 10 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|v_osd_start[11]                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|shadowmask:HDMI_shadowmask|ShiftLeft1                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_out|pr[7]                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_out|pb[7]                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_out|y[5]                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_h[3]                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_w[7]                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_h[7]                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|osd:vga_osd|h_osd_start[21]                                                                                                                                                                               ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |sys_top|osd:vga_osd|pixcnt[17]                                                                                                                                                                                    ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|v_cnt[7]                                                                                                                                                                                      ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |sys_top|osd:vga_osd|osd_hcnt[12]                                                                                                                                                                                  ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_hcnt2[17]                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_hcnt2[2]                                                                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|osd:vga_osd|h_cnt[13]                                                                                                                                                                                     ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|h_osd_start[7]                                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_div[0]                                                                                                                                                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_hcnt2[7]                                                                                                                                                                                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|multiscan[0]                                                                                                                                                                                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_vcnt[1]                                                                                                                                                                                   ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|osd:vga_osd|osd_vcnt[17]                                                                                                                                                                                  ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_vcnt[3]                                                                                                                                                                                   ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|v_osd_start[20]                                                                                                                                                                               ;
; 13:1               ; 10 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|v_osd_start[2]                                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|scanlines:VGA_scanlines|Mux16                                                                                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|scanlines:VGA_scanlines|Mux17                                                                                                                                                                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |sys_top|scanlines:VGA_scanlines|Mux4                                                                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |sys_top|scanlines:VGA_scanlines|Mux15                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|alsa:alsa|readdata[10]                                                                                                                                                                                    ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |sys_top|ddr_svc:ddr_svc|ram_address[24]                                                                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|audio_out:audio_out|spdif:toslink|parity_count_q[0]                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|alsa:alsa|ready[0]                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|ddr_svc:ddr_svc|ready[0]                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |sys_top|alsa:alsa|buf_rptr[11]                                                                                                                                                                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|ddr_svc:ddr_svc|ram_bcnt[1]                                                                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |sys_top|alsa:alsa|ce_cnt[3]                                                                                                                                                                                       ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |sys_top|alsa:alsa|len[10]                                                                                                                                                                                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |sys_top|alsa:alsa|hurryup[2]                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|alsa:alsa|state                                                                                                                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |sys_top|emu:emu|cfg_address[1]                                                                                                                                                                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |sys_top|emu:emu|cfg_data[14]                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r|a4[12]                                                                                                                                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |sys_top|audio_out:audio_out|i2s:i2s|bit_cnt[6]                                                                                                                                                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l|a4[9]                                                                                                                                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l|a4[7]                                                                                                                                                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r|a4[1]                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l|ShiftRight0                                                                                                                                                      ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r|ShiftRight0                                                                                                                                                      ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|y_clamp[12]                                                                                                                                                     ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|x_mul                                                                                                                                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1|x_mul                                                                                                                                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2|x_mul                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for sysmem_lite:sysmem                                  ;
+-----------------------------+------------------------+------+--------------+
; Assignment                  ; Value                  ; From ; To           ;
+-----------------------------+------------------------+------+--------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ram1_reset_1 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ram2_reset_1 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; vbuf_reset_1 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; vbuf_reset_0 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ram2_reset_0 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ram1_reset_0 ;
+-----------------------------+------------------------+------+--------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i ;
+------------------------------+-------+------+------------------------------------------------+
; Assignment                   ; Value ; From ; To                                             ;
+------------------------------+-------+------+------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[4]                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[4]                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[3]                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[3]                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[2]                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[2]                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[1]                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[1]                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[0]                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[0]                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                            ;
+------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                  ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                   ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                  ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                   ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                  ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                   ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                  ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                   ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                  ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                   ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 ;
+------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                ;
+------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[4]                                                                                                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_done                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_done                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[5]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[5]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[4]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[4]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[3]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[3]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[2]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[2]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[1]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[1]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[0]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[0]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_read                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_read                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[1]                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[1]                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[0]                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[0]                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_write                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_write                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[15]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[15]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[14]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[14]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[13]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[13]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[12]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[12]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[11]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[11]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[10]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[10]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[9]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[9]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[8]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[8]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[7]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[7]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[6]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[6]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[5]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[5]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[4]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[4]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[3]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[3]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[2]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[2]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[1]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[1]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[0]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[0]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_mdio_dis                                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_mdio_dis                                                                                                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_ser_shift_load                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_ser_shift_load                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_atpgmode                                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_atpgmode                                                                                                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_scanen                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_scanen                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_en                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_en                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; up_dn                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; up_dn                                                                                                             ;
+------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                     ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                                                                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                                                                                                                                    ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                     ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_atpgmode                                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_atpgmode                                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_scanen                                                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_scanen                                                                                                                                             ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Source assignments for osd:hdmi_osd               ;
+---------------------------+-------+------+--------+
; Assignment                ; Value ; From ; To     ;
+---------------------------+-------+------+--------+
; PRESERVE_REGISTER         ; on    ; -    ; ce_pix ;
; IMPLEMENT_AS_CLOCK_ENABLE ; on    ; -    ; ce_pix ;
+---------------------------+-------+------+--------+


+--------------------------------------------------------------+
; Source assignments for altddio_out:hdmiclk_ddr               ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+----------------------------------------------------------------------------+
; Source assignments for altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated ;
+-----------------------------+---------+------+-----------------------------+
; Assignment                  ; Value   ; From ; To                          ;
+-----------------------------+---------+------+-----------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                           ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                           ;
+-----------------------------+---------+------+-----------------------------+


+---------------------------------------------------+
; Source assignments for osd:vga_osd                ;
+---------------------------+-------+------+--------+
; Assignment                ; Value ; From ; To     ;
+---------------------------+-------+------+--------+
; PRESERVE_REGISTER         ; on    ; -    ; ce_pix ;
; IMPLEMENT_AS_CLOCK_ENABLE ; on    ; -    ; ce_pix ;
+---------------------------+-------+------+--------+


+----------------------------------------------------------------------------------+
; Source assignments for emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+------------------------------+-------+------+------------------------------------+
; Assignment                   ; Value ; From ; To                                 ;
+------------------------------+-------+------+------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[4]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[4]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[3]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[3]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[2]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[2]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[1]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[1]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[0]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[0]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                ;
+------------------------------+-------+------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                      ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                       ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                       ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                       ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                      ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                       ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                       ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                       ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                      ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                       ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                       ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                       ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                      ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                       ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                       ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                       ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                      ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                       ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                       ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                       ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 ;
+------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                        ;
+------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[0]                                                                                                            ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[1]                                                                                                            ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[2]                                                                                                            ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[3]                                                                                                            ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[4]                                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_done                                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_done                                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[5]                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[5]                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[4]                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[4]                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[3]                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[3]                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[2]                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[2]                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[1]                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[1]                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[0]                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[0]                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_read                                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_read                                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[1]                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[1]                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[0]                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[0]                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_write                                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_write                                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[15]                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[15]                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[14]                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[14]                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[13]                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[13]                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[12]                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[12]                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[11]                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[11]                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[10]                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[10]                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[9]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[9]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[8]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[8]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[7]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[7]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[6]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[6]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[5]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[5]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[4]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[4]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[3]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[3]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[2]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[2]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[1]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[1]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[0]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[0]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_mdio_dis                                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_mdio_dis                                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_ser_shift_load                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_ser_shift_load                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_atpgmode                                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_atpgmode                                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_scanen                                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_scanen                                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_en                                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_en                                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; up_dn                                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; up_dn                                                                                                                     ;
+------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                             ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                                                                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                                                                                                                                            ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                             ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_atpgmode                                                                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_atpgmode                                                                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_scanen                                                                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_scanen                                                                                                                                                     ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m1|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m2|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m3|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m4|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m5|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m6|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank0|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank1|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank2|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank3|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank4|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank5|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank6|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank7|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank8|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:workram|altsyncram:altsyncram_component|altsyncram_ekl2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:videoram|altsyncram:altsyncram_component|altsyncram_eol2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|eprom_7:A6|dpram_dc:eprom_7|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_div:u_chA ;
+------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                 ;
+------------------------------+-------+------+--------------------------------------------------------------------+
; IMPLEMENT_AS_CLOCK_ENABLE    ; on    ; -    ; cen~buf0                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cen~buf0                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cen~buf0                                                           ;
+------------------------------+-------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_div:u_chB ;
+------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                 ;
+------------------------------+-------+------+--------------------------------------------------------------------+
; IMPLEMENT_AS_CLOCK_ENABLE    ; on    ; -    ; cen~buf0                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cen~buf0                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cen~buf0                                                           ;
+------------------------------+-------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_div:u_chC ;
+------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                 ;
+------------------------------+-------+------+--------------------------------------------------------------------+
; IMPLEMENT_AS_CLOCK_ENABLE    ; on    ; -    ; cen~buf0                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cen~buf0                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cen~buf0                                                           ;
+------------------------------+-------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_noise:u_ng ;
+------------------------------+-------+------+---------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                  ;
+------------------------------+-------+------+---------------------------------------------------------------------+
; IMPLEMENT_AS_CLOCK_ENABLE    ; on    ; -    ; cen~buf0                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cen~buf0                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cen~buf0                                                            ;
+------------------------------+-------+------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_noise:u_ng|jt49_div:u_div ;
+------------------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                 ;
+------------------------------+-------+------+------------------------------------------------------------------------------------+
; IMPLEMENT_AS_CLOCK_ENABLE    ; on    ; -    ; cen~buf0                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cen~buf0                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cen~buf0                                                                           ;
+------------------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_div:u_envdiv ;
+------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                    ;
+------------------------------+-------+------+-----------------------------------------------------------------------+
; IMPLEMENT_AS_CLOCK_ENABLE    ; on    ; -    ; cen~buf0                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cen~buf0                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cen~buf0                                                              ;
+------------------------------+-------+------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_eg:u_env ;
+------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                ;
+------------------------------+-------+------+-------------------------------------------------------------------+
; IMPLEMENT_AS_CLOCK_ENABLE    ; on    ; -    ; cen~buf0                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cen~buf0                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cen~buf0                                                          ;
+------------------------------+-------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_div:u_chA ;
+------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                 ;
+------------------------------+-------+------+--------------------------------------------------------------------+
; IMPLEMENT_AS_CLOCK_ENABLE    ; on    ; -    ; cen~buf0                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cen~buf0                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cen~buf0                                                           ;
+------------------------------+-------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_div:u_chB ;
+------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                 ;
+------------------------------+-------+------+--------------------------------------------------------------------+
; IMPLEMENT_AS_CLOCK_ENABLE    ; on    ; -    ; cen~buf0                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cen~buf0                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cen~buf0                                                           ;
+------------------------------+-------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_div:u_chC ;
+------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                 ;
+------------------------------+-------+------+--------------------------------------------------------------------+
; IMPLEMENT_AS_CLOCK_ENABLE    ; on    ; -    ; cen~buf0                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cen~buf0                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cen~buf0                                                           ;
+------------------------------+-------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_noise:u_ng ;
+------------------------------+-------+------+---------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                  ;
+------------------------------+-------+------+---------------------------------------------------------------------+
; IMPLEMENT_AS_CLOCK_ENABLE    ; on    ; -    ; cen~buf0                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cen~buf0                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cen~buf0                                                            ;
+------------------------------+-------+------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_noise:u_ng|jt49_div:u_div ;
+------------------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                 ;
+------------------------------+-------+------+------------------------------------------------------------------------------------+
; IMPLEMENT_AS_CLOCK_ENABLE    ; on    ; -    ; cen~buf0                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cen~buf0                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cen~buf0                                                                           ;
+------------------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_div:u_envdiv ;
+------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                    ;
+------------------------------+-------+------+-----------------------------------------------------------------------+
; IMPLEMENT_AS_CLOCK_ENABLE    ; on    ; -    ; cen~buf0                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cen~buf0                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cen~buf0                                                              ;
+------------------------------+-------+------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_eg:u_env ;
+------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                ;
+------------------------------+-------+------+-------------------------------------------------------------------+
; IMPLEMENT_AS_CLOCK_ENABLE    ; on    ; -    ; cen~buf0                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cen~buf0                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cen~buf0                                                          ;
+------------------------------+-------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for emu:emu|hiscore:hi                           ;
+------------------------------+-------+------+-----------------------+
; Assignment                   ; Value ; From ; To                    ;
+------------------------------+-------+------+-----------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; check_mask            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; check_mask            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; config_upload_addr[2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; config_upload_addr[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; config_upload_addr[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; config_upload_addr[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; config_upload_addr[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; config_upload_addr[0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr_base[23]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr_base[23]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr_base[22]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr_base[22]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr_base[21]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr_base[21]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr_base[20]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr_base[20]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr_base[19]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr_base[19]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr_base[18]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr_base[18]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr_base[17]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr_base[17]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr_base[16]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr_base[16]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr_base[15]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr_base[15]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr_base[14]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr_base[14]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr_base[13]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr_base[13]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr_base[12]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr_base[12]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr_base[11]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr_base[11]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr_base[10]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr_base[10]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr_base[9]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr_base[9]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr_base[8]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr_base[8]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr_base[7]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr_base[7]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr_base[6]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr_base[6]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr_base[5]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr_base[5]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr_base[4]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr_base[4]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr_base[3]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr_base[3]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr_base[2]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr_base[2]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr_base[1]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr_base[1]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr_base[0]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr_base[0]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; start_val[7]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; start_val[7]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; start_val[6]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; start_val[6]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; start_val[5]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; start_val[5]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; start_val[4]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; start_val[4]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; start_val[3]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; start_val[3]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; start_val[2]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; start_val[2]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; start_val[1]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; start_val[1]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; start_val[0]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; start_val[0]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; end_val[7]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; end_val[7]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; end_val[6]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; end_val[6]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; end_val[5]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; end_val[5]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; end_val[4]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; end_val[4]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; end_val[3]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; end_val[3]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; end_val[2]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; end_val[2]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; end_val[1]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; end_val[1]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; end_val[0]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; end_val[0]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; hiscore_data_out[7]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; hiscore_data_out[7]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; hiscore_data_out[6]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; hiscore_data_out[6]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; hiscore_data_out[5]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; hiscore_data_out[5]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; hiscore_data_out[4]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; hiscore_data_out[4]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; hiscore_data_out[3]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; hiscore_data_out[3]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; hiscore_data_out[2]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; hiscore_data_out[2]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; hiscore_data_out[1]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; hiscore_data_out[1]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; hiscore_data_out[0]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; hiscore_data_out[0]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; hiscore_buffer_out[7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; hiscore_buffer_out[7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; hiscore_buffer_out[6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; hiscore_buffer_out[6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; hiscore_buffer_out[5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; hiscore_buffer_out[5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; hiscore_buffer_out[4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; hiscore_buffer_out[4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; hiscore_buffer_out[3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; hiscore_buffer_out[3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; hiscore_buffer_out[2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; hiscore_buffer_out[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; hiscore_buffer_out[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; hiscore_buffer_out[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; hiscore_buffer_out[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; hiscore_buffer_out[0] ;
+------------------------------+-------+------+-----------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_rnn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_geo1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|altsyncram_or91:altsyncram5 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0|altsyncram_k9j1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_exp:u_exp|altsyncram:lut_rtl_0|altsyncram_f0e1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_exp:u_exp|altsyncram:lut_rtl_0|altsyncram_f0e1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_4ni1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_2aj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|hiscore:hi|dpram_hs:enddata_table|altsyncram:ram_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|hiscore:hi|dpram_hs:startdata_table|altsyncram:ram_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|hiscore:hi|dpram_hs:length_table|altsyncram:ram_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|hiscore:hi|dpram_hs:address_table|altsyncram:ram_rtl_0|altsyncram_20n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0|altsyncram_e9n1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0|altsyncram_e6n1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0|altsyncram_e6n1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0|shift_taps_1vu:auto_generated|altsyncram_rr91:altsyncram4 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|altsyncram_br91:altsyncram4 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_0nl1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|altsyncram_po91:altsyncram5 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated|altsyncram_nr91:altsyncram4 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A3|altsyncram:ram_rtl_0|altsyncram_uma1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A2|altsyncram:ram_rtl_0|altsyncram_uma1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:palette_ram|altsyncram:ram_rtl_0|altsyncram_lia1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:workram2|altsyncram:ram_rtl_0|altsyncram_ana1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0|altsyncram_4p61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcp23009:mcp23009|i2c:i2c ;
+----------------+----------+--------------------------------------------+
; Parameter Name ; Value    ; Type                                       ;
+----------------+----------+--------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                             ;
; I2C_Freq       ; 500000   ; Signed Integer                             ;
+----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1 ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH       ; 64    ; Signed Integer                                                                            ;
; BURSTCOUNT_WIDTH ; 8     ; Signed Integer                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2 ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH       ; 64    ; Signed Integer                                                                            ;
; BURSTCOUNT_WIDTH ; 8     ; Signed Integer                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH       ; 128   ; Signed Integer                                                                            ;
; BURSTCOUNT_WIDTH ; 8     ; Signed Integer                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; MASK           ; 11111111                         ; Unsigned Binary ;
; rambase        ; 00100000000000000000000000000000 ; Unsigned Binary ;
; RAMSIZE        ; 00000000100000000000000000000000 ; Unsigned Binary ;
; INTER          ; true                             ; Enumerated      ;
; HEADER         ; true                             ; Enumerated      ;
; DOWNSCALE      ; true                             ; Enumerated      ;
; BYTESWAP       ; true                             ; Enumerated      ;
; PALETTE        ; true                             ; Enumerated      ;
; palette2       ; false                            ; String          ;
; FRAC           ; 4                                ; Signed Integer  ;
; OHRES          ; 2048                             ; Signed Integer  ;
; IHRES          ; 2048                             ; Signed Integer  ;
; n_dw           ; 128                              ; Signed Integer  ;
; n_aw           ; 28                               ; Signed Integer  ;
; N_BURST        ; 256                              ; Signed Integer  ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:i_mem[0].r[7]__1 ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                  ;
; WIDTH_A                            ; 24                   ; Untyped                  ;
; WIDTHAD_A                          ; 11                   ; Untyped                  ;
; NUMWORDS_A                         ; 2048                 ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 24                   ; Untyped                  ;
; WIDTHAD_B                          ; 11                   ; Untyped                  ;
; NUMWORDS_B                         ; 2048                 ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_89q1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line0[0].r[7]__2 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 24                   ; Untyped                    ;
; WIDTHAD_A                          ; 11                   ; Untyped                    ;
; NUMWORDS_A                         ; 2048                 ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 24                   ; Untyped                    ;
; WIDTHAD_B                          ; 11                   ; Untyped                    ;
; NUMWORDS_B                         ; 2048                 ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_ccn1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line1[0].r[7]__3 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 24                   ; Untyped                    ;
; WIDTHAD_A                          ; 11                   ; Untyped                    ;
; NUMWORDS_A                         ; 2048                 ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 24                   ; Untyped                    ;
; WIDTHAD_B                          ; 11                   ; Untyped                    ;
; NUMWORDS_B                         ; 2048                 ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_ccn1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line2[0].r[7]__4 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 24                   ; Untyped                    ;
; WIDTHAD_A                          ; 11                   ; Untyped                    ;
; NUMWORDS_A                         ; 2048                 ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 24                   ; Untyped                    ;
; WIDTHAD_B                          ; 11                   ; Untyped                    ;
; NUMWORDS_B                         ; 2048                 ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_ccn1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line3[0].r[7]__5 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 24                   ; Untyped                    ;
; WIDTHAD_A                          ; 11                   ; Untyped                    ;
; NUMWORDS_A                         ; 2048                 ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 24                   ; Untyped                    ;
; WIDTHAD_B                          ; 11                   ; Untyped                    ;
; NUMWORDS_B                         ; 2048                 ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_ccn1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_umuldiv:ar_muldiv ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; NB_MUL1        ; 12    ; Signed Integer                            ;
; NB_MUL2        ; 12    ; Signed Integer                            ;
; NB_DIV         ; 12    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_umuldiv:ar_muldiv|sys_umul:umul ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; NB_MUL1        ; 12    ; Signed Integer                                          ;
; NB_MUL2        ; 12    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_umuldiv:ar_muldiv|sys_udiv:udiv ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; NB_NUM         ; 24    ; Signed Integer                                          ;
; NB_DIV         ; 12    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                               ;
+--------------------------------------+------------------------+----------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                             ;
; fractional_vco_multiplier            ; true                   ; String                                             ;
; pll_type                             ; Cyclone V              ; String                                             ;
; pll_subtype                          ; Reconfigurable         ; String                                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                                     ;
; operation_mode                       ; direct                 ; String                                             ;
; deserialization_factor               ; 4                      ; Signed Integer                                     ;
; data_rate                            ; 0                      ; Signed Integer                                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                     ;
; output_clock_frequency0              ; 148.500000 MHz         ; String                                             ;
; phase_shift0                         ; 0 ps                   ; String                                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                                             ;
; phase_shift1                         ; 0 ps                   ; String                                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                                             ;
; phase_shift2                         ; 0 ps                   ; String                                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                                             ;
; phase_shift3                         ; 0 ps                   ; String                                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                                             ;
; phase_shift4                         ; 0 ps                   ; String                                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                                             ;
; phase_shift5                         ; 0 ps                   ; String                                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                                             ;
; phase_shift6                         ; 0 ps                   ; String                                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                                             ;
; phase_shift7                         ; 0 ps                   ; String                                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                                             ;
; phase_shift8                         ; 0 ps                   ; String                                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                                             ;
; phase_shift9                         ; 0 ps                   ; String                                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                                             ;
; phase_shift10                        ; 0 ps                   ; String                                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                                             ;
; phase_shift11                        ; 0 ps                   ; String                                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                                             ;
; phase_shift12                        ; 0 ps                   ; String                                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                                             ;
; phase_shift13                        ; 0 ps                   ; String                                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                                             ;
; phase_shift14                        ; 0 ps                   ; String                                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                                             ;
; phase_shift15                        ; 0 ps                   ; String                                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                                             ;
; phase_shift16                        ; 0 ps                   ; String                                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                                             ;
; phase_shift17                        ; 0 ps                   ; String                                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                                     ;
; clock_name_0                         ;                        ; String                                             ;
; clock_name_1                         ;                        ; String                                             ;
; clock_name_2                         ;                        ; String                                             ;
; clock_name_3                         ;                        ; String                                             ;
; clock_name_4                         ;                        ; String                                             ;
; clock_name_5                         ;                        ; String                                             ;
; clock_name_6                         ;                        ; String                                             ;
; clock_name_7                         ;                        ; String                                             ;
; clock_name_8                         ;                        ; String                                             ;
; clock_name_global_0                  ; false                  ; String                                             ;
; clock_name_global_1                  ; false                  ; String                                             ;
; clock_name_global_2                  ; false                  ; String                                             ;
; clock_name_global_3                  ; false                  ; String                                             ;
; clock_name_global_4                  ; false                  ; String                                             ;
; clock_name_global_5                  ; false                  ; String                                             ;
; clock_name_global_6                  ; false                  ; String                                             ;
; clock_name_global_7                  ; false                  ; String                                             ;
; clock_name_global_8                  ; false                  ; String                                             ;
; m_cnt_hi_div                         ; 4                      ; Signed Integer                                     ;
; m_cnt_lo_div                         ; 4                      ; Signed Integer                                     ;
; m_cnt_bypass_en                      ; false                  ; String                                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; n_cnt_hi_div                         ; 256                    ; Signed Integer                                     ;
; n_cnt_lo_div                         ; 256                    ; Signed Integer                                     ;
; n_cnt_bypass_en                      ; true                   ; String                                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; c_cnt_hi_div0                        ; 2                      ; Signed Integer                                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en0                     ; false                  ; String                                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en0               ; true                   ; String                                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en1                     ; true                   ; String                                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en2                     ; true                   ; String                                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en3                     ; true                   ; String                                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en4                     ; true                   ; String                                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en5                     ; true                   ; String                                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en6                     ; true                   ; String                                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en7                     ; true                   ; String                                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en8                     ; true                   ; String                                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en9                     ; true                   ; String                                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en10                    ; true                   ; String                                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en11                    ; true                   ; String                                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en12                    ; true                   ; String                                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en13                    ; true                   ; String                                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en14                    ; true                   ; String                                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en15                    ; true                   ; String                                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en16                    ; true                   ; String                                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en17                    ; true                   ; String                                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                     ;
; pll_vco_div                          ; 2                      ; Signed Integer                                     ;
; pll_slf_rst                          ; true                   ; String                                             ;
; pll_bw_sel                           ; low                    ; String                                             ;
; pll_output_clk_frequency             ; 445.499999 MHz         ; String                                             ;
; pll_cp_current                       ; 20                     ; Signed Integer                                     ;
; pll_bwctrl                           ; 4000                   ; Signed Integer                                     ;
; pll_fractional_division              ; 3908420153             ; String                                             ;
; pll_fractional_cout                  ; 32                     ; Signed Integer                                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                             ;
; mimic_fbclk_type                     ; none                   ; String                                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                                             ;
; pll_fbclk_mux_2                      ; m_cnt                  ; String                                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
+--------------------------------------+------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg ;
+---------------------+-------+--------------------------------+
; Parameter Name      ; Value ; Type                           ;
+---------------------+-------+--------------------------------+
; ENABLE_BYTEENABLE   ; 0     ; Signed Integer                 ;
; BYTEENABLE_WIDTH    ; 4     ; Signed Integer                 ;
; RECONFIG_ADDR_WIDTH ; 6     ; Signed Integer                 ;
; RECONFIG_DATA_WIDTH ; 32    ; Signed Integer                 ;
; reconf_width        ; 64    ; Signed Integer                 ;
; WAIT_FOR_LOCK       ; 1     ; Signed Integer                 ;
+---------------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst ;
+---------------------+-----------------+-----------------------------------------------------------+
; Parameter Name      ; Value           ; Type                                                      ;
+---------------------+-----------------+-----------------------------------------------------------+
; reconf_width        ; 64              ; Signed Integer                                            ;
; device_family       ; Cyclone V       ; String                                                    ;
; RECONFIG_ADDR_WIDTH ; 6               ; Signed Integer                                            ;
; RECONFIG_DATA_WIDTH ; 32              ; Signed Integer                                            ;
; ROM_ADDR_WIDTH      ; 9               ; Signed Integer                                            ;
; ROM_DATA_WIDTH      ; 32              ; Signed Integer                                            ;
; ROM_NUM_WORDS       ; 512             ; Signed Integer                                            ;
; ENABLE_MIF          ; 0               ; Signed Integer                                            ;
; MIF_FILE_NAME       ; sys/pll_cfg.mif ; String                                                    ;
; ENABLE_BYTEENABLE   ; 0               ; Signed Integer                                            ;
; BYTEENABLE_WIDTH    ; 4               ; Signed Integer                                            ;
; WAIT_FOR_LOCK       ; 1               ; Signed Integer                                            ;
+---------------------+-----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                                                                ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; reconf_width        ; 64        ; Signed Integer                                                                                                                                      ;
; device_family       ; Cyclone V ; String                                                                                                                                              ;
; RECONFIG_ADDR_WIDTH ; 6         ; Signed Integer                                                                                                                                      ;
; RECONFIG_DATA_WIDTH ; 32        ; Signed Integer                                                                                                                                      ;
; ROM_ADDR_WIDTH      ; 9         ; Signed Integer                                                                                                                                      ;
; ROM_DATA_WIDTH      ; 32        ; Signed Integer                                                                                                                                      ;
; ROM_NUM_WORDS       ; 512       ; Signed Integer                                                                                                                                      ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                                                          ;
+----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_family  ; Cyclone V ; String                                                                                                                                                                                        ;
+----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                      ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                    ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                                                           ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                      ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                    ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                                                           ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                      ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                    ;
; lut_mask       ; 1111000011110000111100001111000011110000111100001111000011110000 ; Unsigned Binary                                                                                                                                                           ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                      ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                    ;
; lut_mask       ; 1111111100000000111111110000000011111111000000001111111100000000 ; Unsigned Binary                                                                                                                                                           ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                      ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                    ;
; lut_mask       ; 1111111111111111000000000000000011111111111111110000000000000000 ; Unsigned Binary                                                                                                                                                           ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1 ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                              ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                     ;
; dont_touch     ; on                                                               ; String                                                                                                                              ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                  ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                       ;
; dont_touch     ; on                                                               ; String                                                                                                                                ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_config:hdmi_config|i2c:i2c_av ;
+----------------+----------+-----------------------------------------------------+
; Parameter Name ; Value    ; Type                                                ;
+----------------+----------+-----------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                      ;
; I2C_Freq       ; 20000    ; Signed Integer                                      ;
+----------------+----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scanlines:HDMI_scanlines ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; v2             ; 1     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd:hdmi_osd ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; OSD_COLOR      ; 100   ; Unsigned Binary                  ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altddio_out:hdmiclk_ddr ;
+------------------------+--------------+------------------------------+
; Parameter Name         ; Value        ; Type                         ;
+------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE               ;
; WIDTH                  ; 1            ; Signed Integer               ;
; POWER_UP_HIGH          ; OFF          ; Untyped                      ;
; OE_REG                 ; UNREGISTERED ; Untyped                      ;
; extend_oe_disable      ; OFF          ; Untyped                      ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                      ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                      ;
; CBXI_PARAMETER         ; ddio_out_b2j ; Untyped                      ;
+------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scanlines:VGA_scanlines ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; v2             ; 0     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd:vga_osd ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; OSD_COLOR      ; 100   ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                   ;
+--------------------------------------+------------------------+--------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                 ;
; fractional_vco_multiplier            ; true                   ; String                                                 ;
; pll_type                             ; General                ; String                                                 ;
; pll_subtype                          ; General                ; String                                                 ;
; number_of_clocks                     ; 1                      ; Signed Integer                                         ;
; operation_mode                       ; direct                 ; String                                                 ;
; deserialization_factor               ; 4                      ; Signed Integer                                         ;
; data_rate                            ; 0                      ; Signed Integer                                         ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                         ;
; output_clock_frequency0              ; 24.576000 MHz          ; String                                                 ;
; phase_shift0                         ; 0 ps                   ; String                                                 ;
; duty_cycle0                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                 ;
; phase_shift1                         ; 0 ps                   ; String                                                 ;
; duty_cycle1                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                 ;
; phase_shift2                         ; 0 ps                   ; String                                                 ;
; duty_cycle2                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                 ;
; phase_shift3                         ; 0 ps                   ; String                                                 ;
; duty_cycle3                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                 ;
; phase_shift4                         ; 0 ps                   ; String                                                 ;
; duty_cycle4                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                 ;
; phase_shift5                         ; 0 ps                   ; String                                                 ;
; duty_cycle5                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                 ;
; phase_shift6                         ; 0 ps                   ; String                                                 ;
; duty_cycle6                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                 ;
; phase_shift7                         ; 0 ps                   ; String                                                 ;
; duty_cycle7                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                 ;
; phase_shift8                         ; 0 ps                   ; String                                                 ;
; duty_cycle8                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                 ;
; phase_shift9                         ; 0 ps                   ; String                                                 ;
; duty_cycle9                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                 ;
; phase_shift10                        ; 0 ps                   ; String                                                 ;
; duty_cycle10                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                 ;
; phase_shift11                        ; 0 ps                   ; String                                                 ;
; duty_cycle11                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                 ;
; phase_shift12                        ; 0 ps                   ; String                                                 ;
; duty_cycle12                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                 ;
; phase_shift13                        ; 0 ps                   ; String                                                 ;
; duty_cycle13                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                 ;
; phase_shift14                        ; 0 ps                   ; String                                                 ;
; duty_cycle14                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                 ;
; phase_shift15                        ; 0 ps                   ; String                                                 ;
; duty_cycle15                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                 ;
; phase_shift16                        ; 0 ps                   ; String                                                 ;
; duty_cycle16                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                 ;
; phase_shift17                        ; 0 ps                   ; String                                                 ;
; duty_cycle17                         ; 50                     ; Signed Integer                                         ;
; clock_name_0                         ;                        ; String                                                 ;
; clock_name_1                         ;                        ; String                                                 ;
; clock_name_2                         ;                        ; String                                                 ;
; clock_name_3                         ;                        ; String                                                 ;
; clock_name_4                         ;                        ; String                                                 ;
; clock_name_5                         ;                        ; String                                                 ;
; clock_name_6                         ;                        ; String                                                 ;
; clock_name_7                         ;                        ; String                                                 ;
; clock_name_8                         ;                        ; String                                                 ;
; clock_name_global_0                  ; false                  ; String                                                 ;
; clock_name_global_1                  ; false                  ; String                                                 ;
; clock_name_global_2                  ; false                  ; String                                                 ;
; clock_name_global_3                  ; false                  ; String                                                 ;
; clock_name_global_4                  ; false                  ; String                                                 ;
; clock_name_global_5                  ; false                  ; String                                                 ;
; clock_name_global_6                  ; false                  ; String                                                 ;
; clock_name_global_7                  ; false                  ; String                                                 ;
; clock_name_global_8                  ; false                  ; String                                                 ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                         ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                         ;
; m_cnt_bypass_en                      ; false                  ; String                                                 ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                 ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                         ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                         ;
; n_cnt_bypass_en                      ; false                  ; String                                                 ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                 ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en0                     ; false                  ; String                                                 ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                 ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en1                     ; false                  ; String                                                 ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                 ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en2                     ; false                  ; String                                                 ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                 ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en3                     ; false                  ; String                                                 ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                 ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en4                     ; false                  ; String                                                 ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                 ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en5                     ; false                  ; String                                                 ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                 ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en6                     ; false                  ; String                                                 ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                 ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en7                     ; false                  ; String                                                 ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                 ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en8                     ; false                  ; String                                                 ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                 ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en9                     ; false                  ; String                                                 ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                 ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en10                    ; false                  ; String                                                 ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                 ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en11                    ; false                  ; String                                                 ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                 ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en12                    ; false                  ; String                                                 ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                 ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en13                    ; false                  ; String                                                 ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                 ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en14                    ; false                  ; String                                                 ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                 ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en15                    ; false                  ; String                                                 ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                 ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en16                    ; false                  ; String                                                 ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                 ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en17                    ; false                  ; String                                                 ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                 ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                         ;
; pll_vco_div                          ; 1                      ; Signed Integer                                         ;
; pll_slf_rst                          ; false                  ; String                                                 ;
; pll_bw_sel                           ; low                    ; String                                                 ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                 ;
; pll_cp_current                       ; 0                      ; Signed Integer                                         ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                         ;
; pll_fractional_division              ; 1                      ; Signed Integer                                         ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                         ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                 ;
; mimic_fbclk_type                     ; gclk                   ; String                                                 ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                 ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                 ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                 ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                         ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                 ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                 ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                 ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                 ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                 ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                 ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                         ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                 ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                 ;
+--------------------------------------+------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_out:audio_out ;
+----------------+----------+--------------------------------------+
; Parameter Name ; Value    ; Type                                 ;
+----------------+----------+--------------------------------------+
; CLK_RATE       ; 24576000 ; Signed Integer                       ;
+----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_out:audio_out|i2s:i2s ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; AUDIO_DW       ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_out:audio_out|sigma_delta_dac:sd_l ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; MSBI           ; 15    ; Signed Integer                                               ;
; INV            ; 1     ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_out:audio_out|sigma_delta_dac:sd_r ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; MSBI           ; 15    ; Signed Integer                                               ;
; INV            ; 1     ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_out:audio_out|IIR_filter:IIR_filter ;
+----------------+---------------------+-------------------------------------------------+
; Parameter Name ; Value               ; Type                                            ;
+----------------+---------------------+-------------------------------------------------+
; use_params     ; 0                   ; Signed Integer                                  ;
; stereo         ; 1                   ; Signed Integer                                  ;
; coeff_x        ; 7.7470198351366E-06 ; Signed Float                                    ;
; coeff_x0       ; 3                   ; Signed Integer                                  ;
; coeff_x1       ; 3                   ; Signed Integer                                  ;
; coeff_x2       ; 1                   ; Signed Integer                                  ;
; coeff_y0       ; -2.96438150626551   ; Signed Float                                    ;
; coeff_y1       ; 2.92939452735121    ; Signed Float                                    ;
; coeff_y2       ; -0.965007471588311  ; Signed Float                                    ;
+----------------+---------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: alsa:alsa ;
+----------------+----------+----------------------------+
; Parameter Name ; Value    ; Type                       ;
+----------------+----------+----------------------------+
; CLK_RATE       ; 24576000 ; Signed Integer             ;
+----------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|hps_io:hps_io                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Type           ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; CONF_STR       ; A.TUTANKHAM;;ODE,Aspect Ratio,Original,Full screen,[ARC1],[ARC2];OC,Orientation,Vert,Horz;OFH,Scandoubler Fx,None,HQ2x,CRT 25%,CRT 50%,CRT 75%;OL,Game Speed,Native,60Hz Adjust;-;H1OR,Autosave Hiscores,Off,On;P1,Pause Options;P1OP,Pause when OSD is open,On,Off;P1OQ,Dim video after 10s,On,Off;-;DIP;-;P2,Screen Centering;P2O36,H Center,0,-1,-2,-3,-4,-5,-6,-7,+7,+6,+5,+4,+3,+2,+1;P2O7A,V Center,0,-1,-2,-3,-4,-5,-6,-7,-8,-9,-10,-11,-12;-;R0,Reset;J1,Fire,Start P1,Coin,Start P2,Pause;jn,B,Start,R,Select,L;V,v260208 ; String         ;
; CONF_STR_BRAM  ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; PS2DIV         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; WIDE           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; VDNUM          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; BLKSZ          ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; PS2WE          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|hps_io:hps_io|confstr_rom:confstr_rom                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Type           ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; CONF_STR       ; A.TUTANKHAM;;ODE,Aspect Ratio,Original,Full screen,[ARC1],[ARC2];OC,Orientation,Vert,Horz;OFH,Scandoubler Fx,None,HQ2x,CRT 25%,CRT 50%,CRT 75%;OL,Game Speed,Native,60Hz Adjust;-;H1OR,Autosave Hiscores,Off,On;P1,Pause Options;P1OP,Pause when OSD is open,On,Off;P1OQ,Dim video after 10s,On,Off;-;DIP;-;P2,Screen Centering;P2O36,H Center,0,-1,-2,-3,-4,-5,-6,-7,+7,+6,+5,+4,+3,+2,+1;P2O7A,V Center,0,-1,-2,-3,-4,-5,-6,-7,-8,-9,-10,-11,-12;-;R0,Reset;J1,Fire,Start P1,Coin,Start P2,Pause;jn,B,Start,R,Select,L;V,v260208 ; String         ;
; STRLEN         ; 514                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------+
; Parameter Name                       ; Value                  ; Type                                   ;
+--------------------------------------+------------------------+----------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                 ;
; fractional_vco_multiplier            ; true                   ; String                                 ;
; pll_type                             ; Cyclone V              ; String                                 ;
; pll_subtype                          ; Reconfigurable         ; String                                 ;
; number_of_clocks                     ; 1                      ; Signed Integer                         ;
; operation_mode                       ; direct                 ; String                                 ;
; deserialization_factor               ; 4                      ; Signed Integer                         ;
; data_rate                            ; 0                      ; Signed Integer                         ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                         ;
; output_clock_frequency0              ; 49.152000 MHz          ; String                                 ;
; phase_shift0                         ; 0 ps                   ; String                                 ;
; duty_cycle0                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency1              ; 0 MHz                  ; String                                 ;
; phase_shift1                         ; 0 ps                   ; String                                 ;
; duty_cycle1                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency2              ; 0 MHz                  ; String                                 ;
; phase_shift2                         ; 0 ps                   ; String                                 ;
; duty_cycle2                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency3              ; 0 MHz                  ; String                                 ;
; phase_shift3                         ; 0 ps                   ; String                                 ;
; duty_cycle3                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency4              ; 0 MHz                  ; String                                 ;
; phase_shift4                         ; 0 ps                   ; String                                 ;
; duty_cycle4                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency5              ; 0 MHz                  ; String                                 ;
; phase_shift5                         ; 0 ps                   ; String                                 ;
; duty_cycle5                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency6              ; 0 MHz                  ; String                                 ;
; phase_shift6                         ; 0 ps                   ; String                                 ;
; duty_cycle6                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency7              ; 0 MHz                  ; String                                 ;
; phase_shift7                         ; 0 ps                   ; String                                 ;
; duty_cycle7                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency8              ; 0 MHz                  ; String                                 ;
; phase_shift8                         ; 0 ps                   ; String                                 ;
; duty_cycle8                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency9              ; 0 MHz                  ; String                                 ;
; phase_shift9                         ; 0 ps                   ; String                                 ;
; duty_cycle9                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency10             ; 0 MHz                  ; String                                 ;
; phase_shift10                        ; 0 ps                   ; String                                 ;
; duty_cycle10                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency11             ; 0 MHz                  ; String                                 ;
; phase_shift11                        ; 0 ps                   ; String                                 ;
; duty_cycle11                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency12             ; 0 MHz                  ; String                                 ;
; phase_shift12                        ; 0 ps                   ; String                                 ;
; duty_cycle12                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency13             ; 0 MHz                  ; String                                 ;
; phase_shift13                        ; 0 ps                   ; String                                 ;
; duty_cycle13                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency14             ; 0 MHz                  ; String                                 ;
; phase_shift14                        ; 0 ps                   ; String                                 ;
; duty_cycle14                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency15             ; 0 MHz                  ; String                                 ;
; phase_shift15                        ; 0 ps                   ; String                                 ;
; duty_cycle15                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency16             ; 0 MHz                  ; String                                 ;
; phase_shift16                        ; 0 ps                   ; String                                 ;
; duty_cycle16                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency17             ; 0 MHz                  ; String                                 ;
; phase_shift17                        ; 0 ps                   ; String                                 ;
; duty_cycle17                         ; 50                     ; Signed Integer                         ;
; clock_name_0                         ;                        ; String                                 ;
; clock_name_1                         ;                        ; String                                 ;
; clock_name_2                         ;                        ; String                                 ;
; clock_name_3                         ;                        ; String                                 ;
; clock_name_4                         ;                        ; String                                 ;
; clock_name_5                         ;                        ; String                                 ;
; clock_name_6                         ;                        ; String                                 ;
; clock_name_7                         ;                        ; String                                 ;
; clock_name_8                         ;                        ; String                                 ;
; clock_name_global_0                  ; false                  ; String                                 ;
; clock_name_global_1                  ; false                  ; String                                 ;
; clock_name_global_2                  ; false                  ; String                                 ;
; clock_name_global_3                  ; false                  ; String                                 ;
; clock_name_global_4                  ; false                  ; String                                 ;
; clock_name_global_5                  ; false                  ; String                                 ;
; clock_name_global_6                  ; false                  ; String                                 ;
; clock_name_global_7                  ; false                  ; String                                 ;
; clock_name_global_8                  ; false                  ; String                                 ;
; m_cnt_hi_div                         ; 4                      ; Signed Integer                         ;
; m_cnt_lo_div                         ; 4                      ; Signed Integer                         ;
; m_cnt_bypass_en                      ; false                  ; String                                 ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                 ;
; n_cnt_hi_div                         ; 256                    ; Signed Integer                         ;
; n_cnt_lo_div                         ; 256                    ; Signed Integer                         ;
; n_cnt_bypass_en                      ; true                   ; String                                 ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                 ;
; c_cnt_hi_div0                        ; 5                      ; Signed Integer                         ;
; c_cnt_lo_div0                        ; 4                      ; Signed Integer                         ;
; c_cnt_bypass_en0                     ; false                  ; String                                 ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en0               ; true                   ; String                                 ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en1                     ; true                   ; String                                 ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                 ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en2                     ; true                   ; String                                 ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                 ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en3                     ; true                   ; String                                 ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                 ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en4                     ; true                   ; String                                 ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                 ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en5                     ; true                   ; String                                 ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                 ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en6                     ; true                   ; String                                 ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                 ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en7                     ; true                   ; String                                 ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                 ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en8                     ; true                   ; String                                 ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                 ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en9                     ; true                   ; String                                 ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                 ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en10                    ; true                   ; String                                 ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                 ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en11                    ; true                   ; String                                 ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                 ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en12                    ; true                   ; String                                 ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                 ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en13                    ; true                   ; String                                 ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                 ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en14                    ; true                   ; String                                 ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                 ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en15                    ; true                   ; String                                 ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                 ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en16                    ; true                   ; String                                 ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                 ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en17                    ; true                   ; String                                 ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                 ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                         ;
; pll_vco_div                          ; 2                      ; Signed Integer                         ;
; pll_slf_rst                          ; false                  ; String                                 ;
; pll_bw_sel                           ; low                    ; String                                 ;
; pll_output_clk_frequency             ; 442.368 MHz            ; String                                 ;
; pll_cp_current                       ; 20                     ; Signed Integer                         ;
; pll_bwctrl                           ; 4000                   ; Signed Integer                         ;
; pll_fractional_division              ; 3639383488             ; String                                 ;
; pll_fractional_cout                  ; 32                     ; Signed Integer                         ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                 ;
; mimic_fbclk_type                     ; none                   ; String                                 ;
; pll_fbclk_mux_1                      ; glb                    ; String                                 ;
; pll_fbclk_mux_2                      ; m_cnt                  ; String                                 ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                 ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                         ;
; refclk1_frequency                    ; 0 MHz                  ; String                                 ;
; pll_clkin_0_src                      ; clk_0                  ; String                                 ;
; pll_clkin_1_src                      ; clk_0                  ; String                                 ;
; pll_clk_loss_sw_en                   ; false                  ; String                                 ;
; pll_auto_clk_sw_en                   ; false                  ; String                                 ;
; pll_manu_clk_sw_en                   ; false                  ; String                                 ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                         ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                 ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                 ;
+--------------------------------------+------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg ;
+---------------------+-------+----------------------------------------+
; Parameter Name      ; Value ; Type                                   ;
+---------------------+-------+----------------------------------------+
; ENABLE_BYTEENABLE   ; 0     ; Signed Integer                         ;
; BYTEENABLE_WIDTH    ; 4     ; Signed Integer                         ;
; RECONFIG_ADDR_WIDTH ; 6     ; Signed Integer                         ;
; RECONFIG_DATA_WIDTH ; 32    ; Signed Integer                         ;
; reconf_width        ; 64    ; Signed Integer                         ;
; WAIT_FOR_LOCK       ; 1     ; Signed Integer                         ;
+---------------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst ;
+---------------------+-----------------+-------------------------------------------------------------------+
; Parameter Name      ; Value           ; Type                                                              ;
+---------------------+-----------------+-------------------------------------------------------------------+
; reconf_width        ; 64              ; Signed Integer                                                    ;
; device_family       ; Cyclone V       ; String                                                            ;
; RECONFIG_ADDR_WIDTH ; 6               ; Signed Integer                                                    ;
; RECONFIG_DATA_WIDTH ; 32              ; Signed Integer                                                    ;
; ROM_ADDR_WIDTH      ; 9               ; Signed Integer                                                    ;
; ROM_DATA_WIDTH      ; 32              ; Signed Integer                                                    ;
; ROM_NUM_WORDS       ; 512             ; Signed Integer                                                    ;
; ENABLE_MIF          ; 0               ; Signed Integer                                                    ;
; MIF_FILE_NAME       ; sys/pll_cfg.mif ; String                                                            ;
; ENABLE_BYTEENABLE   ; 0               ; Signed Integer                                                    ;
; BYTEENABLE_WIDTH    ; 4               ; Signed Integer                                                    ;
; WAIT_FOR_LOCK       ; 1               ; Signed Integer                                                    ;
+---------------------+-----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 ;
+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                                                                        ;
+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reconf_width        ; 64        ; Signed Integer                                                                                                                                              ;
; device_family       ; Cyclone V ; String                                                                                                                                                      ;
; RECONFIG_ADDR_WIDTH ; 6         ; Signed Integer                                                                                                                                              ;
; RECONFIG_DATA_WIDTH ; 32        ; Signed Integer                                                                                                                                              ;
; ROM_ADDR_WIDTH      ; 9         ; Signed Integer                                                                                                                                              ;
; ROM_DATA_WIDTH      ; 32        ; Signed Integer                                                                                                                                              ;
; ROM_NUM_WORDS       ; 512       ; Signed Integer                                                                                                                                              ;
+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                                                                  ;
+----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_family  ; Cyclone V ; String                                                                                                                                                                                                ;
+----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                              ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                            ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                                                                   ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                            ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                              ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                            ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                                                                   ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                            ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                              ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                            ;
; lut_mask       ; 1111000011110000111100001111000011110000111100001111000011110000 ; Unsigned Binary                                                                                                                                                                   ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                            ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                              ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                            ;
; lut_mask       ; 1111111100000000111111110000000011111111000000001111111100000000 ; Unsigned Binary                                                                                                                                                                   ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                            ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                              ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                            ;
; lut_mask       ; 1111111111111111000000000000000011111111111111110000000000000000 ; Unsigned Binary                                                                                                                                                                   ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                            ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                        ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                      ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                             ;
; dont_touch     ; on                                                               ; String                                                                                                                                      ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                          ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                        ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                               ;
; dont_touch     ; on                                                               ; String                                                                                                                                        ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pause:pause ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; RW             ; 8     ; Signed Integer                          ;
; GW             ; 8     ; Signed Integer                          ;
; BW             ; 8     ; Signed Integer                          ;
; CLKSPD         ; 49    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|screen_rotate:screen_rotate ;
+----------------+---------+-------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                  ;
+----------------+---------+-------------------------------------------------------+
; MEM_BASE       ; 0010010 ; Unsigned Binary                                       ;
+----------------+---------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 256   ; Signed Integer                                        ;
; DW             ; 24    ; Signed Integer                                        ;
; GAMMA          ; 1     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; LINE_LENGTH    ; 260   ; Signed Integer                                                                ;
; HALF_DEPTH     ; 0     ; Unsigned Binary                                                               ;
; GAMMA          ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 33    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 21    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd ;
+----------------+----------------------------------+-------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                              ;
+----------------+----------------------------------+-------------------------------------------------------------------+
; LENGTH         ; 260                              ; Signed Integer                                                    ;
; HALF_DEPTH     ; 00000000000000000000000000000000 ; Unsigned Binary                                                   ;
+----------------+----------------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x ;
+----------------+----------------------------------+-----------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                        ;
+----------------+----------------------------------+-----------------------------------------------------------------------------+
; LENGTH         ; 260                              ; Signed Integer                                                              ;
; HALF_DEPTH     ; 00000000000000000000000000000000 ; Unsigned Binary                                                             ;
+----------------+----------------------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 260   ; Signed Integer                                                                                                         ;
; DWIDTH         ; 23    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUMWORDS       ; 260   ; Signed Integer                                                                                                                       ;
; AWIDTH         ; 8     ; Signed Integer                                                                                                                       ;
; DWIDTH         ; 23    ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUMWORDS       ; 260   ; Signed Integer                                                                                                                       ;
; AWIDTH         ; 8     ; Signed Integer                                                                                                                       ;
; DWIDTH         ; 23    ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; NUMWORDS       ; 520   ; Signed Integer                                                                                                           ;
; AWIDTH         ; 9     ; Signed Integer                                                                                                           ;
; DWIDTH         ; 95    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore ;
+----------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------+
; ILLEGAL_INSTRUCTIONS ; GHOST ; String                                                                                     ;
+----------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m1|dpram_dc:rom ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                                        ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
; init_file      ;              ; String                                                                                      ;
; widthad_a      ; 12           ; Signed Integer                                                                              ;
; width_a        ; 8            ; Signed Integer                                                                              ;
; outdata_reg_a  ; UNREGISTERED ; String                                                                                      ;
; outdata_reg_b  ; UNREGISTERED ; String                                                                                      ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m1|dpram_dc:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                  ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                  ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ;                      ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_qkl2      ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m2|dpram_dc:rom ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                                        ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
; init_file      ;              ; String                                                                                      ;
; widthad_a      ; 12           ; Signed Integer                                                                              ;
; width_a        ; 8            ; Signed Integer                                                                              ;
; outdata_reg_a  ; UNREGISTERED ; String                                                                                      ;
; outdata_reg_b  ; UNREGISTERED ; String                                                                                      ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m2|dpram_dc:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                  ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                  ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ;                      ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_qkl2      ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m3|dpram_dc:rom ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                                        ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
; init_file      ;              ; String                                                                                      ;
; widthad_a      ; 12           ; Signed Integer                                                                              ;
; width_a        ; 8            ; Signed Integer                                                                              ;
; outdata_reg_a  ; UNREGISTERED ; String                                                                                      ;
; outdata_reg_b  ; UNREGISTERED ; String                                                                                      ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m3|dpram_dc:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                  ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                  ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ;                      ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_qkl2      ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m4|dpram_dc:rom ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                                        ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
; init_file      ;              ; String                                                                                      ;
; widthad_a      ; 12           ; Signed Integer                                                                              ;
; width_a        ; 8            ; Signed Integer                                                                              ;
; outdata_reg_a  ; UNREGISTERED ; String                                                                                      ;
; outdata_reg_b  ; UNREGISTERED ; String                                                                                      ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m4|dpram_dc:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                  ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                  ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ;                      ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_qkl2      ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m5|dpram_dc:rom ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                                        ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
; init_file      ;              ; String                                                                                      ;
; widthad_a      ; 12           ; Signed Integer                                                                              ;
; width_a        ; 8            ; Signed Integer                                                                              ;
; outdata_reg_a  ; UNREGISTERED ; String                                                                                      ;
; outdata_reg_b  ; UNREGISTERED ; String                                                                                      ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m5|dpram_dc:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                  ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                  ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ;                      ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_qkl2      ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m6|dpram_dc:rom ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                                        ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
; init_file      ;              ; String                                                                                      ;
; widthad_a      ; 12           ; Signed Integer                                                                              ;
; width_a        ; 8            ; Signed Integer                                                                              ;
; outdata_reg_a  ; UNREGISTERED ; String                                                                                      ;
; outdata_reg_b  ; UNREGISTERED ; String                                                                                      ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m6|dpram_dc:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                  ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                  ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ;                      ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_qkl2      ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank0|dpram_dc:rom ;
+----------------+--------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                                       ;
+----------------+--------------+--------------------------------------------------------------------------------------------+
; init_file      ;              ; String                                                                                     ;
; widthad_a      ; 12           ; Signed Integer                                                                             ;
; width_a        ; 8            ; Signed Integer                                                                             ;
; outdata_reg_a  ; UNREGISTERED ; String                                                                                     ;
; outdata_reg_b  ; UNREGISTERED ; String                                                                                     ;
+----------------+--------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank0|dpram_dc:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ;                      ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_qkl2      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank1|dpram_dc:rom ;
+----------------+--------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                                       ;
+----------------+--------------+--------------------------------------------------------------------------------------------+
; init_file      ;              ; String                                                                                     ;
; widthad_a      ; 12           ; Signed Integer                                                                             ;
; width_a        ; 8            ; Signed Integer                                                                             ;
; outdata_reg_a  ; UNREGISTERED ; String                                                                                     ;
; outdata_reg_b  ; UNREGISTERED ; String                                                                                     ;
+----------------+--------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank1|dpram_dc:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ;                      ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_qkl2      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank2|dpram_dc:rom ;
+----------------+--------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                                       ;
+----------------+--------------+--------------------------------------------------------------------------------------------+
; init_file      ;              ; String                                                                                     ;
; widthad_a      ; 12           ; Signed Integer                                                                             ;
; width_a        ; 8            ; Signed Integer                                                                             ;
; outdata_reg_a  ; UNREGISTERED ; String                                                                                     ;
; outdata_reg_b  ; UNREGISTERED ; String                                                                                     ;
+----------------+--------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank2|dpram_dc:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ;                      ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_qkl2      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank3|dpram_dc:rom ;
+----------------+--------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                                       ;
+----------------+--------------+--------------------------------------------------------------------------------------------+
; init_file      ;              ; String                                                                                     ;
; widthad_a      ; 12           ; Signed Integer                                                                             ;
; width_a        ; 8            ; Signed Integer                                                                             ;
; outdata_reg_a  ; UNREGISTERED ; String                                                                                     ;
; outdata_reg_b  ; UNREGISTERED ; String                                                                                     ;
+----------------+--------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank3|dpram_dc:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ;                      ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_qkl2      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank4|dpram_dc:rom ;
+----------------+--------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                                       ;
+----------------+--------------+--------------------------------------------------------------------------------------------+
; init_file      ;              ; String                                                                                     ;
; widthad_a      ; 12           ; Signed Integer                                                                             ;
; width_a        ; 8            ; Signed Integer                                                                             ;
; outdata_reg_a  ; UNREGISTERED ; String                                                                                     ;
; outdata_reg_b  ; UNREGISTERED ; String                                                                                     ;
+----------------+--------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank4|dpram_dc:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ;                      ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_qkl2      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank5|dpram_dc:rom ;
+----------------+--------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                                       ;
+----------------+--------------+--------------------------------------------------------------------------------------------+
; init_file      ;              ; String                                                                                     ;
; widthad_a      ; 12           ; Signed Integer                                                                             ;
; width_a        ; 8            ; Signed Integer                                                                             ;
; outdata_reg_a  ; UNREGISTERED ; String                                                                                     ;
; outdata_reg_b  ; UNREGISTERED ; String                                                                                     ;
+----------------+--------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank5|dpram_dc:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ;                      ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_qkl2      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank6|dpram_dc:rom ;
+----------------+--------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                                       ;
+----------------+--------------+--------------------------------------------------------------------------------------------+
; init_file      ;              ; String                                                                                     ;
; widthad_a      ; 12           ; Signed Integer                                                                             ;
; width_a        ; 8            ; Signed Integer                                                                             ;
; outdata_reg_a  ; UNREGISTERED ; String                                                                                     ;
; outdata_reg_b  ; UNREGISTERED ; String                                                                                     ;
+----------------+--------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank6|dpram_dc:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ;                      ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_qkl2      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank7|dpram_dc:rom ;
+----------------+--------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                                       ;
+----------------+--------------+--------------------------------------------------------------------------------------------+
; init_file      ;              ; String                                                                                     ;
; widthad_a      ; 12           ; Signed Integer                                                                             ;
; width_a        ; 8            ; Signed Integer                                                                             ;
; outdata_reg_a  ; UNREGISTERED ; String                                                                                     ;
; outdata_reg_b  ; UNREGISTERED ; String                                                                                     ;
+----------------+--------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank7|dpram_dc:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ;                      ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_qkl2      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank8|dpram_dc:rom ;
+----------------+--------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                                       ;
+----------------+--------------+--------------------------------------------------------------------------------------------+
; init_file      ;              ; String                                                                                     ;
; widthad_a      ; 12           ; Signed Integer                                                                             ;
; width_a        ; 8            ; Signed Integer                                                                             ;
; outdata_reg_a  ; UNREGISTERED ; String                                                                                     ;
; outdata_reg_b  ; UNREGISTERED ; String                                                                                     ;
+----------------+--------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank8|dpram_dc:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ;                      ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_qkl2      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:workram ;
+----------------+--------------+---------------------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                            ;
+----------------+--------------+---------------------------------------------------------------------------------+
; init_file      ;              ; String                                                                          ;
; widthad_a      ; 11           ; Signed Integer                                                                  ;
; width_a        ; 8            ; Signed Integer                                                                  ;
; outdata_reg_a  ; UNREGISTERED ; String                                                                          ;
; outdata_reg_b  ; UNREGISTERED ; String                                                                          ;
+----------------+--------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:workram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                      ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                                      ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                      ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                                      ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; INIT_FILE                          ;                      ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_ekl2      ; Untyped                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:workram2 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                       ;
; addr_width     ; 11    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:palette_ram ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                          ;
; addr_width     ; 4     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:videoram ;
+----------------+--------------+----------------------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                             ;
+----------------+--------------+----------------------------------------------------------------------------------+
; init_file      ;              ; String                                                                           ;
; widthad_a      ; 15           ; Signed Integer                                                                   ;
; width_a        ; 8            ; Signed Integer                                                                   ;
; outdata_reg_a  ; UNREGISTERED ; String                                                                           ;
; outdata_reg_b  ; UNREGISTERED ; String                                                                           ;
+----------------+--------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:videoram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                       ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                                                       ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ;                      ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_eol2      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jtframe_frac_cen:sound_cen ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; W              ; 10    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; Mode           ; 0     ; Signed Integer                                                                 ;
; T2Write        ; 1     ; Signed Integer                                                                 ;
; IOWait         ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0 ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                                                        ;
; iowait         ; 1     ; Signed Integer                                                                        ;
; flag_c         ; 0     ; Signed Integer                                                                        ;
; flag_n         ; 1     ; Signed Integer                                                                        ;
; flag_p         ; 2     ; Signed Integer                                                                        ;
; flag_x         ; 3     ; Signed Integer                                                                        ;
; flag_h         ; 4     ; Signed Integer                                                                        ;
; flag_y         ; 5     ; Signed Integer                                                                        ;
; flag_z         ; 6     ; Signed Integer                                                                        ;
; flag_s         ; 7     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|T80_MCode:mcode ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                                                                        ;
; flag_c         ; 0     ; Signed Integer                                                                                        ;
; flag_n         ; 1     ; Signed Integer                                                                                        ;
; flag_p         ; 2     ; Signed Integer                                                                                        ;
; flag_x         ; 3     ; Signed Integer                                                                                        ;
; flag_h         ; 4     ; Signed Integer                                                                                        ;
; flag_y         ; 5     ; Signed Integer                                                                                        ;
; flag_z         ; 6     ; Signed Integer                                                                                        ;
; flag_s         ; 7     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|T80_ALU:alu ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                                                                    ;
; flag_c         ; 0     ; Signed Integer                                                                                    ;
; flag_n         ; 1     ; Signed Integer                                                                                    ;
; flag_p         ; 2     ; Signed Integer                                                                                    ;
; flag_x         ; 3     ; Signed Integer                                                                                    ;
; flag_h         ; 4     ; Signed Integer                                                                                    ;
; flag_y         ; 5     ; Signed Integer                                                                                    ;
; flag_z         ; 6     ; Signed Integer                                                                                    ;
; flag_s         ; 7     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|eprom_7:A6|dpram_dc:eprom_7 ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                                        ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
; init_file      ;              ; String                                                                                      ;
; widthad_a      ; 12           ; Signed Integer                                                                              ;
; width_a        ; 8            ; Signed Integer                                                                              ;
; outdata_reg_a  ; UNREGISTERED ; String                                                                                      ;
; outdata_reg_b  ; UNREGISTERED ; String                                                                                      ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|eprom_7:A6|dpram_dc:eprom_7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                  ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                  ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ;                      ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_qkl2      ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A2 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; data_width     ; 4     ; Signed Integer                                                                  ;
; addr_width     ; 10    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A3 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; data_width     ; 4     ; Signed Integer                                                                  ;
; addr_width     ; 10    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; COMP           ; 100   ; Unsigned Binary                                                                    ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; COMP           ; 100   ; Unsigned Binary                                                                                ;
; CLKDIV         ; 3     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_cen:u_cen ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; CLKDIV         ; 3     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_div:u_chA ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; W              ; 12    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_div:u_chB ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; W              ; 12    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_div:u_chC ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; W              ; 12    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_noise:u_ng|jt49_div:u_div ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; W              ; 5     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_div:u_envdiv ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; W              ; 16    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; COMP           ; 100   ; Unsigned Binary                                                                    ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; COMP           ; 100   ; Unsigned Binary                                                                                ;
; CLKDIV         ; 3     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_cen:u_cen ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; CLKDIV         ; 3     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_div:u_chA ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; W              ; 12    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_div:u_chB ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; W              ; 12    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_div:u_chC ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; W              ; 12    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_noise:u_ng|jt49_div:u_div ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; W              ; 5     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_div:u_envdiv ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; W              ; 16    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay1A ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; sw             ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay1B ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; sw             ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay1C ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; sw             ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay2A ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; sw             ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay2B ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; sw             ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay2C ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; sw             ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay1A_lpf_light|iir_1st_order:lpf6db ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; COEFF_WIDTH    ; 18    ; Signed Integer                                                                                                          ;
; COEFF_SCALE    ; 15    ; Signed Integer                                                                                                          ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                          ;
; COUNT_BITS     ; 10    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay1A_lpf_medium|iir_1st_order:lpf6db ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; COEFF_WIDTH    ; 18    ; Signed Integer                                                                                                            ;
; COEFF_SCALE    ; 15    ; Signed Integer                                                                                                            ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                            ;
; COUNT_BITS     ; 10    ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay1A_lpf_heavy|iir_1st_order:lpf6db ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; COEFF_WIDTH    ; 18    ; Signed Integer                                                                                                          ;
; COEFF_SCALE    ; 15    ; Signed Integer                                                                                                          ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                          ;
; COUNT_BITS     ; 10    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay1B_lpf_light|iir_1st_order:lpf6db ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; COEFF_WIDTH    ; 18    ; Signed Integer                                                                                                          ;
; COEFF_SCALE    ; 15    ; Signed Integer                                                                                                          ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                          ;
; COUNT_BITS     ; 10    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay1B_lpf_medium|iir_1st_order:lpf6db ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; COEFF_WIDTH    ; 18    ; Signed Integer                                                                                                            ;
; COEFF_SCALE    ; 15    ; Signed Integer                                                                                                            ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                            ;
; COUNT_BITS     ; 10    ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay1B_lpf_heavy|iir_1st_order:lpf6db ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; COEFF_WIDTH    ; 18    ; Signed Integer                                                                                                          ;
; COEFF_SCALE    ; 15    ; Signed Integer                                                                                                          ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                          ;
; COUNT_BITS     ; 10    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay1C_lpf_light|iir_1st_order:lpf6db ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; COEFF_WIDTH    ; 18    ; Signed Integer                                                                                                          ;
; COEFF_SCALE    ; 15    ; Signed Integer                                                                                                          ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                          ;
; COUNT_BITS     ; 10    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay1C_lpf_medium|iir_1st_order:lpf6db ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; COEFF_WIDTH    ; 18    ; Signed Integer                                                                                                            ;
; COEFF_SCALE    ; 15    ; Signed Integer                                                                                                            ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                            ;
; COUNT_BITS     ; 10    ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay1C_lpf_heavy|iir_1st_order:lpf6db ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; COEFF_WIDTH    ; 18    ; Signed Integer                                                                                                          ;
; COEFF_SCALE    ; 15    ; Signed Integer                                                                                                          ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                          ;
; COUNT_BITS     ; 10    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay2A_lpf_light|iir_1st_order:lpf6db ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; COEFF_WIDTH    ; 18    ; Signed Integer                                                                                                          ;
; COEFF_SCALE    ; 15    ; Signed Integer                                                                                                          ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                          ;
; COUNT_BITS     ; 10    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay2A_lpf_medium|iir_1st_order:lpf6db ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; COEFF_WIDTH    ; 18    ; Signed Integer                                                                                                            ;
; COEFF_SCALE    ; 15    ; Signed Integer                                                                                                            ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                            ;
; COUNT_BITS     ; 10    ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay2A_lpf_heavy|iir_1st_order:lpf6db ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; COEFF_WIDTH    ; 18    ; Signed Integer                                                                                                          ;
; COEFF_SCALE    ; 15    ; Signed Integer                                                                                                          ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                          ;
; COUNT_BITS     ; 10    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay2B_lpf_light|iir_1st_order:lpf6db ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; COEFF_WIDTH    ; 18    ; Signed Integer                                                                                                          ;
; COEFF_SCALE    ; 15    ; Signed Integer                                                                                                          ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                          ;
; COUNT_BITS     ; 10    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay2B_lpf_medium|iir_1st_order:lpf6db ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; COEFF_WIDTH    ; 18    ; Signed Integer                                                                                                            ;
; COEFF_SCALE    ; 15    ; Signed Integer                                                                                                            ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                            ;
; COUNT_BITS     ; 10    ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay2B_lpf_heavy|iir_1st_order:lpf6db ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; COEFF_WIDTH    ; 18    ; Signed Integer                                                                                                          ;
; COEFF_SCALE    ; 15    ; Signed Integer                                                                                                          ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                          ;
; COUNT_BITS     ; 10    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay2C_lpf_light|iir_1st_order:lpf6db ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; COEFF_WIDTH    ; 18    ; Signed Integer                                                                                                          ;
; COEFF_SCALE    ; 15    ; Signed Integer                                                                                                          ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                          ;
; COUNT_BITS     ; 10    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay2C_lpf_medium|iir_1st_order:lpf6db ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; COEFF_WIDTH    ; 18    ; Signed Integer                                                                                                            ;
; COEFF_SCALE    ; 15    ; Signed Integer                                                                                                            ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                            ;
; COUNT_BITS     ; 10    ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay2C_lpf_heavy|iir_1st_order:lpf6db ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; COEFF_WIDTH    ; 18    ; Signed Integer                                                                                                          ;
; COEFF_SCALE    ; 15    ; Signed Integer                                                                                                          ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                          ;
; COUNT_BITS     ; 10    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|hiscore:hi ;
+------------------+-------+--------------------------------------+
; Parameter Name   ; Value ; Type                                 ;
+------------------+-------+--------------------------------------+
; HS_ADDRESSWIDTH  ; 16    ; Signed Integer                       ;
; HS_SCOREWIDTH    ; 8     ; Signed Integer                       ;
; HS_CONFIGINDEX   ; 3     ; Signed Integer                       ;
; HS_DUMPINDEX     ; 4     ; Signed Integer                       ;
; CFG_ADDRESSWIDTH ; 3     ; Signed Integer                       ;
; CFG_LENGTHWIDTH  ; 2     ; Signed Integer                       ;
+------------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|hiscore:hi|dpram_hs:address_table ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; dWidth         ; 24    ; Signed Integer                                                ;
; aWidth         ; 3     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|hiscore:hi|dpram_hs:length_table ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; dWidth         ; 16    ; Signed Integer                                               ;
; aWidth         ; 3     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|hiscore:hi|dpram_hs:startdata_table ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; dWidth         ; 8     ; Signed Integer                                                  ;
; aWidth         ; 3     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|hiscore:hi|dpram_hs:enddata_table ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; dWidth         ; 8     ; Signed Integer                                                ;
; aWidth         ; 3     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|hiscore:hi|dpram_hs:hiscore_data ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; dWidth         ; 8     ; Signed Integer                                               ;
; aWidth         ; 8     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|hiscore:hi|dpram_hs:hiscore_buffer ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; dWidth         ; 8     ; Signed Integer                                                 ;
; aWidth         ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:o_h_poly_rtl_0                ;
+------------------------------------+-------------------------------------------------+----------------+
; Parameter Name                     ; Value                                           ; Type           ;
+------------------------------------+-------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                       ; Untyped        ;
; WIDTH_A                            ; 36                                              ; Untyped        ;
; WIDTHAD_A                          ; 4                                               ; Untyped        ;
; NUMWORDS_A                         ; 16                                              ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WIDTH_B                            ; 36                                              ; Untyped        ;
; WIDTHAD_B                          ; 4                                               ; Untyped        ;
; NUMWORDS_B                         ; 16                                              ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped        ;
; OUTDATA_REG_B                      ; CLOCK1                                          ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped        ;
; BYTE_SIZE                          ; 8                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; INIT_FILE                          ; db/Arcade-Tutankham.ram0_ascal_3ec5c344.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_rnn1                                 ; Untyped        ;
+------------------------------------+-------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:o_v_poly_rtl_0                ;
+------------------------------------+-------------------------------------------------+----------------+
; Parameter Name                     ; Value                                           ; Type           ;
+------------------------------------+-------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                       ; Untyped        ;
; WIDTH_A                            ; 36                                              ; Untyped        ;
; WIDTHAD_A                          ; 4                                               ; Untyped        ;
; NUMWORDS_A                         ; 16                                              ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WIDTH_B                            ; 36                                              ; Untyped        ;
; WIDTHAD_B                          ; 4                                               ; Untyped        ;
; NUMWORDS_B                         ; 16                                              ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped        ;
; BYTE_SIZE                          ; 8                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; INIT_FILE                          ; db/Arcade-Tutankham.ram1_ascal_3ec5c344.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_geo1                                 ; Untyped        ;
+------------------------------------+-------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                              ;
+----------------+----------------+-------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                           ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                           ;
; TAP_DISTANCE   ; 5              ; Untyped                                                           ;
; WIDTH          ; 24             ; Untyped                                                           ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                           ;
; CBXI_PARAMETER ; shift_taps_uuu ; Untyped                                                           ;
+----------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 11                   ; Untyped                                   ;
; WIDTHAD_A                          ; 8                    ; Untyped                                   ;
; NUMWORDS_A                         ; 256                  ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 11                   ; Untyped                                   ;
; WIDTHAD_B                          ; 8                    ; Untyped                                   ;
; NUMWORDS_B                         ; 256                  ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_k9j1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_exp:u_exp|altsyncram:lut_rtl_0 ;
+------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                                              ; Type                                                                  ;
+------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped                                                               ;
; OPERATION_MODE                     ; ROM                                                ; Untyped                                                               ;
; WIDTH_A                            ; 8                                                  ; Untyped                                                               ;
; WIDTHAD_A                          ; 8                                                  ; Untyped                                                               ;
; NUMWORDS_A                         ; 160                                                ; Untyped                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped                                                               ;
; WIDTH_B                            ; 1                                                  ; Untyped                                                               ;
; WIDTHAD_B                          ; 1                                                  ; Untyped                                                               ;
; NUMWORDS_B                         ; 1                                                  ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                                             ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Untyped                                                               ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                                                  ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                                               ;
; INIT_FILE                          ; db/Arcade-Tutankham.ram0_jt49_exp_c5515c4d.hdl.mif ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                             ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                             ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V                                          ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_f0e1                                    ; Untyped                                                               ;
+------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_exp:u_exp|altsyncram:lut_rtl_0 ;
+------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                                              ; Type                                                                  ;
+------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped                                                               ;
; OPERATION_MODE                     ; ROM                                                ; Untyped                                                               ;
; WIDTH_A                            ; 8                                                  ; Untyped                                                               ;
; WIDTHAD_A                          ; 8                                                  ; Untyped                                                               ;
; NUMWORDS_A                         ; 160                                                ; Untyped                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped                                                               ;
; WIDTH_B                            ; 1                                                  ; Untyped                                                               ;
; WIDTHAD_B                          ; 1                                                  ; Untyped                                                               ;
; NUMWORDS_B                         ; 1                                                  ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                                             ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Untyped                                                               ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                                                  ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                                               ;
; INIT_FILE                          ; db/Arcade-Tutankham.ram0_jt49_exp_c5515c4d.hdl.mif ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                             ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                             ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V                                          ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_f0e1                                    ; Untyped                                                               ;
+------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:i_dpram_rtl_0 ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                   ;
; WIDTH_A                            ; 128                  ; Untyped                   ;
; WIDTHAD_A                          ; 5                    ; Untyped                   ;
; NUMWORDS_A                         ; 32                   ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 128                  ; Untyped                   ;
; WIDTHAD_B                          ; 5                    ; Untyped                   ;
; NUMWORDS_B                         ; 32                   ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_g9j1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                      ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                      ;
; NUMWORDS_A                         ; 768                  ; Untyped                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                      ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                      ;
; NUMWORDS_B                         ; 768                  ; Untyped                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_4ni1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:pal1_mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 48                   ; Untyped                    ;
; WIDTHAD_A                          ; 7                    ; Untyped                    ;
; NUMWORDS_A                         ; 128                  ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 48                   ; Untyped                    ;
; WIDTHAD_B                          ; 7                    ; Untyped                    ;
; NUMWORDS_B                         ; 128                  ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_2aj1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|hiscore:hi|dpram_hs:enddata_table|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                             ;
; WIDTHAD_A                          ; 3                    ; Untyped                                             ;
; NUMWORDS_A                         ; 8                    ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                             ;
; WIDTHAD_B                          ; 3                    ; Untyped                                             ;
; NUMWORDS_B                         ; 8                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|hiscore:hi|dpram_hs:startdata_table|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                               ;
; WIDTHAD_A                          ; 3                    ; Untyped                                               ;
; NUMWORDS_A                         ; 8                    ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                               ;
; WIDTHAD_B                          ; 3                    ; Untyped                                               ;
; NUMWORDS_B                         ; 8                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|hiscore:hi|dpram_hs:length_table|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                            ;
; WIDTH_A                            ; 16                   ; Untyped                                            ;
; WIDTHAD_A                          ; 3                    ; Untyped                                            ;
; NUMWORDS_A                         ; 8                    ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 16                   ; Untyped                                            ;
; WIDTHAD_B                          ; 3                    ; Untyped                                            ;
; NUMWORDS_B                         ; 8                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|hiscore:hi|dpram_hs:address_table|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 24                   ; Untyped                                             ;
; WIDTHAD_A                          ; 3                    ; Untyped                                             ;
; NUMWORDS_A                         ; 8                    ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 24                   ; Untyped                                             ;
; WIDTHAD_B                          ; 3                    ; Untyped                                             ;
; NUMWORDS_B                         ; 8                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_20n1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                        ;
; WIDTH_A                            ; 96                   ; Untyped                                                                                                        ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                        ;
; NUMWORDS_A                         ; 520                  ; Untyped                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_B                            ; 96                   ; Untyped                                                                                                        ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                        ;
; NUMWORDS_B                         ; 520                  ; Untyped                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_e9n1      ; Untyped                                                                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 24                   ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 260                  ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 24                   ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 260                  ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_e6n1      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 24                   ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 260                  ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 24                   ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 260                  ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_e6n1      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: osd:hdmi_osd|altsyncram:osd_buffer_rtl_0 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Untyped                       ;
; WIDTHAD_A                          ; 12                   ; Untyped                       ;
; NUMWORDS_A                         ; 4096                 ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 8                    ; Untyped                       ;
; WIDTHAD_B                          ; 12                   ; Untyped                       ;
; NUMWORDS_B                         ; 4096                 ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_i6k1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                              ;
+----------------+----------------+-------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                           ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                           ;
; TAP_DISTANCE   ; 8              ; Untyped                                                           ;
; WIDTH          ; 14             ; Untyped                                                           ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                           ;
; CBXI_PARAMETER ; shift_taps_1vu ; Untyped                                                           ;
+----------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_out:vga_scaler_out|altshift_taps:din1_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                           ;
+----------------+----------------+----------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                        ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                        ;
; TAP_DISTANCE   ; 3              ; Untyped                                                        ;
; WIDTH          ; 30             ; Untyped                                                        ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                        ;
; CBXI_PARAMETER ; shift_taps_puu ; Untyped                                                        ;
+----------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: osd:vga_osd|altsyncram:osd_buffer_rtl_0 ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                      ;
; WIDTH_A                            ; 8                    ; Untyped                      ;
; WIDTHAD_A                          ; 12                   ; Untyped                      ;
; NUMWORDS_A                         ; 4096                 ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 8                    ; Untyped                      ;
; WIDTHAD_B                          ; 12                   ; Untyped                      ;
; NUMWORDS_B                         ; 4096                 ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0nl1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:o_dpram_rtl_0 ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                   ;
; WIDTH_A                            ; 128                  ; Untyped                   ;
; WIDTHAD_A                          ; 5                    ; Untyped                   ;
; NUMWORDS_A                         ; 32                   ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 128                  ; Untyped                   ;
; WIDTHAD_B                          ; 5                    ; Untyped                   ;
; NUMWORDS_B                         ; 32                   ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_32k1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: osd:vga_osd|altshift_taps:rdout2_rtl_0 ;
+----------------+----------------+-------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                  ;
+----------------+----------------+-------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                               ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                               ;
; TAP_DISTANCE   ; 6              ; Untyped                                               ;
; WIDTH          ; 6              ; Untyped                                               ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                               ;
; CBXI_PARAMETER ; shift_taps_ftu ; Untyped                                               ;
+----------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: osd:vga_osd|altshift_taps:rdout2_rtl_1 ;
+----------------+----------------+-------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                  ;
+----------------+----------------+-------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                               ;
; NUMBER_OF_TAPS ; 2              ; Untyped                                               ;
; TAP_DISTANCE   ; 3              ; Untyped                                               ;
; WIDTH          ; 18             ; Untyped                                               ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                               ;
; CBXI_PARAMETER ; shift_taps_0vu ; Untyped                                               ;
+----------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                             ;
+----------------+----------------+------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                          ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                          ;
; TAP_DISTANCE   ; 4              ; Untyped                                                          ;
; WIDTH          ; 24             ; Untyped                                                          ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                          ;
; CBXI_PARAMETER ; shift_taps_tuu ; Untyped                                                          ;
+----------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A3|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                               ;
; WIDTH_A                            ; 4                    ; Untyped                                                               ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                               ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_uma1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A2|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                               ;
; WIDTH_A                            ; 4                    ; Untyped                                                               ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                               ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_uma1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:palette_ram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                       ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                       ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_lia1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:workram2|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                    ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                    ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ana1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0 ;
+------------------------------------+-----------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                        ;
+------------------------------------+-----------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                     ;
; OPERATION_MODE                     ; ROM                               ; Untyped                                     ;
; WIDTH_A                            ; 7                                 ; Untyped                                     ;
; WIDTHAD_A                          ; 10                                ; Untyped                                     ;
; NUMWORDS_A                         ; 1024                              ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                     ;
; WIDTH_B                            ; 1                                 ; Untyped                                     ;
; WIDTHAD_B                          ; 1                                 ; Untyped                                     ;
; NUMWORDS_B                         ; 1                                 ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                     ;
; INIT_FILE                          ; Arcade-Tutankham.sys_top0.rtl.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_4p61                   ; Untyped                                     ;
+------------------------------------+-----------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 46                                                                                                                                    ;
; Entity Instance                           ; ascal:ascal|altsyncram:i_mem[0].r[7]__1                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_line0[0].r[7]__2                                                                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_line1[0].r[7]__3                                                                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_line2[0].r[7]__4                                                                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_line3[0].r[7]__5                                                                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m1|dpram_dc:rom|altsyncram:altsyncram_component                        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m2|dpram_dc:rom|altsyncram:altsyncram_component                        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m3|dpram_dc:rom|altsyncram:altsyncram_component                        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m4|dpram_dc:rom|altsyncram:altsyncram_component                        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m5|dpram_dc:rom|altsyncram:altsyncram_component                        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m6|dpram_dc:rom|altsyncram:altsyncram_component                        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank0|dpram_dc:rom|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank1|dpram_dc:rom|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank2|dpram_dc:rom|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank3|dpram_dc:rom|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank4|dpram_dc:rom|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank5|dpram_dc:rom|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank6|dpram_dc:rom|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank7|dpram_dc:rom|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:bank8|dpram_dc:rom|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:workram|altsyncram:altsyncram_component                                    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:videoram|altsyncram:altsyncram_component                                   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|eprom_7:A6|dpram_dc:eprom_7|altsyncram:altsyncram_component                        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_h_poly_rtl_0                                                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 36                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 36                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_v_poly_rtl_0                                                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 36                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 36                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0                                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 11                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 11                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_exp:u_exp|altsyncram:lut_rtl_0                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 160                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_exp:u_exp|altsyncram:lut_rtl_0                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 160                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; ascal:ascal|altsyncram:i_dpram_rtl_0                                                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 128                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 128                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 768                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 768                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; ascal:ascal|altsyncram:pal1_mem_rtl_0                                                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 48                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 48                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|hiscore:hi|dpram_hs:enddata_table|altsyncram:ram_rtl_0                                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; emu:emu|hiscore:hi|dpram_hs:startdata_table|altsyncram:ram_rtl_0                                                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; emu:emu|hiscore:hi|dpram_hs:length_table|altsyncram:ram_rtl_0                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 16                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; emu:emu|hiscore:hi|dpram_hs:address_table|altsyncram:ram_rtl_0                                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 96                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 520                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 96                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 520                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 260                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 260                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 260                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 260                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; osd:hdmi_osd|altsyncram:osd_buffer_rtl_0                                                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; osd:vga_osd|altsyncram:osd_buffer_rtl_0                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_dpram_rtl_0                                                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 128                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 128                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A3|altsyncram:ram_rtl_0                                                      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A2|altsyncram:ram_rtl_0                                                      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:palette_ram|altsyncram:ram_rtl_0                                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:workram2|altsyncram:ram_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0                                                                   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                   ;
;     -- WIDTH_A                            ; 7                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                             ;
+----------------------------+----------------------------------------------------+
; Name                       ; Value                                              ;
+----------------------------+----------------------------------------------------+
; Number of entity instances ; 6                                                  ;
; Entity Instance            ; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                  ;
;     -- TAP_DISTANCE        ; 5                                                  ;
;     -- WIDTH               ; 24                                                 ;
; Entity Instance            ; shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                  ;
;     -- TAP_DISTANCE        ; 8                                                  ;
;     -- WIDTH               ; 14                                                 ;
; Entity Instance            ; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0    ;
;     -- NUMBER_OF_TAPS      ; 1                                                  ;
;     -- TAP_DISTANCE        ; 3                                                  ;
;     -- WIDTH               ; 30                                                 ;
; Entity Instance            ; osd:vga_osd|altshift_taps:rdout2_rtl_0             ;
;     -- NUMBER_OF_TAPS      ; 1                                                  ;
;     -- TAP_DISTANCE        ; 6                                                  ;
;     -- WIDTH               ; 6                                                  ;
; Entity Instance            ; osd:vga_osd|altshift_taps:rdout2_rtl_1             ;
;     -- NUMBER_OF_TAPS      ; 2                                                  ;
;     -- TAP_DISTANCE        ; 3                                                  ;
;     -- WIDTH               ; 18                                                 ;
; Entity Instance            ; scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0  ;
;     -- NUMBER_OF_TAPS      ; 1                                                  ;
;     -- TAP_DISTANCE        ; 4                                                  ;
;     -- WIDTH               ; 24                                                 ;
+----------------------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|hiscore:hi|dpram_hs:hiscore_buffer"                                                                                                    ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; addr_b ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d_b    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; we_b   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; q_b    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|hiscore:hi|dpram_hs:hiscore_data"                                                                ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; q_a  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|hiscore:hi|dpram_hs:enddata_table"                                                                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; q_a  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; d_b  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; we_b ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|hiscore:hi|dpram_hs:startdata_table"                                                                                                 ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; q_a  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; d_b  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; we_b ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|hiscore:hi|dpram_hs:length_table"                                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; q_a  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; d_b  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; we_b ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|hiscore:hi|dpram_hs:address_table"                                                                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; q_a  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; d_b  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; we_b ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|hiscore:hi"                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; ram_intent_read  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_intent_write ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay1A_lpf_heavy|iir_1st_order:lpf6db" ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                         ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------+
; div[7..6]  ; Input ; Info     ; Stuck at VCC                                                                                    ;
; div[4..2]  ; Input ; Info     ; Stuck at VCC                                                                                    ;
; div[9..8]  ; Input ; Info     ; Stuck at GND                                                                                    ;
; div[1..0]  ; Input ; Info     ; Stuck at GND                                                                                    ;
; div[5]     ; Input ; Info     ; Stuck at GND                                                                                    ;
; A2[17..15] ; Input ; Info     ; Stuck at VCC                                                                                    ;
; A2[3..1]   ; Input ; Info     ; Stuck at VCC                                                                                    ;
; A2[14..9]  ; Input ; Info     ; Stuck at GND                                                                                    ;
; A2[7..4]   ; Input ; Info     ; Stuck at GND                                                                                    ;
; A2[8]      ; Input ; Info     ; Stuck at VCC                                                                                    ;
; A2[0]      ; Input ; Info     ; Stuck at GND                                                                                    ;
; B1[2..0]   ; Input ; Info     ; Stuck at VCC                                                                                    ;
; B1[17..8]  ; Input ; Info     ; Stuck at GND                                                                                    ;
; B1[6..3]   ; Input ; Info     ; Stuck at GND                                                                                    ;
; B1[7]      ; Input ; Info     ; Stuck at VCC                                                                                    ;
; B2[2..0]   ; Input ; Info     ; Stuck at VCC                                                                                    ;
; B2[17..8]  ; Input ; Info     ; Stuck at GND                                                                                    ;
; B2[6..3]   ; Input ; Info     ; Stuck at GND                                                                                    ;
; B2[7]      ; Input ; Info     ; Stuck at VCC                                                                                    ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay1A_lpf_medium|iir_1st_order:lpf6db" ;
+------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                           ;
+------------+-------+----------+---------------------------------------------------------------------------------------------------+
; div[7..6]  ; Input ; Info     ; Stuck at VCC                                                                                      ;
; div[4..2]  ; Input ; Info     ; Stuck at VCC                                                                                      ;
; div[9..8]  ; Input ; Info     ; Stuck at GND                                                                                      ;
; div[1..0]  ; Input ; Info     ; Stuck at GND                                                                                      ;
; div[5]     ; Input ; Info     ; Stuck at GND                                                                                      ;
; A2[17..15] ; Input ; Info     ; Stuck at VCC                                                                                      ;
; A2[4..2]   ; Input ; Info     ; Stuck at VCC                                                                                      ;
; A2[14..9]  ; Input ; Info     ; Stuck at GND                                                                                      ;
; A2[1..0]   ; Input ; Info     ; Stuck at GND                                                                                      ;
; A2[8]      ; Input ; Info     ; Stuck at VCC                                                                                      ;
; A2[7]      ; Input ; Info     ; Stuck at GND                                                                                      ;
; A2[6]      ; Input ; Info     ; Stuck at VCC                                                                                      ;
; A2[5]      ; Input ; Info     ; Stuck at GND                                                                                      ;
; B1[3..1]   ; Input ; Info     ; Stuck at VCC                                                                                      ;
; B1[17..8]  ; Input ; Info     ; Stuck at GND                                                                                      ;
; B1[7]      ; Input ; Info     ; Stuck at VCC                                                                                      ;
; B1[6]      ; Input ; Info     ; Stuck at GND                                                                                      ;
; B1[5]      ; Input ; Info     ; Stuck at VCC                                                                                      ;
; B1[4]      ; Input ; Info     ; Stuck at GND                                                                                      ;
; B1[0]      ; Input ; Info     ; Stuck at GND                                                                                      ;
; B2[3..1]   ; Input ; Info     ; Stuck at VCC                                                                                      ;
; B2[17..8]  ; Input ; Info     ; Stuck at GND                                                                                      ;
; B2[7]      ; Input ; Info     ; Stuck at VCC                                                                                      ;
; B2[6]      ; Input ; Info     ; Stuck at GND                                                                                      ;
; B2[5]      ; Input ; Info     ; Stuck at VCC                                                                                      ;
; B2[4]      ; Input ; Info     ; Stuck at GND                                                                                      ;
; B2[0]      ; Input ; Info     ; Stuck at GND                                                                                      ;
+------------+-------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay1A_lpf_light|iir_1st_order:lpf6db" ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                         ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------+
; div[7..6]  ; Input ; Info     ; Stuck at VCC                                                                                    ;
; div[4..2]  ; Input ; Info     ; Stuck at VCC                                                                                    ;
; div[9..8]  ; Input ; Info     ; Stuck at GND                                                                                    ;
; div[1..0]  ; Input ; Info     ; Stuck at GND                                                                                    ;
; div[5]     ; Input ; Info     ; Stuck at GND                                                                                    ;
; A2[17..15] ; Input ; Info     ; Stuck at VCC                                                                                    ;
; A2[6..5]   ; Input ; Info     ; Stuck at VCC                                                                                    ;
; A2[2..1]   ; Input ; Info     ; Stuck at VCC                                                                                    ;
; A2[14..11] ; Input ; Info     ; Stuck at GND                                                                                    ;
; A2[9..7]   ; Input ; Info     ; Stuck at GND                                                                                    ;
; A2[4..3]   ; Input ; Info     ; Stuck at GND                                                                                    ;
; A2[10]     ; Input ; Info     ; Stuck at VCC                                                                                    ;
; A2[0]      ; Input ; Info     ; Stuck at GND                                                                                    ;
; B1[5..4]   ; Input ; Info     ; Stuck at VCC                                                                                    ;
; B1[1..0]   ; Input ; Info     ; Stuck at VCC                                                                                    ;
; B1[17..10] ; Input ; Info     ; Stuck at GND                                                                                    ;
; B1[8..6]   ; Input ; Info     ; Stuck at GND                                                                                    ;
; B1[3..2]   ; Input ; Info     ; Stuck at GND                                                                                    ;
; B1[9]      ; Input ; Info     ; Stuck at VCC                                                                                    ;
; B2[5..4]   ; Input ; Info     ; Stuck at VCC                                                                                    ;
; B2[1..0]   ; Input ; Info     ; Stuck at VCC                                                                                    ;
; B2[17..10] ; Input ; Info     ; Stuck at GND                                                                                    ;
; B2[8..6]   ; Input ; Info     ; Stuck at GND                                                                                    ;
; B2[3..2]   ; Input ; Info     ; Stuck at GND                                                                                    ;
; B2[9]      ; Input ; Info     ; Stuck at VCC                                                                                    ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay2C" ;
+-------------+-------+----------+--------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                            ;
+-------------+-------+----------+--------------------------------------------------------------------+
; din[15..13] ; Input ; Info     ; Stuck at GND                                                       ;
; din[4..0]   ; Input ; Info     ; Stuck at GND                                                       ;
+-------------+-------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay2B" ;
+-------------+-------+----------+--------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                            ;
+-------------+-------+----------+--------------------------------------------------------------------+
; din[15..13] ; Input ; Info     ; Stuck at GND                                                       ;
; din[4..0]   ; Input ; Info     ; Stuck at GND                                                       ;
+-------------+-------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay2A" ;
+-------------+-------+----------+--------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                            ;
+-------------+-------+----------+--------------------------------------------------------------------+
; din[15..13] ; Input ; Info     ; Stuck at GND                                                       ;
; din[4..0]   ; Input ; Info     ; Stuck at GND                                                       ;
+-------------+-------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay1C" ;
+-------------+-------+----------+--------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                            ;
+-------------+-------+----------+--------------------------------------------------------------------+
; din[15..13] ; Input ; Info     ; Stuck at GND                                                       ;
; din[4..0]   ; Input ; Info     ; Stuck at GND                                                       ;
+-------------+-------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay1B" ;
+-------------+-------+----------+--------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                            ;
+-------------+-------+----------+--------------------------------------------------------------------+
; din[15..13] ; Input ; Info     ; Stuck at GND                                                       ;
; din[4..0]   ; Input ; Info     ; Stuck at GND                                                       ;
+-------------+-------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay1A" ;
+-------------+-------+----------+--------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                            ;
+-------------+-------+----------+--------------------------------------------------------------------+
; din[15..13] ; Input ; Info     ; Stuck at GND                                                       ;
; din[4..0]   ; Input ; Info     ; Stuck at GND                                                       ;
+-------------+-------+----------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8"                                                                                                                       ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sound   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; sample  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; IOA_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; IOA_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; IOB_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; IOB_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_exp:u_exp" ;
+------------+-------+----------+---------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                               ;
+------------+-------+----------+---------------------------------------------------------------------------------------+
; comp[1..0] ; Input ; Info     ; Stuck at GND                                                                          ;
; comp[2]    ; Input ; Info     ; Stuck at VCC                                                                          ;
+------------+-------+----------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7"                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sel          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; IOB_in[3..0] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; sound        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; sample       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; IOA_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; IOB_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|eprom_7:A6|dpram_dc:eprom_7"                                                                   ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data_a    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wren_a    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; byteena_a ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; byteena_b ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; q_b       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|eprom_7:A6"                                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0"                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; inte ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8"                                                                                     ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; wait_n  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; nmi_n   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; busrq_n ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; halt_n  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; busak_n ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; out0    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jtframe_frac_cen:sound_cen"                                ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; n[4..1]   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; n[9..5]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; m[9..8]   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; m[7]      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; m[3]      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; m[2]      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; cen[8..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cenb      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|k082:F5"                                                                                                                              ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; h256      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; n_vblk    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:videoram"                                                                             ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data_b    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wren_b    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; byteena_a ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; byteena_b ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:workram"                                                                                      ;
+-----------+-------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity         ; Details                                                                                                                                      ;
+-----------+-------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; address_b ; Input ; Critical Warning ; Can't connect array with 16 elements in array dimension 1 to port with 11 elements in the same dimension                                     ;
; byteena_a ; Input ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; byteena_b ; Input ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------+-------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m1|dpram_dc:rom"                                                                   ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data_a    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wren_a    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; byteena_a ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; byteena_b ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; q_b       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore"                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; nDMABREQ ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; RegData  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3" ;
+-------+--------+----------+--------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                      ;
+-------+--------+----------+--------------------------------------------------------------+
; nIRQ  ; Input  ; Info     ; Stuck at VCC                                                 ;
; nFIRQ ; Input  ; Info     ; Stuck at VCC                                                 ;
; BS    ; Output ; Info     ; Explicitly unconnected                                       ;
; BA    ; Output ; Info     ; Explicitly unconnected                                       ;
; AVMA  ; Output ; Info     ; Explicitly unconnected                                       ;
; BUSY  ; Output ; Info     ; Explicitly unconnected                                       ;
; LIC   ; Output ; Info     ; Explicitly unconnected                                       ;
; nHALT ; Input  ; Info     ; Stuck at VCC                                                 ;
+-------+--------+----------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|Tutankham:TUT_inst"                                                                                     ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; video_csync ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x"                                                         ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; mono ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock"        ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock"          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sync_pt ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; valid   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer"                                                                                          ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; HDMI_FREEZE ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; freeze_sync ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|screen_rotate:screen_rotate" ;
+------------+-------+----------+---------------------------------+
; Port       ; Type  ; Severity ; Details                         ;
+------------+-------+----------+---------------------------------+
; rotate_ccw ; Input ; Info     ; Stuck at GND                    ;
+------------+-------+----------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|pll_cfg:pll_cfg"                                                                                                                                                                     ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mgmt_reset     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; mgmt_reset[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; mgmt_read      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; mgmt_read[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; mgmt_readdata  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|pll:pll"                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; locked  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|hps_io:hps_io"                                                                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; EXT_BUS                ; Bidir  ; Info     ; Explicitly unconnected                                                                                                                       ;
; buttons[0]             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; status[63..28]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; status[24..22]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; status[20..18]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; status[2..1]           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; status[11]             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; status_menumask[15..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; ioctl_addr[26..25]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ioctl_index[15..8]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; joystick_0[31..9]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; joystick_1[31..9]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ps2_key[8]             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; joystick_2             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_3             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_4             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_5             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_l_analog_0    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_l_analog_1    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_l_analog_2    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_l_analog_3    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_l_analog_4    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_l_analog_5    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_r_analog_0    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_r_analog_1    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_r_analog_2    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_r_analog_3    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_r_analog_4    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_r_analog_5    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; paddle_0               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; paddle_1               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; paddle_2               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; paddle_3               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; paddle_4               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; paddle_5               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; spinner_0              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; spinner_1              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; spinner_2              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; spinner_3              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; spinner_4              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; spinner_5              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; status_in              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; status_set             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; info_req               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; info                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; new_vmode              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; img_mounted            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; img_readonly           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; img_size               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sd_lba                 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_blk_cnt             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_rd                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_wr                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_ack                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sd_buff_addr           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sd_buff_dout           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sd_buff_din            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_buff_wr             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ioctl_rd               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ioctl_file_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ioctl_wait             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sdram_sz               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RTC                    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; TIMESTAMP              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; uart_mode              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; uart_speed             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_kbd_clk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_kbd_data_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_kbd_clk_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ps2_kbd_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ps2_kbd_led_status     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ps2_kbd_led_use        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ps2_mouse_clk_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_mouse_data_out     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_mouse_clk_in       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ps2_mouse_data_in      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ps2_mouse              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_mouse_ext          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu"                                                                                  ;
+-------------+-------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                             ;
+-------------+-------+----------+-------------------------------------------------------------------------------------+
; HPS_BUS[35] ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ADC_BUS[2]  ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+-------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2" ;
+------+-------+----------+----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                              ;
+------+-------+----------+----------------------------------------------------------------------+
; z    ; Input ; Info     ; Stuck at GND                                                         ;
+------+-------+----------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_out:audio_out|spdif:toslink"                                                                               ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sample_req_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_audio:pll_audio"                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_out:vga_out"                                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[17..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout[9..8]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_out:vga_scaler_out"                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[17..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout[9..8]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "osd:vga_osd"                                                                                               ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; de_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "osd:hdmi_osd"                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; osd_status ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hdmi_config:hdmi_config|i2c:i2c_av"                                                                                ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; I2C_ADDR[5..3] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; I2C_ADDR[2..1] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; I2C_ADDR[6]    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; I2C_ADDR[0]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; I2C_WLEN       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; READ           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; I2C_RDATA      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_cfg:pll_cfg"                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mgmt_read     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; mgmt_read[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; mgmt_readdata ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys_umuldiv:ar_muldiv"                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; result    ; Output ; Warning  ; Output or bidir port (24 bits) is wider than the port expression (12 bits) it drives; bit(s) "result[23..12]" have no fanouts ;
; remainder ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ascal:ascal"                                                                                                                                                                                        ;
+--------------+--------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity         ; Details                                                                                                                                                                             ;
+--------------+--------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; run          ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; run[-1]      ; Input  ; Info             ; Stuck at VCC                                                                                                                                                                        ;
; iauto        ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; iauto[-1]    ; Input  ; Info             ; Stuck at VCC                                                                                                                                                                        ;
; himin        ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; himin[11..0] ; Input  ; Info             ; Stuck at GND                                                                                                                                                                        ;
; himax        ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; himax[11..0] ; Input  ; Info             ; Stuck at GND                                                                                                                                                                        ;
; vimin        ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; vimin[11..0] ; Input  ; Info             ; Stuck at GND                                                                                                                                                                        ;
; vimax        ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; vimax[11..0] ; Input  ; Info             ; Stuck at GND                                                                                                                                                                        ;
; mode         ; Input  ; Critical Warning ; Can't connect array with 4 elements in array dimension 1 to port with 5 elements in the same dimension                                                                              ;
; mode[1..0]   ; Input  ; Info             ; Stuck at GND                                                                                                                                                                        ;
; o_border     ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; pal1_dr      ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; pal_n        ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; pal2_clk     ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; pal2_dw      ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; pal2_dr      ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; pal2_a       ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; pal2_wr      ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; i_hdmax      ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; i_vdmax      ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; format       ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
+--------------+--------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr_svc:ddr_svc"                                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; ram_bcnt[7]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch0_burst[7..1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; ch0_burst[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ch1_burst[6..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; ch1_burst[7]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ch1_data[63..56] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch1_data[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sysmem_lite:sysmem"                                                                                                                                       ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                                                                                      ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset_hps_warm_req ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcp23009:mcp23009|i2c:i2c"                                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; I2C_ADDR[4..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; I2C_ADDR[6]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; I2C_ADDR[5]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; I2C_WLEN        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; I2C_RDATA[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; I2C_RDATA[6]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+--------------------------------------------+--------+
; Type                                       ; Count  ;
+--------------------------------------------+--------+
; arriav_clkselect                           ; 1      ;
; arriav_ddio_out                            ; 1      ;
; arriav_ff                                  ; 19472  ;
;     CLR                                    ; 123    ;
;     ENA                                    ; 8677   ;
;     ENA CLR                                ; 816    ;
;     ENA CLR SCLR                           ; 113    ;
;     ENA CLR SCLR SLD                       ; 8      ;
;     ENA CLR SLD                            ; 65     ;
;     ENA SCLR                               ; 2999   ;
;     ENA SCLR SLD                           ; 380    ;
;     ENA SLD                                ; 3123   ;
;     SCLR                                   ; 878    ;
;     SCLR SLD                               ; 8      ;
;     SLD                                    ; 259    ;
;     plain                                  ; 2023   ;
; arriav_hps_interface_boot_from_fpga        ; 1      ;
; arriav_hps_interface_clocks_resets         ; 1      ;
; arriav_hps_interface_dbg_apb               ; 1      ;
; arriav_hps_interface_fpga2hps              ; 1      ;
; arriav_hps_interface_fpga2sdram            ; 1      ;
; arriav_hps_interface_hps2fpga              ; 1      ;
; arriav_hps_interface_interrupts            ; 1      ;
; arriav_hps_interface_mpu_general_purpose   ; 1      ;
; arriav_hps_interface_peripheral_i2c        ; 1      ;
; arriav_hps_interface_peripheral_spi_master ; 1      ;
; arriav_hps_interface_peripheral_uart       ; 1      ;
; arriav_hps_interface_tpiu_trace            ; 1      ;
; arriav_io_obuf                             ; 89     ;
; arriav_lcell_comb                          ; 22673  ;
;     arith                                  ; 5351   ;
;         0 data inputs                      ; 102    ;
;         1 data inputs                      ; 2767   ;
;         2 data inputs                      ; 1527   ;
;         3 data inputs                      ; 329    ;
;         4 data inputs                      ; 339    ;
;         5 data inputs                      ; 287    ;
;     extend                                 ; 279    ;
;         7 data inputs                      ; 279    ;
;     normal                                 ; 15761  ;
;         0 data inputs                      ; 6      ;
;         1 data inputs                      ; 330    ;
;         2 data inputs                      ; 1283   ;
;         3 data inputs                      ; 2087   ;
;         4 data inputs                      ; 3402   ;
;         5 data inputs                      ; 2782   ;
;         6 data inputs                      ; 5871   ;
;     shared                                 ; 1282   ;
;         0 data inputs                      ; 99     ;
;         1 data inputs                      ; 310    ;
;         2 data inputs                      ; 639    ;
;         3 data inputs                      ; 229    ;
;         4 data inputs                      ; 5      ;
; arriav_mac                                 ; 70     ;
; boundary_port                              ; 145    ;
; cyclonev_fractional_pll                    ; 2      ;
; cyclonev_pll_output_counter                ; 2      ;
; cyclonev_pll_reconfig                      ; 2      ;
; cyclonev_pll_refclk_select                 ; 2      ;
; generic_pll                                ; 1      ;
; stratixv_ram_block                         ; 1080   ;
;                                            ;        ;
; Max LUT depth                              ; 18.60  ;
; Average LUT depth                          ; 4.25   ;
+--------------------------------------------+--------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:53     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sun Feb  8 11:20:38 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Arcade-Tutankham -c Arcade-Tutankham
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/pll.v
    Info (12023): Found entity 1: pll File: /Work/Projects/Test2/rtl/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: /Work/Projects/Test2/rtl/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_hdmi.v
    Info (12023): Found entity 1: pll_hdmi File: /Work/Projects/Test2/sys/pll_hdmi.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_hdmi/pll_hdmi_0002.v
    Info (12023): Found entity 1: pll_hdmi_0002 File: /Work/Projects/Test2/sys/pll_hdmi/pll_hdmi_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_audio.v
    Info (12023): Found entity 1: pll_audio File: /Work/Projects/Test2/sys/pll_audio.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_audio/pll_audio_0002.v
    Info (12023): Found entity 1: pll_audio_0002 File: /Work/Projects/Test2/sys/pll_audio/pll_audio_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_cfg.v
    Info (12023): Found entity 1: pll_cfg File: /Work/Projects/Test2/sys/pll_cfg.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_cfg/altera_pll_reconfig_top.v
    Info (12023): Found entity 1: altera_pll_reconfig_top File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_top.v Line: 16
Info (12021): Found 6 design units, including 6 entities, in source file sys/pll_cfg/altera_pll_reconfig_core.v
    Info (12023): Found entity 1: altera_pll_reconfig_core File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 16
    Info (12023): Found entity 2: self_reset File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1691
    Info (12023): Found entity 3: dprio_mux File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1739
    Info (12023): Found entity 4: fpll_dprio_init File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1789
    Info (12023): Found entity 5: dyn_phase_shift File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1884
    Info (12023): Found entity 6: generic_lcell_comb File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2112
Info (12021): Found 3 design units, including 3 entities, in source file sys/sys_top.v
    Info (12023): Found entity 1: sys_top File: /Work/Projects/Test2/sys/sys_top.v Line: 22
    Info (12023): Found entity 2: sync_fix File: /Work/Projects/Test2/sys/sys_top.v Line: 1665
    Info (12023): Found entity 3: csync File: /Work/Projects/Test2/sys/sys_top.v Line: 1699
Info (12021): Found 2 design units, including 1 entities, in source file sys/ascal.vhd
    Info (12022): Found design unit 1: ascal-rtl File: /Work/Projects/Test2/sys/ascal.vhd Line: 259
    Info (12023): Found entity 1: ascal File: /Work/Projects/Test2/sys/ascal.vhd Line: 114
Info (12021): Found 2 design units, including 1 entities, in source file sys/pll_hdmi_adj.vhd
    Info (12022): Found design unit 1: pll_hdmi_adj-rtl File: /Work/Projects/Test2/sys/pll_hdmi_adj.vhd Line: 53
    Info (12023): Found entity 1: pll_hdmi_adj File: /Work/Projects/Test2/sys/pll_hdmi_adj.vhd Line: 21
Info (12021): Found 3 design units, including 3 entities, in source file sys/math.sv
    Info (12023): Found entity 1: sys_udiv File: /Work/Projects/Test2/sys/math.sv Line: 3
    Info (12023): Found entity 2: sys_umul File: /Work/Projects/Test2/sys/math.sv Line: 46
    Info (12023): Found entity 3: sys_umuldiv File: /Work/Projects/Test2/sys/math.sv Line: 85
Info (12021): Found 5 design units, including 5 entities, in source file sys/hq2x.sv
    Info (12023): Found entity 1: Hq2x File: /Work/Projects/Test2/sys/hq2x.sv Line: 13
    Info (12023): Found entity 2: hq2x_in File: /Work/Projects/Test2/sys/hq2x.sv Line: 226
    Info (12023): Found entity 3: hq2x_buf File: /Work/Projects/Test2/sys/hq2x.sv Line: 250
    Info (12023): Found entity 4: DiffCheck File: /Work/Projects/Test2/sys/hq2x.sv Line: 271
    Info (12023): Found entity 5: Blend File: /Work/Projects/Test2/sys/hq2x.sv Line: 298
Info (12021): Found 1 design units, including 1 entities, in source file sys/scandoubler.v
    Info (12023): Found entity 1: scandoubler File: /Work/Projects/Test2/sys/scandoubler.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sys/scanlines.v
    Info (12023): Found entity 1: scanlines File: /Work/Projects/Test2/sys/scanlines.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sys/shadowmask.sv
    Info (12023): Found entity 1: shadowmask File: /Work/Projects/Test2/sys/shadowmask.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file sys/video_cleaner.sv
    Info (12023): Found entity 1: video_cleaner File: /Work/Projects/Test2/sys/video_cleaner.sv Line: 12
    Info (12023): Found entity 2: s_fix File: /Work/Projects/Test2/sys/video_cleaner.sv Line: 72
Info (12021): Found 2 design units, including 2 entities, in source file sys/gamma_corr.sv
    Info (12023): Found entity 1: gamma_corr File: /Work/Projects/Test2/sys/gamma_corr.sv Line: 1
    Info (12023): Found entity 2: gamma_fast File: /Work/Projects/Test2/sys/gamma_corr.sv Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file sys/video_mixer.sv
    Info (12023): Found entity 1: video_mixer File: /Work/Projects/Test2/sys/video_mixer.sv Line: 19
Info (12021): Found 2 design units, including 2 entities, in source file sys/video_freak.sv
    Info (12023): Found entity 1: video_freak File: /Work/Projects/Test2/sys/video_freak.sv Line: 16
    Info (12023): Found entity 2: video_scale_int File: /Work/Projects/Test2/sys/video_freak.sv Line: 141
Info (12021): Found 2 design units, including 2 entities, in source file sys/video_freezer.sv
    Info (12023): Found entity 1: video_freezer File: /Work/Projects/Test2/sys/video_freezer.sv Line: 21
    Info (12023): Found entity 2: sync_lock File: /Work/Projects/Test2/sys/video_freezer.sv Line: 80
Info (12021): Found 2 design units, including 2 entities, in source file sys/arcade_video.v
    Info (12023): Found entity 1: arcade_video File: /Work/Projects/Test2/sys/arcade_video.v Line: 29
    Info (12023): Found entity 2: screen_rotate File: /Work/Projects/Test2/sys/arcade_video.v Line: 163
Info (12021): Found 1 design units, including 1 entities, in source file sys/osd.v
    Info (12023): Found entity 1: osd File: /Work/Projects/Test2/sys/osd.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file sys/vga_out.sv
    Info (12023): Found entity 1: vga_out File: /Work/Projects/Test2/sys/vga_out.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/i2c.v
    Info (12023): Found entity 1: i2c File: /Work/Projects/Test2/sys/i2c.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/alsa.sv
    Info (12023): Found entity 1: alsa File: /Work/Projects/Test2/sys/alsa.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sys/i2s.v
    Info (12023): Found entity 1: i2s File: /Work/Projects/Test2/sys/i2s.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/spdif.v
    Info (12023): Found entity 1: spdif File: /Work/Projects/Test2/sys/spdif.v Line: 33
Info (12021): Found 2 design units, including 2 entities, in source file sys/audio_out.v
    Info (12023): Found entity 1: audio_out File: /Work/Projects/Test2/sys/audio_out.v Line: 2
    Info (12023): Found entity 2: aud_mix_top File: /Work/Projects/Test2/sys/audio_out.v Line: 258
Info (12021): Found 3 design units, including 3 entities, in source file sys/iir_filter.v
    Info (12023): Found entity 1: IIR_filter File: /Work/Projects/Test2/sys/iir_filter.v Line: 22
    Info (12023): Found entity 2: iir_filter_tap File: /Work/Projects/Test2/sys/iir_filter.v Line: 148
    Info (12023): Found entity 3: DC_blocker File: /Work/Projects/Test2/sys/iir_filter.v Line: 189
Info (12021): Found 2 design units, including 2 entities, in source file sys/ltc2308.sv
    Info (12023): Found entity 1: ltc2308 File: /Work/Projects/Test2/sys/ltc2308.sv Line: 28
    Info (12023): Found entity 2: ltc2308_tape File: /Work/Projects/Test2/sys/ltc2308.sv Line: 105
Info (12021): Found 1 design units, including 1 entities, in source file sys/sigma_delta_dac.v
    Info (12023): Found entity 1: sigma_delta_dac File: /Work/Projects/Test2/sys/sigma_delta_dac.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sys/mt32pi.sv
    Info (12023): Found entity 1: mt32pi File: /Work/Projects/Test2/sys/mt32pi.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sys/hdmi_config.sv
    Info (12023): Found entity 1: hdmi_config File: /Work/Projects/Test2/sys/hdmi_config.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/mcp23009.sv
    Info (12023): Found entity 1: mcp23009 File: /Work/Projects/Test2/sys/mcp23009.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file sys/f2sdram_safe_terminator.sv
    Info (12023): Found entity 1: f2sdram_safe_terminator File: /Work/Projects/Test2/sys/f2sdram_safe_terminator.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file sys/ddr_svc.sv
    Info (12023): Found entity 1: ddr_svc File: /Work/Projects/Test2/sys/ddr_svc.sv Line: 23
Info (12021): Found 2 design units, including 2 entities, in source file sys/sysmem.sv
    Info (12023): Found entity 1: sysmem_lite File: /Work/Projects/Test2/sys/sysmem.sv Line: 2
    Info (12023): Found entity 2: sysmem_HPS_fpga_interfaces File: /Work/Projects/Test2/sys/sysmem.sv Line: 241
Info (12021): Found 1 design units, including 1 entities, in source file sys/sd_card.sv
    Info (12023): Found entity 1: sd_card File: /Work/Projects/Test2/sys/sd_card.sv Line: 28
Info (12021): Found 4 design units, including 4 entities, in source file sys/hps_io.sv
    Info (12023): Found entity 1: hps_io File: /Work/Projects/Test2/sys/hps_io.sv Line: 30
    Info (12023): Found entity 2: ps2_device File: /Work/Projects/Test2/sys/hps_io.sv Line: 689
    Info (12023): Found entity 3: video_calc File: /Work/Projects/Test2/sys/hps_io.sv Line: 832
    Info (12023): Found entity 4: confstr_rom File: /Work/Projects/Test2/sys/hps_io.sv Line: 967
Info (12021): Found 1 design units, including 1 entities, in source file Arcade-Tutankham.sv
    Info (12023): Found entity 1: emu File: /Work/Projects/Test2/Arcade-Tutankham.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file rtl/Tutankham.sv
    Info (12023): Found entity 1: Tutankham File: /Work/Projects/Test2/rtl/Tutankham.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file rtl/Tutankham_CPU.sv
    Info (12023): Found entity 1: Tutankham_CPU File: /Work/Projects/Test2/rtl/Tutankham_CPU.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file rtl/TimePilot_SND.sv
    Info (12023): Found entity 1: TimePilot_SND File: /Work/Projects/Test2/rtl/TimePilot_SND.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file rtl/pause.v
    Info (12023): Found entity 1: pause File: /Work/Projects/Test2/rtl/pause.v Line: 33
Info (12021): Found 2 design units, including 2 entities, in source file rtl/hiscore.v
    Info (12023): Found entity 1: hiscore File: /Work/Projects/Test2/rtl/hiscore.v Line: 43
    Info (12023): Found entity 2: dpram_hs File: /Work/Projects/Test2/rtl/hiscore.v Line: 777
Info (12021): Found 1 design units, including 1 entities, in source file rtl/jtframe_frac_cen.v
    Info (12023): Found entity 1: jtframe_frac_cen File: /Work/Projects/Test2/rtl/jtframe_frac_cen.v Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file rtl/cpu/T80/T80s.vhd
    Info (12022): Found design unit 1: T80s-rtl File: /Work/Projects/Test2/rtl/cpu/T80/T80s.vhd Line: 102
    Info (12023): Found entity 1: T80s File: /Work/Projects/Test2/rtl/cpu/T80/T80s.vhd Line: 73
Info (12021): Found 2 design units, including 1 entities, in source file rtl/cpu/T80/T80.vhd
    Info (12022): Found design unit 1: T80-rtl File: /Work/Projects/Test2/rtl/cpu/T80/T80.vhd Line: 126
    Info (12023): Found entity 1: T80 File: /Work/Projects/Test2/rtl/cpu/T80/T80.vhd Line: 84
Info (12021): Found 2 design units, including 1 entities, in source file rtl/cpu/T80/T80_ALU.vhd
    Info (12022): Found design unit 1: T80_ALU-rtl File: /Work/Projects/Test2/rtl/cpu/T80/T80_ALU.vhd Line: 102
    Info (12023): Found entity 1: T80_ALU File: /Work/Projects/Test2/rtl/cpu/T80/T80_ALU.vhd Line: 74
Info (12021): Found 2 design units, including 1 entities, in source file rtl/cpu/T80/T80_MCode.vhd
    Info (12022): Found design unit 1: T80_MCode-rtl File: /Work/Projects/Test2/rtl/cpu/T80/T80_MCode.vhd Line: 151
    Info (12023): Found entity 1: T80_MCode File: /Work/Projects/Test2/rtl/cpu/T80/T80_MCode.vhd Line: 79
Info (12021): Found 1 design units, including 0 entities, in source file rtl/cpu/T80/T80_Pack.vhd
    Info (12022): Found design unit 1: T80_Pack File: /Work/Projects/Test2/rtl/cpu/T80/T80_Pack.vhd Line: 71
Info (12021): Found 2 design units, including 1 entities, in source file rtl/cpu/T80/T80_Reg.vhd
    Info (12022): Found design unit 1: T80_Reg-rtl File: /Work/Projects/Test2/rtl/cpu/T80/T80_Reg.vhd Line: 96
    Info (12023): Found entity 1: T80_Reg File: /Work/Projects/Test2/rtl/cpu/T80/T80_Reg.vhd Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cpu/MC6809/mc6809.v
    Info (12023): Found entity 1: mc6809 File: /Work/Projects/Test2/rtl/cpu/MC6809/mc6809.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cpu/MC6809/mc6809e.v
    Info (12023): Found entity 1: mc6809e File: /Work/Projects/Test2/rtl/cpu/MC6809/mc6809e.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cpu/MC6809/mc6809i.v
    Info (12023): Found entity 1: mc6809i File: /Work/Projects/Test2/rtl/cpu/MC6809/mc6809i.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cpu/MC6809/mc6809s.v
    Info (12023): Found entity 1: mc6809s File: /Work/Projects/Test2/rtl/cpu/MC6809/mc6809s.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file rtl/custom/k082.sv
    Info (12023): Found entity 1: k082 File: /Work/Projects/Test2/rtl/custom/k082.sv Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file rtl/custom/k083.sv
    Info (12023): Found entity 1: k083 File: /Work/Projects/Test2/rtl/custom/k083.sv Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file rtl/custom/k501.sv
    Info (12023): Found entity 1: k501 File: /Work/Projects/Test2/rtl/custom/k501.sv Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file rtl/custom/k502.sv
    Info (12023): Found entity 1: k502 File: /Work/Projects/Test2/rtl/custom/k502.sv Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file rtl/custom/k503.sv
    Info (12023): Found entity 1: k503 File: /Work/Projects/Test2/rtl/custom/k503.sv Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file rtl/custom/k526.sv
    Info (12023): Found entity 1: k526 File: /Work/Projects/Test2/rtl/custom/k526.sv Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file rtl/custom/k528.sv
    Info (12023): Found entity 1: k528 File: /Work/Projects/Test2/rtl/custom/k528.sv Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sound/jt49/hdl/jt49.v
    Info (12023): Found entity 1: jt49 File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sound/jt49/hdl/jt49_bus.v
    Info (12023): Found entity 1: jt49_bus File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_bus.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sound/jt49/hdl/jt49_div.v
    Info (12023): Found entity 1: jt49_div File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_div.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sound/jt49/hdl/jt49_cen.v
    Info (12023): Found entity 1: jt49_cen File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_cen.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sound/jt49/hdl/jt49_eg.v
    Info (12023): Found entity 1: jt49_eg File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_eg.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sound/jt49/hdl/jt49_exp.v
    Info (12023): Found entity 1: jt49_exp File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_exp.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sound/jt49/hdl/jt49_noise.v
    Info (12023): Found entity 1: jt49_noise File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_noise.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sound/Filters/tp_lpf_light.v
    Info (12023): Found entity 1: tp_lpf_light File: /Work/Projects/Test2/rtl/sound/Filters/tp_lpf_light.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sound/Filters/tp_lpf_medium.v
    Info (12023): Found entity 1: tp_lpf_medium File: /Work/Projects/Test2/rtl/sound/Filters/tp_lpf_medium.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sound/Filters/tp_lpf_heavy.v
    Info (12023): Found entity 1: tp_lpf_heavy File: /Work/Projects/Test2/rtl/sound/Filters/tp_lpf_heavy.v Line: 24
Info (12021): Found 2 design units, including 2 entities, in source file rtl/sound/Filters/audio_iir_filter.v
    Info (12023): Found entity 1: iir_1st_order File: /Work/Projects/Test2/rtl/sound/Filters/audio_iir_filter.v Line: 23
    Info (12023): Found entity 2: iir_2nd_order File: /Work/Projects/Test2/rtl/sound/Filters/audio_iir_filter.v Line: 95
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sound/jt49/hdl/filter/jt49_dcrm2.v
    Info (12023): Found entity 1: jt49_dcrm2 File: /Work/Projects/Test2/rtl/sound/jt49/hdl/filter/jt49_dcrm2.v Line: 26
Info (12021): Found 3 design units, including 3 entities, in source file rtl/ram_rom/rom_loader.sv
    Info (12023): Found entity 1: selector File: /Work/Projects/Test2/rtl/ram_rom/rom_loader.sv Line: 44
    Info (12023): Found entity 2: eprom_4k File: /Work/Projects/Test2/rtl/ram_rom/rom_loader.sv Line: 95
    Info (12023): Found entity 3: eprom_7 File: /Work/Projects/Test2/rtl/ram_rom/rom_loader.sv Line: 120
Info (12021): Found 2 design units, including 1 entities, in source file rtl/ram_rom/spram.vhd
    Info (12022): Found design unit 1: spram-rtl File: /Work/Projects/Test2/rtl/ram_rom/spram.vhd Line: 25
    Info (12023): Found entity 1: spram File: /Work/Projects/Test2/rtl/ram_rom/spram.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file rtl/ram_rom/dpram_dc.vhd
    Info (12022): Found design unit 1: dpram_dc-SYN File: /Work/Projects/Test2/rtl/ram_rom/dpram_dc.vhd Line: 34
    Info (12023): Found entity 1: dpram_dc File: /Work/Projects/Test2/rtl/ram_rom/dpram_dc.vhd Line: 7
Info (12127): Elaborating entity "sys_top" for the top level hierarchy
Info (12128): Elaborating entity "mcp23009" for hierarchy "mcp23009:mcp23009" File: /Work/Projects/Test2/sys/sys_top.v Line: 188
Info (12128): Elaborating entity "i2c" for hierarchy "mcp23009:mcp23009|i2c:i2c" File: /Work/Projects/Test2/sys/mcp23009.sv Line: 39
Info (12128): Elaborating entity "sysmem_lite" for hierarchy "sysmem_lite:sysmem" File: /Work/Projects/Test2/sys/sys_top.v Line: 574
Info (12128): Elaborating entity "f2sdram_safe_terminator" for hierarchy "sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1" File: /Work/Projects/Test2/sys/sysmem.sv Line: 91
Info (12128): Elaborating entity "f2sdram_safe_terminator" for hierarchy "sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf" File: /Work/Projects/Test2/sys/sysmem.sv Line: 183
Info (12128): Elaborating entity "sysmem_HPS_fpga_interfaces" for hierarchy "sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces" File: /Work/Projects/Test2/sys/sysmem.sv Line: 223
Info (12128): Elaborating entity "ddr_svc" for hierarchy "ddr_svc:ddr_svc" File: /Work/Projects/Test2/sys/sys_top.v Line: 613
Info (12128): Elaborating entity "ascal" for hierarchy "ascal:ascal" File: /Work/Projects/Test2/sys/sys_top.v Line: 731
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:i_mem[0].r[7]__1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:o_line0[0].r[7]__2" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:o_line1[0].r[7]__3" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:o_line2[0].r[7]__4" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:o_line3[0].r[7]__5" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12128): Elaborating entity "altsyncram" for hierarchy "ascal:ascal|altsyncram:i_mem[0].r[7]__1"
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:i_mem[0].r[7]__1"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:i_mem[0].r[7]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_89q1.tdf
    Info (12023): Found entity 1: altsyncram_89q1 File: /Work/Projects/Test2/db/altsyncram_89q1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_89q1" for hierarchy "ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "ascal:ascal|altsyncram:o_line0[0].r[7]__2"
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:o_line0[0].r[7]__2"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:o_line0[0].r[7]__2" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ccn1.tdf
    Info (12023): Found entity 1: altsyncram_ccn1 File: /Work/Projects/Test2/db/altsyncram_ccn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ccn1" for hierarchy "ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sys_umuldiv" for hierarchy "sys_umuldiv:ar_muldiv" File: /Work/Projects/Test2/sys/sys_top.v Line: 791
Info (12128): Elaborating entity "sys_umul" for hierarchy "sys_umuldiv:ar_muldiv|sys_umul:umul" File: /Work/Projects/Test2/sys/math.sv Line: 105
Info (12128): Elaborating entity "sys_udiv" for hierarchy "sys_umuldiv:ar_muldiv|sys_udiv:udiv" File: /Work/Projects/Test2/sys/math.sv Line: 107
Info (12128): Elaborating entity "pll_hdmi_adj" for hierarchy "pll_hdmi_adj:pll_hdmi_adj" File: /Work/Projects/Test2/sys/sys_top.v Line: 913
Info (12128): Elaborating entity "pll_hdmi" for hierarchy "pll_hdmi:pll_hdmi" File: /Work/Projects/Test2/sys/sys_top.v Line: 947
Info (12128): Elaborating entity "pll_hdmi_0002" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst" File: /Work/Projects/Test2/sys/pll_hdmi.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: /Work/Projects/Test2/sys/pll_hdmi/pll_hdmi_0002.v Line: 239
Warning (10034): Output port "lvds_clk" at altera_pll.v(320) has no driver File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 320
Warning (10034): Output port "loaden" at altera_pll.v(321) has no driver File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 321
Warning (10034): Output port "extclk_out" at altera_pll.v(322) has no driver File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 322
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: /Work/Projects/Test2/sys/pll_hdmi/pll_hdmi_0002.v Line: 239
Info (12133): Instantiated megafunction "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" with the following parameter: File: /Work/Projects/Test2/sys/pll_hdmi/pll_hdmi_0002.v Line: 239
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "pll_fractional_cout" = "32"
    Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "148.500000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "Cyclone V"
    Info (12134): Parameter "pll_subtype" = "Reconfigurable"
    Info (12134): Parameter "m_cnt_hi_div" = "4"
    Info (12134): Parameter "m_cnt_lo_div" = "4"
    Info (12134): Parameter "n_cnt_hi_div" = "256"
    Info (12134): Parameter "n_cnt_lo_div" = "256"
    Info (12134): Parameter "m_cnt_bypass_en" = "false"
    Info (12134): Parameter "n_cnt_bypass_en" = "true"
    Info (12134): Parameter "m_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "n_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "c_cnt_hi_div0" = "2"
    Info (12134): Parameter "c_cnt_lo_div0" = "1"
    Info (12134): Parameter "c_cnt_prst0" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"
    Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en0" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "true"
    Info (12134): Parameter "c_cnt_hi_div1" = "1"
    Info (12134): Parameter "c_cnt_lo_div1" = "1"
    Info (12134): Parameter "c_cnt_prst1" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"
    Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en1" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "false"
    Info (12134): Parameter "c_cnt_hi_div2" = "1"
    Info (12134): Parameter "c_cnt_lo_div2" = "1"
    Info (12134): Parameter "c_cnt_prst2" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"
    Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en2" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"
    Info (12134): Parameter "c_cnt_hi_div3" = "1"
    Info (12134): Parameter "c_cnt_lo_div3" = "1"
    Info (12134): Parameter "c_cnt_prst3" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"
    Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en3" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"
    Info (12134): Parameter "c_cnt_hi_div4" = "1"
    Info (12134): Parameter "c_cnt_lo_div4" = "1"
    Info (12134): Parameter "c_cnt_prst4" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"
    Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en4" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"
    Info (12134): Parameter "c_cnt_hi_div5" = "1"
    Info (12134): Parameter "c_cnt_lo_div5" = "1"
    Info (12134): Parameter "c_cnt_prst5" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"
    Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en5" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"
    Info (12134): Parameter "c_cnt_hi_div6" = "1"
    Info (12134): Parameter "c_cnt_lo_div6" = "1"
    Info (12134): Parameter "c_cnt_prst6" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"
    Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en6" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"
    Info (12134): Parameter "c_cnt_hi_div7" = "1"
    Info (12134): Parameter "c_cnt_lo_div7" = "1"
    Info (12134): Parameter "c_cnt_prst7" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"
    Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en7" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"
    Info (12134): Parameter "c_cnt_hi_div8" = "1"
    Info (12134): Parameter "c_cnt_lo_div8" = "1"
    Info (12134): Parameter "c_cnt_prst8" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"
    Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en8" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"
    Info (12134): Parameter "c_cnt_hi_div9" = "1"
    Info (12134): Parameter "c_cnt_lo_div9" = "1"
    Info (12134): Parameter "c_cnt_prst9" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"
    Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en9" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"
    Info (12134): Parameter "c_cnt_hi_div10" = "1"
    Info (12134): Parameter "c_cnt_lo_div10" = "1"
    Info (12134): Parameter "c_cnt_prst10" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"
    Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en10" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"
    Info (12134): Parameter "c_cnt_hi_div11" = "1"
    Info (12134): Parameter "c_cnt_lo_div11" = "1"
    Info (12134): Parameter "c_cnt_prst11" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"
    Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en11" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"
    Info (12134): Parameter "c_cnt_hi_div12" = "1"
    Info (12134): Parameter "c_cnt_lo_div12" = "1"
    Info (12134): Parameter "c_cnt_prst12" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"
    Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en12" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"
    Info (12134): Parameter "c_cnt_hi_div13" = "1"
    Info (12134): Parameter "c_cnt_lo_div13" = "1"
    Info (12134): Parameter "c_cnt_prst13" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"
    Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en13" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"
    Info (12134): Parameter "c_cnt_hi_div14" = "1"
    Info (12134): Parameter "c_cnt_lo_div14" = "1"
    Info (12134): Parameter "c_cnt_prst14" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"
    Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en14" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"
    Info (12134): Parameter "c_cnt_hi_div15" = "1"
    Info (12134): Parameter "c_cnt_lo_div15" = "1"
    Info (12134): Parameter "c_cnt_prst15" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"
    Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en15" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"
    Info (12134): Parameter "c_cnt_hi_div16" = "1"
    Info (12134): Parameter "c_cnt_lo_div16" = "1"
    Info (12134): Parameter "c_cnt_prst16" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"
    Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en16" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"
    Info (12134): Parameter "c_cnt_hi_div17" = "1"
    Info (12134): Parameter "c_cnt_lo_div17" = "1"
    Info (12134): Parameter "c_cnt_prst17" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"
    Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en17" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"
    Info (12134): Parameter "pll_vco_div" = "2"
    Info (12134): Parameter "pll_cp_current" = "20"
    Info (12134): Parameter "pll_bwctrl" = "4000"
    Info (12134): Parameter "pll_output_clk_frequency" = "445.499999 MHz"
    Info (12134): Parameter "pll_fractional_division" = "3908420153"
    Info (12134): Parameter "mimic_fbclk_type" = "none"
    Info (12134): Parameter "pll_fbclk_mux_1" = "glb"
    Info (12134): Parameter "pll_fbclk_mux_2" = "m_cnt"
    Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"
    Info (12134): Parameter "pll_slf_rst" = "true"
Info (12128): Elaborating entity "dps_extra_kick" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 769
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 769
Info (12128): Elaborating entity "dprio_init" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 784
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 784
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1961
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1961
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1972
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1972
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1983
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1983
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1994
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1994
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 2005
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 2005
Info (12128): Elaborating entity "altera_cyclonev_pll" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Warning (10034): Output port "extclk" at altera_cyclonev_pll.v(632) has no driver File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 632
Warning (10034): Output port "clkout[0]" at altera_cyclonev_pll.v(637) has no driver File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 637
Warning (10034): Output port "loaden" at altera_cyclonev_pll.v(641) has no driver File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 641
Warning (10034): Output port "lvdsclk" at altera_cyclonev_pll.v(642) has no driver File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 642
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Info (12128): Elaborating entity "altera_cyclonev_pll_base" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1153
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1153
Info (12128): Elaborating entity "pll_cfg" for hierarchy "pll_cfg:pll_cfg" File: /Work/Projects/Test2/sys/sys_top.v Line: 983
Info (12128): Elaborating entity "altera_pll_reconfig_top" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst" File: /Work/Projects/Test2/sys/pll_cfg.v Line: 50
Info (12128): Elaborating entity "altera_pll_reconfig_core" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_top.v Line: 420
Warning (10036): Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(208): object "dps_start_assert" assigned a value but never read File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 208
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1510): incomplete case statement has no default case item File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1510
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1526): incomplete case statement has no default case item File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1526
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 306
Info (12130): Elaborated megafunction instantiation "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 306
Info (12133): Instantiated megafunction "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst" with the following parameter: File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 306
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "dyn_phase_shift" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1577
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2060
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2071
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2082
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2093
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2104
Info (12128): Elaborating entity "self_reset" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1581
Info (12128): Elaborating entity "dprio_mux" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1619
Info (12128): Elaborating entity "fpll_dprio_init" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1638
Info (12128): Elaborating entity "hdmi_config" for hierarchy "hdmi_config:hdmi_config" File: /Work/Projects/Test2/sys/sys_top.v Line: 1045
Info (12128): Elaborating entity "i2c" for hierarchy "hdmi_config:hdmi_config|i2c:i2c_av" File: /Work/Projects/Test2/sys/hdmi_config.sv Line: 42
Info (12128): Elaborating entity "scanlines" for hierarchy "scanlines:HDMI_scanlines" File: /Work/Projects/Test2/sys/sys_top.v Line: 1088
Info (12128): Elaborating entity "shadowmask" for hierarchy "shadowmask:HDMI_shadowmask" File: /Work/Projects/Test2/sys/sys_top.v Line: 1114
Info (12128): Elaborating entity "osd" for hierarchy "osd:hdmi_osd" File: /Work/Projects/Test2/sys/sys_top.v Line: 1137
Info (12128): Elaborating entity "csync" for hierarchy "csync:csync_hdmi" File: /Work/Projects/Test2/sys/sys_top.v Line: 1141
Info (12128): Elaborating entity "altddio_out" for hierarchy "altddio_out:hdmiclk_ddr" File: /Work/Projects/Test2/sys/sys_top.v Line: 1219
Info (12130): Elaborated megafunction instantiation "altddio_out:hdmiclk_ddr" File: /Work/Projects/Test2/sys/sys_top.v Line: 1219
Info (12133): Instantiated megafunction "altddio_out:hdmiclk_ddr" with the following parameter: File: /Work/Projects/Test2/sys/sys_top.v Line: 1219
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_b2j.tdf
    Info (12023): Found entity 1: ddio_out_b2j File: /Work/Projects/Test2/db/ddio_out_b2j.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_b2j" for hierarchy "altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "scanlines" for hierarchy "scanlines:VGA_scanlines" File: /Work/Projects/Test2/sys/sys_top.v Line: 1264
Info (12128): Elaborating entity "vga_out" for hierarchy "vga_out:vga_scaler_out" File: /Work/Projects/Test2/sys/sys_top.v Line: 1306
Info (12128): Elaborating entity "pll_audio" for hierarchy "pll_audio:pll_audio" File: /Work/Projects/Test2/sys/sys_top.v Line: 1378
Info (12128): Elaborating entity "pll_audio_0002" for hierarchy "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst" File: /Work/Projects/Test2/sys/pll_audio.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i" File: /Work/Projects/Test2/sys/pll_audio/pll_audio_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i" File: /Work/Projects/Test2/sys/pll_audio/pll_audio_0002.v Line: 85
Info (12133): Instantiated megafunction "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i" with the following parameter: File: /Work/Projects/Test2/sys/pll_audio/pll_audio_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "24.576000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "audio_out" for hierarchy "audio_out:audio_out" File: /Work/Projects/Test2/sys/sys_top.v Line: 1414
Info (12128): Elaborating entity "i2s" for hierarchy "audio_out:audio_out|i2s:i2s" File: /Work/Projects/Test2/sys/audio_out.v Line: 88
Info (12128): Elaborating entity "spdif" for hierarchy "audio_out:audio_out|spdif:toslink" File: /Work/Projects/Test2/sys/audio_out.v Line: 99
Info (12128): Elaborating entity "sigma_delta_dac" for hierarchy "audio_out:audio_out|sigma_delta_dac:sd_l" File: /Work/Projects/Test2/sys/audio_out.v Line: 107
Info (12128): Elaborating entity "IIR_filter" for hierarchy "audio_out:audio_out|IIR_filter:IIR_filter" File: /Work/Projects/Test2/sys/audio_out.v Line: 200
Info (12128): Elaborating entity "iir_filter_tap" for hierarchy "audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0" File: /Work/Projects/Test2/sys/iir_filter.v Line: 82
Info (12128): Elaborating entity "DC_blocker" for hierarchy "audio_out:audio_out|DC_blocker:dcb_l" File: /Work/Projects/Test2/sys/audio_out.v Line: 211
Info (12128): Elaborating entity "aud_mix_top" for hierarchy "audio_out:audio_out|aud_mix_top:audmix_l" File: /Work/Projects/Test2/sys/audio_out.v Line: 238
Info (12128): Elaborating entity "alsa" for hierarchy "alsa:alsa" File: /Work/Projects/Test2/sys/sys_top.v Line: 1442
Info (12128): Elaborating entity "sync_fix" for hierarchy "sync_fix:sync_v" File: /Work/Projects/Test2/sys/sys_top.v Line: 1492
Info (12128): Elaborating entity "emu" for hierarchy "emu:emu" File: /Work/Projects/Test2/sys/sys_top.v Line: 1659
Info (12128): Elaborating entity "hps_io" for hierarchy "emu:emu|hps_io:hps_io" File: /Work/Projects/Test2/Arcade-Tutankham.sv Line: 286
Info (10264): Verilog HDL Case Statement information at hps_io.sv(400): all case item expressions in this case statement are onehot File: /Work/Projects/Test2/sys/hps_io.sv Line: 400
Info (10264): Verilog HDL Case Statement information at hps_io.sv(429): all case item expressions in this case statement are onehot File: /Work/Projects/Test2/sys/hps_io.sv Line: 429
Info (12128): Elaborating entity "video_calc" for hierarchy "emu:emu|hps_io:hps_io|video_calc:video_calc" File: /Work/Projects/Test2/sys/hps_io.sv Line: 221
Info (12128): Elaborating entity "confstr_rom" for hierarchy "emu:emu|hps_io:hps_io|confstr_rom:confstr_rom" File: /Work/Projects/Test2/sys/hps_io.sv Line: 231
Info (12128): Elaborating entity "pll" for hierarchy "emu:emu|pll:pll" File: /Work/Projects/Test2/Arcade-Tutankham.sv Line: 301
Info (12128): Elaborating entity "pll_0002" for hierarchy "emu:emu|pll:pll|pll_0002:pll_inst" File: /Work/Projects/Test2/rtl/pll.v Line: 24
Info (12128): Elaborating entity "altera_pll" for hierarchy "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /Work/Projects/Test2/rtl/pll/pll_0002.v Line: 239
Warning (10034): Output port "lvds_clk" at altera_pll.v(320) has no driver File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 320
Warning (10034): Output port "loaden" at altera_pll.v(321) has no driver File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 321
Warning (10034): Output port "extclk_out" at altera_pll.v(322) has no driver File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 322
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /Work/Projects/Test2/rtl/pll/pll_0002.v Line: 239
Info (12133): Instantiated megafunction "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: /Work/Projects/Test2/rtl/pll/pll_0002.v Line: 239
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "pll_fractional_cout" = "32"
    Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "49.152000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "Cyclone V"
    Info (12134): Parameter "pll_subtype" = "Reconfigurable"
    Info (12134): Parameter "m_cnt_hi_div" = "4"
    Info (12134): Parameter "m_cnt_lo_div" = "4"
    Info (12134): Parameter "n_cnt_hi_div" = "256"
    Info (12134): Parameter "n_cnt_lo_div" = "256"
    Info (12134): Parameter "m_cnt_bypass_en" = "false"
    Info (12134): Parameter "n_cnt_bypass_en" = "true"
    Info (12134): Parameter "m_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "n_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "c_cnt_hi_div0" = "5"
    Info (12134): Parameter "c_cnt_lo_div0" = "4"
    Info (12134): Parameter "c_cnt_prst0" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"
    Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en0" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "true"
    Info (12134): Parameter "c_cnt_hi_div1" = "1"
    Info (12134): Parameter "c_cnt_lo_div1" = "1"
    Info (12134): Parameter "c_cnt_prst1" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"
    Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en1" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "false"
    Info (12134): Parameter "c_cnt_hi_div2" = "1"
    Info (12134): Parameter "c_cnt_lo_div2" = "1"
    Info (12134): Parameter "c_cnt_prst2" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"
    Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en2" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"
    Info (12134): Parameter "c_cnt_hi_div3" = "1"
    Info (12134): Parameter "c_cnt_lo_div3" = "1"
    Info (12134): Parameter "c_cnt_prst3" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"
    Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en3" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"
    Info (12134): Parameter "c_cnt_hi_div4" = "1"
    Info (12134): Parameter "c_cnt_lo_div4" = "1"
    Info (12134): Parameter "c_cnt_prst4" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"
    Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en4" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"
    Info (12134): Parameter "c_cnt_hi_div5" = "1"
    Info (12134): Parameter "c_cnt_lo_div5" = "1"
    Info (12134): Parameter "c_cnt_prst5" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"
    Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en5" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"
    Info (12134): Parameter "c_cnt_hi_div6" = "1"
    Info (12134): Parameter "c_cnt_lo_div6" = "1"
    Info (12134): Parameter "c_cnt_prst6" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"
    Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en6" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"
    Info (12134): Parameter "c_cnt_hi_div7" = "1"
    Info (12134): Parameter "c_cnt_lo_div7" = "1"
    Info (12134): Parameter "c_cnt_prst7" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"
    Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en7" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"
    Info (12134): Parameter "c_cnt_hi_div8" = "1"
    Info (12134): Parameter "c_cnt_lo_div8" = "1"
    Info (12134): Parameter "c_cnt_prst8" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"
    Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en8" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"
    Info (12134): Parameter "c_cnt_hi_div9" = "1"
    Info (12134): Parameter "c_cnt_lo_div9" = "1"
    Info (12134): Parameter "c_cnt_prst9" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"
    Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en9" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"
    Info (12134): Parameter "c_cnt_hi_div10" = "1"
    Info (12134): Parameter "c_cnt_lo_div10" = "1"
    Info (12134): Parameter "c_cnt_prst10" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"
    Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en10" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"
    Info (12134): Parameter "c_cnt_hi_div11" = "1"
    Info (12134): Parameter "c_cnt_lo_div11" = "1"
    Info (12134): Parameter "c_cnt_prst11" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"
    Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en11" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"
    Info (12134): Parameter "c_cnt_hi_div12" = "1"
    Info (12134): Parameter "c_cnt_lo_div12" = "1"
    Info (12134): Parameter "c_cnt_prst12" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"
    Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en12" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"
    Info (12134): Parameter "c_cnt_hi_div13" = "1"
    Info (12134): Parameter "c_cnt_lo_div13" = "1"
    Info (12134): Parameter "c_cnt_prst13" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"
    Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en13" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"
    Info (12134): Parameter "c_cnt_hi_div14" = "1"
    Info (12134): Parameter "c_cnt_lo_div14" = "1"
    Info (12134): Parameter "c_cnt_prst14" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"
    Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en14" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"
    Info (12134): Parameter "c_cnt_hi_div15" = "1"
    Info (12134): Parameter "c_cnt_lo_div15" = "1"
    Info (12134): Parameter "c_cnt_prst15" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"
    Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en15" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"
    Info (12134): Parameter "c_cnt_hi_div16" = "1"
    Info (12134): Parameter "c_cnt_lo_div16" = "1"
    Info (12134): Parameter "c_cnt_prst16" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"
    Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en16" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"
    Info (12134): Parameter "c_cnt_hi_div17" = "1"
    Info (12134): Parameter "c_cnt_lo_div17" = "1"
    Info (12134): Parameter "c_cnt_prst17" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"
    Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en17" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"
    Info (12134): Parameter "pll_vco_div" = "2"
    Info (12134): Parameter "pll_cp_current" = "20"
    Info (12134): Parameter "pll_bwctrl" = "4000"
    Info (12134): Parameter "pll_output_clk_frequency" = "442.368 MHz"
    Info (12134): Parameter "pll_fractional_division" = "3639383488"
    Info (12134): Parameter "mimic_fbclk_type" = "none"
    Info (12134): Parameter "pll_fbclk_mux_1" = "glb"
    Info (12134): Parameter "pll_fbclk_mux_2" = "m_cnt"
    Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"
    Info (12134): Parameter "pll_slf_rst" = "false"
Info (12128): Elaborating entity "altera_cyclonev_pll" for hierarchy "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Warning (10034): Output port "extclk" at altera_cyclonev_pll.v(632) has no driver File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 632
Warning (10034): Output port "clkout[0]" at altera_cyclonev_pll.v(637) has no driver File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 637
Warning (10034): Output port "loaden" at altera_cyclonev_pll.v(641) has no driver File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 641
Warning (10034): Output port "lvdsclk" at altera_cyclonev_pll.v(642) has no driver File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 642
Info (12131): Elaborated megafunction instantiation "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll", which is child of megafunction instantiation "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Info (12128): Elaborating entity "altera_cyclonev_pll_base" for hierarchy "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1153
Info (12131): Elaborated megafunction instantiation "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0", which is child of megafunction instantiation "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1153
Info (12128): Elaborating entity "pause" for hierarchy "emu:emu|pause:pause" File: /Work/Projects/Test2/Arcade-Tutankham.sv Line: 434
Info (12128): Elaborating entity "screen_rotate" for hierarchy "emu:emu|screen_rotate:screen_rotate" File: /Work/Projects/Test2/Arcade-Tutankham.sv Line: 471
Info (12128): Elaborating entity "arcade_video" for hierarchy "emu:emu|arcade_video:arcade_video" File: /Work/Projects/Test2/Arcade-Tutankham.sv Line: 486
Info (12128): Elaborating entity "video_mixer" for hierarchy "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer" File: /Work/Projects/Test2/sys/arcade_video.v Line: 138
Info (12128): Elaborating entity "video_freezer" for hierarchy "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer" File: /Work/Projects/Test2/sys/video_mixer.sv Line: 81
Info (12128): Elaborating entity "sync_lock" for hierarchy "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock" File: /Work/Projects/Test2/sys/video_freezer.sv Line: 47
Info (12128): Elaborating entity "sync_lock" for hierarchy "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock" File: /Work/Projects/Test2/sys/video_freezer.sv Line: 59
Info (12128): Elaborating entity "gamma_corr" for hierarchy "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma" File: /Work/Projects/Test2/sys/video_mixer.sv Line: 131
Info (12128): Elaborating entity "scandoubler" for hierarchy "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd" File: /Work/Projects/Test2/sys/video_mixer.sv Line: 166
Info (12128): Elaborating entity "Hq2x" for hierarchy "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x" File: /Work/Projects/Test2/sys/scandoubler.v Line: 117
Info (12128): Elaborating entity "DiffCheck" for hierarchy "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|DiffCheck:diffcheck0" File: /Work/Projects/Test2/sys/hq2x.sv Line: 69
Info (12128): Elaborating entity "Blend" for hierarchy "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender" File: /Work/Projects/Test2/sys/hq2x.sv Line: 76
Info (12128): Elaborating entity "hq2x_in" for hierarchy "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in" File: /Work/Projects/Test2/sys/hq2x.sv Line: 115
Info (12128): Elaborating entity "hq2x_buf" for hierarchy "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0" File: /Work/Projects/Test2/sys/hq2x.sv Line: 245
Info (12128): Elaborating entity "hq2x_buf" for hierarchy "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out" File: /Work/Projects/Test2/sys/hq2x.sv Line: 136
Info (12128): Elaborating entity "Tutankham" for hierarchy "emu:emu|Tutankham:TUT_inst" File: /Work/Projects/Test2/Arcade-Tutankham.sv Line: 537
Info (12128): Elaborating entity "selector" for hierarchy "emu:emu|Tutankham:TUT_inst|selector:DLSEL" File: /Work/Projects/Test2/rtl/Tutankham.sv Line: 99
Info (12128): Elaborating entity "Tutankham_CPU" for hierarchy "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb" File: /Work/Projects/Test2/rtl/Tutankham.sv Line: 154
Warning (10036): Verilog HDL or VHDL warning at Tutankham_CPU.sv(175): object "cs_soundon" assigned a value but never read File: /Work/Projects/Test2/rtl/Tutankham_CPU.sv Line: 175
Warning (10036): Verilog HDL or VHDL warning at Tutankham_CPU.sv(358): object "flip" assigned a value but never read File: /Work/Projects/Test2/rtl/Tutankham_CPU.sv Line: 358
Warning (10036): Verilog HDL or VHDL warning at Tutankham_CPU.sv(360): object "pixel_en" assigned a value but never read File: /Work/Projects/Test2/rtl/Tutankham_CPU.sv Line: 360
Info (12128): Elaborating entity "mc6809e" for hierarchy "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3" File: /Work/Projects/Test2/rtl/Tutankham_CPU.sv Line: 151
Info (12128): Elaborating entity "mc6809i" for hierarchy "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|mc6809e:E3|mc6809i:cpucore" File: /Work/Projects/Test2/rtl/cpu/MC6809/mc6809e.v Line: 45
Warning (10776): Verilog HDL warning at mc6809i.v(1121): variable carry in static task or function ALUInst may have unintended latch behavior File: /Work/Projects/Test2/rtl/cpu/MC6809/mc6809i.v Line: 1121
Info (10264): Verilog HDL Case Statement information at mc6809i.v(3862): all case item expressions in this case statement are onehot File: /Work/Projects/Test2/rtl/cpu/MC6809/mc6809i.v Line: 3862
Info (10264): Verilog HDL Case Statement information at mc6809i.v(3908): all case item expressions in this case statement are onehot File: /Work/Projects/Test2/rtl/cpu/MC6809/mc6809i.v Line: 3908
Info (12128): Elaborating entity "eprom_4k" for hierarchy "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m1" File: /Work/Projects/Test2/rtl/Tutankham_CPU.sv Line: 226
Info (12128): Elaborating entity "dpram_dc" for hierarchy "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m1|dpram_dc:rom" File: /Work/Projects/Test2/rtl/ram_rom/rom_loader.sv Line: 116
Info (12128): Elaborating entity "altsyncram" for hierarchy "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m1|dpram_dc:rom|altsyncram:altsyncram_component" File: /Work/Projects/Test2/rtl/ram_rom/dpram_dc.vhd Line: 90
Info (12130): Elaborated megafunction instantiation "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m1|dpram_dc:rom|altsyncram:altsyncram_component" File: /Work/Projects/Test2/rtl/ram_rom/dpram_dc.vhd Line: 90
Info (12133): Instantiated megafunction "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m1|dpram_dc:rom|altsyncram:altsyncram_component" with the following parameter: File: /Work/Projects/Test2/rtl/ram_rom/dpram_dc.vhd Line: 90
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = " "
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qkl2.tdf
    Info (12023): Found entity 1: altsyncram_qkl2 File: /Work/Projects/Test2/db/altsyncram_qkl2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qkl2" for hierarchy "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|eprom_4k:rom_m1|dpram_dc:rom|altsyncram:altsyncram_component|altsyncram_qkl2:auto_generated" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dpram_dc" for hierarchy "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:workram" File: /Work/Projects/Test2/rtl/Tutankham_CPU.sv Line: 306
Info (12128): Elaborating entity "altsyncram" for hierarchy "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:workram|altsyncram:altsyncram_component" File: /Work/Projects/Test2/rtl/ram_rom/dpram_dc.vhd Line: 90
Info (12130): Elaborated megafunction instantiation "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:workram|altsyncram:altsyncram_component" File: /Work/Projects/Test2/rtl/ram_rom/dpram_dc.vhd Line: 90
Info (12133): Instantiated megafunction "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:workram|altsyncram:altsyncram_component" with the following parameter: File: /Work/Projects/Test2/rtl/ram_rom/dpram_dc.vhd Line: 90
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = " "
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ekl2.tdf
    Info (12023): Found entity 1: altsyncram_ekl2 File: /Work/Projects/Test2/db/altsyncram_ekl2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ekl2" for hierarchy "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:workram|altsyncram:altsyncram_component|altsyncram_ekl2:auto_generated" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "spram" for hierarchy "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:workram2" File: /Work/Projects/Test2/rtl/Tutankham_CPU.sv Line: 317
Info (12128): Elaborating entity "spram" for hierarchy "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:palette_ram" File: /Work/Projects/Test2/rtl/Tutankham_CPU.sv Line: 335
Info (12128): Elaborating entity "dpram_dc" for hierarchy "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:videoram" File: /Work/Projects/Test2/rtl/Tutankham_CPU.sv Line: 353
Info (12128): Elaborating entity "altsyncram" for hierarchy "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:videoram|altsyncram:altsyncram_component" File: /Work/Projects/Test2/rtl/ram_rom/dpram_dc.vhd Line: 90
Info (12130): Elaborated megafunction instantiation "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:videoram|altsyncram:altsyncram_component" File: /Work/Projects/Test2/rtl/ram_rom/dpram_dc.vhd Line: 90
Info (12133): Instantiated megafunction "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:videoram|altsyncram:altsyncram_component" with the following parameter: File: /Work/Projects/Test2/rtl/ram_rom/dpram_dc.vhd Line: 90
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = " "
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eol2.tdf
    Info (12023): Found entity 1: altsyncram_eol2 File: /Work/Projects/Test2/db/altsyncram_eol2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_eol2" for hierarchy "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:videoram|altsyncram:altsyncram_component|altsyncram_eol2:auto_generated" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: /Work/Projects/Test2/db/decode_8la.tdf Line: 23
Info (12128): Elaborating entity "decode_8la" for hierarchy "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:videoram|altsyncram:altsyncram_component|altsyncram_eol2:auto_generated|decode_8la:decode2" File: /Work/Projects/Test2/db/altsyncram_eol2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a File: /Work/Projects/Test2/db/decode_11a.tdf Line: 23
Info (12128): Elaborating entity "decode_11a" for hierarchy "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:videoram|altsyncram:altsyncram_component|altsyncram_eol2:auto_generated|decode_11a:rden_decode_a" File: /Work/Projects/Test2/db/altsyncram_eol2.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf
    Info (12023): Found entity 1: mux_ofb File: /Work/Projects/Test2/db/mux_ofb.tdf Line: 23
Info (12128): Elaborating entity "mux_ofb" for hierarchy "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|dpram_dc:videoram|altsyncram:altsyncram_component|altsyncram_eol2:auto_generated|mux_ofb:mux4" File: /Work/Projects/Test2/db/altsyncram_eol2.tdf Line: 56
Info (12128): Elaborating entity "k082" for hierarchy "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|k082:F5" File: /Work/Projects/Test2/rtl/Tutankham_CPU.sv Line: 426
Info (12128): Elaborating entity "TimePilot_SND" for hierarchy "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb" File: /Work/Projects/Test2/rtl/Tutankham.sv Line: 186
Info (12128): Elaborating entity "jtframe_frac_cen" for hierarchy "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jtframe_frac_cen:sound_cen" File: /Work/Projects/Test2/rtl/TimePilot_SND.sv Line: 86
Info (12128): Elaborating entity "T80s" for hierarchy "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8" File: /Work/Projects/Test2/rtl/TimePilot_SND.sv Line: 109
Info (12128): Elaborating entity "T80" for hierarchy "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0" File: /Work/Projects/Test2/rtl/cpu/T80/T80s.vhd Line: 114
Info (12128): Elaborating entity "T80_MCode" for hierarchy "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|T80_MCode:mcode" File: /Work/Projects/Test2/rtl/cpu/T80/T80.vhd Line: 263
Info (12128): Elaborating entity "T80_ALU" for hierarchy "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|T80_ALU:alu" File: /Work/Projects/Test2/rtl/cpu/T80/T80.vhd Line: 331
Info (12128): Elaborating entity "T80_Reg" for hierarchy "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|T80s:C8|T80:u0|T80_Reg:Regs" File: /Work/Projects/Test2/rtl/cpu/T80/T80.vhd Line: 923
Info (12128): Elaborating entity "eprom_7" for hierarchy "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|eprom_7:A6" File: /Work/Projects/Test2/rtl/TimePilot_SND.sv Line: 138
Info (12128): Elaborating entity "spram" for hierarchy "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A2" File: /Work/Projects/Test2/rtl/TimePilot_SND.sv Line: 149
Info (12128): Elaborating entity "jt49_bus" for hierarchy "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7" File: /Work/Projects/Test2/rtl/TimePilot_SND.sv Line: 241
Info (12128): Elaborating entity "jt49" for hierarchy "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49" File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_bus.v Line: 99
Info (10264): Verilog HDL Case Statement information at jt49.v(180): all case item expressions in this case statement are onehot File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49.v Line: 180
Info (12128): Elaborating entity "jt49_cen" for hierarchy "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_cen:u_cen" File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49.v Line: 74
Info (12128): Elaborating entity "jt49_div" for hierarchy "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_div:u_chA" File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49.v Line: 83
Info (12128): Elaborating entity "jt49_noise" for hierarchy "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_noise:u_ng" File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49.v Line: 107
Info (12128): Elaborating entity "jt49_div" for hierarchy "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_noise:u_ng|jt49_div:u_div" File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_noise.v Line: 61
Info (12128): Elaborating entity "jt49_div" for hierarchy "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_div:u_envdiv" File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49.v Line: 120
Info (12128): Elaborating entity "jt49_eg" for hierarchy "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_eg:u_env" File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49.v Line: 133
Info (12128): Elaborating entity "jt49_exp" for hierarchy "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_exp:u_exp" File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49.v Line: 143
Warning (10030): Net "lut.data_a" at jt49_exp.v(39) has no driver or initial value, using a default initial value '0' File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_exp.v Line: 39
Warning (10030): Net "lut.waddr_a" at jt49_exp.v(39) has no driver or initial value, using a default initial value '0' File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_exp.v Line: 39
Warning (10030): Net "lut.we_a" at jt49_exp.v(39) has no driver or initial value, using a default initial value '0' File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_exp.v Line: 39
Info (12128): Elaborating entity "jt49_dcrm2" for hierarchy "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_dcrm2:dcrm_ay1A" File: /Work/Projects/Test2/rtl/TimePilot_SND.sv Line: 272
Info (12128): Elaborating entity "tp_lpf_light" for hierarchy "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay1A_lpf_light" File: /Work/Projects/Test2/rtl/TimePilot_SND.sv Line: 327
Info (12128): Elaborating entity "iir_1st_order" for hierarchy "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_light:ay1A_lpf_light|iir_1st_order:lpf6db" File: /Work/Projects/Test2/rtl/sound/Filters/tp_lpf_light.v Line: 56
Info (12128): Elaborating entity "tp_lpf_medium" for hierarchy "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_medium:ay1A_lpf_medium" File: /Work/Projects/Test2/rtl/TimePilot_SND.sv Line: 334
Info (12128): Elaborating entity "tp_lpf_heavy" for hierarchy "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|tp_lpf_heavy:ay1A_lpf_heavy" File: /Work/Projects/Test2/rtl/TimePilot_SND.sv Line: 341
Info (12128): Elaborating entity "hiscore" for hierarchy "emu:emu|hiscore:hi" File: /Work/Projects/Test2/Arcade-Tutankham.sv Line: 569
Warning (10230): Verilog HDL assignment warning at hiscore.v(243): truncated value with size 9 to match size of target (3) File: /Work/Projects/Test2/rtl/hiscore.v Line: 243
Info (10264): Verilog HDL Case Statement information at hiscore.v(410): all case item expressions in this case statement are onehot File: /Work/Projects/Test2/rtl/hiscore.v Line: 410
Info (10264): Verilog HDL Case Statement information at hiscore.v(563): all case item expressions in this case statement are onehot File: /Work/Projects/Test2/rtl/hiscore.v Line: 563
Info (12128): Elaborating entity "dpram_hs" for hierarchy "emu:emu|hiscore:hi|dpram_hs:address_table" File: /Work/Projects/Test2/rtl/hiscore.v Line: 260
Info (12128): Elaborating entity "dpram_hs" for hierarchy "emu:emu|hiscore:hi|dpram_hs:length_table" File: /Work/Projects/Test2/rtl/hiscore.v Line: 270
Info (12128): Elaborating entity "dpram_hs" for hierarchy "emu:emu|hiscore:hi|dpram_hs:startdata_table" File: /Work/Projects/Test2/rtl/hiscore.v Line: 280
Info (12128): Elaborating entity "dpram_hs" for hierarchy "emu:emu|hiscore:hi|dpram_hs:hiscore_data" File: /Work/Projects/Test2/rtl/hiscore.v Line: 303
Warning (12030): Port "extclk" on the entity instantiation of "cyclonev_pll" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic. File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Warning (12030): Port "extclk" on the entity instantiation of "cyclonev_pll" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic. File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[4]" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[3]" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[2]" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[1]" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[0]" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|gnd" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 427
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[4]" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[3]" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[2]" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[1]" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[0]" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|gnd" File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 427
Info (286030): Timing-Driven Synthesis is running
Warning (276027): Inferred dual-clock RAM node "shadowmask:HDMI_shadowmask|mask_lut_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "ascal:ascal|o_dpram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "ascal:ascal|o_h_poly_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 29 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|hiscore:hi|dpram_hs:enddata_table|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|hiscore:hi|dpram_hs:startdata_table|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|hiscore:hi|dpram_hs:length_table|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|hiscore:hi|dpram_hs:address_table|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_exp:u_exp|lut_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 160
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Arcade-Tutankham.ram0_jt49_exp_c5515c4d.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_exp:u_exp|lut_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 160
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Arcade-Tutankham.ram0_jt49_exp_c5515c4d.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A3|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A2|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:palette_ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:workram2|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 96
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 520
        Info (286033): Parameter WIDTH_B set to 96
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 520
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 260
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 260
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 260
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 260
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma_curve_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 768
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "osd:vga_osd|osd_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "osd:hdmi_osd|osd_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "shadowmask:HDMI_shadowmask|mask_lut_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 11
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|i_dpram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|pal1_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 48
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 48
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|o_dpram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to CLOCK1
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|o_h_poly_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 36
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 36
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to CLOCK1
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Arcade-Tutankham.ram0_ascal_3ec5c344.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|o_v_poly_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 36
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 36
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Arcade-Tutankham.ram1_ascal_3ec5c344.hdl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|Mux6_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to Arcade-Tutankham.sys_top0.rtl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "shadowmask:HDMI_shadowmask|vid_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 8
        Info (286033): Parameter WIDTH set to 14
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "osd:vga_osd|rdout2_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 6
        Info (286033): Parameter WIDTH set to 6
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "scanlines:HDMI_scanlines|dout1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 24
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "osd:vga_osd|rdout2_rtl_1"
        Info (286033): Parameter NUMBER_OF_TAPS set to 2
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 18
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "scanlines:VGA_scanlines|dout1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 24
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "vga_out:vga_scaler_out|din1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 30
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:o_h_poly_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:o_h_poly_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "36"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "36"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Arcade-Tutankham.ram0_ascal_3ec5c344.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rnn1.tdf
    Info (12023): Found entity 1: altsyncram_rnn1 File: /Work/Projects/Test2/db/altsyncram_rnn1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:o_v_poly_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:o_v_poly_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "36"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "36"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Arcade-Tutankham.ram1_ascal_3ec5c344.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_geo1.tdf
    Info (12023): Found entity 1: altsyncram_geo1 File: /Work/Projects/Test2/db/altsyncram_geo1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0"
Info (12133): Instantiated megafunction "scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "24"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_uuu.tdf
    Info (12023): Found entity 1: shift_taps_uuu File: /Work/Projects/Test2/db/shift_taps_uuu.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_or91.tdf
    Info (12023): Found entity 1: altsyncram_or91 File: /Work/Projects/Test2/db/altsyncram_or91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rhf.tdf
    Info (12023): Found entity 1: cntr_rhf File: /Work/Projects/Test2/db/cntr_rhf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf
    Info (12023): Found entity 1: cmpr_b9c File: /Work/Projects/Test2/db/cmpr_b9c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0"
Info (12133): Instantiated megafunction "shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "11"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k9j1.tdf
    Info (12023): Found entity 1: altsyncram_k9j1 File: /Work/Projects/Test2/db/altsyncram_k9j1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_exp:u_exp|altsyncram:lut_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_exp:u_exp|altsyncram:lut_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "160"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Arcade-Tutankham.ram0_jt49_exp_c5515c4d.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f0e1.tdf
    Info (12023): Found entity 1: altsyncram_f0e1 File: /Work/Projects/Test2/db/altsyncram_f0e1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:i_dpram_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:i_dpram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "128"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "128"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g9j1.tdf
    Info (12023): Found entity 1: altsyncram_g9j1 File: /Work/Projects/Test2/db/altsyncram_g9j1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "768"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "768"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ni1.tdf
    Info (12023): Found entity 1: altsyncram_4ni1 File: /Work/Projects/Test2/db/altsyncram_4ni1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:pal1_mem_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:pal1_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "48"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "48"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2aj1.tdf
    Info (12023): Found entity 1: altsyncram_2aj1 File: /Work/Projects/Test2/db/altsyncram_2aj1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|hiscore:hi|dpram_hs:enddata_table|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|hiscore:hi|dpram_hs:enddata_table|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6tm1.tdf
    Info (12023): Found entity 1: altsyncram_6tm1 File: /Work/Projects/Test2/db/altsyncram_6tm1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|hiscore:hi|dpram_hs:length_table|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|hiscore:hi|dpram_hs:length_table|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: /Work/Projects/Test2/db/altsyncram_40n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|hiscore:hi|dpram_hs:address_table|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|hiscore:hi|dpram_hs:address_table|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_20n1.tdf
    Info (12023): Found entity 1: altsyncram_20n1 File: /Work/Projects/Test2/db/altsyncram_20n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "96"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "520"
    Info (12134): Parameter "WIDTH_B" = "96"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "520"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e9n1.tdf
    Info (12023): Found entity 1: altsyncram_e9n1 File: /Work/Projects/Test2/db/altsyncram_e9n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "260"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "260"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e6n1.tdf
    Info (12023): Found entity 1: altsyncram_e6n1 File: /Work/Projects/Test2/db/altsyncram_e6n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "osd:hdmi_osd|altsyncram:osd_buffer_rtl_0"
Info (12133): Instantiated megafunction "osd:hdmi_osd|altsyncram:osd_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i6k1.tdf
    Info (12023): Found entity 1: altsyncram_i6k1 File: /Work/Projects/Test2/db/altsyncram_i6k1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0"
Info (12133): Instantiated megafunction "shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "8"
    Info (12134): Parameter "WIDTH" = "14"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_1vu.tdf
    Info (12023): Found entity 1: shift_taps_1vu File: /Work/Projects/Test2/db/shift_taps_1vu.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rr91.tdf
    Info (12023): Found entity 1: altsyncram_rr91 File: /Work/Projects/Test2/db/altsyncram_rr91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf
    Info (12023): Found entity 1: cntr_uhf File: /Work/Projects/Test2/db/cntr_uhf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "vga_out:vga_scaler_out|altshift_taps:din1_rtl_0"
Info (12133): Instantiated megafunction "vga_out:vga_scaler_out|altshift_taps:din1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "30"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_puu.tdf
    Info (12023): Found entity 1: shift_taps_puu File: /Work/Projects/Test2/db/shift_taps_puu.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_br91.tdf
    Info (12023): Found entity 1: altsyncram_br91 File: /Work/Projects/Test2/db/altsyncram_br91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf
    Info (12023): Found entity 1: cntr_ohf File: /Work/Projects/Test2/db/cntr_ohf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf
    Info (12023): Found entity 1: cmpr_a9c File: /Work/Projects/Test2/db/cmpr_a9c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "osd:vga_osd|altsyncram:osd_buffer_rtl_0"
Info (12133): Instantiated megafunction "osd:vga_osd|altsyncram:osd_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0nl1.tdf
    Info (12023): Found entity 1: altsyncram_0nl1 File: /Work/Projects/Test2/db/altsyncram_0nl1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:o_dpram_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:o_dpram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "128"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "128"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_32k1.tdf
    Info (12023): Found entity 1: altsyncram_32k1 File: /Work/Projects/Test2/db/altsyncram_32k1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "osd:vga_osd|altshift_taps:rdout2_rtl_0"
Info (12133): Instantiated megafunction "osd:vga_osd|altshift_taps:rdout2_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "6"
    Info (12134): Parameter "WIDTH" = "6"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ftu.tdf
    Info (12023): Found entity 1: shift_taps_ftu File: /Work/Projects/Test2/db/shift_taps_ftu.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_po91.tdf
    Info (12023): Found entity 1: altsyncram_po91 File: /Work/Projects/Test2/db/altsyncram_po91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_shf.tdf
    Info (12023): Found entity 1: cntr_shf File: /Work/Projects/Test2/db/cntr_shf.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "osd:vga_osd|altshift_taps:rdout2_rtl_1"
Info (12133): Instantiated megafunction "osd:vga_osd|altshift_taps:rdout2_rtl_1" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "2"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "18"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_0vu.tdf
    Info (12023): Found entity 1: shift_taps_0vu File: /Work/Projects/Test2/db/shift_taps_0vu.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nr91.tdf
    Info (12023): Found entity 1: altsyncram_nr91 File: /Work/Projects/Test2/db/altsyncram_nr91.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0"
Info (12133): Instantiated megafunction "scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "24"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_tuu.tdf
    Info (12023): Found entity 1: shift_taps_tuu File: /Work/Projects/Test2/db/shift_taps_tuu.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jr91.tdf
    Info (12023): Found entity 1: altsyncram_jr91 File: /Work/Projects/Test2/db/altsyncram_jr91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf
    Info (12023): Found entity 1: cntr_phf File: /Work/Projects/Test2/db/cntr_phf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A3|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|spram:A3|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uma1.tdf
    Info (12023): Found entity 1: altsyncram_uma1 File: /Work/Projects/Test2/db/altsyncram_uma1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:palette_ram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:palette_ram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lia1.tdf
    Info (12023): Found entity 1: altsyncram_lia1 File: /Work/Projects/Test2/db/altsyncram_lia1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:workram2|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|Tutankham:TUT_inst|Tutankham_CPU:main_pcb|spram:workram2|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ana1.tdf
    Info (12023): Found entity 1: altsyncram_ana1 File: /Work/Projects/Test2/db/altsyncram_ana1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "Arcade-Tutankham.sys_top0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4p61.tdf
    Info (12023): Found entity 1: altsyncram_4p61 File: /Work/Projects/Test2/db/altsyncram_4p61.tdf Line: 28
Warning (12241): 35 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 14 WYSIWYG logic cells and I/Os untouched
Info (13000): Registers with preset signals will power-up high File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_div.v Line: 42
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "emu:emu|SD_CS" to the node "emu:emu|SD_CS" into a wire File: /Work/Projects/Test2/Arcade-Tutankham.sv Line: 125
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|phase_done" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 194
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "hdmi_config:hdmi_config|i2c:i2c_av|I2C_SCL" to the node "hdmi_scl_en" into a wire File: /Work/Projects/Test2/sys/i2c.v Line: 17
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "SDIO_DAT[0]" has no driver File: /Work/Projects/Test2/sys/sys_top.v Line: 85
Info (17049): 1033 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 3 MSB VCC or GND address nodes from RAM block "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_exp:u_exp|altsyncram:lut_rtl_0|altsyncram_f0e1:auto_generated|ALTSYNCRAM" File: /Work/Projects/Test2/db/altsyncram_f0e1.tdf Line: 119
Info (17036): Removed 3 MSB VCC or GND address nodes from RAM block "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_exp:u_exp|altsyncram:lut_rtl_0|altsyncram_f0e1:auto_generated|ALTSYNCRAM" File: /Work/Projects/Test2/db/altsyncram_f0e1.tdf Line: 119
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read|combout" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0|combout" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1|combout" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2|combout" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3|combout" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4|combout" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1|combout" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read|combout" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0|combout" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1|combout" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2|combout" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3|combout" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4|combout" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1|combout" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "emu:emu|hiscore:hi|hiscore_data_out[0]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 225
    Info (17048): Logic cell "emu:emu|hiscore:hi|hiscore_data_out[1]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 225
    Info (17048): Logic cell "emu:emu|hiscore:hi|hiscore_data_out[2]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 225
    Info (17048): Logic cell "emu:emu|hiscore:hi|hiscore_data_out[3]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 225
    Info (17048): Logic cell "emu:emu|hiscore:hi|hiscore_data_out[4]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 225
    Info (17048): Logic cell "emu:emu|hiscore:hi|hiscore_data_out[5]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 225
    Info (17048): Logic cell "emu:emu|hiscore:hi|hiscore_data_out[6]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 225
    Info (17048): Logic cell "emu:emu|hiscore:hi|hiscore_data_out[7]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 225
    Info (17048): Logic cell "emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|up_dn" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 196
    Info (17048): Logic cell "emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|phase_en" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 195
    Info (17048): Logic cell "emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_ser_shift_load" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 188
    Info (17048): Logic cell "emu:emu|hiscore:hi|hiscore_buffer_out[0]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 227
    Info (17048): Logic cell "emu:emu|hiscore:hi|hiscore_buffer_out[1]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 227
    Info (17048): Logic cell "emu:emu|hiscore:hi|hiscore_buffer_out[2]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 227
    Info (17048): Logic cell "emu:emu|hiscore:hi|hiscore_buffer_out[3]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 227
    Info (17048): Logic cell "emu:emu|hiscore:hi|hiscore_buffer_out[4]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 227
    Info (17048): Logic cell "emu:emu|hiscore:hi|hiscore_buffer_out[5]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 227
    Info (17048): Logic cell "emu:emu|hiscore:hi|hiscore_buffer_out[6]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 227
    Info (17048): Logic cell "emu:emu|hiscore:hi|hiscore_buffer_out[7]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 227
    Info (17048): Logic cell "emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|gnd" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1919
    Info (17048): Logic cell "emu:emu|hiscore:hi|addr_base[4]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 217
    Info (17048): Logic cell "emu:emu|hiscore:hi|addr_base[0]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 217
    Info (17048): Logic cell "emu:emu|hiscore:hi|addr_base[1]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 217
    Info (17048): Logic cell "emu:emu|hiscore:hi|addr_base[2]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 217
    Info (17048): Logic cell "emu:emu|hiscore:hi|addr_base[3]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 217
    Info (17048): Logic cell "emu:emu|hiscore:hi|addr_base[13]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 217
    Info (17048): Logic cell "emu:emu|hiscore:hi|addr_base[11]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 217
    Info (17048): Logic cell "emu:emu|hiscore:hi|addr_base[12]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 217
    Info (17048): Logic cell "emu:emu|hiscore:hi|addr_base[14]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 217
    Info (17048): Logic cell "emu:emu|hiscore:hi|addr_base[15]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 217
    Info (17048): Logic cell "emu:emu|hiscore:hi|addr_base[8]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 217
    Info (17048): Logic cell "emu:emu|hiscore:hi|addr_base[9]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 217
    Info (17048): Logic cell "emu:emu|hiscore:hi|addr_base[5]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 217
    Info (17048): Logic cell "emu:emu|hiscore:hi|addr_base[6]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 217
    Info (17048): Logic cell "emu:emu|hiscore:hi|addr_base[21]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 217
    Info (17048): Logic cell "emu:emu|hiscore:hi|addr_base[22]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 217
    Info (17048): Logic cell "emu:emu|hiscore:hi|addr_base[17]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 217
    Info (17048): Logic cell "emu:emu|hiscore:hi|addr_base[18]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 217
    Info (17048): Logic cell "emu:emu|hiscore:hi|addr_base[16]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 217
    Info (17048): Logic cell "emu:emu|hiscore:hi|addr_base[19]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 217
    Info (17048): Logic cell "emu:emu|hiscore:hi|addr_base[7]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 217
    Info (17048): Logic cell "emu:emu|hiscore:hi|addr_base[10]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 217
    Info (17048): Logic cell "emu:emu|hiscore:hi|addr_base[20]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 217
    Info (17048): Logic cell "emu:emu|hiscore:hi|addr_base[23]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 217
    Info (17048): Logic cell "emu:emu|hiscore:hi|end_val[0]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 223
    Info (17048): Logic cell "emu:emu|hiscore:hi|end_val[1]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 223
    Info (17048): Logic cell "emu:emu|hiscore:hi|end_val[3]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 223
    Info (17048): Logic cell "emu:emu|hiscore:hi|end_val[4]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 223
    Info (17048): Logic cell "emu:emu|hiscore:hi|end_val[6]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 223
    Info (17048): Logic cell "emu:emu|hiscore:hi|end_val[7]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 223
    Info (17048): Logic cell "emu:emu|hiscore:hi|end_val[2]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 223
    Info (17048): Logic cell "emu:emu|hiscore:hi|end_val[5]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 223
    Info (17048): Logic cell "emu:emu|hiscore:hi|start_val[0]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 222
    Info (17048): Logic cell "emu:emu|hiscore:hi|start_val[1]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 222
    Info (17048): Logic cell "emu:emu|hiscore:hi|start_val[6]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 222
    Info (17048): Logic cell "emu:emu|hiscore:hi|start_val[7]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 222
    Info (17048): Logic cell "emu:emu|hiscore:hi|start_val[3]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 222
    Info (17048): Logic cell "emu:emu|hiscore:hi|start_val[5]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 222
    Info (17048): Logic cell "emu:emu|hiscore:hi|start_val[2]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 222
    Info (17048): Logic cell "emu:emu|hiscore:hi|start_val[4]" File: /Work/Projects/Test2/rtl/hiscore.v Line: 222
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|up_dn" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 196
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_ser_shift_load" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 188
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|phase_done" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 194
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|gnd" File: /Work/Projects/Test2/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1919
    Info (17048): Logic cell "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_eg:u_env|cen~buf0" File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_eg.v Line: 25
    Info (17048): Logic cell "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_eg:u_env|cen~buf0" File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_eg.v Line: 25
    Info (17048): Logic cell "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_div:u_chC|cen~buf0" File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_div.v Line: 26
    Info (17048): Logic cell "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_noise:u_ng|cen~buf0" File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_noise.v Line: 27
    Info (17048): Logic cell "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_div:u_chB|cen~buf0" File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_div.v Line: 26
    Info (17048): Logic cell "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_div:u_chA|cen~buf0" File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_div.v Line: 26
    Info (17048): Logic cell "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_div:u_chC|cen~buf0" File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_div.v Line: 26
    Info (17048): Logic cell "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_noise:u_ng|cen~buf0" File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_noise.v Line: 27
    Info (17048): Logic cell "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_div:u_chB|cen~buf0" File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_div.v Line: 26
    Info (17048): Logic cell "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_div:u_chA|cen~buf0" File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_div.v Line: 26
    Info (17048): Logic cell "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_div:u_envdiv|cen~buf0" File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_div.v Line: 26
    Info (17048): Logic cell "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_div:u_envdiv|cen~buf0" File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_div.v Line: 26
    Info (17048): Logic cell "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F8|jt49:u_jt49|jt49_noise:u_ng|jt49_div:u_div|cen~buf0" File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_div.v Line: 26
    Info (17048): Logic cell "emu:emu|Tutankham:TUT_inst|TimePilot_SND:sound_pcb|jt49_bus:F7|jt49:u_jt49|jt49_noise:u_ng|jt49_div:u_div|cen~buf0" File: /Work/Projects/Test2/rtl/sound/jt49/hdl/jt49_div.v Line: 26
Info (144001): Generated suppressed messages file /Work/Projects/Test2/output_files/Arcade-Tutankham.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 34 node(s), including 1 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/rodimus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SD_SPI_MISO" File: /Work/Projects/Test2/sys/sys_top.v Line: 100
    Warning (15610): No output dependent on input pin "ADC_SDO" File: /Work/Projects/Test2/sys/sys_top.v Line: 110
    Warning (15610): No output dependent on input pin "SW[2]" File: /Work/Projects/Test2/sys/sys_top.v Line: 118
Info (21057): Implemented 37489 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 97 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 36171 logic cells
    Info (21064): Implemented 1080 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 70 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 2539 megabytes
    Info: Processing ended: Sun Feb  8 11:22:26 2026
    Info: Elapsed time: 00:01:48
    Info: Total CPU time (on all processors): 00:02:52


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /Work/Projects/Test2/output_files/Arcade-Tutankham.map.smsg.


