// Seed: 4239515099
module module_0 (
    output wire  id_0,
    input  uwire id_1
);
  if (1) always #1 @(posedge 1 + 1) disable id_3;
  else assign id_3 = ~1;
  tri1 id_4, id_5;
  wand id_6;
  assign id_5 = 1'b0;
  always {1'd0} = id_4;
  assign id_5 = 1;
  assign id_6 = 1;
  assign module_1.id_0 = 0;
  assign id_0 = id_4;
  if (id_6) assign id_0 = 1'b0;
  else wire id_7;
  assign id_0 = 1;
endmodule
module module_1 (
    input  tri0  id_0
    , id_8,
    input  logic id_1,
    input  wand  id_2,
    output wire  id_3,
    output logic id_4,
    input  uwire id_5,
    output wor   id_6
);
  assign id_8 = 1;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  assign id_4 = 1'h0;
  logic id_9, id_10, id_11;
  final id_4 <= id_11;
  assign id_9 = id_1;
  final id_4 = id_10;
endmodule
