Analysis & Synthesis report for cpu
Mon Oct 17 23:12:32 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Parameter Settings for User Entity Instance: Top-level Entity: |cpu
 11. Parameter Settings for User Entity Instance: register:pcReg
 12. Parameter Settings for User Entity Instance: register:srcReg
 13. Parameter Settings for User Entity Instance: register:dstReg
 14. Parameter Settings for User Entity Instance: register:immReg
 15. Parameter Settings for User Entity Instance: registerFile:rf
 16. Parameter Settings for User Entity Instance: mux2:alu1
 17. Parameter Settings for User Entity Instance: mux2:alu2
 18. Parameter Settings for User Entity Instance: alu:mainAlu
 19. Parameter Settings for User Entity Instance: register:outReg
 20. Port Connectivity Checks: "register:outReg"
 21. Port Connectivity Checks: "PSR_reg:PSRreg"
 22. Port Connectivity Checks: "alu:mainAlu"
 23. Port Connectivity Checks: "registerFile:rf"
 24. Port Connectivity Checks: "register:dstReg"
 25. Port Connectivity Checks: "register:srcReg"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Oct 17 23:12:32 2022       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; cpu                                         ;
; Top-level Entity Name           ; cpu                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 114                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; cpu                ; cpu                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                              ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                          ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------+---------+
; PSR_reg.v                        ; yes             ; User Verilog HDL File        ; /home/ella/Documents/School/CS3710/cpu/PSR_reg.v      ;         ;
; registerFile.v                   ; yes             ; User Verilog HDL File        ; /home/ella/Documents/School/CS3710/cpu/registerFile.v ;         ;
; register.v                       ; yes             ; User Verilog HDL File        ; /home/ella/Documents/School/CS3710/cpu/register.v     ;         ;
; cpu.v                            ; yes             ; User Verilog HDL File        ; /home/ella/Documents/School/CS3710/cpu/cpu.v          ;         ;
; mux2.v                           ; yes             ; User Verilog HDL File        ; /home/ella/Documents/School/CS3710/cpu/mux2.v         ;         ;
; alu.v                            ; yes             ; User Verilog HDL File        ; /home/ella/Documents/School/CS3710/cpu/alu.v          ;         ;
; reg.dat                          ; yes             ; Auto-Found Unspecified File  ; /home/ella/Documents/School/CS3710/cpu/reg.dat        ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 114   ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 114   ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |cpu                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 114  ; 0            ; |cpu                ; cpu         ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; register:pcReg|q[0..15]                ; Lost fanout                            ;
; register:immReg|q[0..15]               ; Lost fanout                            ;
; register:srcReg|q[0,1]                 ; Lost fanout                            ;
; register:dstReg|q[0,1]                 ; Lost fanout                            ;
; registerFile:rf|readData2[0..15]       ; Lost fanout                            ;
; registerFile:rf|readData1[0..15]       ; Lost fanout                            ;
; PSR_reg:PSRreg|final_group2[0]         ; Stuck at GND due to stuck port data_in ;
; PSR_reg:PSRreg|final_group1[0]         ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 70 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |cpu ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; SIZE           ; 16    ; Signed Integer                             ;
; NUMREGS        ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:pcReg ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; SIZE           ; 16    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:srcReg ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; SIZE           ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:dstReg ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; SIZE           ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:immReg ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; SIZE           ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:rf ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; SIZE           ; 16    ; Signed Integer                      ;
; REGBITS        ; 4     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:alu1 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; WIDTH          ; 16    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:alu2 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; WIDTH          ; 16    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:mainAlu ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; WIDTH          ; 16    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:outReg ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; SIZE           ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register:outReg"                                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PSR_reg:PSRreg"                                                                                                                         ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                         ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; final_group1 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "final_group1[1..1]" have no fanouts ;
; final_group2 ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (1 bits) it drives; bit(s) "final_group2[2..1]" have no fanouts ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:mainAlu"                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; pcOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile:rf"                                                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; srcAddr ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (4 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; dstAddr ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (4 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register:dstReg"                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[15..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register:srcReg"                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[15..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
; boundary_port         ; 114                         ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Oct 17 23:12:14 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /home/ella/Applications/intelFPGA_lite/20.1/quartus/linux64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file PSR_reg.v
    Info (12023): Found entity 1: PSR_reg File: /home/ella/Documents/School/CS3710/cpu/PSR_reg.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file registerFile.v
    Info (12023): Found entity 1: registerFile File: /home/ella/Documents/School/CS3710/cpu/registerFile.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register File: /home/ella/Documents/School/CS3710/cpu/register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu.v
    Info (12023): Found entity 1: cpu File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2.v
    Info (12023): Found entity 1: mux2 File: /home/ella/Documents/School/CS3710/cpu/mux2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file aluTb.v
    Info (12023): Found entity 1: aluTb File: /home/ella/Documents/School/CS3710/cpu/aluTb.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(40): created implicit net for "final_group1" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(40): created implicit net for "final_group2" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 40
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(36): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 36
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(37): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 37
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(38): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 38
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(39): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 39
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(40): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 40
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(41): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 41
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(42): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 42
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(43): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 43
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(44): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 44
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(47): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 47
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(48): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 48
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(49): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 49
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(50): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 50
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(53): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 53
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(54): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 54
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(55): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 55
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(56): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 56
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(57): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 57
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(58): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 58
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(59): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 59
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(60): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 60
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(61): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 61
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(62): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 62
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(65): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 65
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(66): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 66
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(68): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 68
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(69): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 69
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(70): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 70
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(73): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 73
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(74): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 74
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(75): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 75
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(76): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 76
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(77): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 77
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(78): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 78
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(79): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 79
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(80): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 80
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(81): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 81
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(82): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 82
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(83): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 83
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(84): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 84
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(85): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 85
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(86): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 86
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(87): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 87
Warning (10222): Verilog HDL Parameter Declaration warning at alu.v(88): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 88
Info (12127): Elaborating entity "cpu" for the top level hierarchy
Warning (10034): Output port "adr" at cpu.v(6) has no driver File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 6
Warning (10034): Output port "wd" at cpu.v(7) has no driver File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 7
Warning (10034): Output port "memwrite" at cpu.v(5) has no driver File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 5
Info (12128): Elaborating entity "register" for hierarchy "register:pcReg" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 28
Info (12128): Elaborating entity "registerFile" for hierarchy "registerFile:rf" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 33
Info (10648): Verilog HDL Display System Task info at registerFile.v(34): Loading register file File: /home/ella/Documents/School/CS3710/cpu/registerFile.v Line: 34
Warning (10850): Verilog HDL warning at registerFile.v(35): number of words (16) in memory file does not match the number of elements in the address range [0:3] File: /home/ella/Documents/School/CS3710/cpu/registerFile.v Line: 35
Info (10648): Verilog HDL Display System Task info at registerFile.v(36): Done with loading register file File: /home/ella/Documents/School/CS3710/cpu/registerFile.v Line: 36
Warning (10030): Net "registerFile.data_a" at registerFile.v(30) has no driver or initial value, using a default initial value '0' File: /home/ella/Documents/School/CS3710/cpu/registerFile.v Line: 30
Warning (10030): Net "registerFile.waddr_a" at registerFile.v(30) has no driver or initial value, using a default initial value '0' File: /home/ella/Documents/School/CS3710/cpu/registerFile.v Line: 30
Warning (10030): Net "registerFile.we_a" at registerFile.v(30) has no driver or initial value, using a default initial value '0' File: /home/ella/Documents/School/CS3710/cpu/registerFile.v Line: 30
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:alu1" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 35
Info (12128): Elaborating entity "alu" for hierarchy "alu:mainAlu" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 38
Warning (10270): Verilog HDL Case Statement warning at alu.v(172): incomplete case statement has no default case item File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 172
Warning (10270): Verilog HDL Case Statement warning at alu.v(211): incomplete case statement has no default case item File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 211
Warning (10270): Verilog HDL Case Statement warning at alu.v(237): incomplete case statement has no default case item File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 237
Warning (10270): Verilog HDL Case Statement warning at alu.v(250): incomplete case statement has no default case item File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 250
Warning (10270): Verilog HDL Case Statement warning at alu.v(289): incomplete case statement has no default case item File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 289
Warning (10270): Verilog HDL Case Statement warning at alu.v(315): incomplete case statement has no default case item File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 315
Warning (10270): Verilog HDL Case Statement warning at alu.v(339): incomplete case statement has no default case item File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 339
Warning (10030): Net "pcOut" at alu.v(18) has no driver or initial value, using a default initial value '0' File: /home/ella/Documents/School/CS3710/cpu/alu.v Line: 18
Info (12128): Elaborating entity "PSR_reg" for hierarchy "PSR_reg:PSRreg" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 40
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "en" is missing source, defaulting to GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 12
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "en" is missing source, defaulting to GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 12
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "en" is missing source, defaulting to GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 12
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "en" is missing source, defaulting to GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 12
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "en" is missing source, defaulting to GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 12
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "memwrite" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 5
    Warning (13410): Pin "adr[0]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 6
    Warning (13410): Pin "adr[1]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 6
    Warning (13410): Pin "adr[2]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 6
    Warning (13410): Pin "adr[3]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 6
    Warning (13410): Pin "adr[4]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 6
    Warning (13410): Pin "adr[5]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 6
    Warning (13410): Pin "adr[6]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 6
    Warning (13410): Pin "adr[7]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 6
    Warning (13410): Pin "adr[8]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 6
    Warning (13410): Pin "adr[9]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 6
    Warning (13410): Pin "adr[10]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 6
    Warning (13410): Pin "adr[11]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 6
    Warning (13410): Pin "adr[12]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 6
    Warning (13410): Pin "adr[13]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 6
    Warning (13410): Pin "adr[14]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 6
    Warning (13410): Pin "adr[15]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 6
    Warning (13410): Pin "wd[0]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 7
    Warning (13410): Pin "wd[1]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 7
    Warning (13410): Pin "wd[2]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 7
    Warning (13410): Pin "wd[3]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 7
    Warning (13410): Pin "wd[4]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 7
    Warning (13410): Pin "wd[5]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 7
    Warning (13410): Pin "wd[6]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 7
    Warning (13410): Pin "wd[7]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 7
    Warning (13410): Pin "wd[8]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 7
    Warning (13410): Pin "wd[9]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 7
    Warning (13410): Pin "wd[10]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 7
    Warning (13410): Pin "wd[11]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 7
    Warning (13410): Pin "wd[12]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 7
    Warning (13410): Pin "wd[13]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 7
    Warning (13410): Pin "wd[14]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 7
    Warning (13410): Pin "wd[15]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 7
    Warning (13410): Pin "condsOut[0]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 8
    Warning (13410): Pin "condsOut[1]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 8
    Warning (13410): Pin "condsOut[2]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 8
    Warning (13410): Pin "condsOut[3]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 8
    Warning (13410): Pin "condsOut[4]" is stuck at GND File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 8
Info (17049): 68 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/ella/Documents/School/CS3710/cpu/output_files/cpu.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 76 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 2
    Warning (15610): No output dependent on input pin "reset" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 2
    Warning (15610): No output dependent on input pin "ctrl[0]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 3
    Warning (15610): No output dependent on input pin "ctrl[1]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 3
    Warning (15610): No output dependent on input pin "ctrl[2]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 3
    Warning (15610): No output dependent on input pin "ctrl[3]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 3
    Warning (15610): No output dependent on input pin "ctrl[4]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 3
    Warning (15610): No output dependent on input pin "ctrl[5]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 3
    Warning (15610): No output dependent on input pin "ctrl[6]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 3
    Warning (15610): No output dependent on input pin "ctrl[7]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 3
    Warning (15610): No output dependent on input pin "ctrl[8]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 3
    Warning (15610): No output dependent on input pin "ctrl[9]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 3
    Warning (15610): No output dependent on input pin "memdata[0]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "memdata[1]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "memdata[2]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "memdata[3]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "memdata[4]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "memdata[5]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "memdata[6]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "memdata[7]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "memdata[8]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "memdata[9]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "memdata[10]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "memdata[11]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "memdata[12]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "memdata[13]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "memdata[14]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "memdata[15]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "srcAddr[0]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "srcAddr[1]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "srcAddr[2]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "srcAddr[3]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "srcAddr[4]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "srcAddr[5]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "srcAddr[6]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "srcAddr[7]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "srcAddr[8]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "srcAddr[9]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "srcAddr[10]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "srcAddr[11]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "srcAddr[12]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "srcAddr[13]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "srcAddr[14]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "srcAddr[15]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "dstAddr[0]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "dstAddr[1]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "dstAddr[2]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "dstAddr[3]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "dstAddr[4]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "dstAddr[5]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "dstAddr[6]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "dstAddr[7]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "dstAddr[8]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "dstAddr[9]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "dstAddr[10]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "dstAddr[11]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "dstAddr[12]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "dstAddr[13]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "dstAddr[14]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "dstAddr[15]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "imm[0]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "imm[1]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "imm[2]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "imm[3]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "imm[4]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "imm[5]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "imm[6]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "imm[7]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "imm[8]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "imm[9]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "imm[10]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "imm[11]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "imm[12]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "imm[13]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "imm[14]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "imm[15]" File: /home/ella/Documents/School/CS3710/cpu/cpu.v Line: 4
Info (21057): Implemented 114 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 76 input pins
    Info (21059): Implemented 38 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 189 warnings
    Info: Peak virtual memory: 422 megabytes
    Info: Processing ended: Mon Oct 17 23:12:32 2022
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/ella/Documents/School/CS3710/cpu/output_files/cpu.map.smsg.


