<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td>1</td><td><span class="ct">/****************************************************************************\</span></td></tr>
<tr name="2" id="2">
<td>2</td><td><span class="ct"> * PROJECT       : MPC5643L</span></td></tr>
<tr name="3" id="3">
<td>3</td><td><span class="ct"> * FILE          : mpc5643l.h</span></td></tr>
<tr name="4" id="4">
<td>4</td><td><span class="ct"> *</span></td></tr>
<tr name="5" id="5">
<td>5</td><td><span class="ct"> * DESCRIPTION   : This is the header file describing the register</span></td></tr>
<tr name="6" id="6">
<td>6</td><td><span class="ct"> *                 set for the named projects.</span></td></tr>
<tr name="7" id="7">
<td>7</td><td><span class="ct"> *</span></td></tr>
<tr name="8" id="8">
<td>8</td><td><span class="ct"> * COPYRIGHT     : (c) 2009,2010, Freescale Semiconductor &amp; ST Microelectronics</span></td></tr>
<tr name="9" id="9">
<td>9</td><td><span class="ct"> *</span></td></tr>
<tr name="10" id="10">
<td>10</td><td><span class="ct"> * VERSION       : 2.00</span></td></tr>
<tr name="11" id="11">
<td>11</td><td><span class="ct"> * RELEASE DATE  : -not released-</span></td></tr>
<tr name="12" id="12">
<td>12</td><td><span class="ct"> * CREATION DATE : Mon Dec  6 19:30:32 CET 2010</span></td></tr>
<tr name="13" id="13">
<td>13</td><td><span class="ct"> * AUTHOR        : generated from IP-XACT database</span></td></tr>
<tr name="14" id="14">
<td>14</td><td><span class="ct"> * HISTORY       : Preliminary release.</span></td></tr>
<tr name="15" id="15">
<td>15</td><td><span class="ct"> *				 For eTimer, added ETIMER_2 (against mcTIMER2) as a module name</span></td></tr>
<tr name="16" id="16">
<td>16</td><td><span class="ct"> *				 -By RAppID Team(Feb 7, 2011)</span></td></tr>
<tr name="17" id="17">
<td>17</td><td><span class="ct"> *				 : TEST_MC (0x0024) register is added and ME.MER register Test bit (bit 30) added.</span></td></tr>
<tr name="18" id="18">
<td>18</td><td><span class="ct"> *				 -By RAppID Team(Feb 17, 2011)</span></td></tr>
<tr name="19" id="19">
<td>19</td><td><span class="ct"> *				 :Following union added for flexRay module:F_HEADER_t,S_STATUS_t,MB_HEADER_t</span></td></tr>
<tr name="20" id="20">
<td>20</td><td><span class="ct"> *               -By RAppID Team(March 31, 2011)</span></td></tr>
<tr name="21" id="21">
<td>21</td><td><span class="ct">   \****************************************************************************/</span></td></tr>
<tr name="22" id="22">
<td>22</td><td></td></tr>
<tr name="23" id="23">
<td>23</td><td><span class="ct">/*   &gt;&gt;&gt;&gt;  NOTE! this file is auto-generated please do not edit it!  &lt;&lt;&lt;&lt;   */</span></td></tr>
<tr name="24" id="24">
<td>24</td><td></td></tr>
<tr name="25" id="25">
<td>25</td><td><span class="ct">/****************************************************************************\</span></td></tr>
<tr name="26" id="26">
<td>26</td><td><span class="ct"> * Example instantiation and use:</span></td></tr>
<tr name="27" id="27">
<td>27</td><td><span class="ct"> *</span></td></tr>
<tr name="28" id="28">
<td>28</td><td><span class="ct"> *  &lt;MODULE&gt;.&lt;REGISTER&gt;.B.&lt;BIT&gt; = 1;</span></td></tr>
<tr name="29" id="29">
<td>29</td><td><span class="ct"> *  &lt;MODULE&gt;.&lt;REGISTER&gt;.R       = 0x10000000;</span></td></tr>
<tr name="30" id="30">
<td>30</td><td><span class="ct"> *</span></td></tr>
<tr name="31" id="31">
<td>31</td><td><span class="ct">   \****************************************************************************/</span></td></tr>
<tr name="32" id="32">
<td>32</td><td></td></tr>
<tr name="33" id="33">
<td>33</td><td><span class="ct">/*</span></td></tr>
<tr name="34" id="34">
<td>34</td><td><span class="ct"> *  LICENSE:</span></td></tr>
<tr name="35" id="35">
<td>35</td><td><span class="ct"> *  Copyright (c) 2006 Freescale Semiconductor</span></td></tr>
<tr name="36" id="36">
<td>36</td><td><span class="ct"> *</span></td></tr>
<tr name="37" id="37">
<td>37</td><td><span class="ct"> *  Permission is hereby granted, free of charge, to any person</span></td></tr>
<tr name="38" id="38">
<td>38</td><td><span class="ct"> *  obtaining a copy of this software and associated documentation</span></td></tr>
<tr name="39" id="39">
<td>39</td><td><span class="ct"> *  files (the "Software"), to deal in the Software without</span></td></tr>
<tr name="40" id="40">
<td>40</td><td><span class="ct"> *  restriction, including without limitation the rights to use,</span></td></tr>
<tr name="41" id="41">
<td>41</td><td><span class="ct"> *  copy, modify, merge, publish, distribute, sublicense, and/or</span></td></tr>
<tr name="42" id="42">
<td>42</td><td><span class="ct"> *  sell copies of the Software, and to permit persons to whom the</span></td></tr>
<tr name="43" id="43">
<td>43</td><td><span class="ct"> *  Software is furnished to do so, subject to the following</span></td></tr>
<tr name="44" id="44">
<td>44</td><td><span class="ct"> *  conditions:</span></td></tr>
<tr name="45" id="45">
<td>45</td><td><span class="ct"> *</span></td></tr>
<tr name="46" id="46">
<td>46</td><td><span class="ct"> *  The above copyright notice and this permission notice</span></td></tr>
<tr name="47" id="47">
<td>47</td><td><span class="ct"> *  shall be included in all copies or substantial portions</span></td></tr>
<tr name="48" id="48">
<td>48</td><td><span class="ct"> *  of the Software.</span></td></tr>
<tr name="49" id="49">
<td>49</td><td><span class="ct"> *</span></td></tr>
<tr name="50" id="50">
<td>50</td><td><span class="ct"> *  THIS SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,</span></td></tr>
<tr name="51" id="51">
<td>51</td><td><span class="ct"> *  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES</span></td></tr>
<tr name="52" id="52">
<td>52</td><td><span class="ct"> *  OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND</span></td></tr>
<tr name="53" id="53">
<td>53</td><td><span class="ct"> *  NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT</span></td></tr>
<tr name="54" id="54">
<td>54</td><td><span class="ct"> *  HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,</span></td></tr>
<tr name="55" id="55">
<td>55</td><td><span class="ct"> *  WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,</span></td></tr>
<tr name="56" id="56">
<td>56</td><td><span class="ct"> *  OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER</span></td></tr>
<tr name="57" id="57">
<td>57</td><td><span class="ct"> *  DEALINGS IN THE SOFTWARE.</span></td></tr>
<tr name="58" id="58">
<td>58</td><td><span class="ct"> *</span></td></tr>
<tr name="59" id="59">
<td>59</td><td><span class="ct"> */</span></td></tr>
<tr name="60" id="60">
<td>60</td><td></td></tr>
<tr name="61" id="61">
<td>61</td><td><span class="ct">/* MJR 02-Dec-2010:</span></td></tr>
<tr name="62" id="62">
<td>62</td><td><span class="ct">   Changes between the last version for the cut-1 device and this version:</span></td></tr>
<tr name="63" id="63">
<td>63</td><td><span class="ct"></span></td></tr>
<tr name="64" id="64">
<td>64</td><td><span class="ct"> * Added entries for the DCF clients to the Shadow Flash Area</span></td></tr>
<tr name="65" id="65">
<td>65</td><td><span class="ct"> * Fixed field sizes for the block selections in the Flash controller</span></td></tr>
<tr name="66" id="66">
<td>66</td><td><span class="ct"> * Modified WKPU, now have the correctly parameterized block instead generic</span></td></tr>
<tr name="67" id="67">
<td>67</td><td><span class="ct"> * Complete rehaul of the SSCM register structure, specific special test regs</span></td></tr>
<tr name="68" id="68">
<td>68</td><td><span class="ct"> * Fixed some fields in the ME structure, remove of non-existing MC_STANDBY</span></td></tr>
<tr name="69" id="69">
<td>69</td><td><span class="ct"> * Parameterized PLL, now PLL_ON bit is gone (parameter dependent)</span></td></tr>
<tr name="70" id="70">
<td>70</td><td><span class="ct"> * Complete rehaul of the RGM, not have an exact match with parameterization</span></td></tr>
<tr name="71" id="71">
<td>71</td><td><span class="ct"> * Fixed CDATA field in ADC</span></td></tr>
<tr name="72" id="72">
<td>72</td><td><span class="ct"> * Corrected number of FIFO's in LINFlex</span></td></tr>
<tr name="73" id="73">
<td>73</td><td><span class="ct"> * CRC modules allows now one more polynom, adjusted field size of POLYG</span></td></tr>
<tr name="74" id="74">
<td>74</td><td><span class="ct"> * Some FCCU registers have been renamed to use a consistent naming scheme</span></td></tr>
<tr name="75" id="75">
<td>75</td><td><span class="ct">   that avoid naming collisions in the #define based header</span></td></tr>
<tr name="76" id="76">
<td>76</td><td><span class="ct"> * Field corrections in the Sine Wave Generator block</span></td></tr>
<tr name="77" id="77">
<td>77</td><td><span class="ct"> * Added entries for the PFlash Controller</span></td></tr>
<tr name="78" id="78">
<td>78</td><td><span class="ct"> * Fixed MPROT register in the PBRIGDE</span></td></tr>
<tr name="79" id="79">
<td>79</td><td><span class="ct"> * Reflected the DSI functionality in the DSPI, corrected parameterization</span></td></tr>
<tr name="80" id="80">
<td>80</td><td><span class="ct"> * Fixed SMBA in FlexRay</span></td></tr>
<tr name="81" id="81">
<td>81</td><td><span class="ct"> * Many other minor fixes</span></td></tr>
<tr name="82" id="82">
<td>82</td><td><span class="ct"></span></td></tr>
<tr name="83" id="83">
<td>83</td><td><span class="ct">   KNOWN ISSUES:</span></td></tr>
<tr name="84" id="84">
<td>84</td><td><span class="ct"> * Register map of CGM is still not correctly parameterized, removed</span></td></tr>
<tr name="85" id="85">
<td>85</td><td><span class="ct"> * Incorrect modeling of register arrays that have multiple access sizes</span></td></tr>
<tr name="86" id="86">
<td>86</td><td><span class="ct"> * Incorrect modeling of replicated bits with different access types</span></td></tr>
<tr name="87" id="87">
<td>87</td><td><span class="ct"> */</span></td></tr>
<tr name="88" id="88">
<td>88</td><td><span class="pp">#ifndef</span> <a id="88c9" class="tk">_leopard_H_</a>                    <span class="ct">/* prevents multiple inclusions of this file */</span></td></tr>
<tr name="89" id="89">
<td>89</td><td><span class="pp">#define</span> <a id="89c9" class="tk">_leopard_H_</a></td></tr>
<tr name="90" id="90">
<td>90</td><td><span class="pp">#include "typedefs.h"</span></td></tr>
<tr name="91" id="91">
<td>91</td><td><span class="pp">#ifdef</span> <a id="91c8" class="tk">__cplusplus</a></td></tr>
<tr name="92" id="92">
<td>92</td><td></td></tr>
<tr name="93" id="93">
<td>93</td><td><span class="kw">extern</span> "C" <span class="br">{</span></td></tr>
<tr name="94" id="94">
<td>94</td><td></td></tr>
<tr name="95" id="95">
<td>95</td><td><span class="pp">#endif</span></td></tr>
<tr name="96" id="96">
<td>96</td><td></td></tr>
<tr name="97" id="97">
<td>97</td><td><span class="pp">#ifdef</span> <a id="97c8" class="tk">__MWERKS__</a></td></tr>
<tr name="98" id="98">
<td>98</td><td></td></tr>
<tr name="99" id="99">
<td>99</td><td><span class="pp">#pragma</span> <a id="99c9" class="tk">push</a></td></tr>
<tr name="100" id="100">
<td>100</td><td><span class="pp">#pragma</span> <a id="100c9" class="tk">ANSI_strict</a> <a id="100c21" class="tk">off</a></td></tr>
<tr name="101" id="101">
<td>101</td><td></td></tr>
<tr name="102" id="102">
<td>102</td><td><span class="pp">#endif</span></td></tr>
<tr name="103" id="103">
<td>103</td><td></td></tr>
<tr name="104" id="104">
<td>104</td><td>  <span class="ct">// #define USE_FIELD_ALIASES_CFLASH</span></td></tr>
<tr name="105" id="105">
<td>105</td><td>  <span class="ct">// #define USE_FIELD_ALIASES_SIUL</span></td></tr>
<tr name="106" id="106">
<td>106</td><td>  <span class="ct">// #define USE_FIELD_ALIASES_ME</span></td></tr>
<tr name="107" id="107">
<td>107</td><td>  <span class="ct">// #define USE_FIELD_ALIASES_PLLD</span></td></tr>
<tr name="108" id="108">
<td>108</td><td>  <span class="ct">// #define USE_FIELD_ALIASES_CMU</span></td></tr>
<tr name="109" id="109">
<td>109</td><td>  <span class="ct">// #define USE_FIELD_ALIASES_RGM</span></td></tr>
<tr name="110" id="110">
<td>110</td><td>  <span class="ct">// #define USE_FIELD_ALIASES_ADC</span></td></tr>
<tr name="111" id="111">
<td>111</td><td>  <span class="ct">// #define USE_FIELD_ALIASES_CTU</span></td></tr>
<tr name="112" id="112">
<td>112</td><td>  <span class="ct">// #define USE_FIELD_ALIASES_mcTIMER</span></td></tr>
<tr name="113" id="113">
<td>113</td><td>  <span class="ct">// #define USE_FIELD_ALIASES_mcPWM</span></td></tr>
<tr name="114" id="114">
<td>114</td><td>  <span class="ct">// #define USE_FIELD_ALIASES_LINFLEX</span></td></tr>
<tr name="115" id="115">
<td>115</td><td>  <span class="ct">// #define USE_FIELD_ALIASES_SPP_MCM</span></td></tr>
<tr name="116" id="116">
<td>116</td><td>  <span class="ct">// #define USE_FIELD_ALIASES_SPP_DMA2</span></td></tr>
<tr name="117" id="117">
<td>117</td><td>  <span class="ct">// #define USE_FIELD_ALIASES_INTC</span></td></tr>
<tr name="118" id="118">
<td>118</td><td>  <span class="ct">// #define USE_FIELD_ALIASES_DSPI</span></td></tr>
<tr name="119" id="119">
<td>119</td><td>  <span class="ct">// #define USE_FIELD_ALIASES_FLEXCAN</span></td></tr>
<tr name="120" id="120">
<td>120</td><td>  <span class="ct">// #define USE_FIELD_ALIASES_FR</span></td></tr>
<tr name="121" id="121">
<td>121</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="122" id="122">
<td>122</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="123" id="123">
<td>123</td><td>  <span class="ct">/* Global definitions and aliases */</span></td></tr>
<tr name="124" id="124">
<td>124</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="125" id="125">
<td>125</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="126" id="126">
<td>126</td><td></td></tr>
<tr name="127" id="127">
<td>127</td><td>  <span class="ct">/*</span></td></tr>
<tr name="128" id="128">
<td>128</td><td><span class="ct">     Platform blocks that are only accessible by the second core (core 1) when</span></td></tr>
<tr name="129" id="129">
<td>129</td><td><span class="ct">     the device is in DPM mode. The block definition is equivalent to the one</span></td></tr>
<tr name="130" id="130">
<td>130</td><td><span class="ct">     for the first core (core 0) and reuses the related block structure.</span></td></tr>
<tr name="131" id="131">
<td>131</td><td><span class="ct"></span></td></tr>
<tr name="132" id="132">
<td>132</td><td><span class="ct">     NOTE: the &lt;block_name&gt;_1 defines are the preferred method for programming</span></td></tr>
<tr name="133" id="133">
<td>133</td><td><span class="ct">   */</span></td></tr>
<tr name="134" id="134">
<td>134</td><td><span class="pp">#define</span> <a id="134c9" class="tk">PBRIDGE_1</a>                      (<a id="134c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="134c52" class="tk">PBRIDGE_tag</a><a id="134c63" class="tk">*</a>) 0x8FF00000UL)</td></tr>
<tr name="135" id="135">
<td>135</td><td><span class="pp">#define</span> <a id="135c9" class="tk">MAX_1</a>                          (<a id="135c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="135c52" class="tk">MAX_tag</a><a id="135c59" class="tk">*</a>) 0x8FF04000UL)</td></tr>
<tr name="136" id="136">
<td>136</td><td><span class="pp">#define</span> <a id="136c9" class="tk">MPU_1</a>                          (<a id="136c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="136c52" class="tk">MPU_tag</a><a id="136c59" class="tk">*</a>) 0x8FF10000UL)</td></tr>
<tr name="137" id="137">
<td>137</td><td><span class="pp">#define</span> <a id="137c9" class="tk">SEMA4_1</a>                        (<a id="137c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="137c52" class="tk">SEMA4_tag</a><a id="137c61" class="tk">*</a>) 0x8FF24000UL)</td></tr>
<tr name="138" id="138">
<td>138</td><td><span class="pp">#define</span> <a id="138c9" class="tk">SWT_1</a>                          (<a id="138c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="138c52" class="tk">SWT_tag</a><a id="138c59" class="tk">*</a>) 0x8FF38000UL)</td></tr>
<tr name="139" id="139">
<td>139</td><td><span class="pp">#define</span> <a id="139c9" class="tk">STM_1</a>                          (<a id="139c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="139c52" class="tk">STM_tag</a><a id="139c59" class="tk">*</a>) 0x8FF3C000UL)</td></tr>
<tr name="140" id="140">
<td>140</td><td><span class="pp">#define</span> <a id="140c9" class="tk">SPP_MCM_1</a>                      (<a id="140c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="140c52" class="tk">SPP_MCM_tag</a><a id="140c63" class="tk">*</a>) 0x8FF40000UL)</td></tr>
<tr name="141" id="141">
<td>141</td><td><span class="pp">#define</span> <a id="141c9" class="tk">SPP_DMA2_1</a>                     (<a id="141c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="141c52" class="tk">SPP_DMA2_tag</a><a id="141c64" class="tk">*</a>) 0x8FF44000UL)</td></tr>
<tr name="142" id="142">
<td>142</td><td><span class="pp">#define</span> <a id="142c9" class="tk">INTC_1</a>                         (<a id="142c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="142c52" class="tk">INTC_tag</a><a id="142c60" class="tk">*</a>) 0x8FF48000UL)</td></tr>
<tr name="143" id="143">
<td>143</td><td></td></tr>
<tr name="144" id="144">
<td>144</td><td>  <span class="ct">/*</span></td></tr>
<tr name="145" id="145">
<td>145</td><td><span class="ct">     Platform blocks that are only accessible by the second core (core 1) when</span></td></tr>
<tr name="146" id="146">
<td>146</td><td><span class="ct">     the device is in DPM mode. The block definition is equivalent to the one</span></td></tr>
<tr name="147" id="147">
<td>147</td><td><span class="ct">     for the first core (core 0) and reuses the related block structure.</span></td></tr>
<tr name="148" id="148">
<td>148</td><td><span class="ct"></span></td></tr>
<tr name="149" id="149">
<td>149</td><td><span class="ct">     NOTE: the &lt;block_name&gt;_DPM defines are deprecated, use &lt;block_name&gt;_1 for</span></td></tr>
<tr name="150" id="150">
<td>150</td><td><span class="ct">     programming the corresponding blocks for new code instead.</span></td></tr>
<tr name="151" id="151">
<td>151</td><td><span class="ct">   */</span></td></tr>
<tr name="152" id="152">
<td>152</td><td><span class="pp">#define</span> <a id="152c9" class="tk">PBRIDGE_DPM</a>                    <a id="152c40" class="tk">PBRIDGE_1</a></td></tr>
<tr name="153" id="153">
<td>153</td><td><span class="pp">#define</span> <a id="153c9" class="tk">MAX_DPM</a>                        <a id="153c40" class="tk">MAX_1</a></td></tr>
<tr name="154" id="154">
<td>154</td><td><span class="pp">#define</span> <a id="154c9" class="tk">MPU_DPM</a>                        <a id="154c40" class="tk">MPU_1</a></td></tr>
<tr name="155" id="155">
<td>155</td><td><span class="pp">#define</span> <a id="155c9" class="tk">SEMA4_DPM</a>                      <a id="155c40" class="tk">SEMA4_1</a></td></tr>
<tr name="156" id="156">
<td>156</td><td><span class="pp">#define</span> <a id="156c9" class="tk">SWT_DPM</a>                        <a id="156c40" class="tk">SWT_1</a></td></tr>
<tr name="157" id="157">
<td>157</td><td><span class="pp">#define</span> <a id="157c9" class="tk">STM_DPM</a>                        <a id="157c40" class="tk">STM_1</a></td></tr>
<tr name="158" id="158">
<td>158</td><td><span class="pp">#define</span> <a id="158c9" class="tk">SPP_MCM_DPM</a>                    <a id="158c40" class="tk">SPP_MCM_1</a></td></tr>
<tr name="159" id="159">
<td>159</td><td><span class="pp">#define</span> <a id="159c9" class="tk">SPP_DMA2_DPM</a>                   <a id="159c40" class="tk">SPP_DMA2_1</a></td></tr>
<tr name="160" id="160">
<td>160</td><td><span class="pp">#define</span> <a id="160c9" class="tk">INTC_DPM</a>                       <a id="160c40" class="tk">INTC_1</a></td></tr>
<tr name="161" id="161">
<td>161</td><td></td></tr>
<tr name="162" id="162">
<td>162</td><td>  <span class="ct">/* Aliases for Pictus Module names */</span></td></tr>
<tr name="163" id="163">
<td>163</td><td><span class="pp">#define</span> <a id="163c9" class="tk">CAN_0</a>                          <a id="163c40" class="tk">FLEXCAN_A</a></td></tr>
<tr name="164" id="164">
<td>164</td><td><span class="pp">#define</span> <a id="164c9" class="tk">CAN_1</a>                          <a id="164c40" class="tk">FLEXCAN_B</a></td></tr>
<tr name="165" id="165">
<td>165</td><td><span class="pp">#define</span> <a id="165c9" class="tk">CTU_0</a>                          <a id="165c40" class="tk">CTU</a></td></tr>
<tr name="166" id="166">
<td>166</td><td><span class="pp">#define</span> <a id="166c9" class="tk">DFLASH</a>                         <a id="166c40" class="tk">CRC</a></td></tr>
<tr name="167" id="167">
<td>167</td><td><span class="pp">#define</span> <a id="167c9" class="tk">DMAMUX</a>                         <a id="167c40" class="tk">DMA_CH_MUX</a></td></tr>
<tr name="168" id="168">
<td>168</td><td><span class="pp">#define</span> <a id="168c9" class="tk">DSPI_0</a>                         <a id="168c40" class="tk">DSPI_A</a></td></tr>
<tr name="169" id="169">
<td>169</td><td><span class="pp">#define</span> <a id="169c9" class="tk">DSPI_1</a>                         <a id="169c40" class="tk">DSPI_B</a></td></tr>
<tr name="170" id="170">
<td>170</td><td><span class="pp">#define</span> <a id="170c9" class="tk">DSPI_2</a>                         <a id="170c40" class="tk">DSPI_C</a></td></tr>
<tr name="171" id="171">
<td>171</td><td><span class="pp">#define</span> <a id="171c9" class="tk">EDMA</a>                           <a id="171c40" class="tk">SPP_DMA2</a></td></tr>
<tr name="172" id="172">
<td>172</td><td><span class="pp">#define</span> <a id="172c9" class="tk">ETIMER_0</a>                       <a id="172c40" class="tk">mcTIMER0</a></td></tr>
<tr name="173" id="173">
<td>173</td><td><span class="pp">#define</span> <a id="173c9" class="tk">ETIMER_1</a>                       <a id="173c40" class="tk">mcTIMER1</a></td></tr>
<tr name="174" id="174">
<td>174</td><td><span class="pp">#define</span> <a id="174c9" class="tk">ETIMER_2</a>                       <a id="174c40" class="tk">mcTIMER2</a></td></tr>
<tr name="175" id="175">
<td>175</td><td><span class="pp">#define</span> <a id="175c9" class="tk">FLEXPWM_0</a>                      <a id="175c40" class="tk">mcPWM_A</a></td></tr>
<tr name="176" id="176">
<td>176</td><td><span class="pp">#define</span> <a id="176c9" class="tk">FLEXPWM_1</a>                      <a id="176c40" class="tk">mcPWM_B</a></td></tr>
<tr name="177" id="177">
<td>177</td><td><span class="pp">#define</span> <a id="177c9" class="tk">LINFLEX_0</a>                      <a id="177c40" class="tk">LINFLEX0</a></td></tr>
<tr name="178" id="178">
<td>178</td><td><span class="pp">#define</span> <a id="178c9" class="tk">LINFLEX_1</a>                      <a id="178c40" class="tk">LINFLEX1</a></td></tr>
<tr name="179" id="179">
<td>179</td><td><span class="pp">#define</span> <a id="179c9" class="tk">MCM_</a>                           <a id="179c40" class="tk">SPP_MCM</a></td></tr>
<tr name="180" id="180">
<td>180</td><td><span class="pp">#define</span> <a id="180c9" class="tk">PIT</a>                            <a id="180c40" class="tk">PIT_RTI</a></td></tr>
<tr name="181" id="181">
<td>181</td><td><span class="pp">#define</span> <a id="181c9" class="tk">SIU</a>                            <a id="181c40" class="tk">SIUL</a></td></tr>
<tr name="182" id="182">
<td>182</td><td><span class="pp">#define</span> <a id="182c9" class="tk">WKUP</a>                           <a id="182c40" class="tk">WKPU</a></td></tr>
<tr name="183" id="183">
<td>183</td><td><span class="pp">#define</span> <a id="183c9" class="tk">ADC_0</a>                          <a id="183c40" class="tk">ADC0</a></td></tr>
<tr name="184" id="184">
<td>184</td><td><span class="pp">#define</span> <a id="184c9" class="tk">ADC_1</a>                          <a id="184c40" class="tk">ADC1</a></td></tr>
<tr name="185" id="185">
<td>185</td><td></td></tr>
<tr name="186" id="186">
<td>186</td><td>  <span class="ct">/* Other Aliases */</span></td></tr>
<tr name="187" id="187">
<td>187</td><td><span class="pp">#define</span> <a id="187c9" class="tk">AIPS_DPM</a>                       <a id="187c40" class="tk">PBRIDGE_1</a></td></tr>
<tr name="188" id="188">
<td>188</td><td><span class="pp">#define</span> <a id="188c9" class="tk">AIPS_1</a>                         <a id="188c40" class="tk">PBRIDGE_1</a></td></tr>
<tr name="189" id="189">
<td>189</td><td><span class="pp">#define</span> <a id="189c9" class="tk">AIPS</a>                           <a id="189c40" class="tk">PBRIDGE</a></td></tr>
<tr name="190" id="190">
<td>190</td><td></td></tr>
<tr name="191" id="191">
<td>191</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="192" id="192">
<td>192</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="193" id="193">
<td>193</td><td>  <span class="ct">/* Module: CFLASH_SHADOW  */</span></td></tr>
<tr name="194" id="194">
<td>194</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="195" id="195">
<td>195</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="196" id="196">
<td>196</td><td></td></tr>
<tr name="197" id="197">
<td>197</td><td>  <span class="ct">/* Register layout for all registers DCF_RECORDx ... */</span></td></tr>
<tr name="198" id="198">
<td>198</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="199" id="199">
<td>199</td><td>    <a id="199c5" class="tk">vuint32_t</a> <a id="199c15" class="tk">R</a>;</td></tr>
<tr name="200" id="200">
<td>200</td><td>  <span class="br">}</span> <a id="200c5" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a>;</td></tr>
<tr name="201" id="201">
<td>201</td><td></td></tr>
<tr name="202" id="202">
<td>202</td><td>  <span class="ct">/* Register layout for all registers DCF_RECORDy ... */</span></td></tr>
<tr name="203" id="203">
<td>203</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="204" id="204">
<td>204</td><td>    <a id="204c5" class="tk">vuint32_t</a> <a id="204c15" class="tk">R</a>;</td></tr>
<tr name="205" id="205">
<td>205</td><td>  <span class="br">}</span> <a id="205c5" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a>;</td></tr>
<tr name="206" id="206">
<td>206</td><td></td></tr>
<tr name="207" id="207">
<td>207</td><td>  <span class="ct">/* Register layout for all registers NVPWD ... */</span></td></tr>
<tr name="208" id="208">
<td>208</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* NVPWD0-1 - Non Volatile Private Censorship PassWorD Register */</span></td></tr>
<tr name="209" id="209">
<td>209</td><td>    <a id="209c5" class="tk">vuint32_t</a> <a id="209c15" class="tk">R</a>;</td></tr>
<tr name="210" id="210">
<td>210</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="211" id="211">
<td>211</td><td>      <a id="211c7" class="tk">vuint32_t</a> <a id="211c17" class="tk">PWD</a><a id="211c20" class="tk">:</a>32;                <span class="ct">/* PassWorD */</span></td></tr>
<tr name="212" id="212">
<td>212</td><td>    <span class="br">}</span> <a id="212c7" class="tk">B</a>;</td></tr>
<tr name="213" id="213">
<td>213</td><td>  <span class="br">}</span> <a id="213c5" class="tk">CFLASH_SHADOW_NVPWD_32B_tag</a>;</td></tr>
<tr name="214" id="214">
<td>214</td><td></td></tr>
<tr name="215" id="215">
<td>215</td><td>  <span class="ct">/* Register layout for all registers NVSCI ... */</span></td></tr>
<tr name="216" id="216">
<td>216</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* NVSCI - Non Volatile System Censoring Information Register */</span></td></tr>
<tr name="217" id="217">
<td>217</td><td>    <a id="217c5" class="tk">vuint32_t</a> <a id="217c15" class="tk">R</a>;</td></tr>
<tr name="218" id="218">
<td>218</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="219" id="219">
<td>219</td><td>      <a id="219c7" class="tk">vuint32_t</a> <a id="219c17" class="tk">SC</a><a id="219c19" class="tk">:</a>16;                 <span class="ct">/* Serial Censorship Control Word */</span></td></tr>
<tr name="220" id="220">
<td>220</td><td>      <a id="220c7" class="tk">vuint32_t</a> <a id="220c17" class="tk">CW</a><a id="220c19" class="tk">:</a>16;                 <span class="ct">/* Censorship Control Word */</span></td></tr>
<tr name="221" id="221">
<td>221</td><td>    <span class="br">}</span> <a id="221c7" class="tk">B</a>;</td></tr>
<tr name="222" id="222">
<td>222</td><td>  <span class="br">}</span> <a id="222c5" class="tk">CFLASH_SHADOW_NVSCI_32B_tag</a>;</td></tr>
<tr name="223" id="223">
<td>223</td><td></td></tr>
<tr name="224" id="224">
<td>224</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Non Volatile LML Default Value */</span></td></tr>
<tr name="225" id="225">
<td>225</td><td>    <a id="225c5" class="tk">vuint32_t</a> <a id="225c15" class="tk">R</a>;</td></tr>
<tr name="226" id="226">
<td>226</td><td>  <span class="br">}</span> <a id="226c5" class="tk">CFLASH_SHADOW_NVLML_32B_tag</a>;</td></tr>
<tr name="227" id="227">
<td>227</td><td></td></tr>
<tr name="228" id="228">
<td>228</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Non Volatile HBL Default Value */</span></td></tr>
<tr name="229" id="229">
<td>229</td><td>    <a id="229c5" class="tk">vuint32_t</a> <a id="229c15" class="tk">R</a>;</td></tr>
<tr name="230" id="230">
<td>230</td><td>  <span class="br">}</span> <a id="230c5" class="tk">CFLASH_SHADOW_NVHBL_32B_tag</a>;</td></tr>
<tr name="231" id="231">
<td>231</td><td></td></tr>
<tr name="232" id="232">
<td>232</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Non Volatile SLL Default Value */</span></td></tr>
<tr name="233" id="233">
<td>233</td><td>    <a id="233c5" class="tk">vuint32_t</a> <a id="233c15" class="tk">R</a>;</td></tr>
<tr name="234" id="234">
<td>234</td><td>  <span class="br">}</span> <a id="234c5" class="tk">CFLASH_SHADOW_NVSLL_32B_tag</a>;</td></tr>
<tr name="235" id="235">
<td>235</td><td></td></tr>
<tr name="236" id="236">
<td>236</td><td>  <span class="ct">/* Register layout for all registers NVBIU ... */</span></td></tr>
<tr name="237" id="237">
<td>237</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Non Volatile Bus Interface Unit Register */</span></td></tr>
<tr name="238" id="238">
<td>238</td><td>    <a id="238c5" class="tk">vuint32_t</a> <a id="238c15" class="tk">R</a>;</td></tr>
<tr name="239" id="239">
<td>239</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="240" id="240">
<td>240</td><td>      <a id="240c7" class="tk">vuint32_t</a> <a id="240c17" class="tk">BI</a><a id="240c19" class="tk">:</a>32;                 <span class="ct">/* Bus interface Unit */</span></td></tr>
<tr name="241" id="241">
<td>241</td><td>    <span class="br">}</span> <a id="241c7" class="tk">B</a>;</td></tr>
<tr name="242" id="242">
<td>242</td><td>  <span class="br">}</span> <a id="242c5" class="tk">CFLASH_SHADOW_NVBIU_32B_tag</a>;</td></tr>
<tr name="243" id="243">
<td>243</td><td></td></tr>
<tr name="244" id="244">
<td>244</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* NVUSRO - Non Volatile USeR Options Register */</span></td></tr>
<tr name="245" id="245">
<td>245</td><td>    <a id="245c5" class="tk">vuint32_t</a> <a id="245c15" class="tk">R</a>;</td></tr>
<tr name="246" id="246">
<td>246</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="247" id="247">
<td>247</td><td>      <a id="247c7" class="tk">vuint32_t</a> <a id="247c17" class="tk">UO</a><a id="247c19" class="tk">:</a>32;                 <span class="ct">/* User Options */</span></td></tr>
<tr name="248" id="248">
<td>248</td><td>    <span class="br">}</span> <a id="248c7" class="tk">B</a>;</td></tr>
<tr name="249" id="249">
<td>249</td><td>  <span class="br">}</span> <a id="249c5" class="tk">CFLASH_SHADOW_NVUSRO_32B_tag</a>;</td></tr>
<tr name="250" id="250">
<td>250</td><td></td></tr>
<tr name="251" id="251">
<td>251</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="251c18" class="tk">CFLASH_SHADOW_DCF_AREA_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="252" id="252">
<td>252</td><td>    <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="253" id="253">
<td>253</td><td>    <a id="253c5" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="253c39" class="tk">DCF_RECORDx</a>;<span class="ct">/* relative offset: 0x0000 */</span></td></tr>
<tr name="254" id="254">
<td>254</td><td></td></tr>
<tr name="255" id="255">
<td>255</td><td>    <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="256" id="256">
<td>256</td><td>    <a id="256c5" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="256c39" class="tk">DCF_RECORDy</a>;<span class="ct">/* relative offset: 0x0004 */</span></td></tr>
<tr name="257" id="257">
<td>257</td><td>    <a id="257c5" class="tk">int8_t</a> <a id="257c12" class="tk">CFLASH_SHADOW_DCF_AREA_reserved_0008</a>[8];</td></tr>
<tr name="258" id="258">
<td>258</td><td>  <span class="br">}</span> <a id="258c5" class="tk">CFLASH_SHADOW_DCF_AREA_tag</a>;</td></tr>
<tr name="259" id="259">
<td>259</td><td></td></tr>
<tr name="260" id="260">
<td>260</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="260c18" class="tk">CFLASH_SHADOW_BIU_DEFAULTS_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="261" id="261">
<td>261</td><td>    <span class="ct">/* Non Volatile Bus Interface Unit Register */</span></td></tr>
<tr name="262" id="262">
<td>262</td><td>    <a id="262c5" class="tk">CFLASH_SHADOW_NVBIU_32B_tag</a> <a id="262c33" class="tk">NVBIU</a>; <span class="ct">/* relative offset: 0x0000 */</span></td></tr>
<tr name="263" id="263">
<td>263</td><td>    <a id="263c5" class="tk">int8_t</a> <a id="263c12" class="tk">CFLASH_SHADOW_BIU_DEFAULTS_reserved_0004</a>[4];</td></tr>
<tr name="264" id="264">
<td>264</td><td>  <span class="br">}</span> <a id="264c5" class="tk">CFLASH_SHADOW_BIU_DEFAULTS_tag</a>;</td></tr>
<tr name="265" id="265">
<td>265</td><td></td></tr>
<tr name="266" id="266">
<td>266</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="266c18" class="tk">CFLASH_SHADOW_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="267" id="267">
<td>267</td><td>    <a id="267c5" class="tk">int8_t</a> <a id="267c12" class="tk">CFLASH_SHADOW_reserved_0000</a>[16];</td></tr>
<tr name="268" id="268">
<td>268</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="269" id="269">
<td>269</td><td>      <span class="ct">/*  Register set DCF_AREA */</span></td></tr>
<tr name="270" id="270">
<td>270</td><td>      <a id="270c7" class="tk">CFLASH_SHADOW_DCF_AREA_tag</a> <a id="270c34" class="tk">DCF_AREA</a>[128];<span class="ct">/* offset: 0x0010  (0x0010 x 128) */</span></td></tr>
<tr name="271" id="271">
<td>271</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="272" id="272">
<td>272</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="273" id="273">
<td>273</td><td>        <a id="273c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="273c43" class="tk">DCF_RECORD0x</a>;<span class="ct">/* offset: 0x0010 size: 32 bit */</span></td></tr>
<tr name="274" id="274">
<td>274</td><td></td></tr>
<tr name="275" id="275">
<td>275</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="276" id="276">
<td>276</td><td>        <a id="276c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="276c43" class="tk">DCF_RECORD0y</a>;<span class="ct">/* offset: 0x0014 size: 32 bit */</span></td></tr>
<tr name="277" id="277">
<td>277</td><td>        <a id="277c9" class="tk">int8_t</a> <a id="277c16" class="tk">CFLASH_SHADOW_reserved_0018_I1</a>[8];</td></tr>
<tr name="278" id="278">
<td>278</td><td></td></tr>
<tr name="279" id="279">
<td>279</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="280" id="280">
<td>280</td><td>        <a id="280c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="280c43" class="tk">DCF_RECORD1x</a>;<span class="ct">/* offset: 0x0020 size: 32 bit */</span></td></tr>
<tr name="281" id="281">
<td>281</td><td></td></tr>
<tr name="282" id="282">
<td>282</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="283" id="283">
<td>283</td><td>        <a id="283c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="283c43" class="tk">DCF_RECORD1y</a>;<span class="ct">/* offset: 0x0024 size: 32 bit */</span></td></tr>
<tr name="284" id="284">
<td>284</td><td>        <a id="284c9" class="tk">int8_t</a> <a id="284c16" class="tk">CFLASH_SHADOW_reserved_0028_I1</a>[8];</td></tr>
<tr name="285" id="285">
<td>285</td><td></td></tr>
<tr name="286" id="286">
<td>286</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="287" id="287">
<td>287</td><td>        <a id="287c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="287c43" class="tk">DCF_RECORD2x</a>;<span class="ct">/* offset: 0x0030 size: 32 bit */</span></td></tr>
<tr name="288" id="288">
<td>288</td><td></td></tr>
<tr name="289" id="289">
<td>289</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="290" id="290">
<td>290</td><td>        <a id="290c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="290c43" class="tk">DCF_RECORD2y</a>;<span class="ct">/* offset: 0x0034 size: 32 bit */</span></td></tr>
<tr name="291" id="291">
<td>291</td><td>        <a id="291c9" class="tk">int8_t</a> <a id="291c16" class="tk">CFLASH_SHADOW_reserved_0038_I1</a>[8];</td></tr>
<tr name="292" id="292">
<td>292</td><td></td></tr>
<tr name="293" id="293">
<td>293</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="294" id="294">
<td>294</td><td>        <a id="294c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="294c43" class="tk">DCF_RECORD3x</a>;<span class="ct">/* offset: 0x0040 size: 32 bit */</span></td></tr>
<tr name="295" id="295">
<td>295</td><td></td></tr>
<tr name="296" id="296">
<td>296</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="297" id="297">
<td>297</td><td>        <a id="297c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="297c43" class="tk">DCF_RECORD3y</a>;<span class="ct">/* offset: 0x0044 size: 32 bit */</span></td></tr>
<tr name="298" id="298">
<td>298</td><td>        <a id="298c9" class="tk">int8_t</a> <a id="298c16" class="tk">CFLASH_SHADOW_reserved_0048_I1</a>[8];</td></tr>
<tr name="299" id="299">
<td>299</td><td></td></tr>
<tr name="300" id="300">
<td>300</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="301" id="301">
<td>301</td><td>        <a id="301c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="301c43" class="tk">DCF_RECORD4x</a>;<span class="ct">/* offset: 0x0050 size: 32 bit */</span></td></tr>
<tr name="302" id="302">
<td>302</td><td></td></tr>
<tr name="303" id="303">
<td>303</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="304" id="304">
<td>304</td><td>        <a id="304c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="304c43" class="tk">DCF_RECORD4y</a>;<span class="ct">/* offset: 0x0054 size: 32 bit */</span></td></tr>
<tr name="305" id="305">
<td>305</td><td>        <a id="305c9" class="tk">int8_t</a> <a id="305c16" class="tk">CFLASH_SHADOW_reserved_0058_I1</a>[8];</td></tr>
<tr name="306" id="306">
<td>306</td><td></td></tr>
<tr name="307" id="307">
<td>307</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="308" id="308">
<td>308</td><td>        <a id="308c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="308c43" class="tk">DCF_RECORD5x</a>;<span class="ct">/* offset: 0x0060 size: 32 bit */</span></td></tr>
<tr name="309" id="309">
<td>309</td><td></td></tr>
<tr name="310" id="310">
<td>310</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="311" id="311">
<td>311</td><td>        <a id="311c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="311c43" class="tk">DCF_RECORD5y</a>;<span class="ct">/* offset: 0x0064 size: 32 bit */</span></td></tr>
<tr name="312" id="312">
<td>312</td><td>        <a id="312c9" class="tk">int8_t</a> <a id="312c16" class="tk">CFLASH_SHADOW_reserved_0068_I1</a>[8];</td></tr>
<tr name="313" id="313">
<td>313</td><td></td></tr>
<tr name="314" id="314">
<td>314</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="315" id="315">
<td>315</td><td>        <a id="315c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="315c43" class="tk">DCF_RECORD6x</a>;<span class="ct">/* offset: 0x0070 size: 32 bit */</span></td></tr>
<tr name="316" id="316">
<td>316</td><td></td></tr>
<tr name="317" id="317">
<td>317</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="318" id="318">
<td>318</td><td>        <a id="318c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="318c43" class="tk">DCF_RECORD6y</a>;<span class="ct">/* offset: 0x0074 size: 32 bit */</span></td></tr>
<tr name="319" id="319">
<td>319</td><td>        <a id="319c9" class="tk">int8_t</a> <a id="319c16" class="tk">CFLASH_SHADOW_reserved_0078_I1</a>[8];</td></tr>
<tr name="320" id="320">
<td>320</td><td></td></tr>
<tr name="321" id="321">
<td>321</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="322" id="322">
<td>322</td><td>        <a id="322c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="322c43" class="tk">DCF_RECORD7x</a>;<span class="ct">/* offset: 0x0080 size: 32 bit */</span></td></tr>
<tr name="323" id="323">
<td>323</td><td></td></tr>
<tr name="324" id="324">
<td>324</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="325" id="325">
<td>325</td><td>        <a id="325c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="325c43" class="tk">DCF_RECORD7y</a>;<span class="ct">/* offset: 0x0084 size: 32 bit */</span></td></tr>
<tr name="326" id="326">
<td>326</td><td>        <a id="326c9" class="tk">int8_t</a> <a id="326c16" class="tk">CFLASH_SHADOW_reserved_0088_I1</a>[8];</td></tr>
<tr name="327" id="327">
<td>327</td><td></td></tr>
<tr name="328" id="328">
<td>328</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="329" id="329">
<td>329</td><td>        <a id="329c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="329c43" class="tk">DCF_RECORD8x</a>;<span class="ct">/* offset: 0x0090 size: 32 bit */</span></td></tr>
<tr name="330" id="330">
<td>330</td><td></td></tr>
<tr name="331" id="331">
<td>331</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="332" id="332">
<td>332</td><td>        <a id="332c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="332c43" class="tk">DCF_RECORD8y</a>;<span class="ct">/* offset: 0x0094 size: 32 bit */</span></td></tr>
<tr name="333" id="333">
<td>333</td><td>        <a id="333c9" class="tk">int8_t</a> <a id="333c16" class="tk">CFLASH_SHADOW_reserved_0098_I1</a>[8];</td></tr>
<tr name="334" id="334">
<td>334</td><td></td></tr>
<tr name="335" id="335">
<td>335</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="336" id="336">
<td>336</td><td>        <a id="336c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="336c43" class="tk">DCF_RECORD9x</a>;<span class="ct">/* offset: 0x00A0 size: 32 bit */</span></td></tr>
<tr name="337" id="337">
<td>337</td><td></td></tr>
<tr name="338" id="338">
<td>338</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="339" id="339">
<td>339</td><td>        <a id="339c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="339c43" class="tk">DCF_RECORD9y</a>;<span class="ct">/* offset: 0x00A4 size: 32 bit */</span></td></tr>
<tr name="340" id="340">
<td>340</td><td>        <a id="340c9" class="tk">int8_t</a> <a id="340c16" class="tk">CFLASH_SHADOW_reserved_00A8_I1</a>[8];</td></tr>
<tr name="341" id="341">
<td>341</td><td></td></tr>
<tr name="342" id="342">
<td>342</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="343" id="343">
<td>343</td><td>        <a id="343c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="343c43" class="tk">DCF_RECORD10x</a>;<span class="ct">/* offset: 0x00B0 size: 32 bit */</span></td></tr>
<tr name="344" id="344">
<td>344</td><td></td></tr>
<tr name="345" id="345">
<td>345</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="346" id="346">
<td>346</td><td>        <a id="346c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="346c43" class="tk">DCF_RECORD10y</a>;<span class="ct">/* offset: 0x00B4 size: 32 bit */</span></td></tr>
<tr name="347" id="347">
<td>347</td><td>        <a id="347c9" class="tk">int8_t</a> <a id="347c16" class="tk">CFLASH_SHADOW_reserved_00B8_I1</a>[8];</td></tr>
<tr name="348" id="348">
<td>348</td><td></td></tr>
<tr name="349" id="349">
<td>349</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="350" id="350">
<td>350</td><td>        <a id="350c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="350c43" class="tk">DCF_RECORD11x</a>;<span class="ct">/* offset: 0x00C0 size: 32 bit */</span></td></tr>
<tr name="351" id="351">
<td>351</td><td></td></tr>
<tr name="352" id="352">
<td>352</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="353" id="353">
<td>353</td><td>        <a id="353c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="353c43" class="tk">DCF_RECORD11y</a>;<span class="ct">/* offset: 0x00C4 size: 32 bit */</span></td></tr>
<tr name="354" id="354">
<td>354</td><td>        <a id="354c9" class="tk">int8_t</a> <a id="354c16" class="tk">CFLASH_SHADOW_reserved_00C8_I1</a>[8];</td></tr>
<tr name="355" id="355">
<td>355</td><td></td></tr>
<tr name="356" id="356">
<td>356</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="357" id="357">
<td>357</td><td>        <a id="357c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="357c43" class="tk">DCF_RECORD12x</a>;<span class="ct">/* offset: 0x00D0 size: 32 bit */</span></td></tr>
<tr name="358" id="358">
<td>358</td><td></td></tr>
<tr name="359" id="359">
<td>359</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="360" id="360">
<td>360</td><td>        <a id="360c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="360c43" class="tk">DCF_RECORD12y</a>;<span class="ct">/* offset: 0x00D4 size: 32 bit */</span></td></tr>
<tr name="361" id="361">
<td>361</td><td>        <a id="361c9" class="tk">int8_t</a> <a id="361c16" class="tk">CFLASH_SHADOW_reserved_00D8_I1</a>[8];</td></tr>
<tr name="362" id="362">
<td>362</td><td></td></tr>
<tr name="363" id="363">
<td>363</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="364" id="364">
<td>364</td><td>        <a id="364c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="364c43" class="tk">DCF_RECORD13x</a>;<span class="ct">/* offset: 0x00E0 size: 32 bit */</span></td></tr>
<tr name="365" id="365">
<td>365</td><td></td></tr>
<tr name="366" id="366">
<td>366</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="367" id="367">
<td>367</td><td>        <a id="367c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="367c43" class="tk">DCF_RECORD13y</a>;<span class="ct">/* offset: 0x00E4 size: 32 bit */</span></td></tr>
<tr name="368" id="368">
<td>368</td><td>        <a id="368c9" class="tk">int8_t</a> <a id="368c16" class="tk">CFLASH_SHADOW_reserved_00E8_I1</a>[8];</td></tr>
<tr name="369" id="369">
<td>369</td><td></td></tr>
<tr name="370" id="370">
<td>370</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="371" id="371">
<td>371</td><td>        <a id="371c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="371c43" class="tk">DCF_RECORD14x</a>;<span class="ct">/* offset: 0x00F0 size: 32 bit */</span></td></tr>
<tr name="372" id="372">
<td>372</td><td></td></tr>
<tr name="373" id="373">
<td>373</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="374" id="374">
<td>374</td><td>        <a id="374c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="374c43" class="tk">DCF_RECORD14y</a>;<span class="ct">/* offset: 0x00F4 size: 32 bit */</span></td></tr>
<tr name="375" id="375">
<td>375</td><td>        <a id="375c9" class="tk">int8_t</a> <a id="375c16" class="tk">CFLASH_SHADOW_reserved_00F8_I1</a>[8];</td></tr>
<tr name="376" id="376">
<td>376</td><td></td></tr>
<tr name="377" id="377">
<td>377</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="378" id="378">
<td>378</td><td>        <a id="378c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="378c43" class="tk">DCF_RECORD15x</a>;<span class="ct">/* offset: 0x0100 size: 32 bit */</span></td></tr>
<tr name="379" id="379">
<td>379</td><td></td></tr>
<tr name="380" id="380">
<td>380</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="381" id="381">
<td>381</td><td>        <a id="381c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="381c43" class="tk">DCF_RECORD15y</a>;<span class="ct">/* offset: 0x0104 size: 32 bit */</span></td></tr>
<tr name="382" id="382">
<td>382</td><td>        <a id="382c9" class="tk">int8_t</a> <a id="382c16" class="tk">CFLASH_SHADOW_reserved_0108_I1</a>[8];</td></tr>
<tr name="383" id="383">
<td>383</td><td></td></tr>
<tr name="384" id="384">
<td>384</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="385" id="385">
<td>385</td><td>        <a id="385c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="385c43" class="tk">DCF_RECORD16x</a>;<span class="ct">/* offset: 0x0110 size: 32 bit */</span></td></tr>
<tr name="386" id="386">
<td>386</td><td></td></tr>
<tr name="387" id="387">
<td>387</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="388" id="388">
<td>388</td><td>        <a id="388c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="388c43" class="tk">DCF_RECORD16y</a>;<span class="ct">/* offset: 0x0114 size: 32 bit */</span></td></tr>
<tr name="389" id="389">
<td>389</td><td>        <a id="389c9" class="tk">int8_t</a> <a id="389c16" class="tk">CFLASH_SHADOW_reserved_0118_I1</a>[8];</td></tr>
<tr name="390" id="390">
<td>390</td><td></td></tr>
<tr name="391" id="391">
<td>391</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="392" id="392">
<td>392</td><td>        <a id="392c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="392c43" class="tk">DCF_RECORD17x</a>;<span class="ct">/* offset: 0x0120 size: 32 bit */</span></td></tr>
<tr name="393" id="393">
<td>393</td><td></td></tr>
<tr name="394" id="394">
<td>394</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="395" id="395">
<td>395</td><td>        <a id="395c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="395c43" class="tk">DCF_RECORD17y</a>;<span class="ct">/* offset: 0x0124 size: 32 bit */</span></td></tr>
<tr name="396" id="396">
<td>396</td><td>        <a id="396c9" class="tk">int8_t</a> <a id="396c16" class="tk">CFLASH_SHADOW_reserved_0128_I1</a>[8];</td></tr>
<tr name="397" id="397">
<td>397</td><td></td></tr>
<tr name="398" id="398">
<td>398</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="399" id="399">
<td>399</td><td>        <a id="399c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="399c43" class="tk">DCF_RECORD18x</a>;<span class="ct">/* offset: 0x0130 size: 32 bit */</span></td></tr>
<tr name="400" id="400">
<td>400</td><td></td></tr>
<tr name="401" id="401">
<td>401</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="402" id="402">
<td>402</td><td>        <a id="402c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="402c43" class="tk">DCF_RECORD18y</a>;<span class="ct">/* offset: 0x0134 size: 32 bit */</span></td></tr>
<tr name="403" id="403">
<td>403</td><td>        <a id="403c9" class="tk">int8_t</a> <a id="403c16" class="tk">CFLASH_SHADOW_reserved_0138_I1</a>[8];</td></tr>
<tr name="404" id="404">
<td>404</td><td></td></tr>
<tr name="405" id="405">
<td>405</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="406" id="406">
<td>406</td><td>        <a id="406c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="406c43" class="tk">DCF_RECORD19x</a>;<span class="ct">/* offset: 0x0140 size: 32 bit */</span></td></tr>
<tr name="407" id="407">
<td>407</td><td></td></tr>
<tr name="408" id="408">
<td>408</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="409" id="409">
<td>409</td><td>        <a id="409c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="409c43" class="tk">DCF_RECORD19y</a>;<span class="ct">/* offset: 0x0144 size: 32 bit */</span></td></tr>
<tr name="410" id="410">
<td>410</td><td>        <a id="410c9" class="tk">int8_t</a> <a id="410c16" class="tk">CFLASH_SHADOW_reserved_0148_I1</a>[8];</td></tr>
<tr name="411" id="411">
<td>411</td><td></td></tr>
<tr name="412" id="412">
<td>412</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="413" id="413">
<td>413</td><td>        <a id="413c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="413c43" class="tk">DCF_RECORD20x</a>;<span class="ct">/* offset: 0x0150 size: 32 bit */</span></td></tr>
<tr name="414" id="414">
<td>414</td><td></td></tr>
<tr name="415" id="415">
<td>415</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="416" id="416">
<td>416</td><td>        <a id="416c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="416c43" class="tk">DCF_RECORD20y</a>;<span class="ct">/* offset: 0x0154 size: 32 bit */</span></td></tr>
<tr name="417" id="417">
<td>417</td><td>        <a id="417c9" class="tk">int8_t</a> <a id="417c16" class="tk">CFLASH_SHADOW_reserved_0158_I1</a>[8];</td></tr>
<tr name="418" id="418">
<td>418</td><td></td></tr>
<tr name="419" id="419">
<td>419</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="420" id="420">
<td>420</td><td>        <a id="420c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="420c43" class="tk">DCF_RECORD21x</a>;<span class="ct">/* offset: 0x0160 size: 32 bit */</span></td></tr>
<tr name="421" id="421">
<td>421</td><td></td></tr>
<tr name="422" id="422">
<td>422</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="423" id="423">
<td>423</td><td>        <a id="423c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="423c43" class="tk">DCF_RECORD21y</a>;<span class="ct">/* offset: 0x0164 size: 32 bit */</span></td></tr>
<tr name="424" id="424">
<td>424</td><td>        <a id="424c9" class="tk">int8_t</a> <a id="424c16" class="tk">CFLASH_SHADOW_reserved_0168_I1</a>[8];</td></tr>
<tr name="425" id="425">
<td>425</td><td></td></tr>
<tr name="426" id="426">
<td>426</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="427" id="427">
<td>427</td><td>        <a id="427c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="427c43" class="tk">DCF_RECORD22x</a>;<span class="ct">/* offset: 0x0170 size: 32 bit */</span></td></tr>
<tr name="428" id="428">
<td>428</td><td></td></tr>
<tr name="429" id="429">
<td>429</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="430" id="430">
<td>430</td><td>        <a id="430c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="430c43" class="tk">DCF_RECORD22y</a>;<span class="ct">/* offset: 0x0174 size: 32 bit */</span></td></tr>
<tr name="431" id="431">
<td>431</td><td>        <a id="431c9" class="tk">int8_t</a> <a id="431c16" class="tk">CFLASH_SHADOW_reserved_0178_I1</a>[8];</td></tr>
<tr name="432" id="432">
<td>432</td><td></td></tr>
<tr name="433" id="433">
<td>433</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="434" id="434">
<td>434</td><td>        <a id="434c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="434c43" class="tk">DCF_RECORD23x</a>;<span class="ct">/* offset: 0x0180 size: 32 bit */</span></td></tr>
<tr name="435" id="435">
<td>435</td><td></td></tr>
<tr name="436" id="436">
<td>436</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="437" id="437">
<td>437</td><td>        <a id="437c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="437c43" class="tk">DCF_RECORD23y</a>;<span class="ct">/* offset: 0x0184 size: 32 bit */</span></td></tr>
<tr name="438" id="438">
<td>438</td><td>        <a id="438c9" class="tk">int8_t</a> <a id="438c16" class="tk">CFLASH_SHADOW_reserved_0188_I1</a>[8];</td></tr>
<tr name="439" id="439">
<td>439</td><td></td></tr>
<tr name="440" id="440">
<td>440</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="441" id="441">
<td>441</td><td>        <a id="441c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="441c43" class="tk">DCF_RECORD24x</a>;<span class="ct">/* offset: 0x0190 size: 32 bit */</span></td></tr>
<tr name="442" id="442">
<td>442</td><td></td></tr>
<tr name="443" id="443">
<td>443</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="444" id="444">
<td>444</td><td>        <a id="444c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="444c43" class="tk">DCF_RECORD24y</a>;<span class="ct">/* offset: 0x0194 size: 32 bit */</span></td></tr>
<tr name="445" id="445">
<td>445</td><td>        <a id="445c9" class="tk">int8_t</a> <a id="445c16" class="tk">CFLASH_SHADOW_reserved_0198_I1</a>[8];</td></tr>
<tr name="446" id="446">
<td>446</td><td></td></tr>
<tr name="447" id="447">
<td>447</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="448" id="448">
<td>448</td><td>        <a id="448c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="448c43" class="tk">DCF_RECORD25x</a>;<span class="ct">/* offset: 0x01A0 size: 32 bit */</span></td></tr>
<tr name="449" id="449">
<td>449</td><td></td></tr>
<tr name="450" id="450">
<td>450</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="451" id="451">
<td>451</td><td>        <a id="451c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="451c43" class="tk">DCF_RECORD25y</a>;<span class="ct">/* offset: 0x01A4 size: 32 bit */</span></td></tr>
<tr name="452" id="452">
<td>452</td><td>        <a id="452c9" class="tk">int8_t</a> <a id="452c16" class="tk">CFLASH_SHADOW_reserved_01A8_I1</a>[8];</td></tr>
<tr name="453" id="453">
<td>453</td><td></td></tr>
<tr name="454" id="454">
<td>454</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="455" id="455">
<td>455</td><td>        <a id="455c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="455c43" class="tk">DCF_RECORD26x</a>;<span class="ct">/* offset: 0x01B0 size: 32 bit */</span></td></tr>
<tr name="456" id="456">
<td>456</td><td></td></tr>
<tr name="457" id="457">
<td>457</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="458" id="458">
<td>458</td><td>        <a id="458c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="458c43" class="tk">DCF_RECORD26y</a>;<span class="ct">/* offset: 0x01B4 size: 32 bit */</span></td></tr>
<tr name="459" id="459">
<td>459</td><td>        <a id="459c9" class="tk">int8_t</a> <a id="459c16" class="tk">CFLASH_SHADOW_reserved_01B8_I1</a>[8];</td></tr>
<tr name="460" id="460">
<td>460</td><td></td></tr>
<tr name="461" id="461">
<td>461</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="462" id="462">
<td>462</td><td>        <a id="462c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="462c43" class="tk">DCF_RECORD27x</a>;<span class="ct">/* offset: 0x01C0 size: 32 bit */</span></td></tr>
<tr name="463" id="463">
<td>463</td><td></td></tr>
<tr name="464" id="464">
<td>464</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="465" id="465">
<td>465</td><td>        <a id="465c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="465c43" class="tk">DCF_RECORD27y</a>;<span class="ct">/* offset: 0x01C4 size: 32 bit */</span></td></tr>
<tr name="466" id="466">
<td>466</td><td>        <a id="466c9" class="tk">int8_t</a> <a id="466c16" class="tk">CFLASH_SHADOW_reserved_01C8_I1</a>[8];</td></tr>
<tr name="467" id="467">
<td>467</td><td></td></tr>
<tr name="468" id="468">
<td>468</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="469" id="469">
<td>469</td><td>        <a id="469c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="469c43" class="tk">DCF_RECORD28x</a>;<span class="ct">/* offset: 0x01D0 size: 32 bit */</span></td></tr>
<tr name="470" id="470">
<td>470</td><td></td></tr>
<tr name="471" id="471">
<td>471</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="472" id="472">
<td>472</td><td>        <a id="472c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="472c43" class="tk">DCF_RECORD28y</a>;<span class="ct">/* offset: 0x01D4 size: 32 bit */</span></td></tr>
<tr name="473" id="473">
<td>473</td><td>        <a id="473c9" class="tk">int8_t</a> <a id="473c16" class="tk">CFLASH_SHADOW_reserved_01D8_I1</a>[8];</td></tr>
<tr name="474" id="474">
<td>474</td><td></td></tr>
<tr name="475" id="475">
<td>475</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="476" id="476">
<td>476</td><td>        <a id="476c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="476c43" class="tk">DCF_RECORD29x</a>;<span class="ct">/* offset: 0x01E0 size: 32 bit */</span></td></tr>
<tr name="477" id="477">
<td>477</td><td></td></tr>
<tr name="478" id="478">
<td>478</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="479" id="479">
<td>479</td><td>        <a id="479c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="479c43" class="tk">DCF_RECORD29y</a>;<span class="ct">/* offset: 0x01E4 size: 32 bit */</span></td></tr>
<tr name="480" id="480">
<td>480</td><td>        <a id="480c9" class="tk">int8_t</a> <a id="480c16" class="tk">CFLASH_SHADOW_reserved_01E8_I1</a>[8];</td></tr>
<tr name="481" id="481">
<td>481</td><td></td></tr>
<tr name="482" id="482">
<td>482</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="483" id="483">
<td>483</td><td>        <a id="483c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="483c43" class="tk">DCF_RECORD30x</a>;<span class="ct">/* offset: 0x01F0 size: 32 bit */</span></td></tr>
<tr name="484" id="484">
<td>484</td><td></td></tr>
<tr name="485" id="485">
<td>485</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="486" id="486">
<td>486</td><td>        <a id="486c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="486c43" class="tk">DCF_RECORD30y</a>;<span class="ct">/* offset: 0x01F4 size: 32 bit */</span></td></tr>
<tr name="487" id="487">
<td>487</td><td>        <a id="487c9" class="tk">int8_t</a> <a id="487c16" class="tk">CFLASH_SHADOW_reserved_01F8_I1</a>[8];</td></tr>
<tr name="488" id="488">
<td>488</td><td></td></tr>
<tr name="489" id="489">
<td>489</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="490" id="490">
<td>490</td><td>        <a id="490c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="490c43" class="tk">DCF_RECORD31x</a>;<span class="ct">/* offset: 0x0200 size: 32 bit */</span></td></tr>
<tr name="491" id="491">
<td>491</td><td></td></tr>
<tr name="492" id="492">
<td>492</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="493" id="493">
<td>493</td><td>        <a id="493c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="493c43" class="tk">DCF_RECORD31y</a>;<span class="ct">/* offset: 0x0204 size: 32 bit */</span></td></tr>
<tr name="494" id="494">
<td>494</td><td>        <a id="494c9" class="tk">int8_t</a> <a id="494c16" class="tk">CFLASH_SHADOW_reserved_0208_I1</a>[8];</td></tr>
<tr name="495" id="495">
<td>495</td><td></td></tr>
<tr name="496" id="496">
<td>496</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="497" id="497">
<td>497</td><td>        <a id="497c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="497c43" class="tk">DCF_RECORD32x</a>;<span class="ct">/* offset: 0x0210 size: 32 bit */</span></td></tr>
<tr name="498" id="498">
<td>498</td><td></td></tr>
<tr name="499" id="499">
<td>499</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="500" id="500">
<td>500</td><td>        <a id="500c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="500c43" class="tk">DCF_RECORD32y</a>;<span class="ct">/* offset: 0x0214 size: 32 bit */</span></td></tr>
<tr name="501" id="501">
<td>501</td><td>        <a id="501c9" class="tk">int8_t</a> <a id="501c16" class="tk">CFLASH_SHADOW_reserved_0218_I1</a>[8];</td></tr>
<tr name="502" id="502">
<td>502</td><td></td></tr>
<tr name="503" id="503">
<td>503</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="504" id="504">
<td>504</td><td>        <a id="504c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="504c43" class="tk">DCF_RECORD33x</a>;<span class="ct">/* offset: 0x0220 size: 32 bit */</span></td></tr>
<tr name="505" id="505">
<td>505</td><td></td></tr>
<tr name="506" id="506">
<td>506</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="507" id="507">
<td>507</td><td>        <a id="507c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="507c43" class="tk">DCF_RECORD33y</a>;<span class="ct">/* offset: 0x0224 size: 32 bit */</span></td></tr>
<tr name="508" id="508">
<td>508</td><td>        <a id="508c9" class="tk">int8_t</a> <a id="508c16" class="tk">CFLASH_SHADOW_reserved_0228_I1</a>[8];</td></tr>
<tr name="509" id="509">
<td>509</td><td></td></tr>
<tr name="510" id="510">
<td>510</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="511" id="511">
<td>511</td><td>        <a id="511c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="511c43" class="tk">DCF_RECORD34x</a>;<span class="ct">/* offset: 0x0230 size: 32 bit */</span></td></tr>
<tr name="512" id="512">
<td>512</td><td></td></tr>
<tr name="513" id="513">
<td>513</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="514" id="514">
<td>514</td><td>        <a id="514c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="514c43" class="tk">DCF_RECORD34y</a>;<span class="ct">/* offset: 0x0234 size: 32 bit */</span></td></tr>
<tr name="515" id="515">
<td>515</td><td>        <a id="515c9" class="tk">int8_t</a> <a id="515c16" class="tk">CFLASH_SHADOW_reserved_0238_I1</a>[8];</td></tr>
<tr name="516" id="516">
<td>516</td><td></td></tr>
<tr name="517" id="517">
<td>517</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="518" id="518">
<td>518</td><td>        <a id="518c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="518c43" class="tk">DCF_RECORD35x</a>;<span class="ct">/* offset: 0x0240 size: 32 bit */</span></td></tr>
<tr name="519" id="519">
<td>519</td><td></td></tr>
<tr name="520" id="520">
<td>520</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="521" id="521">
<td>521</td><td>        <a id="521c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="521c43" class="tk">DCF_RECORD35y</a>;<span class="ct">/* offset: 0x0244 size: 32 bit */</span></td></tr>
<tr name="522" id="522">
<td>522</td><td>        <a id="522c9" class="tk">int8_t</a> <a id="522c16" class="tk">CFLASH_SHADOW_reserved_0248_I1</a>[8];</td></tr>
<tr name="523" id="523">
<td>523</td><td></td></tr>
<tr name="524" id="524">
<td>524</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="525" id="525">
<td>525</td><td>        <a id="525c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="525c43" class="tk">DCF_RECORD36x</a>;<span class="ct">/* offset: 0x0250 size: 32 bit */</span></td></tr>
<tr name="526" id="526">
<td>526</td><td></td></tr>
<tr name="527" id="527">
<td>527</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="528" id="528">
<td>528</td><td>        <a id="528c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="528c43" class="tk">DCF_RECORD36y</a>;<span class="ct">/* offset: 0x0254 size: 32 bit */</span></td></tr>
<tr name="529" id="529">
<td>529</td><td>        <a id="529c9" class="tk">int8_t</a> <a id="529c16" class="tk">CFLASH_SHADOW_reserved_0258_I1</a>[8];</td></tr>
<tr name="530" id="530">
<td>530</td><td></td></tr>
<tr name="531" id="531">
<td>531</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="532" id="532">
<td>532</td><td>        <a id="532c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="532c43" class="tk">DCF_RECORD37x</a>;<span class="ct">/* offset: 0x0260 size: 32 bit */</span></td></tr>
<tr name="533" id="533">
<td>533</td><td></td></tr>
<tr name="534" id="534">
<td>534</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="535" id="535">
<td>535</td><td>        <a id="535c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="535c43" class="tk">DCF_RECORD37y</a>;<span class="ct">/* offset: 0x0264 size: 32 bit */</span></td></tr>
<tr name="536" id="536">
<td>536</td><td>        <a id="536c9" class="tk">int8_t</a> <a id="536c16" class="tk">CFLASH_SHADOW_reserved_0268_I1</a>[8];</td></tr>
<tr name="537" id="537">
<td>537</td><td></td></tr>
<tr name="538" id="538">
<td>538</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="539" id="539">
<td>539</td><td>        <a id="539c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="539c43" class="tk">DCF_RECORD38x</a>;<span class="ct">/* offset: 0x0270 size: 32 bit */</span></td></tr>
<tr name="540" id="540">
<td>540</td><td></td></tr>
<tr name="541" id="541">
<td>541</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="542" id="542">
<td>542</td><td>        <a id="542c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="542c43" class="tk">DCF_RECORD38y</a>;<span class="ct">/* offset: 0x0274 size: 32 bit */</span></td></tr>
<tr name="543" id="543">
<td>543</td><td>        <a id="543c9" class="tk">int8_t</a> <a id="543c16" class="tk">CFLASH_SHADOW_reserved_0278_I1</a>[8];</td></tr>
<tr name="544" id="544">
<td>544</td><td></td></tr>
<tr name="545" id="545">
<td>545</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="546" id="546">
<td>546</td><td>        <a id="546c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="546c43" class="tk">DCF_RECORD39x</a>;<span class="ct">/* offset: 0x0280 size: 32 bit */</span></td></tr>
<tr name="547" id="547">
<td>547</td><td></td></tr>
<tr name="548" id="548">
<td>548</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="549" id="549">
<td>549</td><td>        <a id="549c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="549c43" class="tk">DCF_RECORD39y</a>;<span class="ct">/* offset: 0x0284 size: 32 bit */</span></td></tr>
<tr name="550" id="550">
<td>550</td><td>        <a id="550c9" class="tk">int8_t</a> <a id="550c16" class="tk">CFLASH_SHADOW_reserved_0288_I1</a>[8];</td></tr>
<tr name="551" id="551">
<td>551</td><td></td></tr>
<tr name="552" id="552">
<td>552</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="553" id="553">
<td>553</td><td>        <a id="553c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="553c43" class="tk">DCF_RECORD40x</a>;<span class="ct">/* offset: 0x0290 size: 32 bit */</span></td></tr>
<tr name="554" id="554">
<td>554</td><td></td></tr>
<tr name="555" id="555">
<td>555</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="556" id="556">
<td>556</td><td>        <a id="556c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="556c43" class="tk">DCF_RECORD40y</a>;<span class="ct">/* offset: 0x0294 size: 32 bit */</span></td></tr>
<tr name="557" id="557">
<td>557</td><td>        <a id="557c9" class="tk">int8_t</a> <a id="557c16" class="tk">CFLASH_SHADOW_reserved_0298_I1</a>[8];</td></tr>
<tr name="558" id="558">
<td>558</td><td></td></tr>
<tr name="559" id="559">
<td>559</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="560" id="560">
<td>560</td><td>        <a id="560c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="560c43" class="tk">DCF_RECORD41x</a>;<span class="ct">/* offset: 0x02A0 size: 32 bit */</span></td></tr>
<tr name="561" id="561">
<td>561</td><td></td></tr>
<tr name="562" id="562">
<td>562</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="563" id="563">
<td>563</td><td>        <a id="563c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="563c43" class="tk">DCF_RECORD41y</a>;<span class="ct">/* offset: 0x02A4 size: 32 bit */</span></td></tr>
<tr name="564" id="564">
<td>564</td><td>        <a id="564c9" class="tk">int8_t</a> <a id="564c16" class="tk">CFLASH_SHADOW_reserved_02A8_I1</a>[8];</td></tr>
<tr name="565" id="565">
<td>565</td><td></td></tr>
<tr name="566" id="566">
<td>566</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="567" id="567">
<td>567</td><td>        <a id="567c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="567c43" class="tk">DCF_RECORD42x</a>;<span class="ct">/* offset: 0x02B0 size: 32 bit */</span></td></tr>
<tr name="568" id="568">
<td>568</td><td></td></tr>
<tr name="569" id="569">
<td>569</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="570" id="570">
<td>570</td><td>        <a id="570c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="570c43" class="tk">DCF_RECORD42y</a>;<span class="ct">/* offset: 0x02B4 size: 32 bit */</span></td></tr>
<tr name="571" id="571">
<td>571</td><td>        <a id="571c9" class="tk">int8_t</a> <a id="571c16" class="tk">CFLASH_SHADOW_reserved_02B8_I1</a>[8];</td></tr>
<tr name="572" id="572">
<td>572</td><td></td></tr>
<tr name="573" id="573">
<td>573</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="574" id="574">
<td>574</td><td>        <a id="574c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="574c43" class="tk">DCF_RECORD43x</a>;<span class="ct">/* offset: 0x02C0 size: 32 bit */</span></td></tr>
<tr name="575" id="575">
<td>575</td><td></td></tr>
<tr name="576" id="576">
<td>576</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="577" id="577">
<td>577</td><td>        <a id="577c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="577c43" class="tk">DCF_RECORD43y</a>;<span class="ct">/* offset: 0x02C4 size: 32 bit */</span></td></tr>
<tr name="578" id="578">
<td>578</td><td>        <a id="578c9" class="tk">int8_t</a> <a id="578c16" class="tk">CFLASH_SHADOW_reserved_02C8_I1</a>[8];</td></tr>
<tr name="579" id="579">
<td>579</td><td></td></tr>
<tr name="580" id="580">
<td>580</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="581" id="581">
<td>581</td><td>        <a id="581c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="581c43" class="tk">DCF_RECORD44x</a>;<span class="ct">/* offset: 0x02D0 size: 32 bit */</span></td></tr>
<tr name="582" id="582">
<td>582</td><td></td></tr>
<tr name="583" id="583">
<td>583</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="584" id="584">
<td>584</td><td>        <a id="584c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="584c43" class="tk">DCF_RECORD44y</a>;<span class="ct">/* offset: 0x02D4 size: 32 bit */</span></td></tr>
<tr name="585" id="585">
<td>585</td><td>        <a id="585c9" class="tk">int8_t</a> <a id="585c16" class="tk">CFLASH_SHADOW_reserved_02D8_I1</a>[8];</td></tr>
<tr name="586" id="586">
<td>586</td><td></td></tr>
<tr name="587" id="587">
<td>587</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="588" id="588">
<td>588</td><td>        <a id="588c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="588c43" class="tk">DCF_RECORD45x</a>;<span class="ct">/* offset: 0x02E0 size: 32 bit */</span></td></tr>
<tr name="589" id="589">
<td>589</td><td></td></tr>
<tr name="590" id="590">
<td>590</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="591" id="591">
<td>591</td><td>        <a id="591c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="591c43" class="tk">DCF_RECORD45y</a>;<span class="ct">/* offset: 0x02E4 size: 32 bit */</span></td></tr>
<tr name="592" id="592">
<td>592</td><td>        <a id="592c9" class="tk">int8_t</a> <a id="592c16" class="tk">CFLASH_SHADOW_reserved_02E8_I1</a>[8];</td></tr>
<tr name="593" id="593">
<td>593</td><td></td></tr>
<tr name="594" id="594">
<td>594</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="595" id="595">
<td>595</td><td>        <a id="595c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="595c43" class="tk">DCF_RECORD46x</a>;<span class="ct">/* offset: 0x02F0 size: 32 bit */</span></td></tr>
<tr name="596" id="596">
<td>596</td><td></td></tr>
<tr name="597" id="597">
<td>597</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="598" id="598">
<td>598</td><td>        <a id="598c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="598c43" class="tk">DCF_RECORD46y</a>;<span class="ct">/* offset: 0x02F4 size: 32 bit */</span></td></tr>
<tr name="599" id="599">
<td>599</td><td>        <a id="599c9" class="tk">int8_t</a> <a id="599c16" class="tk">CFLASH_SHADOW_reserved_02F8_I1</a>[8];</td></tr>
<tr name="600" id="600">
<td>600</td><td></td></tr>
<tr name="601" id="601">
<td>601</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="602" id="602">
<td>602</td><td>        <a id="602c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="602c43" class="tk">DCF_RECORD47x</a>;<span class="ct">/* offset: 0x0300 size: 32 bit */</span></td></tr>
<tr name="603" id="603">
<td>603</td><td></td></tr>
<tr name="604" id="604">
<td>604</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="605" id="605">
<td>605</td><td>        <a id="605c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="605c43" class="tk">DCF_RECORD47y</a>;<span class="ct">/* offset: 0x0304 size: 32 bit */</span></td></tr>
<tr name="606" id="606">
<td>606</td><td>        <a id="606c9" class="tk">int8_t</a> <a id="606c16" class="tk">CFLASH_SHADOW_reserved_0308_I1</a>[8];</td></tr>
<tr name="607" id="607">
<td>607</td><td></td></tr>
<tr name="608" id="608">
<td>608</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="609" id="609">
<td>609</td><td>        <a id="609c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="609c43" class="tk">DCF_RECORD48x</a>;<span class="ct">/* offset: 0x0310 size: 32 bit */</span></td></tr>
<tr name="610" id="610">
<td>610</td><td></td></tr>
<tr name="611" id="611">
<td>611</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="612" id="612">
<td>612</td><td>        <a id="612c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="612c43" class="tk">DCF_RECORD48y</a>;<span class="ct">/* offset: 0x0314 size: 32 bit */</span></td></tr>
<tr name="613" id="613">
<td>613</td><td>        <a id="613c9" class="tk">int8_t</a> <a id="613c16" class="tk">CFLASH_SHADOW_reserved_0318_I1</a>[8];</td></tr>
<tr name="614" id="614">
<td>614</td><td></td></tr>
<tr name="615" id="615">
<td>615</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="616" id="616">
<td>616</td><td>        <a id="616c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="616c43" class="tk">DCF_RECORD49x</a>;<span class="ct">/* offset: 0x0320 size: 32 bit */</span></td></tr>
<tr name="617" id="617">
<td>617</td><td></td></tr>
<tr name="618" id="618">
<td>618</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="619" id="619">
<td>619</td><td>        <a id="619c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="619c43" class="tk">DCF_RECORD49y</a>;<span class="ct">/* offset: 0x0324 size: 32 bit */</span></td></tr>
<tr name="620" id="620">
<td>620</td><td>        <a id="620c9" class="tk">int8_t</a> <a id="620c16" class="tk">CFLASH_SHADOW_reserved_0328_I1</a>[8];</td></tr>
<tr name="621" id="621">
<td>621</td><td></td></tr>
<tr name="622" id="622">
<td>622</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="623" id="623">
<td>623</td><td>        <a id="623c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="623c43" class="tk">DCF_RECORD50x</a>;<span class="ct">/* offset: 0x0330 size: 32 bit */</span></td></tr>
<tr name="624" id="624">
<td>624</td><td></td></tr>
<tr name="625" id="625">
<td>625</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="626" id="626">
<td>626</td><td>        <a id="626c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="626c43" class="tk">DCF_RECORD50y</a>;<span class="ct">/* offset: 0x0334 size: 32 bit */</span></td></tr>
<tr name="627" id="627">
<td>627</td><td>        <a id="627c9" class="tk">int8_t</a> <a id="627c16" class="tk">CFLASH_SHADOW_reserved_0338_I1</a>[8];</td></tr>
<tr name="628" id="628">
<td>628</td><td></td></tr>
<tr name="629" id="629">
<td>629</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="630" id="630">
<td>630</td><td>        <a id="630c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="630c43" class="tk">DCF_RECORD51x</a>;<span class="ct">/* offset: 0x0340 size: 32 bit */</span></td></tr>
<tr name="631" id="631">
<td>631</td><td></td></tr>
<tr name="632" id="632">
<td>632</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="633" id="633">
<td>633</td><td>        <a id="633c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="633c43" class="tk">DCF_RECORD51y</a>;<span class="ct">/* offset: 0x0344 size: 32 bit */</span></td></tr>
<tr name="634" id="634">
<td>634</td><td>        <a id="634c9" class="tk">int8_t</a> <a id="634c16" class="tk">CFLASH_SHADOW_reserved_0348_I1</a>[8];</td></tr>
<tr name="635" id="635">
<td>635</td><td></td></tr>
<tr name="636" id="636">
<td>636</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="637" id="637">
<td>637</td><td>        <a id="637c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="637c43" class="tk">DCF_RECORD52x</a>;<span class="ct">/* offset: 0x0350 size: 32 bit */</span></td></tr>
<tr name="638" id="638">
<td>638</td><td></td></tr>
<tr name="639" id="639">
<td>639</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="640" id="640">
<td>640</td><td>        <a id="640c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="640c43" class="tk">DCF_RECORD52y</a>;<span class="ct">/* offset: 0x0354 size: 32 bit */</span></td></tr>
<tr name="641" id="641">
<td>641</td><td>        <a id="641c9" class="tk">int8_t</a> <a id="641c16" class="tk">CFLASH_SHADOW_reserved_0358_I1</a>[8];</td></tr>
<tr name="642" id="642">
<td>642</td><td></td></tr>
<tr name="643" id="643">
<td>643</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="644" id="644">
<td>644</td><td>        <a id="644c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="644c43" class="tk">DCF_RECORD53x</a>;<span class="ct">/* offset: 0x0360 size: 32 bit */</span></td></tr>
<tr name="645" id="645">
<td>645</td><td></td></tr>
<tr name="646" id="646">
<td>646</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="647" id="647">
<td>647</td><td>        <a id="647c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="647c43" class="tk">DCF_RECORD53y</a>;<span class="ct">/* offset: 0x0364 size: 32 bit */</span></td></tr>
<tr name="648" id="648">
<td>648</td><td>        <a id="648c9" class="tk">int8_t</a> <a id="648c16" class="tk">CFLASH_SHADOW_reserved_0368_I1</a>[8];</td></tr>
<tr name="649" id="649">
<td>649</td><td></td></tr>
<tr name="650" id="650">
<td>650</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="651" id="651">
<td>651</td><td>        <a id="651c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="651c43" class="tk">DCF_RECORD54x</a>;<span class="ct">/* offset: 0x0370 size: 32 bit */</span></td></tr>
<tr name="652" id="652">
<td>652</td><td></td></tr>
<tr name="653" id="653">
<td>653</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="654" id="654">
<td>654</td><td>        <a id="654c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="654c43" class="tk">DCF_RECORD54y</a>;<span class="ct">/* offset: 0x0374 size: 32 bit */</span></td></tr>
<tr name="655" id="655">
<td>655</td><td>        <a id="655c9" class="tk">int8_t</a> <a id="655c16" class="tk">CFLASH_SHADOW_reserved_0378_I1</a>[8];</td></tr>
<tr name="656" id="656">
<td>656</td><td></td></tr>
<tr name="657" id="657">
<td>657</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="658" id="658">
<td>658</td><td>        <a id="658c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="658c43" class="tk">DCF_RECORD55x</a>;<span class="ct">/* offset: 0x0380 size: 32 bit */</span></td></tr>
<tr name="659" id="659">
<td>659</td><td></td></tr>
<tr name="660" id="660">
<td>660</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="661" id="661">
<td>661</td><td>        <a id="661c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="661c43" class="tk">DCF_RECORD55y</a>;<span class="ct">/* offset: 0x0384 size: 32 bit */</span></td></tr>
<tr name="662" id="662">
<td>662</td><td>        <a id="662c9" class="tk">int8_t</a> <a id="662c16" class="tk">CFLASH_SHADOW_reserved_0388_I1</a>[8];</td></tr>
<tr name="663" id="663">
<td>663</td><td></td></tr>
<tr name="664" id="664">
<td>664</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="665" id="665">
<td>665</td><td>        <a id="665c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="665c43" class="tk">DCF_RECORD56x</a>;<span class="ct">/* offset: 0x0390 size: 32 bit */</span></td></tr>
<tr name="666" id="666">
<td>666</td><td></td></tr>
<tr name="667" id="667">
<td>667</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="668" id="668">
<td>668</td><td>        <a id="668c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="668c43" class="tk">DCF_RECORD56y</a>;<span class="ct">/* offset: 0x0394 size: 32 bit */</span></td></tr>
<tr name="669" id="669">
<td>669</td><td>        <a id="669c9" class="tk">int8_t</a> <a id="669c16" class="tk">CFLASH_SHADOW_reserved_0398_I1</a>[8];</td></tr>
<tr name="670" id="670">
<td>670</td><td></td></tr>
<tr name="671" id="671">
<td>671</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="672" id="672">
<td>672</td><td>        <a id="672c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="672c43" class="tk">DCF_RECORD57x</a>;<span class="ct">/* offset: 0x03A0 size: 32 bit */</span></td></tr>
<tr name="673" id="673">
<td>673</td><td></td></tr>
<tr name="674" id="674">
<td>674</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="675" id="675">
<td>675</td><td>        <a id="675c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="675c43" class="tk">DCF_RECORD57y</a>;<span class="ct">/* offset: 0x03A4 size: 32 bit */</span></td></tr>
<tr name="676" id="676">
<td>676</td><td>        <a id="676c9" class="tk">int8_t</a> <a id="676c16" class="tk">CFLASH_SHADOW_reserved_03A8_I1</a>[8];</td></tr>
<tr name="677" id="677">
<td>677</td><td></td></tr>
<tr name="678" id="678">
<td>678</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="679" id="679">
<td>679</td><td>        <a id="679c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="679c43" class="tk">DCF_RECORD58x</a>;<span class="ct">/* offset: 0x03B0 size: 32 bit */</span></td></tr>
<tr name="680" id="680">
<td>680</td><td></td></tr>
<tr name="681" id="681">
<td>681</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="682" id="682">
<td>682</td><td>        <a id="682c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="682c43" class="tk">DCF_RECORD58y</a>;<span class="ct">/* offset: 0x03B4 size: 32 bit */</span></td></tr>
<tr name="683" id="683">
<td>683</td><td>        <a id="683c9" class="tk">int8_t</a> <a id="683c16" class="tk">CFLASH_SHADOW_reserved_03B8_I1</a>[8];</td></tr>
<tr name="684" id="684">
<td>684</td><td></td></tr>
<tr name="685" id="685">
<td>685</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="686" id="686">
<td>686</td><td>        <a id="686c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="686c43" class="tk">DCF_RECORD59x</a>;<span class="ct">/* offset: 0x03C0 size: 32 bit */</span></td></tr>
<tr name="687" id="687">
<td>687</td><td></td></tr>
<tr name="688" id="688">
<td>688</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="689" id="689">
<td>689</td><td>        <a id="689c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="689c43" class="tk">DCF_RECORD59y</a>;<span class="ct">/* offset: 0x03C4 size: 32 bit */</span></td></tr>
<tr name="690" id="690">
<td>690</td><td>        <a id="690c9" class="tk">int8_t</a> <a id="690c16" class="tk">CFLASH_SHADOW_reserved_03C8_I1</a>[8];</td></tr>
<tr name="691" id="691">
<td>691</td><td></td></tr>
<tr name="692" id="692">
<td>692</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="693" id="693">
<td>693</td><td>        <a id="693c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="693c43" class="tk">DCF_RECORD60x</a>;<span class="ct">/* offset: 0x03D0 size: 32 bit */</span></td></tr>
<tr name="694" id="694">
<td>694</td><td></td></tr>
<tr name="695" id="695">
<td>695</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="696" id="696">
<td>696</td><td>        <a id="696c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="696c43" class="tk">DCF_RECORD60y</a>;<span class="ct">/* offset: 0x03D4 size: 32 bit */</span></td></tr>
<tr name="697" id="697">
<td>697</td><td>        <a id="697c9" class="tk">int8_t</a> <a id="697c16" class="tk">CFLASH_SHADOW_reserved_03D8_I1</a>[8];</td></tr>
<tr name="698" id="698">
<td>698</td><td></td></tr>
<tr name="699" id="699">
<td>699</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="700" id="700">
<td>700</td><td>        <a id="700c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="700c43" class="tk">DCF_RECORD61x</a>;<span class="ct">/* offset: 0x03E0 size: 32 bit */</span></td></tr>
<tr name="701" id="701">
<td>701</td><td></td></tr>
<tr name="702" id="702">
<td>702</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="703" id="703">
<td>703</td><td>        <a id="703c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="703c43" class="tk">DCF_RECORD61y</a>;<span class="ct">/* offset: 0x03E4 size: 32 bit */</span></td></tr>
<tr name="704" id="704">
<td>704</td><td>        <a id="704c9" class="tk">int8_t</a> <a id="704c16" class="tk">CFLASH_SHADOW_reserved_03E8_I1</a>[8];</td></tr>
<tr name="705" id="705">
<td>705</td><td></td></tr>
<tr name="706" id="706">
<td>706</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="707" id="707">
<td>707</td><td>        <a id="707c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="707c43" class="tk">DCF_RECORD62x</a>;<span class="ct">/* offset: 0x03F0 size: 32 bit */</span></td></tr>
<tr name="708" id="708">
<td>708</td><td></td></tr>
<tr name="709" id="709">
<td>709</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="710" id="710">
<td>710</td><td>        <a id="710c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="710c43" class="tk">DCF_RECORD62y</a>;<span class="ct">/* offset: 0x03F4 size: 32 bit */</span></td></tr>
<tr name="711" id="711">
<td>711</td><td>        <a id="711c9" class="tk">int8_t</a> <a id="711c16" class="tk">CFLASH_SHADOW_reserved_03F8_I1</a>[8];</td></tr>
<tr name="712" id="712">
<td>712</td><td></td></tr>
<tr name="713" id="713">
<td>713</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="714" id="714">
<td>714</td><td>        <a id="714c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="714c43" class="tk">DCF_RECORD63x</a>;<span class="ct">/* offset: 0x0400 size: 32 bit */</span></td></tr>
<tr name="715" id="715">
<td>715</td><td></td></tr>
<tr name="716" id="716">
<td>716</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="717" id="717">
<td>717</td><td>        <a id="717c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="717c43" class="tk">DCF_RECORD63y</a>;<span class="ct">/* offset: 0x0404 size: 32 bit */</span></td></tr>
<tr name="718" id="718">
<td>718</td><td>        <a id="718c9" class="tk">int8_t</a> <a id="718c16" class="tk">CFLASH_SHADOW_reserved_0408_I1</a>[8];</td></tr>
<tr name="719" id="719">
<td>719</td><td></td></tr>
<tr name="720" id="720">
<td>720</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="721" id="721">
<td>721</td><td>        <a id="721c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="721c43" class="tk">DCF_RECORD64x</a>;<span class="ct">/* offset: 0x0410 size: 32 bit */</span></td></tr>
<tr name="722" id="722">
<td>722</td><td></td></tr>
<tr name="723" id="723">
<td>723</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="724" id="724">
<td>724</td><td>        <a id="724c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="724c43" class="tk">DCF_RECORD64y</a>;<span class="ct">/* offset: 0x0414 size: 32 bit */</span></td></tr>
<tr name="725" id="725">
<td>725</td><td>        <a id="725c9" class="tk">int8_t</a> <a id="725c16" class="tk">CFLASH_SHADOW_reserved_0418_I1</a>[8];</td></tr>
<tr name="726" id="726">
<td>726</td><td></td></tr>
<tr name="727" id="727">
<td>727</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="728" id="728">
<td>728</td><td>        <a id="728c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="728c43" class="tk">DCF_RECORD65x</a>;<span class="ct">/* offset: 0x0420 size: 32 bit */</span></td></tr>
<tr name="729" id="729">
<td>729</td><td></td></tr>
<tr name="730" id="730">
<td>730</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="731" id="731">
<td>731</td><td>        <a id="731c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="731c43" class="tk">DCF_RECORD65y</a>;<span class="ct">/* offset: 0x0424 size: 32 bit */</span></td></tr>
<tr name="732" id="732">
<td>732</td><td>        <a id="732c9" class="tk">int8_t</a> <a id="732c16" class="tk">CFLASH_SHADOW_reserved_0428_I1</a>[8];</td></tr>
<tr name="733" id="733">
<td>733</td><td></td></tr>
<tr name="734" id="734">
<td>734</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="735" id="735">
<td>735</td><td>        <a id="735c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="735c43" class="tk">DCF_RECORD66x</a>;<span class="ct">/* offset: 0x0430 size: 32 bit */</span></td></tr>
<tr name="736" id="736">
<td>736</td><td></td></tr>
<tr name="737" id="737">
<td>737</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="738" id="738">
<td>738</td><td>        <a id="738c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="738c43" class="tk">DCF_RECORD66y</a>;<span class="ct">/* offset: 0x0434 size: 32 bit */</span></td></tr>
<tr name="739" id="739">
<td>739</td><td>        <a id="739c9" class="tk">int8_t</a> <a id="739c16" class="tk">CFLASH_SHADOW_reserved_0438_I1</a>[8];</td></tr>
<tr name="740" id="740">
<td>740</td><td></td></tr>
<tr name="741" id="741">
<td>741</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="742" id="742">
<td>742</td><td>        <a id="742c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="742c43" class="tk">DCF_RECORD67x</a>;<span class="ct">/* offset: 0x0440 size: 32 bit */</span></td></tr>
<tr name="743" id="743">
<td>743</td><td></td></tr>
<tr name="744" id="744">
<td>744</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="745" id="745">
<td>745</td><td>        <a id="745c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="745c43" class="tk">DCF_RECORD67y</a>;<span class="ct">/* offset: 0x0444 size: 32 bit */</span></td></tr>
<tr name="746" id="746">
<td>746</td><td>        <a id="746c9" class="tk">int8_t</a> <a id="746c16" class="tk">CFLASH_SHADOW_reserved_0448_I1</a>[8];</td></tr>
<tr name="747" id="747">
<td>747</td><td></td></tr>
<tr name="748" id="748">
<td>748</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="749" id="749">
<td>749</td><td>        <a id="749c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="749c43" class="tk">DCF_RECORD68x</a>;<span class="ct">/* offset: 0x0450 size: 32 bit */</span></td></tr>
<tr name="750" id="750">
<td>750</td><td></td></tr>
<tr name="751" id="751">
<td>751</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="752" id="752">
<td>752</td><td>        <a id="752c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="752c43" class="tk">DCF_RECORD68y</a>;<span class="ct">/* offset: 0x0454 size: 32 bit */</span></td></tr>
<tr name="753" id="753">
<td>753</td><td>        <a id="753c9" class="tk">int8_t</a> <a id="753c16" class="tk">CFLASH_SHADOW_reserved_0458_I1</a>[8];</td></tr>
<tr name="754" id="754">
<td>754</td><td></td></tr>
<tr name="755" id="755">
<td>755</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="756" id="756">
<td>756</td><td>        <a id="756c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="756c43" class="tk">DCF_RECORD69x</a>;<span class="ct">/* offset: 0x0460 size: 32 bit */</span></td></tr>
<tr name="757" id="757">
<td>757</td><td></td></tr>
<tr name="758" id="758">
<td>758</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="759" id="759">
<td>759</td><td>        <a id="759c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="759c43" class="tk">DCF_RECORD69y</a>;<span class="ct">/* offset: 0x0464 size: 32 bit */</span></td></tr>
<tr name="760" id="760">
<td>760</td><td>        <a id="760c9" class="tk">int8_t</a> <a id="760c16" class="tk">CFLASH_SHADOW_reserved_0468_I1</a>[8];</td></tr>
<tr name="761" id="761">
<td>761</td><td></td></tr>
<tr name="762" id="762">
<td>762</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="763" id="763">
<td>763</td><td>        <a id="763c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="763c43" class="tk">DCF_RECORD70x</a>;<span class="ct">/* offset: 0x0470 size: 32 bit */</span></td></tr>
<tr name="764" id="764">
<td>764</td><td></td></tr>
<tr name="765" id="765">
<td>765</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="766" id="766">
<td>766</td><td>        <a id="766c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="766c43" class="tk">DCF_RECORD70y</a>;<span class="ct">/* offset: 0x0474 size: 32 bit */</span></td></tr>
<tr name="767" id="767">
<td>767</td><td>        <a id="767c9" class="tk">int8_t</a> <a id="767c16" class="tk">CFLASH_SHADOW_reserved_0478_I1</a>[8];</td></tr>
<tr name="768" id="768">
<td>768</td><td></td></tr>
<tr name="769" id="769">
<td>769</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="770" id="770">
<td>770</td><td>        <a id="770c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="770c43" class="tk">DCF_RECORD71x</a>;<span class="ct">/* offset: 0x0480 size: 32 bit */</span></td></tr>
<tr name="771" id="771">
<td>771</td><td></td></tr>
<tr name="772" id="772">
<td>772</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="773" id="773">
<td>773</td><td>        <a id="773c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="773c43" class="tk">DCF_RECORD71y</a>;<span class="ct">/* offset: 0x0484 size: 32 bit */</span></td></tr>
<tr name="774" id="774">
<td>774</td><td>        <a id="774c9" class="tk">int8_t</a> <a id="774c16" class="tk">CFLASH_SHADOW_reserved_0488_I1</a>[8];</td></tr>
<tr name="775" id="775">
<td>775</td><td></td></tr>
<tr name="776" id="776">
<td>776</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="777" id="777">
<td>777</td><td>        <a id="777c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="777c43" class="tk">DCF_RECORD72x</a>;<span class="ct">/* offset: 0x0490 size: 32 bit */</span></td></tr>
<tr name="778" id="778">
<td>778</td><td></td></tr>
<tr name="779" id="779">
<td>779</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="780" id="780">
<td>780</td><td>        <a id="780c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="780c43" class="tk">DCF_RECORD72y</a>;<span class="ct">/* offset: 0x0494 size: 32 bit */</span></td></tr>
<tr name="781" id="781">
<td>781</td><td>        <a id="781c9" class="tk">int8_t</a> <a id="781c16" class="tk">CFLASH_SHADOW_reserved_0498_I1</a>[8];</td></tr>
<tr name="782" id="782">
<td>782</td><td></td></tr>
<tr name="783" id="783">
<td>783</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="784" id="784">
<td>784</td><td>        <a id="784c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="784c43" class="tk">DCF_RECORD73x</a>;<span class="ct">/* offset: 0x04A0 size: 32 bit */</span></td></tr>
<tr name="785" id="785">
<td>785</td><td></td></tr>
<tr name="786" id="786">
<td>786</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="787" id="787">
<td>787</td><td>        <a id="787c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="787c43" class="tk">DCF_RECORD73y</a>;<span class="ct">/* offset: 0x04A4 size: 32 bit */</span></td></tr>
<tr name="788" id="788">
<td>788</td><td>        <a id="788c9" class="tk">int8_t</a> <a id="788c16" class="tk">CFLASH_SHADOW_reserved_04A8_I1</a>[8];</td></tr>
<tr name="789" id="789">
<td>789</td><td></td></tr>
<tr name="790" id="790">
<td>790</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="791" id="791">
<td>791</td><td>        <a id="791c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="791c43" class="tk">DCF_RECORD74x</a>;<span class="ct">/* offset: 0x04B0 size: 32 bit */</span></td></tr>
<tr name="792" id="792">
<td>792</td><td></td></tr>
<tr name="793" id="793">
<td>793</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="794" id="794">
<td>794</td><td>        <a id="794c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="794c43" class="tk">DCF_RECORD74y</a>;<span class="ct">/* offset: 0x04B4 size: 32 bit */</span></td></tr>
<tr name="795" id="795">
<td>795</td><td>        <a id="795c9" class="tk">int8_t</a> <a id="795c16" class="tk">CFLASH_SHADOW_reserved_04B8_I1</a>[8];</td></tr>
<tr name="796" id="796">
<td>796</td><td></td></tr>
<tr name="797" id="797">
<td>797</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="798" id="798">
<td>798</td><td>        <a id="798c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="798c43" class="tk">DCF_RECORD75x</a>;<span class="ct">/* offset: 0x04C0 size: 32 bit */</span></td></tr>
<tr name="799" id="799">
<td>799</td><td></td></tr>
<tr name="800" id="800">
<td>800</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="801" id="801">
<td>801</td><td>        <a id="801c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="801c43" class="tk">DCF_RECORD75y</a>;<span class="ct">/* offset: 0x04C4 size: 32 bit */</span></td></tr>
<tr name="802" id="802">
<td>802</td><td>        <a id="802c9" class="tk">int8_t</a> <a id="802c16" class="tk">CFLASH_SHADOW_reserved_04C8_I1</a>[8];</td></tr>
<tr name="803" id="803">
<td>803</td><td></td></tr>
<tr name="804" id="804">
<td>804</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="805" id="805">
<td>805</td><td>        <a id="805c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="805c43" class="tk">DCF_RECORD76x</a>;<span class="ct">/* offset: 0x04D0 size: 32 bit */</span></td></tr>
<tr name="806" id="806">
<td>806</td><td></td></tr>
<tr name="807" id="807">
<td>807</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="808" id="808">
<td>808</td><td>        <a id="808c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="808c43" class="tk">DCF_RECORD76y</a>;<span class="ct">/* offset: 0x04D4 size: 32 bit */</span></td></tr>
<tr name="809" id="809">
<td>809</td><td>        <a id="809c9" class="tk">int8_t</a> <a id="809c16" class="tk">CFLASH_SHADOW_reserved_04D8_I1</a>[8];</td></tr>
<tr name="810" id="810">
<td>810</td><td></td></tr>
<tr name="811" id="811">
<td>811</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="812" id="812">
<td>812</td><td>        <a id="812c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="812c43" class="tk">DCF_RECORD77x</a>;<span class="ct">/* offset: 0x04E0 size: 32 bit */</span></td></tr>
<tr name="813" id="813">
<td>813</td><td></td></tr>
<tr name="814" id="814">
<td>814</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="815" id="815">
<td>815</td><td>        <a id="815c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="815c43" class="tk">DCF_RECORD77y</a>;<span class="ct">/* offset: 0x04E4 size: 32 bit */</span></td></tr>
<tr name="816" id="816">
<td>816</td><td>        <a id="816c9" class="tk">int8_t</a> <a id="816c16" class="tk">CFLASH_SHADOW_reserved_04E8_I1</a>[8];</td></tr>
<tr name="817" id="817">
<td>817</td><td></td></tr>
<tr name="818" id="818">
<td>818</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="819" id="819">
<td>819</td><td>        <a id="819c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="819c43" class="tk">DCF_RECORD78x</a>;<span class="ct">/* offset: 0x04F0 size: 32 bit */</span></td></tr>
<tr name="820" id="820">
<td>820</td><td></td></tr>
<tr name="821" id="821">
<td>821</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="822" id="822">
<td>822</td><td>        <a id="822c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="822c43" class="tk">DCF_RECORD78y</a>;<span class="ct">/* offset: 0x04F4 size: 32 bit */</span></td></tr>
<tr name="823" id="823">
<td>823</td><td>        <a id="823c9" class="tk">int8_t</a> <a id="823c16" class="tk">CFLASH_SHADOW_reserved_04F8_I1</a>[8];</td></tr>
<tr name="824" id="824">
<td>824</td><td></td></tr>
<tr name="825" id="825">
<td>825</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="826" id="826">
<td>826</td><td>        <a id="826c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="826c43" class="tk">DCF_RECORD79x</a>;<span class="ct">/* offset: 0x0500 size: 32 bit */</span></td></tr>
<tr name="827" id="827">
<td>827</td><td></td></tr>
<tr name="828" id="828">
<td>828</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="829" id="829">
<td>829</td><td>        <a id="829c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="829c43" class="tk">DCF_RECORD79y</a>;<span class="ct">/* offset: 0x0504 size: 32 bit */</span></td></tr>
<tr name="830" id="830">
<td>830</td><td>        <a id="830c9" class="tk">int8_t</a> <a id="830c16" class="tk">CFLASH_SHADOW_reserved_0508_I1</a>[8];</td></tr>
<tr name="831" id="831">
<td>831</td><td></td></tr>
<tr name="832" id="832">
<td>832</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="833" id="833">
<td>833</td><td>        <a id="833c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="833c43" class="tk">DCF_RECORD80x</a>;<span class="ct">/* offset: 0x0510 size: 32 bit */</span></td></tr>
<tr name="834" id="834">
<td>834</td><td></td></tr>
<tr name="835" id="835">
<td>835</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="836" id="836">
<td>836</td><td>        <a id="836c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="836c43" class="tk">DCF_RECORD80y</a>;<span class="ct">/* offset: 0x0514 size: 32 bit */</span></td></tr>
<tr name="837" id="837">
<td>837</td><td>        <a id="837c9" class="tk">int8_t</a> <a id="837c16" class="tk">CFLASH_SHADOW_reserved_0518_I1</a>[8];</td></tr>
<tr name="838" id="838">
<td>838</td><td></td></tr>
<tr name="839" id="839">
<td>839</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="840" id="840">
<td>840</td><td>        <a id="840c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="840c43" class="tk">DCF_RECORD81x</a>;<span class="ct">/* offset: 0x0520 size: 32 bit */</span></td></tr>
<tr name="841" id="841">
<td>841</td><td></td></tr>
<tr name="842" id="842">
<td>842</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="843" id="843">
<td>843</td><td>        <a id="843c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="843c43" class="tk">DCF_RECORD81y</a>;<span class="ct">/* offset: 0x0524 size: 32 bit */</span></td></tr>
<tr name="844" id="844">
<td>844</td><td>        <a id="844c9" class="tk">int8_t</a> <a id="844c16" class="tk">CFLASH_SHADOW_reserved_0528_I1</a>[8];</td></tr>
<tr name="845" id="845">
<td>845</td><td></td></tr>
<tr name="846" id="846">
<td>846</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="847" id="847">
<td>847</td><td>        <a id="847c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="847c43" class="tk">DCF_RECORD82x</a>;<span class="ct">/* offset: 0x0530 size: 32 bit */</span></td></tr>
<tr name="848" id="848">
<td>848</td><td></td></tr>
<tr name="849" id="849">
<td>849</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="850" id="850">
<td>850</td><td>        <a id="850c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="850c43" class="tk">DCF_RECORD82y</a>;<span class="ct">/* offset: 0x0534 size: 32 bit */</span></td></tr>
<tr name="851" id="851">
<td>851</td><td>        <a id="851c9" class="tk">int8_t</a> <a id="851c16" class="tk">CFLASH_SHADOW_reserved_0538_I1</a>[8];</td></tr>
<tr name="852" id="852">
<td>852</td><td></td></tr>
<tr name="853" id="853">
<td>853</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="854" id="854">
<td>854</td><td>        <a id="854c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="854c43" class="tk">DCF_RECORD83x</a>;<span class="ct">/* offset: 0x0540 size: 32 bit */</span></td></tr>
<tr name="855" id="855">
<td>855</td><td></td></tr>
<tr name="856" id="856">
<td>856</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="857" id="857">
<td>857</td><td>        <a id="857c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="857c43" class="tk">DCF_RECORD83y</a>;<span class="ct">/* offset: 0x0544 size: 32 bit */</span></td></tr>
<tr name="858" id="858">
<td>858</td><td>        <a id="858c9" class="tk">int8_t</a> <a id="858c16" class="tk">CFLASH_SHADOW_reserved_0548_I1</a>[8];</td></tr>
<tr name="859" id="859">
<td>859</td><td></td></tr>
<tr name="860" id="860">
<td>860</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="861" id="861">
<td>861</td><td>        <a id="861c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="861c43" class="tk">DCF_RECORD84x</a>;<span class="ct">/* offset: 0x0550 size: 32 bit */</span></td></tr>
<tr name="862" id="862">
<td>862</td><td></td></tr>
<tr name="863" id="863">
<td>863</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="864" id="864">
<td>864</td><td>        <a id="864c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="864c43" class="tk">DCF_RECORD84y</a>;<span class="ct">/* offset: 0x0554 size: 32 bit */</span></td></tr>
<tr name="865" id="865">
<td>865</td><td>        <a id="865c9" class="tk">int8_t</a> <a id="865c16" class="tk">CFLASH_SHADOW_reserved_0558_I1</a>[8];</td></tr>
<tr name="866" id="866">
<td>866</td><td></td></tr>
<tr name="867" id="867">
<td>867</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="868" id="868">
<td>868</td><td>        <a id="868c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="868c43" class="tk">DCF_RECORD85x</a>;<span class="ct">/* offset: 0x0560 size: 32 bit */</span></td></tr>
<tr name="869" id="869">
<td>869</td><td></td></tr>
<tr name="870" id="870">
<td>870</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="871" id="871">
<td>871</td><td>        <a id="871c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="871c43" class="tk">DCF_RECORD85y</a>;<span class="ct">/* offset: 0x0564 size: 32 bit */</span></td></tr>
<tr name="872" id="872">
<td>872</td><td>        <a id="872c9" class="tk">int8_t</a> <a id="872c16" class="tk">CFLASH_SHADOW_reserved_0568_I1</a>[8];</td></tr>
<tr name="873" id="873">
<td>873</td><td></td></tr>
<tr name="874" id="874">
<td>874</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="875" id="875">
<td>875</td><td>        <a id="875c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="875c43" class="tk">DCF_RECORD86x</a>;<span class="ct">/* offset: 0x0570 size: 32 bit */</span></td></tr>
<tr name="876" id="876">
<td>876</td><td></td></tr>
<tr name="877" id="877">
<td>877</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="878" id="878">
<td>878</td><td>        <a id="878c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="878c43" class="tk">DCF_RECORD86y</a>;<span class="ct">/* offset: 0x0574 size: 32 bit */</span></td></tr>
<tr name="879" id="879">
<td>879</td><td>        <a id="879c9" class="tk">int8_t</a> <a id="879c16" class="tk">CFLASH_SHADOW_reserved_0578_I1</a>[8];</td></tr>
<tr name="880" id="880">
<td>880</td><td></td></tr>
<tr name="881" id="881">
<td>881</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="882" id="882">
<td>882</td><td>        <a id="882c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="882c43" class="tk">DCF_RECORD87x</a>;<span class="ct">/* offset: 0x0580 size: 32 bit */</span></td></tr>
<tr name="883" id="883">
<td>883</td><td></td></tr>
<tr name="884" id="884">
<td>884</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="885" id="885">
<td>885</td><td>        <a id="885c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="885c43" class="tk">DCF_RECORD87y</a>;<span class="ct">/* offset: 0x0584 size: 32 bit */</span></td></tr>
<tr name="886" id="886">
<td>886</td><td>        <a id="886c9" class="tk">int8_t</a> <a id="886c16" class="tk">CFLASH_SHADOW_reserved_0588_I1</a>[8];</td></tr>
<tr name="887" id="887">
<td>887</td><td></td></tr>
<tr name="888" id="888">
<td>888</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="889" id="889">
<td>889</td><td>        <a id="889c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="889c43" class="tk">DCF_RECORD88x</a>;<span class="ct">/* offset: 0x0590 size: 32 bit */</span></td></tr>
<tr name="890" id="890">
<td>890</td><td></td></tr>
<tr name="891" id="891">
<td>891</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="892" id="892">
<td>892</td><td>        <a id="892c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="892c43" class="tk">DCF_RECORD88y</a>;<span class="ct">/* offset: 0x0594 size: 32 bit */</span></td></tr>
<tr name="893" id="893">
<td>893</td><td>        <a id="893c9" class="tk">int8_t</a> <a id="893c16" class="tk">CFLASH_SHADOW_reserved_0598_I1</a>[8];</td></tr>
<tr name="894" id="894">
<td>894</td><td></td></tr>
<tr name="895" id="895">
<td>895</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="896" id="896">
<td>896</td><td>        <a id="896c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="896c43" class="tk">DCF_RECORD89x</a>;<span class="ct">/* offset: 0x05A0 size: 32 bit */</span></td></tr>
<tr name="897" id="897">
<td>897</td><td></td></tr>
<tr name="898" id="898">
<td>898</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="899" id="899">
<td>899</td><td>        <a id="899c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="899c43" class="tk">DCF_RECORD89y</a>;<span class="ct">/* offset: 0x05A4 size: 32 bit */</span></td></tr>
<tr name="900" id="900">
<td>900</td><td>        <a id="900c9" class="tk">int8_t</a> <a id="900c16" class="tk">CFLASH_SHADOW_reserved_05A8_I1</a>[8];</td></tr>
<tr name="901" id="901">
<td>901</td><td></td></tr>
<tr name="902" id="902">
<td>902</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="903" id="903">
<td>903</td><td>        <a id="903c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="903c43" class="tk">DCF_RECORD90x</a>;<span class="ct">/* offset: 0x05B0 size: 32 bit */</span></td></tr>
<tr name="904" id="904">
<td>904</td><td></td></tr>
<tr name="905" id="905">
<td>905</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="906" id="906">
<td>906</td><td>        <a id="906c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="906c43" class="tk">DCF_RECORD90y</a>;<span class="ct">/* offset: 0x05B4 size: 32 bit */</span></td></tr>
<tr name="907" id="907">
<td>907</td><td>        <a id="907c9" class="tk">int8_t</a> <a id="907c16" class="tk">CFLASH_SHADOW_reserved_05B8_I1</a>[8];</td></tr>
<tr name="908" id="908">
<td>908</td><td></td></tr>
<tr name="909" id="909">
<td>909</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="910" id="910">
<td>910</td><td>        <a id="910c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="910c43" class="tk">DCF_RECORD91x</a>;<span class="ct">/* offset: 0x05C0 size: 32 bit */</span></td></tr>
<tr name="911" id="911">
<td>911</td><td></td></tr>
<tr name="912" id="912">
<td>912</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="913" id="913">
<td>913</td><td>        <a id="913c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="913c43" class="tk">DCF_RECORD91y</a>;<span class="ct">/* offset: 0x05C4 size: 32 bit */</span></td></tr>
<tr name="914" id="914">
<td>914</td><td>        <a id="914c9" class="tk">int8_t</a> <a id="914c16" class="tk">CFLASH_SHADOW_reserved_05C8_I1</a>[8];</td></tr>
<tr name="915" id="915">
<td>915</td><td></td></tr>
<tr name="916" id="916">
<td>916</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="917" id="917">
<td>917</td><td>        <a id="917c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="917c43" class="tk">DCF_RECORD92x</a>;<span class="ct">/* offset: 0x05D0 size: 32 bit */</span></td></tr>
<tr name="918" id="918">
<td>918</td><td></td></tr>
<tr name="919" id="919">
<td>919</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="920" id="920">
<td>920</td><td>        <a id="920c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="920c43" class="tk">DCF_RECORD92y</a>;<span class="ct">/* offset: 0x05D4 size: 32 bit */</span></td></tr>
<tr name="921" id="921">
<td>921</td><td>        <a id="921c9" class="tk">int8_t</a> <a id="921c16" class="tk">CFLASH_SHADOW_reserved_05D8_I1</a>[8];</td></tr>
<tr name="922" id="922">
<td>922</td><td></td></tr>
<tr name="923" id="923">
<td>923</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="924" id="924">
<td>924</td><td>        <a id="924c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="924c43" class="tk">DCF_RECORD93x</a>;<span class="ct">/* offset: 0x05E0 size: 32 bit */</span></td></tr>
<tr name="925" id="925">
<td>925</td><td></td></tr>
<tr name="926" id="926">
<td>926</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="927" id="927">
<td>927</td><td>        <a id="927c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="927c43" class="tk">DCF_RECORD93y</a>;<span class="ct">/* offset: 0x05E4 size: 32 bit */</span></td></tr>
<tr name="928" id="928">
<td>928</td><td>        <a id="928c9" class="tk">int8_t</a> <a id="928c16" class="tk">CFLASH_SHADOW_reserved_05E8_I1</a>[8];</td></tr>
<tr name="929" id="929">
<td>929</td><td></td></tr>
<tr name="930" id="930">
<td>930</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="931" id="931">
<td>931</td><td>        <a id="931c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="931c43" class="tk">DCF_RECORD94x</a>;<span class="ct">/* offset: 0x05F0 size: 32 bit */</span></td></tr>
<tr name="932" id="932">
<td>932</td><td></td></tr>
<tr name="933" id="933">
<td>933</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="934" id="934">
<td>934</td><td>        <a id="934c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="934c43" class="tk">DCF_RECORD94y</a>;<span class="ct">/* offset: 0x05F4 size: 32 bit */</span></td></tr>
<tr name="935" id="935">
<td>935</td><td>        <a id="935c9" class="tk">int8_t</a> <a id="935c16" class="tk">CFLASH_SHADOW_reserved_05F8_I1</a>[8];</td></tr>
<tr name="936" id="936">
<td>936</td><td></td></tr>
<tr name="937" id="937">
<td>937</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="938" id="938">
<td>938</td><td>        <a id="938c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="938c43" class="tk">DCF_RECORD95x</a>;<span class="ct">/* offset: 0x0600 size: 32 bit */</span></td></tr>
<tr name="939" id="939">
<td>939</td><td></td></tr>
<tr name="940" id="940">
<td>940</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="941" id="941">
<td>941</td><td>        <a id="941c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="941c43" class="tk">DCF_RECORD95y</a>;<span class="ct">/* offset: 0x0604 size: 32 bit */</span></td></tr>
<tr name="942" id="942">
<td>942</td><td>        <a id="942c9" class="tk">int8_t</a> <a id="942c16" class="tk">CFLASH_SHADOW_reserved_0608_I1</a>[8];</td></tr>
<tr name="943" id="943">
<td>943</td><td></td></tr>
<tr name="944" id="944">
<td>944</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="945" id="945">
<td>945</td><td>        <a id="945c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="945c43" class="tk">DCF_RECORD96x</a>;<span class="ct">/* offset: 0x0610 size: 32 bit */</span></td></tr>
<tr name="946" id="946">
<td>946</td><td></td></tr>
<tr name="947" id="947">
<td>947</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="948" id="948">
<td>948</td><td>        <a id="948c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="948c43" class="tk">DCF_RECORD96y</a>;<span class="ct">/* offset: 0x0614 size: 32 bit */</span></td></tr>
<tr name="949" id="949">
<td>949</td><td>        <a id="949c9" class="tk">int8_t</a> <a id="949c16" class="tk">CFLASH_SHADOW_reserved_0618_I1</a>[8];</td></tr>
<tr name="950" id="950">
<td>950</td><td></td></tr>
<tr name="951" id="951">
<td>951</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="952" id="952">
<td>952</td><td>        <a id="952c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="952c43" class="tk">DCF_RECORD97x</a>;<span class="ct">/* offset: 0x0620 size: 32 bit */</span></td></tr>
<tr name="953" id="953">
<td>953</td><td></td></tr>
<tr name="954" id="954">
<td>954</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="955" id="955">
<td>955</td><td>        <a id="955c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="955c43" class="tk">DCF_RECORD97y</a>;<span class="ct">/* offset: 0x0624 size: 32 bit */</span></td></tr>
<tr name="956" id="956">
<td>956</td><td>        <a id="956c9" class="tk">int8_t</a> <a id="956c16" class="tk">CFLASH_SHADOW_reserved_0628_I1</a>[8];</td></tr>
<tr name="957" id="957">
<td>957</td><td></td></tr>
<tr name="958" id="958">
<td>958</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="959" id="959">
<td>959</td><td>        <a id="959c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="959c43" class="tk">DCF_RECORD98x</a>;<span class="ct">/* offset: 0x0630 size: 32 bit */</span></td></tr>
<tr name="960" id="960">
<td>960</td><td></td></tr>
<tr name="961" id="961">
<td>961</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="962" id="962">
<td>962</td><td>        <a id="962c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="962c43" class="tk">DCF_RECORD98y</a>;<span class="ct">/* offset: 0x0634 size: 32 bit */</span></td></tr>
<tr name="963" id="963">
<td>963</td><td>        <a id="963c9" class="tk">int8_t</a> <a id="963c16" class="tk">CFLASH_SHADOW_reserved_0638_I1</a>[8];</td></tr>
<tr name="964" id="964">
<td>964</td><td></td></tr>
<tr name="965" id="965">
<td>965</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="966" id="966">
<td>966</td><td>        <a id="966c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="966c43" class="tk">DCF_RECORD99x</a>;<span class="ct">/* offset: 0x0640 size: 32 bit */</span></td></tr>
<tr name="967" id="967">
<td>967</td><td></td></tr>
<tr name="968" id="968">
<td>968</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="969" id="969">
<td>969</td><td>        <a id="969c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="969c43" class="tk">DCF_RECORD99y</a>;<span class="ct">/* offset: 0x0644 size: 32 bit */</span></td></tr>
<tr name="970" id="970">
<td>970</td><td>        <a id="970c9" class="tk">int8_t</a> <a id="970c16" class="tk">CFLASH_SHADOW_reserved_0648_I1</a>[8];</td></tr>
<tr name="971" id="971">
<td>971</td><td></td></tr>
<tr name="972" id="972">
<td>972</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="973" id="973">
<td>973</td><td>        <a id="973c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="973c43" class="tk">DCF_RECORD100x</a>;<span class="ct">/* offset: 0x0650 size: 32 bit */</span></td></tr>
<tr name="974" id="974">
<td>974</td><td></td></tr>
<tr name="975" id="975">
<td>975</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="976" id="976">
<td>976</td><td>        <a id="976c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="976c43" class="tk">DCF_RECORD100y</a>;<span class="ct">/* offset: 0x0654 size: 32 bit */</span></td></tr>
<tr name="977" id="977">
<td>977</td><td>        <a id="977c9" class="tk">int8_t</a> <a id="977c16" class="tk">CFLASH_SHADOW_reserved_0658_I1</a>[8];</td></tr>
<tr name="978" id="978">
<td>978</td><td></td></tr>
<tr name="979" id="979">
<td>979</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="980" id="980">
<td>980</td><td>        <a id="980c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="980c43" class="tk">DCF_RECORD101x</a>;<span class="ct">/* offset: 0x0660 size: 32 bit */</span></td></tr>
<tr name="981" id="981">
<td>981</td><td></td></tr>
<tr name="982" id="982">
<td>982</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="983" id="983">
<td>983</td><td>        <a id="983c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="983c43" class="tk">DCF_RECORD101y</a>;<span class="ct">/* offset: 0x0664 size: 32 bit */</span></td></tr>
<tr name="984" id="984">
<td>984</td><td>        <a id="984c9" class="tk">int8_t</a> <a id="984c16" class="tk">CFLASH_SHADOW_reserved_0668_I1</a>[8];</td></tr>
<tr name="985" id="985">
<td>985</td><td></td></tr>
<tr name="986" id="986">
<td>986</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="987" id="987">
<td>987</td><td>        <a id="987c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="987c43" class="tk">DCF_RECORD102x</a>;<span class="ct">/* offset: 0x0670 size: 32 bit */</span></td></tr>
<tr name="988" id="988">
<td>988</td><td></td></tr>
<tr name="989" id="989">
<td>989</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="990" id="990">
<td>990</td><td>        <a id="990c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="990c43" class="tk">DCF_RECORD102y</a>;<span class="ct">/* offset: 0x0674 size: 32 bit */</span></td></tr>
<tr name="991" id="991">
<td>991</td><td>        <a id="991c9" class="tk">int8_t</a> <a id="991c16" class="tk">CFLASH_SHADOW_reserved_0678_I1</a>[8];</td></tr>
<tr name="992" id="992">
<td>992</td><td></td></tr>
<tr name="993" id="993">
<td>993</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="994" id="994">
<td>994</td><td>        <a id="994c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="994c43" class="tk">DCF_RECORD103x</a>;<span class="ct">/* offset: 0x0680 size: 32 bit */</span></td></tr>
<tr name="995" id="995">
<td>995</td><td></td></tr>
<tr name="996" id="996">
<td>996</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="997" id="997">
<td>997</td><td>        <a id="997c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="997c43" class="tk">DCF_RECORD103y</a>;<span class="ct">/* offset: 0x0684 size: 32 bit */</span></td></tr>
<tr name="998" id="998">
<td>998</td><td>        <a id="998c9" class="tk">int8_t</a> <a id="998c16" class="tk">CFLASH_SHADOW_reserved_0688_I1</a>[8];</td></tr>
<tr name="999" id="999">
<td>999</td><td></td></tr>
<tr name="1000" id="1000">
<td>1000</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="1001" id="1001">
<td>1001</td><td>        <a id="1001c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="1001c43" class="tk">DCF_RECORD104x</a>;<span class="ct">/* offset: 0x0690 size: 32 bit */</span></td></tr>
<tr name="1002" id="1002">
<td>1002</td><td></td></tr>
<tr name="1003" id="1003">
<td>1003</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="1004" id="1004">
<td>1004</td><td>        <a id="1004c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="1004c43" class="tk">DCF_RECORD104y</a>;<span class="ct">/* offset: 0x0694 size: 32 bit */</span></td></tr>
<tr name="1005" id="1005">
<td>1005</td><td>        <a id="1005c9" class="tk">int8_t</a> <a id="1005c16" class="tk">CFLASH_SHADOW_reserved_0698_I1</a>[8];</td></tr>
<tr name="1006" id="1006">
<td>1006</td><td></td></tr>
<tr name="1007" id="1007">
<td>1007</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="1008" id="1008">
<td>1008</td><td>        <a id="1008c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="1008c43" class="tk">DCF_RECORD105x</a>;<span class="ct">/* offset: 0x06A0 size: 32 bit */</span></td></tr>
<tr name="1009" id="1009">
<td>1009</td><td></td></tr>
<tr name="1010" id="1010">
<td>1010</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="1011" id="1011">
<td>1011</td><td>        <a id="1011c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="1011c43" class="tk">DCF_RECORD105y</a>;<span class="ct">/* offset: 0x06A4 size: 32 bit */</span></td></tr>
<tr name="1012" id="1012">
<td>1012</td><td>        <a id="1012c9" class="tk">int8_t</a> <a id="1012c16" class="tk">CFLASH_SHADOW_reserved_06A8_I1</a>[8];</td></tr>
<tr name="1013" id="1013">
<td>1013</td><td></td></tr>
<tr name="1014" id="1014">
<td>1014</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="1015" id="1015">
<td>1015</td><td>        <a id="1015c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="1015c43" class="tk">DCF_RECORD106x</a>;<span class="ct">/* offset: 0x06B0 size: 32 bit */</span></td></tr>
<tr name="1016" id="1016">
<td>1016</td><td></td></tr>
<tr name="1017" id="1017">
<td>1017</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="1018" id="1018">
<td>1018</td><td>        <a id="1018c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="1018c43" class="tk">DCF_RECORD106y</a>;<span class="ct">/* offset: 0x06B4 size: 32 bit */</span></td></tr>
<tr name="1019" id="1019">
<td>1019</td><td>        <a id="1019c9" class="tk">int8_t</a> <a id="1019c16" class="tk">CFLASH_SHADOW_reserved_06B8_I1</a>[8];</td></tr>
<tr name="1020" id="1020">
<td>1020</td><td></td></tr>
<tr name="1021" id="1021">
<td>1021</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="1022" id="1022">
<td>1022</td><td>        <a id="1022c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="1022c43" class="tk">DCF_RECORD107x</a>;<span class="ct">/* offset: 0x06C0 size: 32 bit */</span></td></tr>
<tr name="1023" id="1023">
<td>1023</td><td></td></tr>
<tr name="1024" id="1024">
<td>1024</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="1025" id="1025">
<td>1025</td><td>        <a id="1025c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="1025c43" class="tk">DCF_RECORD107y</a>;<span class="ct">/* offset: 0x06C4 size: 32 bit */</span></td></tr>
<tr name="1026" id="1026">
<td>1026</td><td>        <a id="1026c9" class="tk">int8_t</a> <a id="1026c16" class="tk">CFLASH_SHADOW_reserved_06C8_I1</a>[8];</td></tr>
<tr name="1027" id="1027">
<td>1027</td><td></td></tr>
<tr name="1028" id="1028">
<td>1028</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="1029" id="1029">
<td>1029</td><td>        <a id="1029c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="1029c43" class="tk">DCF_RECORD108x</a>;<span class="ct">/* offset: 0x06D0 size: 32 bit */</span></td></tr>
<tr name="1030" id="1030">
<td>1030</td><td></td></tr>
<tr name="1031" id="1031">
<td>1031</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="1032" id="1032">
<td>1032</td><td>        <a id="1032c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="1032c43" class="tk">DCF_RECORD108y</a>;<span class="ct">/* offset: 0x06D4 size: 32 bit */</span></td></tr>
<tr name="1033" id="1033">
<td>1033</td><td>        <a id="1033c9" class="tk">int8_t</a> <a id="1033c16" class="tk">CFLASH_SHADOW_reserved_06D8_I1</a>[8];</td></tr>
<tr name="1034" id="1034">
<td>1034</td><td></td></tr>
<tr name="1035" id="1035">
<td>1035</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="1036" id="1036">
<td>1036</td><td>        <a id="1036c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="1036c43" class="tk">DCF_RECORD109x</a>;<span class="ct">/* offset: 0x06E0 size: 32 bit */</span></td></tr>
<tr name="1037" id="1037">
<td>1037</td><td></td></tr>
<tr name="1038" id="1038">
<td>1038</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="1039" id="1039">
<td>1039</td><td>        <a id="1039c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="1039c43" class="tk">DCF_RECORD109y</a>;<span class="ct">/* offset: 0x06E4 size: 32 bit */</span></td></tr>
<tr name="1040" id="1040">
<td>1040</td><td>        <a id="1040c9" class="tk">int8_t</a> <a id="1040c16" class="tk">CFLASH_SHADOW_reserved_06E8_I1</a>[8];</td></tr>
<tr name="1041" id="1041">
<td>1041</td><td></td></tr>
<tr name="1042" id="1042">
<td>1042</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="1043" id="1043">
<td>1043</td><td>        <a id="1043c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="1043c43" class="tk">DCF_RECORD110x</a>;<span class="ct">/* offset: 0x06F0 size: 32 bit */</span></td></tr>
<tr name="1044" id="1044">
<td>1044</td><td></td></tr>
<tr name="1045" id="1045">
<td>1045</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="1046" id="1046">
<td>1046</td><td>        <a id="1046c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="1046c43" class="tk">DCF_RECORD110y</a>;<span class="ct">/* offset: 0x06F4 size: 32 bit */</span></td></tr>
<tr name="1047" id="1047">
<td>1047</td><td>        <a id="1047c9" class="tk">int8_t</a> <a id="1047c16" class="tk">CFLASH_SHADOW_reserved_06F8_I1</a>[8];</td></tr>
<tr name="1048" id="1048">
<td>1048</td><td></td></tr>
<tr name="1049" id="1049">
<td>1049</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="1050" id="1050">
<td>1050</td><td>        <a id="1050c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="1050c43" class="tk">DCF_RECORD111x</a>;<span class="ct">/* offset: 0x0700 size: 32 bit */</span></td></tr>
<tr name="1051" id="1051">
<td>1051</td><td></td></tr>
<tr name="1052" id="1052">
<td>1052</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="1053" id="1053">
<td>1053</td><td>        <a id="1053c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="1053c43" class="tk">DCF_RECORD111y</a>;<span class="ct">/* offset: 0x0704 size: 32 bit */</span></td></tr>
<tr name="1054" id="1054">
<td>1054</td><td>        <a id="1054c9" class="tk">int8_t</a> <a id="1054c16" class="tk">CFLASH_SHADOW_reserved_0708_I1</a>[8];</td></tr>
<tr name="1055" id="1055">
<td>1055</td><td></td></tr>
<tr name="1056" id="1056">
<td>1056</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="1057" id="1057">
<td>1057</td><td>        <a id="1057c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="1057c43" class="tk">DCF_RECORD112x</a>;<span class="ct">/* offset: 0x0710 size: 32 bit */</span></td></tr>
<tr name="1058" id="1058">
<td>1058</td><td></td></tr>
<tr name="1059" id="1059">
<td>1059</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="1060" id="1060">
<td>1060</td><td>        <a id="1060c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="1060c43" class="tk">DCF_RECORD112y</a>;<span class="ct">/* offset: 0x0714 size: 32 bit */</span></td></tr>
<tr name="1061" id="1061">
<td>1061</td><td>        <a id="1061c9" class="tk">int8_t</a> <a id="1061c16" class="tk">CFLASH_SHADOW_reserved_0718_I1</a>[8];</td></tr>
<tr name="1062" id="1062">
<td>1062</td><td></td></tr>
<tr name="1063" id="1063">
<td>1063</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="1064" id="1064">
<td>1064</td><td>        <a id="1064c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="1064c43" class="tk">DCF_RECORD113x</a>;<span class="ct">/* offset: 0x0720 size: 32 bit */</span></td></tr>
<tr name="1065" id="1065">
<td>1065</td><td></td></tr>
<tr name="1066" id="1066">
<td>1066</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="1067" id="1067">
<td>1067</td><td>        <a id="1067c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="1067c43" class="tk">DCF_RECORD113y</a>;<span class="ct">/* offset: 0x0724 size: 32 bit */</span></td></tr>
<tr name="1068" id="1068">
<td>1068</td><td>        <a id="1068c9" class="tk">int8_t</a> <a id="1068c16" class="tk">CFLASH_SHADOW_reserved_0728_I1</a>[8];</td></tr>
<tr name="1069" id="1069">
<td>1069</td><td></td></tr>
<tr name="1070" id="1070">
<td>1070</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="1071" id="1071">
<td>1071</td><td>        <a id="1071c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="1071c43" class="tk">DCF_RECORD114x</a>;<span class="ct">/* offset: 0x0730 size: 32 bit */</span></td></tr>
<tr name="1072" id="1072">
<td>1072</td><td></td></tr>
<tr name="1073" id="1073">
<td>1073</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="1074" id="1074">
<td>1074</td><td>        <a id="1074c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="1074c43" class="tk">DCF_RECORD114y</a>;<span class="ct">/* offset: 0x0734 size: 32 bit */</span></td></tr>
<tr name="1075" id="1075">
<td>1075</td><td>        <a id="1075c9" class="tk">int8_t</a> <a id="1075c16" class="tk">CFLASH_SHADOW_reserved_0738_I1</a>[8];</td></tr>
<tr name="1076" id="1076">
<td>1076</td><td></td></tr>
<tr name="1077" id="1077">
<td>1077</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="1078" id="1078">
<td>1078</td><td>        <a id="1078c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="1078c43" class="tk">DCF_RECORD115x</a>;<span class="ct">/* offset: 0x0740 size: 32 bit */</span></td></tr>
<tr name="1079" id="1079">
<td>1079</td><td></td></tr>
<tr name="1080" id="1080">
<td>1080</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="1081" id="1081">
<td>1081</td><td>        <a id="1081c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="1081c43" class="tk">DCF_RECORD115y</a>;<span class="ct">/* offset: 0x0744 size: 32 bit */</span></td></tr>
<tr name="1082" id="1082">
<td>1082</td><td>        <a id="1082c9" class="tk">int8_t</a> <a id="1082c16" class="tk">CFLASH_SHADOW_reserved_0748_I1</a>[8];</td></tr>
<tr name="1083" id="1083">
<td>1083</td><td></td></tr>
<tr name="1084" id="1084">
<td>1084</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="1085" id="1085">
<td>1085</td><td>        <a id="1085c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="1085c43" class="tk">DCF_RECORD116x</a>;<span class="ct">/* offset: 0x0750 size: 32 bit */</span></td></tr>
<tr name="1086" id="1086">
<td>1086</td><td></td></tr>
<tr name="1087" id="1087">
<td>1087</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="1088" id="1088">
<td>1088</td><td>        <a id="1088c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="1088c43" class="tk">DCF_RECORD116y</a>;<span class="ct">/* offset: 0x0754 size: 32 bit */</span></td></tr>
<tr name="1089" id="1089">
<td>1089</td><td>        <a id="1089c9" class="tk">int8_t</a> <a id="1089c16" class="tk">CFLASH_SHADOW_reserved_0758_I1</a>[8];</td></tr>
<tr name="1090" id="1090">
<td>1090</td><td></td></tr>
<tr name="1091" id="1091">
<td>1091</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="1092" id="1092">
<td>1092</td><td>        <a id="1092c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="1092c43" class="tk">DCF_RECORD117x</a>;<span class="ct">/* offset: 0x0760 size: 32 bit */</span></td></tr>
<tr name="1093" id="1093">
<td>1093</td><td></td></tr>
<tr name="1094" id="1094">
<td>1094</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="1095" id="1095">
<td>1095</td><td>        <a id="1095c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="1095c43" class="tk">DCF_RECORD117y</a>;<span class="ct">/* offset: 0x0764 size: 32 bit */</span></td></tr>
<tr name="1096" id="1096">
<td>1096</td><td>        <a id="1096c9" class="tk">int8_t</a> <a id="1096c16" class="tk">CFLASH_SHADOW_reserved_0768_I1</a>[8];</td></tr>
<tr name="1097" id="1097">
<td>1097</td><td></td></tr>
<tr name="1098" id="1098">
<td>1098</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="1099" id="1099">
<td>1099</td><td>        <a id="1099c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="1099c43" class="tk">DCF_RECORD118x</a>;<span class="ct">/* offset: 0x0770 size: 32 bit */</span></td></tr>
<tr name="1100" id="1100">
<td>1100</td><td></td></tr>
<tr name="1101" id="1101">
<td>1101</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="1102" id="1102">
<td>1102</td><td>        <a id="1102c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="1102c43" class="tk">DCF_RECORD118y</a>;<span class="ct">/* offset: 0x0774 size: 32 bit */</span></td></tr>
<tr name="1103" id="1103">
<td>1103</td><td>        <a id="1103c9" class="tk">int8_t</a> <a id="1103c16" class="tk">CFLASH_SHADOW_reserved_0778_I1</a>[8];</td></tr>
<tr name="1104" id="1104">
<td>1104</td><td></td></tr>
<tr name="1105" id="1105">
<td>1105</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="1106" id="1106">
<td>1106</td><td>        <a id="1106c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="1106c43" class="tk">DCF_RECORD119x</a>;<span class="ct">/* offset: 0x0780 size: 32 bit */</span></td></tr>
<tr name="1107" id="1107">
<td>1107</td><td></td></tr>
<tr name="1108" id="1108">
<td>1108</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="1109" id="1109">
<td>1109</td><td>        <a id="1109c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="1109c43" class="tk">DCF_RECORD119y</a>;<span class="ct">/* offset: 0x0784 size: 32 bit */</span></td></tr>
<tr name="1110" id="1110">
<td>1110</td><td>        <a id="1110c9" class="tk">int8_t</a> <a id="1110c16" class="tk">CFLASH_SHADOW_reserved_0788_I1</a>[8];</td></tr>
<tr name="1111" id="1111">
<td>1111</td><td></td></tr>
<tr name="1112" id="1112">
<td>1112</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="1113" id="1113">
<td>1113</td><td>        <a id="1113c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="1113c43" class="tk">DCF_RECORD120x</a>;<span class="ct">/* offset: 0x0790 size: 32 bit */</span></td></tr>
<tr name="1114" id="1114">
<td>1114</td><td></td></tr>
<tr name="1115" id="1115">
<td>1115</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="1116" id="1116">
<td>1116</td><td>        <a id="1116c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="1116c43" class="tk">DCF_RECORD120y</a>;<span class="ct">/* offset: 0x0794 size: 32 bit */</span></td></tr>
<tr name="1117" id="1117">
<td>1117</td><td>        <a id="1117c9" class="tk">int8_t</a> <a id="1117c16" class="tk">CFLASH_SHADOW_reserved_0798_I1</a>[8];</td></tr>
<tr name="1118" id="1118">
<td>1118</td><td></td></tr>
<tr name="1119" id="1119">
<td>1119</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="1120" id="1120">
<td>1120</td><td>        <a id="1120c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="1120c43" class="tk">DCF_RECORD121x</a>;<span class="ct">/* offset: 0x07A0 size: 32 bit */</span></td></tr>
<tr name="1121" id="1121">
<td>1121</td><td></td></tr>
<tr name="1122" id="1122">
<td>1122</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="1123" id="1123">
<td>1123</td><td>        <a id="1123c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="1123c43" class="tk">DCF_RECORD121y</a>;<span class="ct">/* offset: 0x07A4 size: 32 bit */</span></td></tr>
<tr name="1124" id="1124">
<td>1124</td><td>        <a id="1124c9" class="tk">int8_t</a> <a id="1124c16" class="tk">CFLASH_SHADOW_reserved_07A8_I1</a>[8];</td></tr>
<tr name="1125" id="1125">
<td>1125</td><td></td></tr>
<tr name="1126" id="1126">
<td>1126</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="1127" id="1127">
<td>1127</td><td>        <a id="1127c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="1127c43" class="tk">DCF_RECORD122x</a>;<span class="ct">/* offset: 0x07B0 size: 32 bit */</span></td></tr>
<tr name="1128" id="1128">
<td>1128</td><td></td></tr>
<tr name="1129" id="1129">
<td>1129</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="1130" id="1130">
<td>1130</td><td>        <a id="1130c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="1130c43" class="tk">DCF_RECORD122y</a>;<span class="ct">/* offset: 0x07B4 size: 32 bit */</span></td></tr>
<tr name="1131" id="1131">
<td>1131</td><td>        <a id="1131c9" class="tk">int8_t</a> <a id="1131c16" class="tk">CFLASH_SHADOW_reserved_07B8_I1</a>[8];</td></tr>
<tr name="1132" id="1132">
<td>1132</td><td></td></tr>
<tr name="1133" id="1133">
<td>1133</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="1134" id="1134">
<td>1134</td><td>        <a id="1134c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="1134c43" class="tk">DCF_RECORD123x</a>;<span class="ct">/* offset: 0x07C0 size: 32 bit */</span></td></tr>
<tr name="1135" id="1135">
<td>1135</td><td></td></tr>
<tr name="1136" id="1136">
<td>1136</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="1137" id="1137">
<td>1137</td><td>        <a id="1137c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="1137c43" class="tk">DCF_RECORD123y</a>;<span class="ct">/* offset: 0x07C4 size: 32 bit */</span></td></tr>
<tr name="1138" id="1138">
<td>1138</td><td>        <a id="1138c9" class="tk">int8_t</a> <a id="1138c16" class="tk">CFLASH_SHADOW_reserved_07C8_I1</a>[8];</td></tr>
<tr name="1139" id="1139">
<td>1139</td><td></td></tr>
<tr name="1140" id="1140">
<td>1140</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="1141" id="1141">
<td>1141</td><td>        <a id="1141c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="1141c43" class="tk">DCF_RECORD124x</a>;<span class="ct">/* offset: 0x07D0 size: 32 bit */</span></td></tr>
<tr name="1142" id="1142">
<td>1142</td><td></td></tr>
<tr name="1143" id="1143">
<td>1143</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="1144" id="1144">
<td>1144</td><td>        <a id="1144c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="1144c43" class="tk">DCF_RECORD124y</a>;<span class="ct">/* offset: 0x07D4 size: 32 bit */</span></td></tr>
<tr name="1145" id="1145">
<td>1145</td><td>        <a id="1145c9" class="tk">int8_t</a> <a id="1145c16" class="tk">CFLASH_SHADOW_reserved_07D8_I1</a>[8];</td></tr>
<tr name="1146" id="1146">
<td>1146</td><td></td></tr>
<tr name="1147" id="1147">
<td>1147</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="1148" id="1148">
<td>1148</td><td>        <a id="1148c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="1148c43" class="tk">DCF_RECORD125x</a>;<span class="ct">/* offset: 0x07E0 size: 32 bit */</span></td></tr>
<tr name="1149" id="1149">
<td>1149</td><td></td></tr>
<tr name="1150" id="1150">
<td>1150</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="1151" id="1151">
<td>1151</td><td>        <a id="1151c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="1151c43" class="tk">DCF_RECORD125y</a>;<span class="ct">/* offset: 0x07E4 size: 32 bit */</span></td></tr>
<tr name="1152" id="1152">
<td>1152</td><td>        <a id="1152c9" class="tk">int8_t</a> <a id="1152c16" class="tk">CFLASH_SHADOW_reserved_07E8_I1</a>[8];</td></tr>
<tr name="1153" id="1153">
<td>1153</td><td></td></tr>
<tr name="1154" id="1154">
<td>1154</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="1155" id="1155">
<td>1155</td><td>        <a id="1155c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="1155c43" class="tk">DCF_RECORD126x</a>;<span class="ct">/* offset: 0x07F0 size: 32 bit */</span></td></tr>
<tr name="1156" id="1156">
<td>1156</td><td></td></tr>
<tr name="1157" id="1157">
<td>1157</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="1158" id="1158">
<td>1158</td><td>        <a id="1158c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="1158c43" class="tk">DCF_RECORD126y</a>;<span class="ct">/* offset: 0x07F4 size: 32 bit */</span></td></tr>
<tr name="1159" id="1159">
<td>1159</td><td>        <a id="1159c9" class="tk">int8_t</a> <a id="1159c16" class="tk">CFLASH_SHADOW_reserved_07F8_I1</a>[8];</td></tr>
<tr name="1160" id="1160">
<td>1160</td><td></td></tr>
<tr name="1161" id="1161">
<td>1161</td><td>        <span class="ct">/* First portion of a DCF record - do not use */</span></td></tr>
<tr name="1162" id="1162">
<td>1162</td><td>        <a id="1162c9" class="tk">CFLASH_SHADOW_DCF_RECORDx_32B_tag</a> <a id="1162c43" class="tk">DCF_RECORD127x</a>;<span class="ct">/* offset: 0x0800 size: 32 bit */</span></td></tr>
<tr name="1163" id="1163">
<td>1163</td><td></td></tr>
<tr name="1164" id="1164">
<td>1164</td><td>        <span class="ct">/* Second portion of a DCF record - do not use */</span></td></tr>
<tr name="1165" id="1165">
<td>1165</td><td>        <a id="1165c9" class="tk">CFLASH_SHADOW_DCF_RECORDy_32B_tag</a> <a id="1165c43" class="tk">DCF_RECORD127y</a>;<span class="ct">/* offset: 0x0804 size: 32 bit */</span></td></tr>
<tr name="1166" id="1166">
<td>1166</td><td>        <a id="1166c9" class="tk">int8_t</a> <a id="1166c16" class="tk">CFLASH_SHADOW_reserved_0808_E1</a>[8];</td></tr>
<tr name="1167" id="1167">
<td>1167</td><td>      <span class="br">}</span>;</td></tr>
<tr name="1168" id="1168">
<td>1168</td><td>    <span class="br">}</span>;</td></tr>
<tr name="1169" id="1169">
<td>1169</td><td></td></tr>
<tr name="1170" id="1170">
<td>1170</td><td>    <a id="1170c5" class="tk">int8_t</a> <a id="1170c12" class="tk">CFLASH_SHADOW_reserved_0810</a>[13768];</td></tr>
<tr name="1171" id="1171">
<td>1171</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="1172" id="1172">
<td>1172</td><td>      <span class="ct">/* NVPWD0-1 - Non Volatile Private Censorship PassWorD Register */</span></td></tr>
<tr name="1173" id="1173">
<td>1173</td><td>      <a id="1173c7" class="tk">CFLASH_SHADOW_NVPWD_32B_tag</a> <a id="1173c35" class="tk">NVPWD</a>[2];<span class="ct">/* offset: 0x3DD8  (0x0004 x 2) */</span></td></tr>
<tr name="1174" id="1174">
<td>1174</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1175" id="1175">
<td>1175</td><td>        <span class="ct">/* NVPWD0-1 - Non Volatile Private Censorship PassWorD Register */</span></td></tr>
<tr name="1176" id="1176">
<td>1176</td><td>        <a id="1176c9" class="tk">CFLASH_SHADOW_NVPWD_32B_tag</a> <a id="1176c37" class="tk">NVPWD0</a>;<span class="ct">/* offset: 0x3DD8 size: 32 bit */</span></td></tr>
<tr name="1177" id="1177">
<td>1177</td><td>        <a id="1177c9" class="tk">CFLASH_SHADOW_NVPWD_32B_tag</a> <a id="1177c37" class="tk">NVPWD1</a>;<span class="ct">/* offset: 0x3DDC size: 32 bit */</span></td></tr>
<tr name="1178" id="1178">
<td>1178</td><td>      <span class="br">}</span>;</td></tr>
<tr name="1179" id="1179">
<td>1179</td><td>    <span class="br">}</span>;</td></tr>
<tr name="1180" id="1180">
<td>1180</td><td></td></tr>
<tr name="1181" id="1181">
<td>1181</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="1182" id="1182">
<td>1182</td><td>      <span class="ct">/* NVSCI - Non Volatile System Censoring Information Register */</span></td></tr>
<tr name="1183" id="1183">
<td>1183</td><td>      <a id="1183c7" class="tk">CFLASH_SHADOW_NVSCI_32B_tag</a> <a id="1183c35" class="tk">NVSCI</a>[2];<span class="ct">/* offset: 0x3DE0  (0x0004 x 2) */</span></td></tr>
<tr name="1184" id="1184">
<td>1184</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1185" id="1185">
<td>1185</td><td>        <span class="ct">/* NVSCI - Non Volatile System Censoring Information Register */</span></td></tr>
<tr name="1186" id="1186">
<td>1186</td><td>        <a id="1186c9" class="tk">CFLASH_SHADOW_NVSCI_32B_tag</a> <a id="1186c37" class="tk">NVSCI0</a>;<span class="ct">/* offset: 0x3DE0 size: 32 bit */</span></td></tr>
<tr name="1187" id="1187">
<td>1187</td><td>        <a id="1187c9" class="tk">CFLASH_SHADOW_NVSCI_32B_tag</a> <a id="1187c37" class="tk">NVSCI1</a>;<span class="ct">/* offset: 0x3DE4 size: 32 bit */</span></td></tr>
<tr name="1188" id="1188">
<td>1188</td><td>      <span class="br">}</span>;</td></tr>
<tr name="1189" id="1189">
<td>1189</td><td>    <span class="br">}</span>;</td></tr>
<tr name="1190" id="1190">
<td>1190</td><td></td></tr>
<tr name="1191" id="1191">
<td>1191</td><td>    <span class="ct">/* Non Volatile LML Default Value */</span></td></tr>
<tr name="1192" id="1192">
<td>1192</td><td>    <a id="1192c5" class="tk">CFLASH_SHADOW_NVLML_32B_tag</a> <a id="1192c33" class="tk">NVLML</a>; <span class="ct">/* offset: 0x3DE8 size: 32 bit */</span></td></tr>
<tr name="1193" id="1193">
<td>1193</td><td>    <a id="1193c5" class="tk">int8_t</a> <a id="1193c12" class="tk">CFLASH_SHADOW_reserved_3DEC</a>[4];</td></tr>
<tr name="1194" id="1194">
<td>1194</td><td></td></tr>
<tr name="1195" id="1195">
<td>1195</td><td>    <span class="ct">/* Non Volatile HBL Default Value */</span></td></tr>
<tr name="1196" id="1196">
<td>1196</td><td>    <a id="1196c5" class="tk">CFLASH_SHADOW_NVHBL_32B_tag</a> <a id="1196c33" class="tk">NVHBL</a>; <span class="ct">/* offset: 0x3DF0 size: 32 bit */</span></td></tr>
<tr name="1197" id="1197">
<td>1197</td><td>    <a id="1197c5" class="tk">int8_t</a> <a id="1197c12" class="tk">CFLASH_SHADOW_reserved_3DF4</a>[4];</td></tr>
<tr name="1198" id="1198">
<td>1198</td><td></td></tr>
<tr name="1199" id="1199">
<td>1199</td><td>    <span class="ct">/* Non Volatile SLL Default Value */</span></td></tr>
<tr name="1200" id="1200">
<td>1200</td><td>    <a id="1200c5" class="tk">CFLASH_SHADOW_NVSLL_32B_tag</a> <a id="1200c33" class="tk">NVSLL</a>; <span class="ct">/* offset: 0x3DF8 size: 32 bit */</span></td></tr>
<tr name="1201" id="1201">
<td>1201</td><td>    <a id="1201c5" class="tk">int8_t</a> <a id="1201c12" class="tk">CFLASH_SHADOW_reserved_3DFC</a>[4];</td></tr>
<tr name="1202" id="1202">
<td>1202</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="1203" id="1203">
<td>1203</td><td>      <span class="ct">/*  Register set BIU_DEFAULTS */</span></td></tr>
<tr name="1204" id="1204">
<td>1204</td><td>      <a id="1204c7" class="tk">CFLASH_SHADOW_BIU_DEFAULTS_tag</a> <a id="1204c38" class="tk">BIU_DEFAULTS</a>[3];<span class="ct">/* offset: 0x3E00  (0x0008 x 3) */</span></td></tr>
<tr name="1205" id="1205">
<td>1205</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1206" id="1206">
<td>1206</td><td>        <span class="ct">/* Non Volatile Bus Interface Unit Register */</span></td></tr>
<tr name="1207" id="1207">
<td>1207</td><td>        <a id="1207c9" class="tk">CFLASH_SHADOW_NVBIU_32B_tag</a> <a id="1207c37" class="tk">NVBIU2</a>;<span class="ct">/* offset: 0x3E00 size: 32 bit */</span></td></tr>
<tr name="1208" id="1208">
<td>1208</td><td>        <a id="1208c9" class="tk">int8_t</a> <a id="1208c16" class="tk">CFLASH_SHADOW_reserved_3E04_I1</a>[4];</td></tr>
<tr name="1209" id="1209">
<td>1209</td><td>        <a id="1209c9" class="tk">CFLASH_SHADOW_NVBIU_32B_tag</a> <a id="1209c37" class="tk">NVBIU3</a>;<span class="ct">/* offset: 0x3E08 size: 32 bit */</span></td></tr>
<tr name="1210" id="1210">
<td>1210</td><td>        <a id="1210c9" class="tk">int8_t</a> <a id="1210c16" class="tk">CFLASH_SHADOW_reserved_3E0C_I1</a>[4];</td></tr>
<tr name="1211" id="1211">
<td>1211</td><td>        <a id="1211c9" class="tk">CFLASH_SHADOW_NVBIU_32B_tag</a> <a id="1211c37" class="tk">NVBIU4</a>;<span class="ct">/* offset: 0x3E10 size: 32 bit */</span></td></tr>
<tr name="1212" id="1212">
<td>1212</td><td>        <a id="1212c9" class="tk">int8_t</a> <a id="1212c16" class="tk">CFLASH_SHADOW_reserved_3E14_E1</a>[4];</td></tr>
<tr name="1213" id="1213">
<td>1213</td><td>      <span class="br">}</span>;</td></tr>
<tr name="1214" id="1214">
<td>1214</td><td>    <span class="br">}</span>;</td></tr>
<tr name="1215" id="1215">
<td>1215</td><td></td></tr>
<tr name="1216" id="1216">
<td>1216</td><td>    <span class="ct">/* NVUSRO - Non Volatile USeR Options Register */</span></td></tr>
<tr name="1217" id="1217">
<td>1217</td><td>    <a id="1217c5" class="tk">CFLASH_SHADOW_NVUSRO_32B_tag</a> <a id="1217c34" class="tk">NVUSRO</a>;<span class="ct">/* offset: 0x3E18 size: 32 bit */</span></td></tr>
<tr name="1218" id="1218">
<td>1218</td><td>    <a id="1218c5" class="tk">int8_t</a> <a id="1218c12" class="tk">CFLASH_SHADOW_reserved_3E1C</a>[484];</td></tr>
<tr name="1219" id="1219">
<td>1219</td><td>  <span class="br">}</span> <a id="1219c5" class="tk">CFLASH_SHADOW_tag</a>;</td></tr>
<tr name="1220" id="1220">
<td>1220</td><td></td></tr>
<tr name="1221" id="1221">
<td>1221</td><td><span class="pp">#define</span> <a id="1221c9" class="tk">CFLASH_SHADOW</a>                  (<a id="1221c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="1221c52" class="tk">CFLASH_SHADOW_tag</a> <a id="1221c70" class="tk">*</a>) 0x00F00000UL)</td></tr>
<tr name="1222" id="1222">
<td>1222</td><td></td></tr>
<tr name="1223" id="1223">
<td>1223</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="1224" id="1224">
<td>1224</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="1225" id="1225">
<td>1225</td><td>  <span class="ct">/* Module: CFLASH  */</span></td></tr>
<tr name="1226" id="1226">
<td>1226</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="1227" id="1227">
<td>1227</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="1228" id="1228">
<td>1228</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* MCR - Module Configuration Register */</span></td></tr>
<tr name="1229" id="1229">
<td>1229</td><td>    <a id="1229c5" class="tk">vuint32_t</a> <a id="1229c15" class="tk">R</a>;</td></tr>
<tr name="1230" id="1230">
<td>1230</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1231" id="1231">
<td>1231</td><td>     <a id="1231c6" class="tk">vuint32_t</a><a id="1231c15" class="tk">:</a></td></tr>
<tr name="1232" id="1232">
<td>1232</td><td>      5;</td></tr>
<tr name="1233" id="1233">
<td>1233</td><td>      <a id="1233c7" class="tk">vuint32_t</a> <a id="1233c17" class="tk">SIZE</a><a id="1233c21" class="tk">:</a>3;                <span class="ct">/* Array Space Size */</span></td></tr>
<tr name="1234" id="1234">
<td>1234</td><td>     <a id="1234c6" class="tk">vuint32_t</a><a id="1234c15" class="tk">:</a></td></tr>
<tr name="1235" id="1235">
<td>1235</td><td>      1;</td></tr>
<tr name="1236" id="1236">
<td>1236</td><td>      <a id="1236c7" class="tk">vuint32_t</a> <a id="1236c17" class="tk">LAS</a><a id="1236c20" class="tk">:</a>3;                 <span class="ct">/* Low Address Space */</span></td></tr>
<tr name="1237" id="1237">
<td>1237</td><td>     <a id="1237c6" class="tk">vuint32_t</a><a id="1237c15" class="tk">:</a></td></tr>
<tr name="1238" id="1238">
<td>1238</td><td>      3;</td></tr>
<tr name="1239" id="1239">
<td>1239</td><td>      <a id="1239c7" class="tk">vuint32_t</a> <a id="1239c17" class="tk">MAS</a><a id="1239c20" class="tk">:</a>1;                 <span class="ct">/* Mid Address Space Configuration */</span></td></tr>
<tr name="1240" id="1240">
<td>1240</td><td>      <a id="1240c7" class="tk">vuint32_t</a> <a id="1240c17" class="tk">EER</a><a id="1240c20" class="tk">:</a>1;                 <span class="ct">/* ECC Event Error */</span></td></tr>
<tr name="1241" id="1241">
<td>1241</td><td>      <a id="1241c7" class="tk">vuint32_t</a> <a id="1241c17" class="tk">RWE</a><a id="1241c20" class="tk">:</a>1;                 <span class="ct">/* Read-while-Write Event Error */</span></td></tr>
<tr name="1242" id="1242">
<td>1242</td><td>      <a id="1242c7" class="tk">vuint32_t</a> <a id="1242c17" class="tk">SBC</a><a id="1242c20" class="tk">:</a>1;                 <span class="ct">/* Single Bit Correction */</span></td></tr>
<tr name="1243" id="1243">
<td>1243</td><td>     <a id="1243c6" class="tk">vuint32_t</a><a id="1243c15" class="tk">:</a></td></tr>
<tr name="1244" id="1244">
<td>1244</td><td>      1;</td></tr>
<tr name="1245" id="1245">
<td>1245</td><td>      <a id="1245c7" class="tk">vuint32_t</a> <a id="1245c17" class="tk">PEAS</a><a id="1245c21" class="tk">:</a>1;                <span class="ct">/* Program/Erase Access Space */</span></td></tr>
<tr name="1246" id="1246">
<td>1246</td><td>      <a id="1246c7" class="tk">vuint32_t</a> <a id="1246c17" class="tk">DONE</a><a id="1246c21" class="tk">:</a>1;                <span class="ct">/* modify operation DONE */</span></td></tr>
<tr name="1247" id="1247">
<td>1247</td><td>      <a id="1247c7" class="tk">vuint32_t</a> <a id="1247c17" class="tk">PEG</a><a id="1247c20" class="tk">:</a>1;                 <span class="ct">/* Program/Erase Good */</span></td></tr>
<tr name="1248" id="1248">
<td>1248</td><td>     <a id="1248c6" class="tk">vuint32_t</a><a id="1248c15" class="tk">:</a></td></tr>
<tr name="1249" id="1249">
<td>1249</td><td>      4;</td></tr>
<tr name="1250" id="1250">
<td>1250</td><td>      <a id="1250c7" class="tk">vuint32_t</a> <a id="1250c17" class="tk">PGM</a><a id="1250c20" class="tk">:</a>1;                 <span class="ct">/* Program Bit */</span></td></tr>
<tr name="1251" id="1251">
<td>1251</td><td>      <a id="1251c7" class="tk">vuint32_t</a> <a id="1251c17" class="tk">PSUS</a><a id="1251c21" class="tk">:</a>1;                <span class="ct">/* Program Suspend */</span></td></tr>
<tr name="1252" id="1252">
<td>1252</td><td>      <a id="1252c7" class="tk">vuint32_t</a> <a id="1252c17" class="tk">ERS</a><a id="1252c20" class="tk">:</a>1;                 <span class="ct">/* Erase Bit */</span></td></tr>
<tr name="1253" id="1253">
<td>1253</td><td>      <a id="1253c7" class="tk">vuint32_t</a> <a id="1253c17" class="tk">ESUS</a><a id="1253c21" class="tk">:</a>1;                <span class="ct">/* Erase Suspend */</span></td></tr>
<tr name="1254" id="1254">
<td>1254</td><td>      <a id="1254c7" class="tk">vuint32_t</a> <a id="1254c17" class="tk">EHV</a><a id="1254c20" class="tk">:</a>1;                 <span class="ct">/* Enable High Voltage */</span></td></tr>
<tr name="1255" id="1255">
<td>1255</td><td>    <span class="br">}</span> <a id="1255c7" class="tk">B</a>;</td></tr>
<tr name="1256" id="1256">
<td>1256</td><td>  <span class="br">}</span> <a id="1256c5" class="tk">CFLASH_MCR_32B_tag</a>;</td></tr>
<tr name="1257" id="1257">
<td>1257</td><td></td></tr>
<tr name="1258" id="1258">
<td>1258</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* LML - Low/Mid Address Space Block Locking Register */</span></td></tr>
<tr name="1259" id="1259">
<td>1259</td><td>    <a id="1259c5" class="tk">vuint32_t</a> <a id="1259c15" class="tk">R</a>;</td></tr>
<tr name="1260" id="1260">
<td>1260</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1261" id="1261">
<td>1261</td><td>      <a id="1261c7" class="tk">vuint32_t</a> <a id="1261c17" class="tk">LME</a><a id="1261c20" class="tk">:</a>1;                 <span class="ct">/* Low/Mid Address Space Block Enable */</span></td></tr>
<tr name="1262" id="1262">
<td>1262</td><td>     <a id="1262c6" class="tk">vuint32_t</a><a id="1262c15" class="tk">:</a></td></tr>
<tr name="1263" id="1263">
<td>1263</td><td>      10;</td></tr>
<tr name="1264" id="1264">
<td>1264</td><td></td></tr>
<tr name="1265" id="1265">
<td>1265</td><td><span class="pp">#ifndef</span> <a id="1265c9" class="tk">USE_FIELD_ALIASES_CFLASH</a></td></tr>
<tr name="1266" id="1266">
<td>1266</td><td></td></tr>
<tr name="1267" id="1267">
<td>1267</td><td>      <a id="1267c7" class="tk">vuint32_t</a> <a id="1267c17" class="tk">SLOCK</a><a id="1267c22" class="tk">:</a>1;               <span class="ct">/* Shadow Address Space Block Lock */</span></td></tr>
<tr name="1268" id="1268">
<td>1268</td><td></td></tr>
<tr name="1269" id="1269">
<td>1269</td><td><span class="pp">#else</span></td></tr>
<tr name="1270" id="1270">
<td>1270</td><td></td></tr>
<tr name="1271" id="1271">
<td>1271</td><td>      <a id="1271c7" class="tk">vuint32_t</a> <a id="1271c17" class="tk">TSLK</a><a id="1271c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1272" id="1272">
<td>1272</td><td></td></tr>
<tr name="1273" id="1273">
<td>1273</td><td><span class="pp">#endif</span></td></tr>
<tr name="1274" id="1274">
<td>1274</td><td></td></tr>
<tr name="1275" id="1275">
<td>1275</td><td>     <a id="1275c6" class="tk">vuint32_t</a><a id="1275c15" class="tk">:</a></td></tr>
<tr name="1276" id="1276">
<td>1276</td><td>      2;</td></tr>
<tr name="1277" id="1277">
<td>1277</td><td></td></tr>
<tr name="1278" id="1278">
<td>1278</td><td><span class="pp">#ifndef</span> <a id="1278c9" class="tk">USE_FIELD_ALIASES_CFLASH</a></td></tr>
<tr name="1279" id="1279">
<td>1279</td><td></td></tr>
<tr name="1280" id="1280">
<td>1280</td><td>      <a id="1280c7" class="tk">vuint32_t</a> <a id="1280c17" class="tk">MLOCK</a><a id="1280c22" class="tk">:</a>2;               <span class="ct">/* Mid Address Space Block Lock */</span></td></tr>
<tr name="1281" id="1281">
<td>1281</td><td></td></tr>
<tr name="1282" id="1282">
<td>1282</td><td><span class="pp">#else</span></td></tr>
<tr name="1283" id="1283">
<td>1283</td><td></td></tr>
<tr name="1284" id="1284">
<td>1284</td><td>      <a id="1284c7" class="tk">vuint32_t</a> <a id="1284c17" class="tk">MLK</a><a id="1284c20" class="tk">:</a>2;                 <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1285" id="1285">
<td>1285</td><td></td></tr>
<tr name="1286" id="1286">
<td>1286</td><td><span class="pp">#endif</span></td></tr>
<tr name="1287" id="1287">
<td>1287</td><td></td></tr>
<tr name="1288" id="1288">
<td>1288</td><td>     <a id="1288c6" class="tk">vuint32_t</a><a id="1288c15" class="tk">:</a></td></tr>
<tr name="1289" id="1289">
<td>1289</td><td>      6;</td></tr>
<tr name="1290" id="1290">
<td>1290</td><td>      <a id="1290c7" class="tk">vuint32_t</a> <a id="1290c17" class="tk">LLOCK</a><a id="1290c22" class="tk">:</a>10;              <span class="ct">/* Low Address Space Block Lock */</span></td></tr>
<tr name="1291" id="1291">
<td>1291</td><td>    <span class="br">}</span> <a id="1291c7" class="tk">B</a>;</td></tr>
<tr name="1292" id="1292">
<td>1292</td><td>  <span class="br">}</span> <a id="1292c5" class="tk">CFLASH_LML_32B_tag</a>;</td></tr>
<tr name="1293" id="1293">
<td>1293</td><td></td></tr>
<tr name="1294" id="1294">
<td>1294</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* HBL - High Address Space Block Locking Register */</span></td></tr>
<tr name="1295" id="1295">
<td>1295</td><td>    <a id="1295c5" class="tk">vuint32_t</a> <a id="1295c15" class="tk">R</a>;</td></tr>
<tr name="1296" id="1296">
<td>1296</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1297" id="1297">
<td>1297</td><td>      <a id="1297c7" class="tk">vuint32_t</a> <a id="1297c17" class="tk">HBE</a><a id="1297c20" class="tk">:</a>1;                 <span class="ct">/* High Address Space Block Enable */</span></td></tr>
<tr name="1298" id="1298">
<td>1298</td><td>     <a id="1298c6" class="tk">vuint32_t</a><a id="1298c15" class="tk">:</a></td></tr>
<tr name="1299" id="1299">
<td>1299</td><td>      21;</td></tr>
<tr name="1300" id="1300">
<td>1300</td><td>      <a id="1300c7" class="tk">vuint32_t</a> <a id="1300c17" class="tk">HLOCK</a><a id="1300c22" class="tk">:</a>10;              <span class="ct">/* High Address Space Block Lock */</span></td></tr>
<tr name="1301" id="1301">
<td>1301</td><td>    <span class="br">}</span> <a id="1301c7" class="tk">B</a>;</td></tr>
<tr name="1302" id="1302">
<td>1302</td><td>  <span class="br">}</span> <a id="1302c5" class="tk">CFLASH_HBL_32B_tag</a>;</td></tr>
<tr name="1303" id="1303">
<td>1303</td><td></td></tr>
<tr name="1304" id="1304">
<td>1304</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SLL - Secondary Low/Mid Address Space Block Locking Register */</span></td></tr>
<tr name="1305" id="1305">
<td>1305</td><td>    <a id="1305c5" class="tk">vuint32_t</a> <a id="1305c15" class="tk">R</a>;</td></tr>
<tr name="1306" id="1306">
<td>1306</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1307" id="1307">
<td>1307</td><td>      <a id="1307c7" class="tk">vuint32_t</a> <a id="1307c17" class="tk">SLE</a><a id="1307c20" class="tk">:</a>1;                 <span class="ct">/* Secondary Low/Mid Address Space Block Enable */</span></td></tr>
<tr name="1308" id="1308">
<td>1308</td><td>     <a id="1308c6" class="tk">vuint32_t</a><a id="1308c15" class="tk">:</a></td></tr>
<tr name="1309" id="1309">
<td>1309</td><td>      10;</td></tr>
<tr name="1310" id="1310">
<td>1310</td><td></td></tr>
<tr name="1311" id="1311">
<td>1311</td><td><span class="pp">#ifndef</span> <a id="1311c9" class="tk">USE_FIELD_ALIASES_CFLASH</a></td></tr>
<tr name="1312" id="1312">
<td>1312</td><td></td></tr>
<tr name="1313" id="1313">
<td>1313</td><td>      <a id="1313c7" class="tk">vuint32_t</a> <a id="1313c17" class="tk">SSLOCK</a><a id="1313c23" class="tk">:</a>1;              <span class="ct">/* Secondary Shadow Address Space Block Lock */</span></td></tr>
<tr name="1314" id="1314">
<td>1314</td><td></td></tr>
<tr name="1315" id="1315">
<td>1315</td><td><span class="pp">#else</span></td></tr>
<tr name="1316" id="1316">
<td>1316</td><td></td></tr>
<tr name="1317" id="1317">
<td>1317</td><td>      <a id="1317c7" class="tk">vuint32_t</a> <a id="1317c17" class="tk">STSLK</a><a id="1317c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1318" id="1318">
<td>1318</td><td></td></tr>
<tr name="1319" id="1319">
<td>1319</td><td><span class="pp">#endif</span></td></tr>
<tr name="1320" id="1320">
<td>1320</td><td></td></tr>
<tr name="1321" id="1321">
<td>1321</td><td>     <a id="1321c6" class="tk">vuint32_t</a><a id="1321c15" class="tk">:</a></td></tr>
<tr name="1322" id="1322">
<td>1322</td><td>      2;</td></tr>
<tr name="1323" id="1323">
<td>1323</td><td></td></tr>
<tr name="1324" id="1324">
<td>1324</td><td><span class="pp">#ifndef</span> <a id="1324c9" class="tk">USE_FIELD_ALIASES_CFLASH</a></td></tr>
<tr name="1325" id="1325">
<td>1325</td><td></td></tr>
<tr name="1326" id="1326">
<td>1326</td><td>      <a id="1326c7" class="tk">vuint32_t</a> <a id="1326c17" class="tk">SMLOCK</a><a id="1326c23" class="tk">:</a>2;              <span class="ct">/* Secondary Mid Address Space Block Lock */</span></td></tr>
<tr name="1327" id="1327">
<td>1327</td><td></td></tr>
<tr name="1328" id="1328">
<td>1328</td><td><span class="pp">#else</span></td></tr>
<tr name="1329" id="1329">
<td>1329</td><td></td></tr>
<tr name="1330" id="1330">
<td>1330</td><td>      <a id="1330c7" class="tk">vuint32_t</a> <a id="1330c17" class="tk">SMK</a><a id="1330c20" class="tk">:</a>2;                 <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1331" id="1331">
<td>1331</td><td></td></tr>
<tr name="1332" id="1332">
<td>1332</td><td><span class="pp">#endif</span></td></tr>
<tr name="1333" id="1333">
<td>1333</td><td></td></tr>
<tr name="1334" id="1334">
<td>1334</td><td>     <a id="1334c6" class="tk">vuint32_t</a><a id="1334c15" class="tk">:</a></td></tr>
<tr name="1335" id="1335">
<td>1335</td><td>      6;</td></tr>
<tr name="1336" id="1336">
<td>1336</td><td>      <a id="1336c7" class="tk">vuint32_t</a> <a id="1336c17" class="tk">SLLOCK</a><a id="1336c23" class="tk">:</a>10;             <span class="ct">/* Secondary Low Address Space Block Lock */</span></td></tr>
<tr name="1337" id="1337">
<td>1337</td><td>    <span class="br">}</span> <a id="1337c7" class="tk">B</a>;</td></tr>
<tr name="1338" id="1338">
<td>1338</td><td>  <span class="br">}</span> <a id="1338c5" class="tk">CFLASH_SLL_32B_tag</a>;</td></tr>
<tr name="1339" id="1339">
<td>1339</td><td></td></tr>
<tr name="1340" id="1340">
<td>1340</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* LMS - Low/Mid Address Space Block Select Register */</span></td></tr>
<tr name="1341" id="1341">
<td>1341</td><td>    <a id="1341c5" class="tk">vuint32_t</a> <a id="1341c15" class="tk">R</a>;</td></tr>
<tr name="1342" id="1342">
<td>1342</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1343" id="1343">
<td>1343</td><td>     <a id="1343c6" class="tk">vuint32_t</a><a id="1343c15" class="tk">:</a></td></tr>
<tr name="1344" id="1344">
<td>1344</td><td>      14;</td></tr>
<tr name="1345" id="1345">
<td>1345</td><td>      <a id="1345c7" class="tk">vuint32_t</a> <a id="1345c17" class="tk">MSL</a><a id="1345c20" class="tk">:</a>2;                 <span class="ct">/* Mid Address Space Block Select */</span></td></tr>
<tr name="1346" id="1346">
<td>1346</td><td>     <a id="1346c6" class="tk">vuint32_t</a><a id="1346c15" class="tk">:</a></td></tr>
<tr name="1347" id="1347">
<td>1347</td><td>      6;</td></tr>
<tr name="1348" id="1348">
<td>1348</td><td>      <a id="1348c7" class="tk">vuint32_t</a> <a id="1348c17" class="tk">LSL</a><a id="1348c20" class="tk">:</a>10;                <span class="ct">/* Low Address Space Block Select */</span></td></tr>
<tr name="1349" id="1349">
<td>1349</td><td>    <span class="br">}</span> <a id="1349c7" class="tk">B</a>;</td></tr>
<tr name="1350" id="1350">
<td>1350</td><td>  <span class="br">}</span> <a id="1350c5" class="tk">CFLASH_LMS_32B_tag</a>;</td></tr>
<tr name="1351" id="1351">
<td>1351</td><td></td></tr>
<tr name="1352" id="1352">
<td>1352</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* HBS - High Address Space Block Select Register */</span></td></tr>
<tr name="1353" id="1353">
<td>1353</td><td>    <a id="1353c5" class="tk">vuint32_t</a> <a id="1353c15" class="tk">R</a>;</td></tr>
<tr name="1354" id="1354">
<td>1354</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1355" id="1355">
<td>1355</td><td>     <a id="1355c6" class="tk">vuint32_t</a><a id="1355c15" class="tk">:</a></td></tr>
<tr name="1356" id="1356">
<td>1356</td><td>      22;</td></tr>
<tr name="1357" id="1357">
<td>1357</td><td>      <a id="1357c7" class="tk">vuint32_t</a> <a id="1357c17" class="tk">HSL</a><a id="1357c20" class="tk">:</a>10;                <span class="ct">/* High Address Space Block Select */</span></td></tr>
<tr name="1358" id="1358">
<td>1358</td><td>    <span class="br">}</span> <a id="1358c7" class="tk">B</a>;</td></tr>
<tr name="1359" id="1359">
<td>1359</td><td>  <span class="br">}</span> <a id="1359c5" class="tk">CFLASH_HBS_32B_tag</a>;</td></tr>
<tr name="1360" id="1360">
<td>1360</td><td></td></tr>
<tr name="1361" id="1361">
<td>1361</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ADR - Address Register */</span></td></tr>
<tr name="1362" id="1362">
<td>1362</td><td>    <a id="1362c5" class="tk">vuint32_t</a> <a id="1362c15" class="tk">R</a>;</td></tr>
<tr name="1363" id="1363">
<td>1363</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1364" id="1364">
<td>1364</td><td>      <a id="1364c7" class="tk">vuint32_t</a> <a id="1364c17" class="tk">SAD</a><a id="1364c20" class="tk">:</a>1;                 <span class="ct">/* Shadow Address */</span></td></tr>
<tr name="1365" id="1365">
<td>1365</td><td>     <a id="1365c6" class="tk">vuint32_t</a><a id="1365c15" class="tk">:</a></td></tr>
<tr name="1366" id="1366">
<td>1366</td><td>      10;</td></tr>
<tr name="1367" id="1367">
<td>1367</td><td>      <a id="1367c7" class="tk">vuint32_t</a> <a id="1367c17" class="tk">ADDR</a><a id="1367c21" class="tk">:</a>18;               <span class="ct">/* Address */</span></td></tr>
<tr name="1368" id="1368">
<td>1368</td><td>     <a id="1368c6" class="tk">vuint32_t</a><a id="1368c15" class="tk">:</a></td></tr>
<tr name="1369" id="1369">
<td>1369</td><td>      3;</td></tr>
<tr name="1370" id="1370">
<td>1370</td><td>    <span class="br">}</span> <a id="1370c7" class="tk">B</a>;</td></tr>
<tr name="1371" id="1371">
<td>1371</td><td>  <span class="br">}</span> <a id="1371c5" class="tk">CFLASH_ADR_32B_tag</a>;</td></tr>
<tr name="1372" id="1372">
<td>1372</td><td></td></tr>
<tr name="1373" id="1373">
<td>1373</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PFLASH2P_LCA_PFCR0 - Platform Flash Configuration Register 0 */</span></td></tr>
<tr name="1374" id="1374">
<td>1374</td><td>    <a id="1374c5" class="tk">vuint32_t</a> <a id="1374c15" class="tk">R</a>;</td></tr>
<tr name="1375" id="1375">
<td>1375</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1376" id="1376">
<td>1376</td><td></td></tr>
<tr name="1377" id="1377">
<td>1377</td><td><span class="pp">#ifndef</span> <a id="1377c9" class="tk">USE_FIELD_ALIASES_CFLASH</a></td></tr>
<tr name="1378" id="1378">
<td>1378</td><td></td></tr>
<tr name="1379" id="1379">
<td>1379</td><td>      <a id="1379c7" class="tk">vuint32_t</a> <a id="1379c17" class="tk">B02_APC</a><a id="1379c24" class="tk">:</a>5;             <span class="ct">/* Bank0+2 Address Pipelining Control */</span></td></tr>
<tr name="1380" id="1380">
<td>1380</td><td></td></tr>
<tr name="1381" id="1381">
<td>1381</td><td><span class="pp">#else</span></td></tr>
<tr name="1382" id="1382">
<td>1382</td><td></td></tr>
<tr name="1383" id="1383">
<td>1383</td><td>      <a id="1383c7" class="tk">vuint32_t</a> <a id="1383c17" class="tk">BK0_APC</a><a id="1383c24" class="tk">:</a>5;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1384" id="1384">
<td>1384</td><td></td></tr>
<tr name="1385" id="1385">
<td>1385</td><td><span class="pp">#endif</span></td></tr>
<tr name="1386" id="1386">
<td>1386</td><td></td></tr>
<tr name="1387" id="1387">
<td>1387</td><td><span class="pp">#ifndef</span> <a id="1387c9" class="tk">USE_FIELD_ALIASES_CFLASH</a></td></tr>
<tr name="1388" id="1388">
<td>1388</td><td></td></tr>
<tr name="1389" id="1389">
<td>1389</td><td>      <a id="1389c7" class="tk">vuint32_t</a> <a id="1389c17" class="tk">B02_WWSC</a><a id="1389c25" class="tk">:</a>5;            <span class="ct">/* Bank0+2 Write Wait State Control */</span></td></tr>
<tr name="1390" id="1390">
<td>1390</td><td></td></tr>
<tr name="1391" id="1391">
<td>1391</td><td><span class="pp">#else</span></td></tr>
<tr name="1392" id="1392">
<td>1392</td><td></td></tr>
<tr name="1393" id="1393">
<td>1393</td><td>      <a id="1393c7" class="tk">vuint32_t</a> <a id="1393c17" class="tk">BK0_WWSC</a><a id="1393c25" class="tk">:</a>5;            <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1394" id="1394">
<td>1394</td><td></td></tr>
<tr name="1395" id="1395">
<td>1395</td><td><span class="pp">#endif</span></td></tr>
<tr name="1396" id="1396">
<td>1396</td><td></td></tr>
<tr name="1397" id="1397">
<td>1397</td><td><span class="pp">#ifndef</span> <a id="1397c9" class="tk">USE_FIELD_ALIASES_CFLASH</a></td></tr>
<tr name="1398" id="1398">
<td>1398</td><td></td></tr>
<tr name="1399" id="1399">
<td>1399</td><td>      <a id="1399c7" class="tk">vuint32_t</a> <a id="1399c17" class="tk">B02_RWSC</a><a id="1399c25" class="tk">:</a>5;            <span class="ct">/* Bank0+2 Read Wait State Control */</span></td></tr>
<tr name="1400" id="1400">
<td>1400</td><td></td></tr>
<tr name="1401" id="1401">
<td>1401</td><td><span class="pp">#else</span></td></tr>
<tr name="1402" id="1402">
<td>1402</td><td></td></tr>
<tr name="1403" id="1403">
<td>1403</td><td>      <a id="1403c7" class="tk">vuint32_t</a> <a id="1403c17" class="tk">BK0_RWSC</a><a id="1403c25" class="tk">:</a>5;            <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1404" id="1404">
<td>1404</td><td></td></tr>
<tr name="1405" id="1405">
<td>1405</td><td><span class="pp">#endif</span></td></tr>
<tr name="1406" id="1406">
<td>1406</td><td></td></tr>
<tr name="1407" id="1407">
<td>1407</td><td><span class="pp">#ifndef</span> <a id="1407c9" class="tk">USE_FIELD_ALIASES_CFLASH</a></td></tr>
<tr name="1408" id="1408">
<td>1408</td><td></td></tr>
<tr name="1409" id="1409">
<td>1409</td><td>      <a id="1409c7" class="tk">vuint32_t</a> <a id="1409c17" class="tk">B02_RWWC2</a><a id="1409c26" class="tk">:</a>1;           <span class="ct">/* Bank 0+2 Read While Write Control, bit 2 */</span></td></tr>
<tr name="1410" id="1410">
<td>1410</td><td></td></tr>
<tr name="1411" id="1411">
<td>1411</td><td><span class="pp">#else</span></td></tr>
<tr name="1412" id="1412">
<td>1412</td><td></td></tr>
<tr name="1413" id="1413">
<td>1413</td><td>      <a id="1413c7" class="tk">vuint32_t</a> <a id="1413c17" class="tk">BK0_RWWC2</a><a id="1413c26" class="tk">:</a>1;           <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1414" id="1414">
<td>1414</td><td></td></tr>
<tr name="1415" id="1415">
<td>1415</td><td><span class="pp">#endif</span></td></tr>
<tr name="1416" id="1416">
<td>1416</td><td></td></tr>
<tr name="1417" id="1417">
<td>1417</td><td><span class="pp">#ifndef</span> <a id="1417c9" class="tk">USE_FIELD_ALIASES_CFLASH</a></td></tr>
<tr name="1418" id="1418">
<td>1418</td><td></td></tr>
<tr name="1419" id="1419">
<td>1419</td><td>      <a id="1419c7" class="tk">vuint32_t</a> <a id="1419c17" class="tk">B02_RWWC1</a><a id="1419c26" class="tk">:</a>1;           <span class="ct">/* Bank 0+2 Read While Write Control, bit 1 */</span></td></tr>
<tr name="1420" id="1420">
<td>1420</td><td></td></tr>
<tr name="1421" id="1421">
<td>1421</td><td><span class="pp">#else</span></td></tr>
<tr name="1422" id="1422">
<td>1422</td><td></td></tr>
<tr name="1423" id="1423">
<td>1423</td><td>      <a id="1423c7" class="tk">vuint32_t</a> <a id="1423c17" class="tk">BK0_RWWC1</a><a id="1423c26" class="tk">:</a>1;           <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1424" id="1424">
<td>1424</td><td></td></tr>
<tr name="1425" id="1425">
<td>1425</td><td><span class="pp">#endif</span></td></tr>
<tr name="1426" id="1426">
<td>1426</td><td></td></tr>
<tr name="1427" id="1427">
<td>1427</td><td><span class="pp">#ifndef</span> <a id="1427c9" class="tk">USE_FIELD_ALIASES_CFLASH</a></td></tr>
<tr name="1428" id="1428">
<td>1428</td><td></td></tr>
<tr name="1429" id="1429">
<td>1429</td><td>      <a id="1429c7" class="tk">vuint32_t</a> <a id="1429c17" class="tk">B02_P1_BCFG</a><a id="1429c28" class="tk">:</a>2;         <span class="ct">/* Bank0+2 Port 1 Page Buffer Configuration */</span></td></tr>
<tr name="1430" id="1430">
<td>1430</td><td></td></tr>
<tr name="1431" id="1431">
<td>1431</td><td><span class="pp">#else</span></td></tr>
<tr name="1432" id="1432">
<td>1432</td><td></td></tr>
<tr name="1433" id="1433">
<td>1433</td><td>      <a id="1433c7" class="tk">vuint32_t</a> <a id="1433c17" class="tk">B0_P1_BCFG</a><a id="1433c27" class="tk">:</a>2;          <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1434" id="1434">
<td>1434</td><td></td></tr>
<tr name="1435" id="1435">
<td>1435</td><td><span class="pp">#endif</span></td></tr>
<tr name="1436" id="1436">
<td>1436</td><td></td></tr>
<tr name="1437" id="1437">
<td>1437</td><td><span class="pp">#ifndef</span> <a id="1437c9" class="tk">USE_FIELD_ALIASES_CFLASH</a></td></tr>
<tr name="1438" id="1438">
<td>1438</td><td></td></tr>
<tr name="1439" id="1439">
<td>1439</td><td>      <a id="1439c7" class="tk">vuint32_t</a> <a id="1439c17" class="tk">B02_P1_DPFE</a><a id="1439c28" class="tk">:</a>1;         <span class="ct">/* Bank0+2 Port 1 Data Prefetch Enable */</span></td></tr>
<tr name="1440" id="1440">
<td>1440</td><td></td></tr>
<tr name="1441" id="1441">
<td>1441</td><td><span class="pp">#else</span></td></tr>
<tr name="1442" id="1442">
<td>1442</td><td></td></tr>
<tr name="1443" id="1443">
<td>1443</td><td>      <a id="1443c7" class="tk">vuint32_t</a> <a id="1443c17" class="tk">B0_P1_DPFE</a><a id="1443c27" class="tk">:</a>1;          <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1444" id="1444">
<td>1444</td><td></td></tr>
<tr name="1445" id="1445">
<td>1445</td><td><span class="pp">#endif</span></td></tr>
<tr name="1446" id="1446">
<td>1446</td><td></td></tr>
<tr name="1447" id="1447">
<td>1447</td><td><span class="pp">#ifndef</span> <a id="1447c9" class="tk">USE_FIELD_ALIASES_CFLASH</a></td></tr>
<tr name="1448" id="1448">
<td>1448</td><td></td></tr>
<tr name="1449" id="1449">
<td>1449</td><td>      <a id="1449c7" class="tk">vuint32_t</a> <a id="1449c17" class="tk">B02_P1_IPFE</a><a id="1449c28" class="tk">:</a>1;         <span class="ct">/* Bank0+2 Port 1 Inst Prefetch Enable */</span></td></tr>
<tr name="1450" id="1450">
<td>1450</td><td></td></tr>
<tr name="1451" id="1451">
<td>1451</td><td><span class="pp">#else</span></td></tr>
<tr name="1452" id="1452">
<td>1452</td><td></td></tr>
<tr name="1453" id="1453">
<td>1453</td><td>      <a id="1453c7" class="tk">vuint32_t</a> <a id="1453c17" class="tk">B0_P1_IPFE</a><a id="1453c27" class="tk">:</a>1;          <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1454" id="1454">
<td>1454</td><td></td></tr>
<tr name="1455" id="1455">
<td>1455</td><td><span class="pp">#endif</span></td></tr>
<tr name="1456" id="1456">
<td>1456</td><td></td></tr>
<tr name="1457" id="1457">
<td>1457</td><td><span class="pp">#ifndef</span> <a id="1457c9" class="tk">USE_FIELD_ALIASES_CFLASH</a></td></tr>
<tr name="1458" id="1458">
<td>1458</td><td></td></tr>
<tr name="1459" id="1459">
<td>1459</td><td>      <a id="1459c7" class="tk">vuint32_t</a> <a id="1459c17" class="tk">B02_P1_PFLM</a><a id="1459c28" class="tk">:</a>2;         <span class="ct">/* Bank0+2 Port 1 Prefetch Limit */</span></td></tr>
<tr name="1460" id="1460">
<td>1460</td><td></td></tr>
<tr name="1461" id="1461">
<td>1461</td><td><span class="pp">#else</span></td></tr>
<tr name="1462" id="1462">
<td>1462</td><td></td></tr>
<tr name="1463" id="1463">
<td>1463</td><td>      <a id="1463c7" class="tk">vuint32_t</a> <a id="1463c17" class="tk">B0_P1_PFLM</a><a id="1463c27" class="tk">:</a>2;          <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1464" id="1464">
<td>1464</td><td></td></tr>
<tr name="1465" id="1465">
<td>1465</td><td><span class="pp">#endif</span></td></tr>
<tr name="1466" id="1466">
<td>1466</td><td></td></tr>
<tr name="1467" id="1467">
<td>1467</td><td><span class="pp">#ifndef</span> <a id="1467c9" class="tk">USE_FIELD_ALIASES_CFLASH</a></td></tr>
<tr name="1468" id="1468">
<td>1468</td><td></td></tr>
<tr name="1469" id="1469">
<td>1469</td><td>      <a id="1469c7" class="tk">vuint32_t</a> <a id="1469c17" class="tk">B02_P1_BFE</a><a id="1469c27" class="tk">:</a>1;          <span class="ct">/* Bank0+2 Port 1 Buffer Enable */</span></td></tr>
<tr name="1470" id="1470">
<td>1470</td><td></td></tr>
<tr name="1471" id="1471">
<td>1471</td><td><span class="pp">#else</span></td></tr>
<tr name="1472" id="1472">
<td>1472</td><td></td></tr>
<tr name="1473" id="1473">
<td>1473</td><td>      <a id="1473c7" class="tk">vuint32_t</a> <a id="1473c17" class="tk">B0_P1_BFE</a><a id="1473c26" class="tk">:</a>1;           <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1474" id="1474">
<td>1474</td><td></td></tr>
<tr name="1475" id="1475">
<td>1475</td><td><span class="pp">#endif</span></td></tr>
<tr name="1476" id="1476">
<td>1476</td><td></td></tr>
<tr name="1477" id="1477">
<td>1477</td><td><span class="pp">#ifndef</span> <a id="1477c9" class="tk">USE_FIELD_ALIASES_CFLASH</a></td></tr>
<tr name="1478" id="1478">
<td>1478</td><td></td></tr>
<tr name="1479" id="1479">
<td>1479</td><td>      <a id="1479c7" class="tk">vuint32_t</a> <a id="1479c17" class="tk">B02_RWWC0</a><a id="1479c26" class="tk">:</a>1;           <span class="ct">/* Bank 0+2 Read While Write Control, bit 0 */</span></td></tr>
<tr name="1480" id="1480">
<td>1480</td><td></td></tr>
<tr name="1481" id="1481">
<td>1481</td><td><span class="pp">#else</span></td></tr>
<tr name="1482" id="1482">
<td>1482</td><td></td></tr>
<tr name="1483" id="1483">
<td>1483</td><td>      <a id="1483c7" class="tk">vuint32_t</a> <a id="1483c17" class="tk">BK0_RWWC0</a><a id="1483c26" class="tk">:</a>1;           <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1484" id="1484">
<td>1484</td><td></td></tr>
<tr name="1485" id="1485">
<td>1485</td><td><span class="pp">#endif</span></td></tr>
<tr name="1486" id="1486">
<td>1486</td><td></td></tr>
<tr name="1487" id="1487">
<td>1487</td><td><span class="pp">#ifndef</span> <a id="1487c9" class="tk">USE_FIELD_ALIASES_CFLASH</a></td></tr>
<tr name="1488" id="1488">
<td>1488</td><td></td></tr>
<tr name="1489" id="1489">
<td>1489</td><td>      <a id="1489c7" class="tk">vuint32_t</a> <a id="1489c17" class="tk">B02_P0_BCFG</a><a id="1489c28" class="tk">:</a>2;         <span class="ct">/* Bank0+2 Port 0 Page Buffer Configuration */</span></td></tr>
<tr name="1490" id="1490">
<td>1490</td><td></td></tr>
<tr name="1491" id="1491">
<td>1491</td><td><span class="pp">#else</span></td></tr>
<tr name="1492" id="1492">
<td>1492</td><td></td></tr>
<tr name="1493" id="1493">
<td>1493</td><td>      <a id="1493c7" class="tk">vuint32_t</a> <a id="1493c17" class="tk">B0_P0_BCFG</a><a id="1493c27" class="tk">:</a>2;          <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1494" id="1494">
<td>1494</td><td></td></tr>
<tr name="1495" id="1495">
<td>1495</td><td><span class="pp">#endif</span></td></tr>
<tr name="1496" id="1496">
<td>1496</td><td></td></tr>
<tr name="1497" id="1497">
<td>1497</td><td><span class="pp">#ifndef</span> <a id="1497c9" class="tk">USE_FIELD_ALIASES_CFLASH</a></td></tr>
<tr name="1498" id="1498">
<td>1498</td><td></td></tr>
<tr name="1499" id="1499">
<td>1499</td><td>      <a id="1499c7" class="tk">vuint32_t</a> <a id="1499c17" class="tk">B02_P0_DPFE</a><a id="1499c28" class="tk">:</a>1;         <span class="ct">/* Bank0+2 Port 0 Data Prefetch Enable */</span></td></tr>
<tr name="1500" id="1500">
<td>1500</td><td></td></tr>
<tr name="1501" id="1501">
<td>1501</td><td><span class="pp">#else</span></td></tr>
<tr name="1502" id="1502">
<td>1502</td><td></td></tr>
<tr name="1503" id="1503">
<td>1503</td><td>      <a id="1503c7" class="tk">vuint32_t</a> <a id="1503c17" class="tk">B0_P0_DPFE</a><a id="1503c27" class="tk">:</a>1;          <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1504" id="1504">
<td>1504</td><td></td></tr>
<tr name="1505" id="1505">
<td>1505</td><td><span class="pp">#endif</span></td></tr>
<tr name="1506" id="1506">
<td>1506</td><td></td></tr>
<tr name="1507" id="1507">
<td>1507</td><td><span class="pp">#ifndef</span> <a id="1507c9" class="tk">USE_FIELD_ALIASES_CFLASH</a></td></tr>
<tr name="1508" id="1508">
<td>1508</td><td></td></tr>
<tr name="1509" id="1509">
<td>1509</td><td>      <a id="1509c7" class="tk">vuint32_t</a> <a id="1509c17" class="tk">B02_P0_IPFE</a><a id="1509c28" class="tk">:</a>1;         <span class="ct">/* Bank0+2 Port 0 Inst Prefetch Enable */</span></td></tr>
<tr name="1510" id="1510">
<td>1510</td><td></td></tr>
<tr name="1511" id="1511">
<td>1511</td><td><span class="pp">#else</span></td></tr>
<tr name="1512" id="1512">
<td>1512</td><td></td></tr>
<tr name="1513" id="1513">
<td>1513</td><td>      <a id="1513c7" class="tk">vuint32_t</a> <a id="1513c17" class="tk">B0_P0_IPFE</a><a id="1513c27" class="tk">:</a>1;          <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1514" id="1514">
<td>1514</td><td></td></tr>
<tr name="1515" id="1515">
<td>1515</td><td><span class="pp">#endif</span></td></tr>
<tr name="1516" id="1516">
<td>1516</td><td></td></tr>
<tr name="1517" id="1517">
<td>1517</td><td><span class="pp">#ifndef</span> <a id="1517c9" class="tk">USE_FIELD_ALIASES_CFLASH</a></td></tr>
<tr name="1518" id="1518">
<td>1518</td><td></td></tr>
<tr name="1519" id="1519">
<td>1519</td><td>      <a id="1519c7" class="tk">vuint32_t</a> <a id="1519c17" class="tk">B02_P0_PFLM</a><a id="1519c28" class="tk">:</a>2;         <span class="ct">/* Bank0+2 Port 0 Prefetch Limit */</span></td></tr>
<tr name="1520" id="1520">
<td>1520</td><td></td></tr>
<tr name="1521" id="1521">
<td>1521</td><td><span class="pp">#else</span></td></tr>
<tr name="1522" id="1522">
<td>1522</td><td></td></tr>
<tr name="1523" id="1523">
<td>1523</td><td>      <a id="1523c7" class="tk">vuint32_t</a> <a id="1523c17" class="tk">B0_P0_PFLM</a><a id="1523c27" class="tk">:</a>2;          <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1524" id="1524">
<td>1524</td><td></td></tr>
<tr name="1525" id="1525">
<td>1525</td><td><span class="pp">#endif</span></td></tr>
<tr name="1526" id="1526">
<td>1526</td><td></td></tr>
<tr name="1527" id="1527">
<td>1527</td><td><span class="pp">#ifndef</span> <a id="1527c9" class="tk">USE_FIELD_ALIASES_CFLASH</a></td></tr>
<tr name="1528" id="1528">
<td>1528</td><td></td></tr>
<tr name="1529" id="1529">
<td>1529</td><td>      <a id="1529c7" class="tk">vuint32_t</a> <a id="1529c17" class="tk">B02_P0_BFE</a><a id="1529c27" class="tk">:</a>1;          <span class="ct">/* Bank0+2 Port 0 Buffer Enable */</span></td></tr>
<tr name="1530" id="1530">
<td>1530</td><td></td></tr>
<tr name="1531" id="1531">
<td>1531</td><td><span class="pp">#else</span></td></tr>
<tr name="1532" id="1532">
<td>1532</td><td></td></tr>
<tr name="1533" id="1533">
<td>1533</td><td>      <a id="1533c7" class="tk">vuint32_t</a> <a id="1533c17" class="tk">B0_P0_BFE</a><a id="1533c26" class="tk">:</a>1;           <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1534" id="1534">
<td>1534</td><td></td></tr>
<tr name="1535" id="1535">
<td>1535</td><td><span class="pp">#endif</span></td></tr>
<tr name="1536" id="1536">
<td>1536</td><td></td></tr>
<tr name="1537" id="1537">
<td>1537</td><td>    <span class="br">}</span> <a id="1537c7" class="tk">B</a>;</td></tr>
<tr name="1538" id="1538">
<td>1538</td><td>  <span class="br">}</span> <a id="1538c5" class="tk">CFLASH_PFCR0_32B_tag</a>;</td></tr>
<tr name="1539" id="1539">
<td>1539</td><td></td></tr>
<tr name="1540" id="1540">
<td>1540</td><td>  <span class="ct">/* Register layout for all registers BIU ... */</span></td></tr>
<tr name="1541" id="1541">
<td>1541</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Bus Interface Unit Register */</span></td></tr>
<tr name="1542" id="1542">
<td>1542</td><td>    <a id="1542c5" class="tk">vuint32_t</a> <a id="1542c15" class="tk">R</a>;</td></tr>
<tr name="1543" id="1543">
<td>1543</td><td>  <span class="br">}</span> <a id="1543c5" class="tk">CFLASH_BIU_32B_tag</a>;</td></tr>
<tr name="1544" id="1544">
<td>1544</td><td></td></tr>
<tr name="1545" id="1545">
<td>1545</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PFLASH2P_LCA_PFCR1 - Platform Flash Configuration Register 1 */</span></td></tr>
<tr name="1546" id="1546">
<td>1546</td><td>    <a id="1546c5" class="tk">vuint32_t</a> <a id="1546c15" class="tk">R</a>;</td></tr>
<tr name="1547" id="1547">
<td>1547</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1548" id="1548">
<td>1548</td><td></td></tr>
<tr name="1549" id="1549">
<td>1549</td><td><span class="pp">#ifndef</span> <a id="1549c9" class="tk">USE_FIELD_ALIASES_CFLASH</a></td></tr>
<tr name="1550" id="1550">
<td>1550</td><td></td></tr>
<tr name="1551" id="1551">
<td>1551</td><td>      <a id="1551c7" class="tk">vuint32_t</a> <a id="1551c17" class="tk">B1_APC</a><a id="1551c23" class="tk">:</a>5;              <span class="ct">/* Bank 1 Address Pipelining Control */</span></td></tr>
<tr name="1552" id="1552">
<td>1552</td><td></td></tr>
<tr name="1553" id="1553">
<td>1553</td><td><span class="pp">#else</span></td></tr>
<tr name="1554" id="1554">
<td>1554</td><td></td></tr>
<tr name="1555" id="1555">
<td>1555</td><td>      <a id="1555c7" class="tk">vuint32_t</a> <a id="1555c17" class="tk">BK1_APC</a><a id="1555c24" class="tk">:</a>5;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1556" id="1556">
<td>1556</td><td></td></tr>
<tr name="1557" id="1557">
<td>1557</td><td><span class="pp">#endif</span></td></tr>
<tr name="1558" id="1558">
<td>1558</td><td></td></tr>
<tr name="1559" id="1559">
<td>1559</td><td><span class="pp">#ifndef</span> <a id="1559c9" class="tk">USE_FIELD_ALIASES_CFLASH</a></td></tr>
<tr name="1560" id="1560">
<td>1560</td><td></td></tr>
<tr name="1561" id="1561">
<td>1561</td><td>      <a id="1561c7" class="tk">vuint32_t</a> <a id="1561c17" class="tk">B1_WWSC</a><a id="1561c24" class="tk">:</a>5;             <span class="ct">/* Bank 1 Write Wait State Control */</span></td></tr>
<tr name="1562" id="1562">
<td>1562</td><td></td></tr>
<tr name="1563" id="1563">
<td>1563</td><td><span class="pp">#else</span></td></tr>
<tr name="1564" id="1564">
<td>1564</td><td></td></tr>
<tr name="1565" id="1565">
<td>1565</td><td>      <a id="1565c7" class="tk">vuint32_t</a> <a id="1565c17" class="tk">BK1_WWSC</a><a id="1565c25" class="tk">:</a>5;            <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1566" id="1566">
<td>1566</td><td></td></tr>
<tr name="1567" id="1567">
<td>1567</td><td><span class="pp">#endif</span></td></tr>
<tr name="1568" id="1568">
<td>1568</td><td></td></tr>
<tr name="1569" id="1569">
<td>1569</td><td><span class="pp">#ifndef</span> <a id="1569c9" class="tk">USE_FIELD_ALIASES_CFLASH</a></td></tr>
<tr name="1570" id="1570">
<td>1570</td><td></td></tr>
<tr name="1571" id="1571">
<td>1571</td><td>      <a id="1571c7" class="tk">vuint32_t</a> <a id="1571c17" class="tk">B1_RWSC</a><a id="1571c24" class="tk">:</a>5;             <span class="ct">/* Bank 1 Read Wait State Control */</span></td></tr>
<tr name="1572" id="1572">
<td>1572</td><td></td></tr>
<tr name="1573" id="1573">
<td>1573</td><td><span class="pp">#else</span></td></tr>
<tr name="1574" id="1574">
<td>1574</td><td></td></tr>
<tr name="1575" id="1575">
<td>1575</td><td>      <a id="1575c7" class="tk">vuint32_t</a> <a id="1575c17" class="tk">BK1_RWSC</a><a id="1575c25" class="tk">:</a>5;            <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1576" id="1576">
<td>1576</td><td></td></tr>
<tr name="1577" id="1577">
<td>1577</td><td><span class="pp">#endif</span></td></tr>
<tr name="1578" id="1578">
<td>1578</td><td></td></tr>
<tr name="1579" id="1579">
<td>1579</td><td><span class="pp">#ifndef</span> <a id="1579c9" class="tk">USE_FIELD_ALIASES_CFLASH</a></td></tr>
<tr name="1580" id="1580">
<td>1580</td><td></td></tr>
<tr name="1581" id="1581">
<td>1581</td><td>      <a id="1581c7" class="tk">vuint32_t</a> <a id="1581c17" class="tk">B1_RWWC2</a><a id="1581c25" class="tk">:</a>1;            <span class="ct">/* Bank1 Read While Write Control, bit 2 */</span></td></tr>
<tr name="1582" id="1582">
<td>1582</td><td></td></tr>
<tr name="1583" id="1583">
<td>1583</td><td><span class="pp">#else</span></td></tr>
<tr name="1584" id="1584">
<td>1584</td><td></td></tr>
<tr name="1585" id="1585">
<td>1585</td><td>      <a id="1585c7" class="tk">vuint32_t</a> <a id="1585c17" class="tk">BK1_RWWC2</a><a id="1585c26" class="tk">:</a>1;           <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1586" id="1586">
<td>1586</td><td></td></tr>
<tr name="1587" id="1587">
<td>1587</td><td><span class="pp">#endif</span></td></tr>
<tr name="1588" id="1588">
<td>1588</td><td></td></tr>
<tr name="1589" id="1589">
<td>1589</td><td><span class="pp">#ifndef</span> <a id="1589c9" class="tk">USE_FIELD_ALIASES_CFLASH</a></td></tr>
<tr name="1590" id="1590">
<td>1590</td><td></td></tr>
<tr name="1591" id="1591">
<td>1591</td><td>      <a id="1591c7" class="tk">vuint32_t</a> <a id="1591c17" class="tk">B1_RWWC1</a><a id="1591c25" class="tk">:</a>1;            <span class="ct">/* Bank1 Read While Write Control, bit 1 */</span></td></tr>
<tr name="1592" id="1592">
<td>1592</td><td></td></tr>
<tr name="1593" id="1593">
<td>1593</td><td><span class="pp">#else</span></td></tr>
<tr name="1594" id="1594">
<td>1594</td><td></td></tr>
<tr name="1595" id="1595">
<td>1595</td><td>      <a id="1595c7" class="tk">vuint32_t</a> <a id="1595c17" class="tk">BK1_RWWC1</a><a id="1595c26" class="tk">:</a>1;           <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1596" id="1596">
<td>1596</td><td></td></tr>
<tr name="1597" id="1597">
<td>1597</td><td><span class="pp">#endif</span></td></tr>
<tr name="1598" id="1598">
<td>1598</td><td></td></tr>
<tr name="1599" id="1599">
<td>1599</td><td>     <a id="1599c6" class="tk">vuint32_t</a><a id="1599c15" class="tk">:</a></td></tr>
<tr name="1600" id="1600">
<td>1600</td><td>      6;</td></tr>
<tr name="1601" id="1601">
<td>1601</td><td></td></tr>
<tr name="1602" id="1602">
<td>1602</td><td><span class="pp">#ifndef</span> <a id="1602c9" class="tk">USE_FIELD_ALIASES_CFLASH</a></td></tr>
<tr name="1603" id="1603">
<td>1603</td><td></td></tr>
<tr name="1604" id="1604">
<td>1604</td><td>      <a id="1604c7" class="tk">vuint32_t</a> <a id="1604c17" class="tk">B1_P1_BFE</a><a id="1604c26" class="tk">:</a>1;           <span class="ct">/* Bank 1 Port 1 Buffer Enable */</span></td></tr>
<tr name="1605" id="1605">
<td>1605</td><td></td></tr>
<tr name="1606" id="1606">
<td>1606</td><td><span class="pp">#else</span></td></tr>
<tr name="1607" id="1607">
<td>1607</td><td></td></tr>
<tr name="1608" id="1608">
<td>1608</td><td>      <a id="1608c7" class="tk">vuint32_t</a> <a id="1608c17" class="tk">B0_P1_BFE</a><a id="1608c26" class="tk">:</a>1;           <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1609" id="1609">
<td>1609</td><td></td></tr>
<tr name="1610" id="1610">
<td>1610</td><td><span class="pp">#endif</span></td></tr>
<tr name="1611" id="1611">
<td>1611</td><td></td></tr>
<tr name="1612" id="1612">
<td>1612</td><td><span class="pp">#ifndef</span> <a id="1612c9" class="tk">USE_FIELD_ALIASES_CFLASH</a></td></tr>
<tr name="1613" id="1613">
<td>1613</td><td></td></tr>
<tr name="1614" id="1614">
<td>1614</td><td>      <a id="1614c7" class="tk">vuint32_t</a> <a id="1614c17" class="tk">B1_RWWC0</a><a id="1614c25" class="tk">:</a>1;            <span class="ct">/* Bank1 Read While Write Control, bit 0 */</span></td></tr>
<tr name="1615" id="1615">
<td>1615</td><td></td></tr>
<tr name="1616" id="1616">
<td>1616</td><td><span class="pp">#else</span></td></tr>
<tr name="1617" id="1617">
<td>1617</td><td></td></tr>
<tr name="1618" id="1618">
<td>1618</td><td>      <a id="1618c7" class="tk">vuint32_t</a> <a id="1618c17" class="tk">BK1_RWWC0</a><a id="1618c26" class="tk">:</a>1;           <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1619" id="1619">
<td>1619</td><td></td></tr>
<tr name="1620" id="1620">
<td>1620</td><td><span class="pp">#endif</span></td></tr>
<tr name="1621" id="1621">
<td>1621</td><td></td></tr>
<tr name="1622" id="1622">
<td>1622</td><td>     <a id="1622c6" class="tk">vuint32_t</a><a id="1622c15" class="tk">:</a></td></tr>
<tr name="1623" id="1623">
<td>1623</td><td>      6;</td></tr>
<tr name="1624" id="1624">
<td>1624</td><td>      <a id="1624c7" class="tk">vuint32_t</a> <a id="1624c17" class="tk">B1_P0_BFE</a><a id="1624c26" class="tk">:</a>1;           <span class="ct">/* Bank 1 Port 0 Buffer Enable */</span></td></tr>
<tr name="1625" id="1625">
<td>1625</td><td>    <span class="br">}</span> <a id="1625c7" class="tk">B</a>;</td></tr>
<tr name="1626" id="1626">
<td>1626</td><td>  <span class="br">}</span> <a id="1626c5" class="tk">CFLASH_PFCR1_32B_tag</a>;</td></tr>
<tr name="1627" id="1627">
<td>1627</td><td></td></tr>
<tr name="1628" id="1628">
<td>1628</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PFLASH2P_LCA_PFAPR - Platform Flash Access Protection Register */</span></td></tr>
<tr name="1629" id="1629">
<td>1629</td><td>    <a id="1629c5" class="tk">vuint32_t</a> <a id="1629c15" class="tk">R</a>;</td></tr>
<tr name="1630" id="1630">
<td>1630</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1631" id="1631">
<td>1631</td><td>     <a id="1631c6" class="tk">vuint32_t</a><a id="1631c15" class="tk">:</a></td></tr>
<tr name="1632" id="1632">
<td>1632</td><td>      6;</td></tr>
<tr name="1633" id="1633">
<td>1633</td><td>      <a id="1633c7" class="tk">vuint32_t</a> <a id="1633c17" class="tk">ARBM</a><a id="1633c21" class="tk">:</a>2;                <span class="ct">/* Arbitration Mode */</span></td></tr>
<tr name="1634" id="1634">
<td>1634</td><td>      <a id="1634c7" class="tk">vuint32_t</a> <a id="1634c17" class="tk">M7PFD</a><a id="1634c22" class="tk">:</a>1;               <span class="ct">/* Master x Prefetch Disable */</span></td></tr>
<tr name="1635" id="1635">
<td>1635</td><td>      <a id="1635c7" class="tk">vuint32_t</a> <a id="1635c17" class="tk">M6PFD</a><a id="1635c22" class="tk">:</a>1;               <span class="ct">/* Master x Prefetch Disable */</span></td></tr>
<tr name="1636" id="1636">
<td>1636</td><td>      <a id="1636c7" class="tk">vuint32_t</a> <a id="1636c17" class="tk">M5PFD</a><a id="1636c22" class="tk">:</a>1;               <span class="ct">/* Master x Prefetch Disable */</span></td></tr>
<tr name="1637" id="1637">
<td>1637</td><td>      <a id="1637c7" class="tk">vuint32_t</a> <a id="1637c17" class="tk">M4PFD</a><a id="1637c22" class="tk">:</a>1;               <span class="ct">/* Master x Prefetch Disable */</span></td></tr>
<tr name="1638" id="1638">
<td>1638</td><td>      <a id="1638c7" class="tk">vuint32_t</a> <a id="1638c17" class="tk">M3PFD</a><a id="1638c22" class="tk">:</a>1;               <span class="ct">/* Master x Prefetch Disable */</span></td></tr>
<tr name="1639" id="1639">
<td>1639</td><td>      <a id="1639c7" class="tk">vuint32_t</a> <a id="1639c17" class="tk">M2PFD</a><a id="1639c22" class="tk">:</a>1;               <span class="ct">/* Master x Prefetch Disable */</span></td></tr>
<tr name="1640" id="1640">
<td>1640</td><td>      <a id="1640c7" class="tk">vuint32_t</a> <a id="1640c17" class="tk">M1PFD</a><a id="1640c22" class="tk">:</a>1;               <span class="ct">/* Master x Prefetch Disable */</span></td></tr>
<tr name="1641" id="1641">
<td>1641</td><td>      <a id="1641c7" class="tk">vuint32_t</a> <a id="1641c17" class="tk">M0PFD</a><a id="1641c22" class="tk">:</a>1;               <span class="ct">/* Master x Prefetch Disable */</span></td></tr>
<tr name="1642" id="1642">
<td>1642</td><td>      <a id="1642c7" class="tk">vuint32_t</a> <a id="1642c17" class="tk">M7AP</a><a id="1642c21" class="tk">:</a>2;                <span class="ct">/* Master 7 Access Protection */</span></td></tr>
<tr name="1643" id="1643">
<td>1643</td><td>      <a id="1643c7" class="tk">vuint32_t</a> <a id="1643c17" class="tk">M6AP</a><a id="1643c21" class="tk">:</a>2;                <span class="ct">/* Master 6 Access Protection */</span></td></tr>
<tr name="1644" id="1644">
<td>1644</td><td>      <a id="1644c7" class="tk">vuint32_t</a> <a id="1644c17" class="tk">M5AP</a><a id="1644c21" class="tk">:</a>2;                <span class="ct">/* Master 5 Access Protection */</span></td></tr>
<tr name="1645" id="1645">
<td>1645</td><td>      <a id="1645c7" class="tk">vuint32_t</a> <a id="1645c17" class="tk">M4AP</a><a id="1645c21" class="tk">:</a>2;                <span class="ct">/* Master 4 Access Protection */</span></td></tr>
<tr name="1646" id="1646">
<td>1646</td><td>      <a id="1646c7" class="tk">vuint32_t</a> <a id="1646c17" class="tk">M3AP</a><a id="1646c21" class="tk">:</a>2;                <span class="ct">/* Master 3 Access Protection */</span></td></tr>
<tr name="1647" id="1647">
<td>1647</td><td>      <a id="1647c7" class="tk">vuint32_t</a> <a id="1647c17" class="tk">M2AP</a><a id="1647c21" class="tk">:</a>2;                <span class="ct">/* Master 2 Access Protection */</span></td></tr>
<tr name="1648" id="1648">
<td>1648</td><td>      <a id="1648c7" class="tk">vuint32_t</a> <a id="1648c17" class="tk">M1AP</a><a id="1648c21" class="tk">:</a>2;                <span class="ct">/* Master 1 Access Protection */</span></td></tr>
<tr name="1649" id="1649">
<td>1649</td><td>      <a id="1649c7" class="tk">vuint32_t</a> <a id="1649c17" class="tk">M0AP</a><a id="1649c21" class="tk">:</a>2;                <span class="ct">/* Master 0 Access Protection */</span></td></tr>
<tr name="1650" id="1650">
<td>1650</td><td>    <span class="br">}</span> <a id="1650c7" class="tk">B</a>;</td></tr>
<tr name="1651" id="1651">
<td>1651</td><td>  <span class="br">}</span> <a id="1651c5" class="tk">CFLASH_PFAPR_32B_tag</a>;</td></tr>
<tr name="1652" id="1652">
<td>1652</td><td></td></tr>
<tr name="1653" id="1653">
<td>1653</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* UT0 - User Test Register */</span></td></tr>
<tr name="1654" id="1654">
<td>1654</td><td>    <a id="1654c5" class="tk">vuint32_t</a> <a id="1654c15" class="tk">R</a>;</td></tr>
<tr name="1655" id="1655">
<td>1655</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1656" id="1656">
<td>1656</td><td>      <a id="1656c7" class="tk">vuint32_t</a> <a id="1656c17" class="tk">UTE</a><a id="1656c20" class="tk">:</a>1;                 <span class="ct">/* User Test Enable */</span></td></tr>
<tr name="1657" id="1657">
<td>1657</td><td>      <a id="1657c7" class="tk">vuint32_t</a> <a id="1657c17" class="tk">SBCE</a><a id="1657c21" class="tk">:</a>1;                <span class="ct">/* Single Bit Correction Enable */</span></td></tr>
<tr name="1658" id="1658">
<td>1658</td><td>     <a id="1658c6" class="tk">vuint32_t</a><a id="1658c15" class="tk">:</a></td></tr>
<tr name="1659" id="1659">
<td>1659</td><td>      6;</td></tr>
<tr name="1660" id="1660">
<td>1660</td><td>      <a id="1660c7" class="tk">vuint32_t</a> <a id="1660c17" class="tk">DSI</a><a id="1660c20" class="tk">:</a>8;                 <span class="ct">/* Data Syndrome Input */</span></td></tr>
<tr name="1661" id="1661">
<td>1661</td><td>     <a id="1661c6" class="tk">vuint32_t</a><a id="1661c15" class="tk">:</a></td></tr>
<tr name="1662" id="1662">
<td>1662</td><td>      10;</td></tr>
<tr name="1663" id="1663">
<td>1663</td><td>      <a id="1663c7" class="tk">vuint32_t</a> <a id="1663c17" class="tk">MRE</a><a id="1663c20" class="tk">:</a>1;                 <span class="ct">/* Margin Read Enable */</span></td></tr>
<tr name="1664" id="1664">
<td>1664</td><td>      <a id="1664c7" class="tk">vuint32_t</a> <a id="1664c17" class="tk">MRV</a><a id="1664c20" class="tk">:</a>1;                 <span class="ct">/* Margin Read Value */</span></td></tr>
<tr name="1665" id="1665">
<td>1665</td><td>      <a id="1665c7" class="tk">vuint32_t</a> <a id="1665c17" class="tk">EIE</a><a id="1665c20" class="tk">:</a>1;                 <span class="ct">/* ECC Data Input Enable */</span></td></tr>
<tr name="1666" id="1666">
<td>1666</td><td>      <a id="1666c7" class="tk">vuint32_t</a> <a id="1666c17" class="tk">AIS</a><a id="1666c20" class="tk">:</a>1;                 <span class="ct">/* Array Integrity Sequence */</span></td></tr>
<tr name="1667" id="1667">
<td>1667</td><td>      <a id="1667c7" class="tk">vuint32_t</a> <a id="1667c17" class="tk">AIE</a><a id="1667c20" class="tk">:</a>1;                 <span class="ct">/* Array Integrity Enable */</span></td></tr>
<tr name="1668" id="1668">
<td>1668</td><td>      <a id="1668c7" class="tk">vuint32_t</a> <a id="1668c17" class="tk">AID</a><a id="1668c20" class="tk">:</a>1;                 <span class="ct">/* Array Integrity Done */</span></td></tr>
<tr name="1669" id="1669">
<td>1669</td><td>    <span class="br">}</span> <a id="1669c7" class="tk">B</a>;</td></tr>
<tr name="1670" id="1670">
<td>1670</td><td>  <span class="br">}</span> <a id="1670c5" class="tk">CFLASH_UT0_32B_tag</a>;</td></tr>
<tr name="1671" id="1671">
<td>1671</td><td></td></tr>
<tr name="1672" id="1672">
<td>1672</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* UT1 - User Test Register */</span></td></tr>
<tr name="1673" id="1673">
<td>1673</td><td>    <a id="1673c5" class="tk">vuint32_t</a> <a id="1673c15" class="tk">R</a>;</td></tr>
<tr name="1674" id="1674">
<td>1674</td><td>  <span class="br">}</span> <a id="1674c5" class="tk">CFLASH_UT1_32B_tag</a>;</td></tr>
<tr name="1675" id="1675">
<td>1675</td><td></td></tr>
<tr name="1676" id="1676">
<td>1676</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* UT2 - User Test Register */</span></td></tr>
<tr name="1677" id="1677">
<td>1677</td><td>    <a id="1677c5" class="tk">vuint32_t</a> <a id="1677c15" class="tk">R</a>;</td></tr>
<tr name="1678" id="1678">
<td>1678</td><td>  <span class="br">}</span> <a id="1678c5" class="tk">CFLASH_UT2_32B_tag</a>;</td></tr>
<tr name="1679" id="1679">
<td>1679</td><td></td></tr>
<tr name="1680" id="1680">
<td>1680</td><td>  <span class="ct">/* Register layout for all registers UM ... */</span></td></tr>
<tr name="1681" id="1681">
<td>1681</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* UM - User Multiple Input Signature Register */</span></td></tr>
<tr name="1682" id="1682">
<td>1682</td><td>    <a id="1682c5" class="tk">vuint32_t</a> <a id="1682c15" class="tk">R</a>;</td></tr>
<tr name="1683" id="1683">
<td>1683</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1684" id="1684">
<td>1684</td><td></td></tr>
<tr name="1685" id="1685">
<td>1685</td><td><span class="pp">#ifndef</span> <a id="1685c9" class="tk">USE_FIELD_ALIASES_CFLASH</a></td></tr>
<tr name="1686" id="1686">
<td>1686</td><td></td></tr>
<tr name="1687" id="1687">
<td>1687</td><td>      <a id="1687c7" class="tk">vuint32_t</a> <a id="1687c17" class="tk">MISR</a><a id="1687c21" class="tk">:</a>32;               <span class="ct">/* Multiple Input Signature */</span></td></tr>
<tr name="1688" id="1688">
<td>1688</td><td></td></tr>
<tr name="1689" id="1689">
<td>1689</td><td><span class="pp">#else</span></td></tr>
<tr name="1690" id="1690">
<td>1690</td><td></td></tr>
<tr name="1691" id="1691">
<td>1691</td><td>      <a id="1691c7" class="tk">vuint32_t</a> <a id="1691c17" class="tk">MS</a><a id="1691c19" class="tk">:</a>32;                 <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1692" id="1692">
<td>1692</td><td></td></tr>
<tr name="1693" id="1693">
<td>1693</td><td><span class="pp">#endif</span></td></tr>
<tr name="1694" id="1694">
<td>1694</td><td></td></tr>
<tr name="1695" id="1695">
<td>1695</td><td>    <span class="br">}</span> <a id="1695c7" class="tk">B</a>;</td></tr>
<tr name="1696" id="1696">
<td>1696</td><td>  <span class="br">}</span> <a id="1696c5" class="tk">CFLASH_UM_32B_tag</a>;</td></tr>
<tr name="1697" id="1697">
<td>1697</td><td></td></tr>
<tr name="1698" id="1698">
<td>1698</td><td>  <span class="ct">/* Register layout for generated register(s) UT... */</span></td></tr>
<tr name="1699" id="1699">
<td>1699</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/*  */</span></td></tr>
<tr name="1700" id="1700">
<td>1700</td><td>    <a id="1700c5" class="tk">vuint32_t</a> <a id="1700c15" class="tk">R</a>;</td></tr>
<tr name="1701" id="1701">
<td>1701</td><td>  <span class="br">}</span> <a id="1701c5" class="tk">CFLASH_UT_32B_tag</a>;</td></tr>
<tr name="1702" id="1702">
<td>1702</td><td></td></tr>
<tr name="1703" id="1703">
<td>1703</td><td>  <span class="ct">/* Register layout for generated register(s) PFCR... */</span></td></tr>
<tr name="1704" id="1704">
<td>1704</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/*  */</span></td></tr>
<tr name="1705" id="1705">
<td>1705</td><td>    <a id="1705c5" class="tk">vuint32_t</a> <a id="1705c15" class="tk">R</a>;</td></tr>
<tr name="1706" id="1706">
<td>1706</td><td>  <span class="br">}</span> <a id="1706c5" class="tk">CFLASH_PFCR_32B_tag</a>;</td></tr>
<tr name="1707" id="1707">
<td>1707</td><td></td></tr>
<tr name="1708" id="1708">
<td>1708</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="1708c18" class="tk">CFLASH_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="1709" id="1709">
<td>1709</td><td>    <span class="ct">/* MCR - Module Configuration Register */</span></td></tr>
<tr name="1710" id="1710">
<td>1710</td><td>    <a id="1710c5" class="tk">CFLASH_MCR_32B_tag</a> <a id="1710c24" class="tk">MCR</a>;            <span class="ct">/* offset: 0x0000 size: 32 bit */</span></td></tr>
<tr name="1711" id="1711">
<td>1711</td><td></td></tr>
<tr name="1712" id="1712">
<td>1712</td><td>    <span class="ct">/* LML - Low/Mid Address Space Block Locking Register */</span></td></tr>
<tr name="1713" id="1713">
<td>1713</td><td>    <a id="1713c5" class="tk">CFLASH_LML_32B_tag</a> <a id="1713c24" class="tk">LML</a>;            <span class="ct">/* offset: 0x0004 size: 32 bit */</span></td></tr>
<tr name="1714" id="1714">
<td>1714</td><td></td></tr>
<tr name="1715" id="1715">
<td>1715</td><td>    <span class="ct">/* HBL - High Address Space Block Locking Register */</span></td></tr>
<tr name="1716" id="1716">
<td>1716</td><td>    <a id="1716c5" class="tk">CFLASH_HBL_32B_tag</a> <a id="1716c24" class="tk">HBL</a>;            <span class="ct">/* offset: 0x0008 size: 32 bit */</span></td></tr>
<tr name="1717" id="1717">
<td>1717</td><td></td></tr>
<tr name="1718" id="1718">
<td>1718</td><td>    <span class="ct">/* SLL - Secondary Low/Mid Address Space Block Locking Register */</span></td></tr>
<tr name="1719" id="1719">
<td>1719</td><td>    <a id="1719c5" class="tk">CFLASH_SLL_32B_tag</a> <a id="1719c24" class="tk">SLL</a>;            <span class="ct">/* offset: 0x000C size: 32 bit */</span></td></tr>
<tr name="1720" id="1720">
<td>1720</td><td></td></tr>
<tr name="1721" id="1721">
<td>1721</td><td>    <span class="ct">/* LMS - Low/Mid Address Space Block Select Register */</span></td></tr>
<tr name="1722" id="1722">
<td>1722</td><td>    <a id="1722c5" class="tk">CFLASH_LMS_32B_tag</a> <a id="1722c24" class="tk">LMS</a>;            <span class="ct">/* offset: 0x0010 size: 32 bit */</span></td></tr>
<tr name="1723" id="1723">
<td>1723</td><td></td></tr>
<tr name="1724" id="1724">
<td>1724</td><td>    <span class="ct">/* HBS - High Address Space Block Select Register */</span></td></tr>
<tr name="1725" id="1725">
<td>1725</td><td>    <a id="1725c5" class="tk">CFLASH_HBS_32B_tag</a> <a id="1725c24" class="tk">HBS</a>;            <span class="ct">/* offset: 0x0014 size: 32 bit */</span></td></tr>
<tr name="1726" id="1726">
<td>1726</td><td></td></tr>
<tr name="1727" id="1727">
<td>1727</td><td>    <span class="ct">/* ADR - Address Register */</span></td></tr>
<tr name="1728" id="1728">
<td>1728</td><td>    <a id="1728c5" class="tk">CFLASH_ADR_32B_tag</a> <a id="1728c24" class="tk">ADR</a>;            <span class="ct">/* offset: 0x0018 size: 32 bit */</span></td></tr>
<tr name="1729" id="1729">
<td>1729</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="1730" id="1730">
<td>1730</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1731" id="1731">
<td>1731</td><td>        <a id="1731c9" class="tk">CFLASH_PFCR_32B_tag</a> <a id="1731c29" class="tk">PFCR</a>[2];   <span class="ct">/* offset: 0x001C  (0x0004 x 2) */</span></td></tr>
<tr name="1732" id="1732">
<td>1732</td><td>        <a id="1732c9" class="tk">int8_t</a> <a id="1732c16" class="tk">CFLASH_reserved_0024_E0</a>[12];</td></tr>
<tr name="1733" id="1733">
<td>1733</td><td>      <span class="br">}</span>;</td></tr>
<tr name="1734" id="1734">
<td>1734</td><td></td></tr>
<tr name="1735" id="1735">
<td>1735</td><td>      <span class="ct">/* Bus Interface Unit Register */</span></td></tr>
<tr name="1736" id="1736">
<td>1736</td><td>      <a id="1736c7" class="tk">CFLASH_BIU_32B_tag</a> <a id="1736c26" class="tk">BIU</a>[5];       <span class="ct">/* offset: 0x001C  (0x0004 x 5) */</span></td></tr>
<tr name="1737" id="1737">
<td>1737</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1738" id="1738">
<td>1738</td><td>        <span class="ct">/* Bus Interface Unit Register */</span></td></tr>
<tr name="1739" id="1739">
<td>1739</td><td>        <a id="1739c9" class="tk">CFLASH_BIU_32B_tag</a> <a id="1739c28" class="tk">BIU0</a>;       <span class="ct">/* offset: 0x001C size: 32 bit */</span></td></tr>
<tr name="1740" id="1740">
<td>1740</td><td>        <a id="1740c9" class="tk">CFLASH_BIU_32B_tag</a> <a id="1740c28" class="tk">BIU1</a>;       <span class="ct">/* offset: 0x0020 size: 32 bit */</span></td></tr>
<tr name="1741" id="1741">
<td>1741</td><td>        <a id="1741c9" class="tk">CFLASH_BIU_32B_tag</a> <a id="1741c28" class="tk">BIU2</a>;       <span class="ct">/* offset: 0x0024 size: 32 bit */</span></td></tr>
<tr name="1742" id="1742">
<td>1742</td><td>        <a id="1742c9" class="tk">CFLASH_BIU_32B_tag</a> <a id="1742c28" class="tk">BIU3</a>;       <span class="ct">/* offset: 0x0028 size: 32 bit */</span></td></tr>
<tr name="1743" id="1743">
<td>1743</td><td>        <a id="1743c9" class="tk">CFLASH_BIU_32B_tag</a> <a id="1743c28" class="tk">BIU4</a>;       <span class="ct">/* offset: 0x002C size: 32 bit */</span></td></tr>
<tr name="1744" id="1744">
<td>1744</td><td>      <span class="br">}</span>;</td></tr>
<tr name="1745" id="1745">
<td>1745</td><td></td></tr>
<tr name="1746" id="1746">
<td>1746</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1747" id="1747">
<td>1747</td><td>        <span class="ct">/* PFLASH2P_LCA_PFCR0 - Platform Flash Configuration Register 0 */</span></td></tr>
<tr name="1748" id="1748">
<td>1748</td><td>        <a id="1748c9" class="tk">CFLASH_PFCR0_32B_tag</a> <a id="1748c30" class="tk">PFCR0</a>;    <span class="ct">/* offset: 0x001C size: 32 bit */</span></td></tr>
<tr name="1749" id="1749">
<td>1749</td><td></td></tr>
<tr name="1750" id="1750">
<td>1750</td><td>        <span class="ct">/* PFLASH2P_LCA_PFCR1 - Platform Flash Configuration Register 1 */</span></td></tr>
<tr name="1751" id="1751">
<td>1751</td><td>        <a id="1751c9" class="tk">CFLASH_PFCR1_32B_tag</a> <a id="1751c30" class="tk">PFCR1</a>;    <span class="ct">/* offset: 0x0020 size: 32 bit */</span></td></tr>
<tr name="1752" id="1752">
<td>1752</td><td></td></tr>
<tr name="1753" id="1753">
<td>1753</td><td>        <span class="ct">/* PFLASH2P_LCA_PFAPR - Platform Flash Access Protection Register */</span></td></tr>
<tr name="1754" id="1754">
<td>1754</td><td>        <a id="1754c9" class="tk">CFLASH_PFAPR_32B_tag</a> <a id="1754c30" class="tk">PFAPR</a>;    <span class="ct">/* offset: 0x0024 size: 32 bit */</span></td></tr>
<tr name="1755" id="1755">
<td>1755</td><td>        <a id="1755c9" class="tk">int8_t</a> <a id="1755c16" class="tk">CFLASH_reserved_0028_E3</a>[8];</td></tr>
<tr name="1756" id="1756">
<td>1756</td><td>      <span class="br">}</span>;</td></tr>
<tr name="1757" id="1757">
<td>1757</td><td></td></tr>
<tr name="1758" id="1758">
<td>1758</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1759" id="1759">
<td>1759</td><td>        <a id="1759c9" class="tk">int8_t</a> <a id="1759c16" class="tk">CFLASH_reserved_001C_I4</a>[8];</td></tr>
<tr name="1760" id="1760">
<td>1760</td><td>        <a id="1760c9" class="tk">CFLASH_PFAPR_32B_tag</a> <a id="1760c30" class="tk">FAPR</a>;     <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="1761" id="1761">
<td>1761</td><td>        <a id="1761c9" class="tk">int8_t</a> <a id="1761c16" class="tk">CFLASH_reserved_0028_E4</a>[8];</td></tr>
<tr name="1762" id="1762">
<td>1762</td><td>      <span class="br">}</span>;</td></tr>
<tr name="1763" id="1763">
<td>1763</td><td>    <span class="br">}</span>;</td></tr>
<tr name="1764" id="1764">
<td>1764</td><td></td></tr>
<tr name="1765" id="1765">
<td>1765</td><td>    <a id="1765c5" class="tk">int8_t</a> <a id="1765c12" class="tk">CFLASH_reserved_0030</a>[12];</td></tr>
<tr name="1766" id="1766">
<td>1766</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="1767" id="1767">
<td>1767</td><td>      <a id="1767c7" class="tk">CFLASH_UT_32B_tag</a> <a id="1767c25" class="tk">UT</a>[3];         <span class="ct">/* offset: 0x003C  (0x0004 x 3) */</span></td></tr>
<tr name="1768" id="1768">
<td>1768</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1769" id="1769">
<td>1769</td><td>        <span class="ct">/* UT0 - User Test Register */</span></td></tr>
<tr name="1770" id="1770">
<td>1770</td><td>        <a id="1770c9" class="tk">CFLASH_UT0_32B_tag</a> <a id="1770c28" class="tk">UT0</a>;        <span class="ct">/* offset: 0x003C size: 32 bit */</span></td></tr>
<tr name="1771" id="1771">
<td>1771</td><td></td></tr>
<tr name="1772" id="1772">
<td>1772</td><td>        <span class="ct">/* UT1 - User Test Register */</span></td></tr>
<tr name="1773" id="1773">
<td>1773</td><td>        <a id="1773c9" class="tk">CFLASH_UT1_32B_tag</a> <a id="1773c28" class="tk">UT1</a>;        <span class="ct">/* offset: 0x0040 size: 32 bit */</span></td></tr>
<tr name="1774" id="1774">
<td>1774</td><td></td></tr>
<tr name="1775" id="1775">
<td>1775</td><td>        <span class="ct">/* UT2 - User Test Register */</span></td></tr>
<tr name="1776" id="1776">
<td>1776</td><td>        <a id="1776c9" class="tk">CFLASH_UT2_32B_tag</a> <a id="1776c28" class="tk">UT2</a>;        <span class="ct">/* offset: 0x0044 size: 32 bit */</span></td></tr>
<tr name="1777" id="1777">
<td>1777</td><td>      <span class="br">}</span>;</td></tr>
<tr name="1778" id="1778">
<td>1778</td><td>    <span class="br">}</span>;</td></tr>
<tr name="1779" id="1779">
<td>1779</td><td></td></tr>
<tr name="1780" id="1780">
<td>1780</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="1781" id="1781">
<td>1781</td><td>      <a id="1781c7" class="tk">CFLASH_UM_32B_tag</a> <a id="1781c25" class="tk">UMISR</a>[5];      <span class="ct">/* offset: 0x0048  (0x0004 x 5) */</span></td></tr>
<tr name="1782" id="1782">
<td>1782</td><td></td></tr>
<tr name="1783" id="1783">
<td>1783</td><td>      <span class="ct">/* UM - User Multiple Input Signature Register */</span></td></tr>
<tr name="1784" id="1784">
<td>1784</td><td>      <a id="1784c7" class="tk">CFLASH_UM_32B_tag</a> <a id="1784c25" class="tk">UM</a>[5];         <span class="ct">/* offset: 0x0048  (0x0004 x 5) */</span></td></tr>
<tr name="1785" id="1785">
<td>1785</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1786" id="1786">
<td>1786</td><td>        <span class="ct">/* UM - User Multiple Input Signature Register */</span></td></tr>
<tr name="1787" id="1787">
<td>1787</td><td>        <a id="1787c9" class="tk">CFLASH_UM_32B_tag</a> <a id="1787c27" class="tk">UM0</a>;         <span class="ct">/* offset: 0x0048 size: 32 bit */</span></td></tr>
<tr name="1788" id="1788">
<td>1788</td><td>        <a id="1788c9" class="tk">CFLASH_UM_32B_tag</a> <a id="1788c27" class="tk">UM1</a>;         <span class="ct">/* offset: 0x004C size: 32 bit */</span></td></tr>
<tr name="1789" id="1789">
<td>1789</td><td>        <a id="1789c9" class="tk">CFLASH_UM_32B_tag</a> <a id="1789c27" class="tk">UM2</a>;         <span class="ct">/* offset: 0x0050 size: 32 bit */</span></td></tr>
<tr name="1790" id="1790">
<td>1790</td><td>        <a id="1790c9" class="tk">CFLASH_UM_32B_tag</a> <a id="1790c27" class="tk">UM3</a>;         <span class="ct">/* offset: 0x0054 size: 32 bit */</span></td></tr>
<tr name="1791" id="1791">
<td>1791</td><td>        <a id="1791c9" class="tk">CFLASH_UM_32B_tag</a> <a id="1791c27" class="tk">UM4</a>;         <span class="ct">/* offset: 0x0058 size: 32 bit */</span></td></tr>
<tr name="1792" id="1792">
<td>1792</td><td>      <span class="br">}</span>;</td></tr>
<tr name="1793" id="1793">
<td>1793</td><td>    <span class="br">}</span>;</td></tr>
<tr name="1794" id="1794">
<td>1794</td><td></td></tr>
<tr name="1795" id="1795">
<td>1795</td><td>    <a id="1795c5" class="tk">int8_t</a> <a id="1795c12" class="tk">CFLASH_reserved_005C</a>[16292];</td></tr>
<tr name="1796" id="1796">
<td>1796</td><td>  <span class="br">}</span> <a id="1796c5" class="tk">CFLASH_tag</a>;</td></tr>
<tr name="1797" id="1797">
<td>1797</td><td></td></tr>
<tr name="1798" id="1798">
<td>1798</td><td><span class="pp">#define</span> <a id="1798c9" class="tk">CFLASH</a>                         (<a id="1798c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="1798c52" class="tk">CFLASH_tag</a> <a id="1798c63" class="tk">*</a>) 0xC3F88000UL)</td></tr>
<tr name="1799" id="1799">
<td>1799</td><td></td></tr>
<tr name="1800" id="1800">
<td>1800</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="1801" id="1801">
<td>1801</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="1802" id="1802">
<td>1802</td><td>  <span class="ct">/* Module: SIUL  */</span></td></tr>
<tr name="1803" id="1803">
<td>1803</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="1804" id="1804">
<td>1804</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="1805" id="1805">
<td>1805</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* MIDR1 - MCU ID Register #1 */</span></td></tr>
<tr name="1806" id="1806">
<td>1806</td><td>    <a id="1806c5" class="tk">vuint32_t</a> <a id="1806c15" class="tk">R</a>;</td></tr>
<tr name="1807" id="1807">
<td>1807</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1808" id="1808">
<td>1808</td><td>      <a id="1808c7" class="tk">vuint32_t</a> <a id="1808c17" class="tk">PARTNUM</a><a id="1808c24" class="tk">:</a>16;            <span class="ct">/* MCU Part Number */</span></td></tr>
<tr name="1809" id="1809">
<td>1809</td><td>      <a id="1809c7" class="tk">vuint32_t</a> <a id="1809c17" class="tk">CSP</a><a id="1809c20" class="tk">:</a>1;                 <span class="ct">/* CSP Package */</span></td></tr>
<tr name="1810" id="1810">
<td>1810</td><td>      <a id="1810c7" class="tk">vuint32_t</a> <a id="1810c17" class="tk">PKG</a><a id="1810c20" class="tk">:</a>5;                 <span class="ct">/* Package Settings */</span></td></tr>
<tr name="1811" id="1811">
<td>1811</td><td>     <a id="1811c6" class="tk">vuint32_t</a><a id="1811c15" class="tk">:</a></td></tr>
<tr name="1812" id="1812">
<td>1812</td><td>      2;</td></tr>
<tr name="1813" id="1813">
<td>1813</td><td></td></tr>
<tr name="1814" id="1814">
<td>1814</td><td><span class="pp">#ifndef</span> <a id="1814c9" class="tk">USE_FIELD_ALIASES_SIUL</a></td></tr>
<tr name="1815" id="1815">
<td>1815</td><td></td></tr>
<tr name="1816" id="1816">
<td>1816</td><td>      <a id="1816c7" class="tk">vuint32_t</a> <a id="1816c17" class="tk">MAJOR_MASK</a><a id="1816c27" class="tk">:</a>4;          <span class="ct">/* Major Mask Revision */</span></td></tr>
<tr name="1817" id="1817">
<td>1817</td><td></td></tr>
<tr name="1818" id="1818">
<td>1818</td><td><span class="pp">#else</span></td></tr>
<tr name="1819" id="1819">
<td>1819</td><td></td></tr>
<tr name="1820" id="1820">
<td>1820</td><td>      <a id="1820c7" class="tk">vuint32_t</a> <a id="1820c17" class="tk">MAJORMASK</a><a id="1820c26" class="tk">:</a>4;           <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1821" id="1821">
<td>1821</td><td></td></tr>
<tr name="1822" id="1822">
<td>1822</td><td><span class="pp">#endif</span></td></tr>
<tr name="1823" id="1823">
<td>1823</td><td></td></tr>
<tr name="1824" id="1824">
<td>1824</td><td><span class="pp">#ifndef</span> <a id="1824c9" class="tk">USE_FIELD_ALIASES_SIUL</a></td></tr>
<tr name="1825" id="1825">
<td>1825</td><td></td></tr>
<tr name="1826" id="1826">
<td>1826</td><td>      <a id="1826c7" class="tk">vuint32_t</a> <a id="1826c17" class="tk">MINOR_MASK</a><a id="1826c27" class="tk">:</a>4;          <span class="ct">/* Minor Mask Revision */</span></td></tr>
<tr name="1827" id="1827">
<td>1827</td><td></td></tr>
<tr name="1828" id="1828">
<td>1828</td><td><span class="pp">#else</span></td></tr>
<tr name="1829" id="1829">
<td>1829</td><td></td></tr>
<tr name="1830" id="1830">
<td>1830</td><td>      <a id="1830c7" class="tk">vuint32_t</a> <a id="1830c17" class="tk">MINORMASK</a><a id="1830c26" class="tk">:</a>4;           <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1831" id="1831">
<td>1831</td><td></td></tr>
<tr name="1832" id="1832">
<td>1832</td><td><span class="pp">#endif</span></td></tr>
<tr name="1833" id="1833">
<td>1833</td><td></td></tr>
<tr name="1834" id="1834">
<td>1834</td><td>    <span class="br">}</span> <a id="1834c7" class="tk">B</a>;</td></tr>
<tr name="1835" id="1835">
<td>1835</td><td>  <span class="br">}</span> <a id="1835c5" class="tk">SIUL_MIDR1_32B_tag</a>;</td></tr>
<tr name="1836" id="1836">
<td>1836</td><td></td></tr>
<tr name="1837" id="1837">
<td>1837</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* MIDR2 - MCU ID Register #2 */</span></td></tr>
<tr name="1838" id="1838">
<td>1838</td><td>    <a id="1838c5" class="tk">vuint32_t</a> <a id="1838c15" class="tk">R</a>;</td></tr>
<tr name="1839" id="1839">
<td>1839</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1840" id="1840">
<td>1840</td><td>      <a id="1840c7" class="tk">vuint32_t</a> <a id="1840c17" class="tk">SF</a><a id="1840c19" class="tk">:</a>1;                  <span class="ct">/* Manufacturer */</span></td></tr>
<tr name="1841" id="1841">
<td>1841</td><td>      <a id="1841c7" class="tk">vuint32_t</a> <a id="1841c17" class="tk">FLASH_SIZE_1</a><a id="1841c29" class="tk">:</a>4;        <span class="ct">/* Coarse Flash Memory Size */</span></td></tr>
<tr name="1842" id="1842">
<td>1842</td><td>      <a id="1842c7" class="tk">vuint32_t</a> <a id="1842c17" class="tk">FLASH_SIZE_2</a><a id="1842c29" class="tk">:</a>4;        <span class="ct">/* Fine Flash Memory Size */</span></td></tr>
<tr name="1843" id="1843">
<td>1843</td><td>     <a id="1843c6" class="tk">vuint32_t</a><a id="1843c15" class="tk">:</a></td></tr>
<tr name="1844" id="1844">
<td>1844</td><td>      7;</td></tr>
<tr name="1845" id="1845">
<td>1845</td><td></td></tr>
<tr name="1846" id="1846">
<td>1846</td><td><span class="pp">#ifndef</span> <a id="1846c9" class="tk">USE_FIELD_ALIASES_SIUL</a></td></tr>
<tr name="1847" id="1847">
<td>1847</td><td></td></tr>
<tr name="1848" id="1848">
<td>1848</td><td>      <a id="1848c7" class="tk">vuint32_t</a> <a id="1848c17" class="tk">PARTNUM2</a><a id="1848c25" class="tk">:</a>8;            <span class="ct">/* MCU Part Number */</span></td></tr>
<tr name="1849" id="1849">
<td>1849</td><td></td></tr>
<tr name="1850" id="1850">
<td>1850</td><td><span class="pp">#else</span></td></tr>
<tr name="1851" id="1851">
<td>1851</td><td></td></tr>
<tr name="1852" id="1852">
<td>1852</td><td>      <a id="1852c7" class="tk">vuint32_t</a> <a id="1852c17" class="tk">PARTNUM</a><a id="1852c24" class="tk">:</a>8;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="1853" id="1853">
<td>1853</td><td></td></tr>
<tr name="1854" id="1854">
<td>1854</td><td><span class="pp">#endif</span></td></tr>
<tr name="1855" id="1855">
<td>1855</td><td></td></tr>
<tr name="1856" id="1856">
<td>1856</td><td>      <a id="1856c7" class="tk">vuint32_t</a> <a id="1856c17" class="tk">TBD</a><a id="1856c20" class="tk">:</a>1;                 <span class="ct">/* Optional Bit */</span></td></tr>
<tr name="1857" id="1857">
<td>1857</td><td>     <a id="1857c6" class="tk">vuint32_t</a><a id="1857c15" class="tk">:</a></td></tr>
<tr name="1858" id="1858">
<td>1858</td><td>      2;</td></tr>
<tr name="1859" id="1859">
<td>1859</td><td>      <a id="1859c7" class="tk">vuint32_t</a> <a id="1859c17" class="tk">EE</a><a id="1859c19" class="tk">:</a>1;                  <span class="ct">/* Data Flash Present */</span></td></tr>
<tr name="1860" id="1860">
<td>1860</td><td>     <a id="1860c6" class="tk">vuint32_t</a><a id="1860c15" class="tk">:</a></td></tr>
<tr name="1861" id="1861">
<td>1861</td><td>      3;</td></tr>
<tr name="1862" id="1862">
<td>1862</td><td>      <a id="1862c7" class="tk">vuint32_t</a> <a id="1862c17" class="tk">FR</a><a id="1862c19" class="tk">:</a>1;                  <span class="ct">/* Flexray Present */</span></td></tr>
<tr name="1863" id="1863">
<td>1863</td><td>    <span class="br">}</span> <a id="1863c7" class="tk">B</a>;</td></tr>
<tr name="1864" id="1864">
<td>1864</td><td>  <span class="br">}</span> <a id="1864c5" class="tk">SIUL_MIDR2_32B_tag</a>;</td></tr>
<tr name="1865" id="1865">
<td>1865</td><td></td></tr>
<tr name="1866" id="1866">
<td>1866</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ISR - Interrupt Status Flag Register */</span></td></tr>
<tr name="1867" id="1867">
<td>1867</td><td>    <a id="1867c5" class="tk">vuint32_t</a> <a id="1867c15" class="tk">R</a>;</td></tr>
<tr name="1868" id="1868">
<td>1868</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1869" id="1869">
<td>1869</td><td>      <a id="1869c7" class="tk">vuint32_t</a> <a id="1869c17" class="tk">EIF31</a><a id="1869c22" class="tk">:</a>1;               <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1870" id="1870">
<td>1870</td><td>      <a id="1870c7" class="tk">vuint32_t</a> <a id="1870c17" class="tk">EIF30</a><a id="1870c22" class="tk">:</a>1;               <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1871" id="1871">
<td>1871</td><td>      <a id="1871c7" class="tk">vuint32_t</a> <a id="1871c17" class="tk">EIF29</a><a id="1871c22" class="tk">:</a>1;               <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1872" id="1872">
<td>1872</td><td>      <a id="1872c7" class="tk">vuint32_t</a> <a id="1872c17" class="tk">EIF28</a><a id="1872c22" class="tk">:</a>1;               <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1873" id="1873">
<td>1873</td><td>      <a id="1873c7" class="tk">vuint32_t</a> <a id="1873c17" class="tk">EIF27</a><a id="1873c22" class="tk">:</a>1;               <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1874" id="1874">
<td>1874</td><td>      <a id="1874c7" class="tk">vuint32_t</a> <a id="1874c17" class="tk">EIF26</a><a id="1874c22" class="tk">:</a>1;               <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1875" id="1875">
<td>1875</td><td>      <a id="1875c7" class="tk">vuint32_t</a> <a id="1875c17" class="tk">EIF25</a><a id="1875c22" class="tk">:</a>1;               <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1876" id="1876">
<td>1876</td><td>      <a id="1876c7" class="tk">vuint32_t</a> <a id="1876c17" class="tk">EIF24</a><a id="1876c22" class="tk">:</a>1;               <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1877" id="1877">
<td>1877</td><td>      <a id="1877c7" class="tk">vuint32_t</a> <a id="1877c17" class="tk">EIF23</a><a id="1877c22" class="tk">:</a>1;               <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1878" id="1878">
<td>1878</td><td>      <a id="1878c7" class="tk">vuint32_t</a> <a id="1878c17" class="tk">EIF22</a><a id="1878c22" class="tk">:</a>1;               <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1879" id="1879">
<td>1879</td><td>      <a id="1879c7" class="tk">vuint32_t</a> <a id="1879c17" class="tk">EIF21</a><a id="1879c22" class="tk">:</a>1;               <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1880" id="1880">
<td>1880</td><td>      <a id="1880c7" class="tk">vuint32_t</a> <a id="1880c17" class="tk">EIF20</a><a id="1880c22" class="tk">:</a>1;               <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1881" id="1881">
<td>1881</td><td>      <a id="1881c7" class="tk">vuint32_t</a> <a id="1881c17" class="tk">EIF19</a><a id="1881c22" class="tk">:</a>1;               <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1882" id="1882">
<td>1882</td><td>      <a id="1882c7" class="tk">vuint32_t</a> <a id="1882c17" class="tk">EIF18</a><a id="1882c22" class="tk">:</a>1;               <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1883" id="1883">
<td>1883</td><td>      <a id="1883c7" class="tk">vuint32_t</a> <a id="1883c17" class="tk">EIF17</a><a id="1883c22" class="tk">:</a>1;               <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1884" id="1884">
<td>1884</td><td>      <a id="1884c7" class="tk">vuint32_t</a> <a id="1884c17" class="tk">EIF16</a><a id="1884c22" class="tk">:</a>1;               <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1885" id="1885">
<td>1885</td><td>      <a id="1885c7" class="tk">vuint32_t</a> <a id="1885c17" class="tk">EIF15</a><a id="1885c22" class="tk">:</a>1;               <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1886" id="1886">
<td>1886</td><td>      <a id="1886c7" class="tk">vuint32_t</a> <a id="1886c17" class="tk">EIF14</a><a id="1886c22" class="tk">:</a>1;               <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1887" id="1887">
<td>1887</td><td>      <a id="1887c7" class="tk">vuint32_t</a> <a id="1887c17" class="tk">EIF13</a><a id="1887c22" class="tk">:</a>1;               <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1888" id="1888">
<td>1888</td><td>      <a id="1888c7" class="tk">vuint32_t</a> <a id="1888c17" class="tk">EIF12</a><a id="1888c22" class="tk">:</a>1;               <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1889" id="1889">
<td>1889</td><td>      <a id="1889c7" class="tk">vuint32_t</a> <a id="1889c17" class="tk">EIF11</a><a id="1889c22" class="tk">:</a>1;               <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1890" id="1890">
<td>1890</td><td>      <a id="1890c7" class="tk">vuint32_t</a> <a id="1890c17" class="tk">EIF10</a><a id="1890c22" class="tk">:</a>1;               <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1891" id="1891">
<td>1891</td><td>      <a id="1891c7" class="tk">vuint32_t</a> <a id="1891c17" class="tk">EIF9</a><a id="1891c21" class="tk">:</a>1;                <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1892" id="1892">
<td>1892</td><td>      <a id="1892c7" class="tk">vuint32_t</a> <a id="1892c17" class="tk">EIF8</a><a id="1892c21" class="tk">:</a>1;                <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1893" id="1893">
<td>1893</td><td>      <a id="1893c7" class="tk">vuint32_t</a> <a id="1893c17" class="tk">EIF7</a><a id="1893c21" class="tk">:</a>1;                <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1894" id="1894">
<td>1894</td><td>      <a id="1894c7" class="tk">vuint32_t</a> <a id="1894c17" class="tk">EIF6</a><a id="1894c21" class="tk">:</a>1;                <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1895" id="1895">
<td>1895</td><td>      <a id="1895c7" class="tk">vuint32_t</a> <a id="1895c17" class="tk">EIF5</a><a id="1895c21" class="tk">:</a>1;                <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1896" id="1896">
<td>1896</td><td>      <a id="1896c7" class="tk">vuint32_t</a> <a id="1896c17" class="tk">EIF4</a><a id="1896c21" class="tk">:</a>1;                <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1897" id="1897">
<td>1897</td><td>      <a id="1897c7" class="tk">vuint32_t</a> <a id="1897c17" class="tk">EIF3</a><a id="1897c21" class="tk">:</a>1;                <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1898" id="1898">
<td>1898</td><td>      <a id="1898c7" class="tk">vuint32_t</a> <a id="1898c17" class="tk">EIF2</a><a id="1898c21" class="tk">:</a>1;                <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1899" id="1899">
<td>1899</td><td>      <a id="1899c7" class="tk">vuint32_t</a> <a id="1899c17" class="tk">EIF1</a><a id="1899c21" class="tk">:</a>1;                <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1900" id="1900">
<td>1900</td><td>      <a id="1900c7" class="tk">vuint32_t</a> <a id="1900c17" class="tk">EIF0</a><a id="1900c21" class="tk">:</a>1;                <span class="ct">/* External Interrupt Status Flag */</span></td></tr>
<tr name="1901" id="1901">
<td>1901</td><td>    <span class="br">}</span> <a id="1901c7" class="tk">B</a>;</td></tr>
<tr name="1902" id="1902">
<td>1902</td><td>  <span class="br">}</span> <a id="1902c5" class="tk">SIUL_ISR_32B_tag</a>;</td></tr>
<tr name="1903" id="1903">
<td>1903</td><td></td></tr>
<tr name="1904" id="1904">
<td>1904</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* IRER - Interrupt Request Enable Register */</span></td></tr>
<tr name="1905" id="1905">
<td>1905</td><td>    <a id="1905c5" class="tk">vuint32_t</a> <a id="1905c15" class="tk">R</a>;</td></tr>
<tr name="1906" id="1906">
<td>1906</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1907" id="1907">
<td>1907</td><td>      <a id="1907c7" class="tk">vuint32_t</a> <a id="1907c17" class="tk">EIRE31</a><a id="1907c23" class="tk">:</a>1;              <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1908" id="1908">
<td>1908</td><td>      <a id="1908c7" class="tk">vuint32_t</a> <a id="1908c17" class="tk">EIRE30</a><a id="1908c23" class="tk">:</a>1;              <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1909" id="1909">
<td>1909</td><td>      <a id="1909c7" class="tk">vuint32_t</a> <a id="1909c17" class="tk">EIRE29</a><a id="1909c23" class="tk">:</a>1;              <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1910" id="1910">
<td>1910</td><td>      <a id="1910c7" class="tk">vuint32_t</a> <a id="1910c17" class="tk">EIRE28</a><a id="1910c23" class="tk">:</a>1;              <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1911" id="1911">
<td>1911</td><td>      <a id="1911c7" class="tk">vuint32_t</a> <a id="1911c17" class="tk">EIRE27</a><a id="1911c23" class="tk">:</a>1;              <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1912" id="1912">
<td>1912</td><td>      <a id="1912c7" class="tk">vuint32_t</a> <a id="1912c17" class="tk">EIRE26</a><a id="1912c23" class="tk">:</a>1;              <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1913" id="1913">
<td>1913</td><td>      <a id="1913c7" class="tk">vuint32_t</a> <a id="1913c17" class="tk">EIRE25</a><a id="1913c23" class="tk">:</a>1;              <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1914" id="1914">
<td>1914</td><td>      <a id="1914c7" class="tk">vuint32_t</a> <a id="1914c17" class="tk">EIRE24</a><a id="1914c23" class="tk">:</a>1;              <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1915" id="1915">
<td>1915</td><td>      <a id="1915c7" class="tk">vuint32_t</a> <a id="1915c17" class="tk">EIRE23</a><a id="1915c23" class="tk">:</a>1;              <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1916" id="1916">
<td>1916</td><td>      <a id="1916c7" class="tk">vuint32_t</a> <a id="1916c17" class="tk">EIRE22</a><a id="1916c23" class="tk">:</a>1;              <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1917" id="1917">
<td>1917</td><td>      <a id="1917c7" class="tk">vuint32_t</a> <a id="1917c17" class="tk">EIRE21</a><a id="1917c23" class="tk">:</a>1;              <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1918" id="1918">
<td>1918</td><td>      <a id="1918c7" class="tk">vuint32_t</a> <a id="1918c17" class="tk">EIRE20</a><a id="1918c23" class="tk">:</a>1;              <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1919" id="1919">
<td>1919</td><td>      <a id="1919c7" class="tk">vuint32_t</a> <a id="1919c17" class="tk">EIRE19</a><a id="1919c23" class="tk">:</a>1;              <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1920" id="1920">
<td>1920</td><td>      <a id="1920c7" class="tk">vuint32_t</a> <a id="1920c17" class="tk">EIRE18</a><a id="1920c23" class="tk">:</a>1;              <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1921" id="1921">
<td>1921</td><td>      <a id="1921c7" class="tk">vuint32_t</a> <a id="1921c17" class="tk">EIRE17</a><a id="1921c23" class="tk">:</a>1;              <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1922" id="1922">
<td>1922</td><td>      <a id="1922c7" class="tk">vuint32_t</a> <a id="1922c17" class="tk">EIRE16</a><a id="1922c23" class="tk">:</a>1;              <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1923" id="1923">
<td>1923</td><td>      <a id="1923c7" class="tk">vuint32_t</a> <a id="1923c17" class="tk">EIRE15</a><a id="1923c23" class="tk">:</a>1;              <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1924" id="1924">
<td>1924</td><td>      <a id="1924c7" class="tk">vuint32_t</a> <a id="1924c17" class="tk">EIRE14</a><a id="1924c23" class="tk">:</a>1;              <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1925" id="1925">
<td>1925</td><td>      <a id="1925c7" class="tk">vuint32_t</a> <a id="1925c17" class="tk">EIRE13</a><a id="1925c23" class="tk">:</a>1;              <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1926" id="1926">
<td>1926</td><td>      <a id="1926c7" class="tk">vuint32_t</a> <a id="1926c17" class="tk">EIRE12</a><a id="1926c23" class="tk">:</a>1;              <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1927" id="1927">
<td>1927</td><td>      <a id="1927c7" class="tk">vuint32_t</a> <a id="1927c17" class="tk">EIRE11</a><a id="1927c23" class="tk">:</a>1;              <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1928" id="1928">
<td>1928</td><td>      <a id="1928c7" class="tk">vuint32_t</a> <a id="1928c17" class="tk">EIRE10</a><a id="1928c23" class="tk">:</a>1;              <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1929" id="1929">
<td>1929</td><td>      <a id="1929c7" class="tk">vuint32_t</a> <a id="1929c17" class="tk">EIRE9</a><a id="1929c22" class="tk">:</a>1;               <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1930" id="1930">
<td>1930</td><td>      <a id="1930c7" class="tk">vuint32_t</a> <a id="1930c17" class="tk">EIRE8</a><a id="1930c22" class="tk">:</a>1;               <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1931" id="1931">
<td>1931</td><td>      <a id="1931c7" class="tk">vuint32_t</a> <a id="1931c17" class="tk">EIRE7</a><a id="1931c22" class="tk">:</a>1;               <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1932" id="1932">
<td>1932</td><td>      <a id="1932c7" class="tk">vuint32_t</a> <a id="1932c17" class="tk">EIRE6</a><a id="1932c22" class="tk">:</a>1;               <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1933" id="1933">
<td>1933</td><td>      <a id="1933c7" class="tk">vuint32_t</a> <a id="1933c17" class="tk">EIRE5</a><a id="1933c22" class="tk">:</a>1;               <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1934" id="1934">
<td>1934</td><td>      <a id="1934c7" class="tk">vuint32_t</a> <a id="1934c17" class="tk">EIRE4</a><a id="1934c22" class="tk">:</a>1;               <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1935" id="1935">
<td>1935</td><td>      <a id="1935c7" class="tk">vuint32_t</a> <a id="1935c17" class="tk">EIRE3</a><a id="1935c22" class="tk">:</a>1;               <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1936" id="1936">
<td>1936</td><td>      <a id="1936c7" class="tk">vuint32_t</a> <a id="1936c17" class="tk">EIRE2</a><a id="1936c22" class="tk">:</a>1;               <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1937" id="1937">
<td>1937</td><td>      <a id="1937c7" class="tk">vuint32_t</a> <a id="1937c17" class="tk">EIRE1</a><a id="1937c22" class="tk">:</a>1;               <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1938" id="1938">
<td>1938</td><td>      <a id="1938c7" class="tk">vuint32_t</a> <a id="1938c17" class="tk">EIRE0</a><a id="1938c22" class="tk">:</a>1;               <span class="ct">/* Enable External Interrupt Requests */</span></td></tr>
<tr name="1939" id="1939">
<td>1939</td><td>    <span class="br">}</span> <a id="1939c7" class="tk">B</a>;</td></tr>
<tr name="1940" id="1940">
<td>1940</td><td>  <span class="br">}</span> <a id="1940c5" class="tk">SIUL_IRER_32B_tag</a>;</td></tr>
<tr name="1941" id="1941">
<td>1941</td><td></td></tr>
<tr name="1942" id="1942">
<td>1942</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* IREER - Interrupt Rising Edge Event Enable */</span></td></tr>
<tr name="1943" id="1943">
<td>1943</td><td>    <a id="1943c5" class="tk">vuint32_t</a> <a id="1943c15" class="tk">R</a>;</td></tr>
<tr name="1944" id="1944">
<td>1944</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1945" id="1945">
<td>1945</td><td>      <a id="1945c7" class="tk">vuint32_t</a> <a id="1945c17" class="tk">IREE31</a><a id="1945c23" class="tk">:</a>1;              <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1946" id="1946">
<td>1946</td><td>      <a id="1946c7" class="tk">vuint32_t</a> <a id="1946c17" class="tk">IREE30</a><a id="1946c23" class="tk">:</a>1;              <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1947" id="1947">
<td>1947</td><td>      <a id="1947c7" class="tk">vuint32_t</a> <a id="1947c17" class="tk">IREE29</a><a id="1947c23" class="tk">:</a>1;              <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1948" id="1948">
<td>1948</td><td>      <a id="1948c7" class="tk">vuint32_t</a> <a id="1948c17" class="tk">IREE28</a><a id="1948c23" class="tk">:</a>1;              <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1949" id="1949">
<td>1949</td><td>      <a id="1949c7" class="tk">vuint32_t</a> <a id="1949c17" class="tk">IREE27</a><a id="1949c23" class="tk">:</a>1;              <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1950" id="1950">
<td>1950</td><td>      <a id="1950c7" class="tk">vuint32_t</a> <a id="1950c17" class="tk">IREE26</a><a id="1950c23" class="tk">:</a>1;              <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1951" id="1951">
<td>1951</td><td>      <a id="1951c7" class="tk">vuint32_t</a> <a id="1951c17" class="tk">IREE25</a><a id="1951c23" class="tk">:</a>1;              <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1952" id="1952">
<td>1952</td><td>      <a id="1952c7" class="tk">vuint32_t</a> <a id="1952c17" class="tk">IREE24</a><a id="1952c23" class="tk">:</a>1;              <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1953" id="1953">
<td>1953</td><td>      <a id="1953c7" class="tk">vuint32_t</a> <a id="1953c17" class="tk">IREE23</a><a id="1953c23" class="tk">:</a>1;              <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1954" id="1954">
<td>1954</td><td>      <a id="1954c7" class="tk">vuint32_t</a> <a id="1954c17" class="tk">IREE22</a><a id="1954c23" class="tk">:</a>1;              <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1955" id="1955">
<td>1955</td><td>      <a id="1955c7" class="tk">vuint32_t</a> <a id="1955c17" class="tk">IREE21</a><a id="1955c23" class="tk">:</a>1;              <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1956" id="1956">
<td>1956</td><td>      <a id="1956c7" class="tk">vuint32_t</a> <a id="1956c17" class="tk">IREE20</a><a id="1956c23" class="tk">:</a>1;              <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1957" id="1957">
<td>1957</td><td>      <a id="1957c7" class="tk">vuint32_t</a> <a id="1957c17" class="tk">IREE19</a><a id="1957c23" class="tk">:</a>1;              <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1958" id="1958">
<td>1958</td><td>      <a id="1958c7" class="tk">vuint32_t</a> <a id="1958c17" class="tk">IREE18</a><a id="1958c23" class="tk">:</a>1;              <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1959" id="1959">
<td>1959</td><td>      <a id="1959c7" class="tk">vuint32_t</a> <a id="1959c17" class="tk">IREE17</a><a id="1959c23" class="tk">:</a>1;              <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1960" id="1960">
<td>1960</td><td>      <a id="1960c7" class="tk">vuint32_t</a> <a id="1960c17" class="tk">IREE16</a><a id="1960c23" class="tk">:</a>1;              <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1961" id="1961">
<td>1961</td><td>      <a id="1961c7" class="tk">vuint32_t</a> <a id="1961c17" class="tk">IREE15</a><a id="1961c23" class="tk">:</a>1;              <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1962" id="1962">
<td>1962</td><td>      <a id="1962c7" class="tk">vuint32_t</a> <a id="1962c17" class="tk">IREE14</a><a id="1962c23" class="tk">:</a>1;              <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1963" id="1963">
<td>1963</td><td>      <a id="1963c7" class="tk">vuint32_t</a> <a id="1963c17" class="tk">IREE13</a><a id="1963c23" class="tk">:</a>1;              <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1964" id="1964">
<td>1964</td><td>      <a id="1964c7" class="tk">vuint32_t</a> <a id="1964c17" class="tk">IREE12</a><a id="1964c23" class="tk">:</a>1;              <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1965" id="1965">
<td>1965</td><td>      <a id="1965c7" class="tk">vuint32_t</a> <a id="1965c17" class="tk">IREE11</a><a id="1965c23" class="tk">:</a>1;              <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1966" id="1966">
<td>1966</td><td>      <a id="1966c7" class="tk">vuint32_t</a> <a id="1966c17" class="tk">IREE10</a><a id="1966c23" class="tk">:</a>1;              <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1967" id="1967">
<td>1967</td><td>      <a id="1967c7" class="tk">vuint32_t</a> <a id="1967c17" class="tk">IREE9</a><a id="1967c22" class="tk">:</a>1;               <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1968" id="1968">
<td>1968</td><td>      <a id="1968c7" class="tk">vuint32_t</a> <a id="1968c17" class="tk">IREE8</a><a id="1968c22" class="tk">:</a>1;               <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1969" id="1969">
<td>1969</td><td>      <a id="1969c7" class="tk">vuint32_t</a> <a id="1969c17" class="tk">IREE7</a><a id="1969c22" class="tk">:</a>1;               <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1970" id="1970">
<td>1970</td><td>      <a id="1970c7" class="tk">vuint32_t</a> <a id="1970c17" class="tk">IREE6</a><a id="1970c22" class="tk">:</a>1;               <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1971" id="1971">
<td>1971</td><td>      <a id="1971c7" class="tk">vuint32_t</a> <a id="1971c17" class="tk">IREE5</a><a id="1971c22" class="tk">:</a>1;               <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1972" id="1972">
<td>1972</td><td>      <a id="1972c7" class="tk">vuint32_t</a> <a id="1972c17" class="tk">IREE4</a><a id="1972c22" class="tk">:</a>1;               <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1973" id="1973">
<td>1973</td><td>      <a id="1973c7" class="tk">vuint32_t</a> <a id="1973c17" class="tk">IREE3</a><a id="1973c22" class="tk">:</a>1;               <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1974" id="1974">
<td>1974</td><td>      <a id="1974c7" class="tk">vuint32_t</a> <a id="1974c17" class="tk">IREE2</a><a id="1974c22" class="tk">:</a>1;               <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1975" id="1975">
<td>1975</td><td>      <a id="1975c7" class="tk">vuint32_t</a> <a id="1975c17" class="tk">IREE1</a><a id="1975c22" class="tk">:</a>1;               <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1976" id="1976">
<td>1976</td><td>      <a id="1976c7" class="tk">vuint32_t</a> <a id="1976c17" class="tk">IREE0</a><a id="1976c22" class="tk">:</a>1;               <span class="ct">/* Enable rising-edge events */</span></td></tr>
<tr name="1977" id="1977">
<td>1977</td><td>    <span class="br">}</span> <a id="1977c7" class="tk">B</a>;</td></tr>
<tr name="1978" id="1978">
<td>1978</td><td>  <span class="br">}</span> <a id="1978c5" class="tk">SIUL_IREER_32B_tag</a>;</td></tr>
<tr name="1979" id="1979">
<td>1979</td><td></td></tr>
<tr name="1980" id="1980">
<td>1980</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* IFEER - Interrupt Falling-Edge Event Enable */</span></td></tr>
<tr name="1981" id="1981">
<td>1981</td><td>    <a id="1981c5" class="tk">vuint32_t</a> <a id="1981c15" class="tk">R</a>;</td></tr>
<tr name="1982" id="1982">
<td>1982</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1983" id="1983">
<td>1983</td><td>      <a id="1983c7" class="tk">vuint32_t</a> <a id="1983c17" class="tk">IFEE31</a><a id="1983c23" class="tk">:</a>1;              <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="1984" id="1984">
<td>1984</td><td>      <a id="1984c7" class="tk">vuint32_t</a> <a id="1984c17" class="tk">IFEE30</a><a id="1984c23" class="tk">:</a>1;              <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="1985" id="1985">
<td>1985</td><td>      <a id="1985c7" class="tk">vuint32_t</a> <a id="1985c17" class="tk">IFEE29</a><a id="1985c23" class="tk">:</a>1;              <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="1986" id="1986">
<td>1986</td><td>      <a id="1986c7" class="tk">vuint32_t</a> <a id="1986c17" class="tk">IFEE28</a><a id="1986c23" class="tk">:</a>1;              <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="1987" id="1987">
<td>1987</td><td>      <a id="1987c7" class="tk">vuint32_t</a> <a id="1987c17" class="tk">IFEE27</a><a id="1987c23" class="tk">:</a>1;              <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="1988" id="1988">
<td>1988</td><td>      <a id="1988c7" class="tk">vuint32_t</a> <a id="1988c17" class="tk">IFEE26</a><a id="1988c23" class="tk">:</a>1;              <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="1989" id="1989">
<td>1989</td><td>      <a id="1989c7" class="tk">vuint32_t</a> <a id="1989c17" class="tk">IFEE25</a><a id="1989c23" class="tk">:</a>1;              <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="1990" id="1990">
<td>1990</td><td>      <a id="1990c7" class="tk">vuint32_t</a> <a id="1990c17" class="tk">IFEE24</a><a id="1990c23" class="tk">:</a>1;              <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="1991" id="1991">
<td>1991</td><td>      <a id="1991c7" class="tk">vuint32_t</a> <a id="1991c17" class="tk">IFEE23</a><a id="1991c23" class="tk">:</a>1;              <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="1992" id="1992">
<td>1992</td><td>      <a id="1992c7" class="tk">vuint32_t</a> <a id="1992c17" class="tk">IFEE22</a><a id="1992c23" class="tk">:</a>1;              <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="1993" id="1993">
<td>1993</td><td>      <a id="1993c7" class="tk">vuint32_t</a> <a id="1993c17" class="tk">IFEE21</a><a id="1993c23" class="tk">:</a>1;              <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="1994" id="1994">
<td>1994</td><td>      <a id="1994c7" class="tk">vuint32_t</a> <a id="1994c17" class="tk">IFEE20</a><a id="1994c23" class="tk">:</a>1;              <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="1995" id="1995">
<td>1995</td><td>      <a id="1995c7" class="tk">vuint32_t</a> <a id="1995c17" class="tk">IFEE19</a><a id="1995c23" class="tk">:</a>1;              <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="1996" id="1996">
<td>1996</td><td>      <a id="1996c7" class="tk">vuint32_t</a> <a id="1996c17" class="tk">IFEE18</a><a id="1996c23" class="tk">:</a>1;              <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="1997" id="1997">
<td>1997</td><td>      <a id="1997c7" class="tk">vuint32_t</a> <a id="1997c17" class="tk">IFEE17</a><a id="1997c23" class="tk">:</a>1;              <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="1998" id="1998">
<td>1998</td><td>      <a id="1998c7" class="tk">vuint32_t</a> <a id="1998c17" class="tk">IFEE16</a><a id="1998c23" class="tk">:</a>1;              <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="1999" id="1999">
<td>1999</td><td>      <a id="1999c7" class="tk">vuint32_t</a> <a id="1999c17" class="tk">IFEE15</a><a id="1999c23" class="tk">:</a>1;              <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="2000" id="2000">
<td>2000</td><td>      <a id="2000c7" class="tk">vuint32_t</a> <a id="2000c17" class="tk">IFEE14</a><a id="2000c23" class="tk">:</a>1;              <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="2001" id="2001">
<td>2001</td><td>      <a id="2001c7" class="tk">vuint32_t</a> <a id="2001c17" class="tk">IFEE13</a><a id="2001c23" class="tk">:</a>1;              <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="2002" id="2002">
<td>2002</td><td>      <a id="2002c7" class="tk">vuint32_t</a> <a id="2002c17" class="tk">IFEE12</a><a id="2002c23" class="tk">:</a>1;              <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="2003" id="2003">
<td>2003</td><td>      <a id="2003c7" class="tk">vuint32_t</a> <a id="2003c17" class="tk">IFEE11</a><a id="2003c23" class="tk">:</a>1;              <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="2004" id="2004">
<td>2004</td><td>      <a id="2004c7" class="tk">vuint32_t</a> <a id="2004c17" class="tk">IFEE10</a><a id="2004c23" class="tk">:</a>1;              <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="2005" id="2005">
<td>2005</td><td>      <a id="2005c7" class="tk">vuint32_t</a> <a id="2005c17" class="tk">IFEE9</a><a id="2005c22" class="tk">:</a>1;               <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="2006" id="2006">
<td>2006</td><td>      <a id="2006c7" class="tk">vuint32_t</a> <a id="2006c17" class="tk">IFEE8</a><a id="2006c22" class="tk">:</a>1;               <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="2007" id="2007">
<td>2007</td><td>      <a id="2007c7" class="tk">vuint32_t</a> <a id="2007c17" class="tk">IFEE7</a><a id="2007c22" class="tk">:</a>1;               <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="2008" id="2008">
<td>2008</td><td>      <a id="2008c7" class="tk">vuint32_t</a> <a id="2008c17" class="tk">IFEE6</a><a id="2008c22" class="tk">:</a>1;               <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="2009" id="2009">
<td>2009</td><td>      <a id="2009c7" class="tk">vuint32_t</a> <a id="2009c17" class="tk">IFEE5</a><a id="2009c22" class="tk">:</a>1;               <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="2010" id="2010">
<td>2010</td><td>      <a id="2010c7" class="tk">vuint32_t</a> <a id="2010c17" class="tk">IFEE4</a><a id="2010c22" class="tk">:</a>1;               <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="2011" id="2011">
<td>2011</td><td>      <a id="2011c7" class="tk">vuint32_t</a> <a id="2011c17" class="tk">IFEE3</a><a id="2011c22" class="tk">:</a>1;               <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="2012" id="2012">
<td>2012</td><td>      <a id="2012c7" class="tk">vuint32_t</a> <a id="2012c17" class="tk">IFEE2</a><a id="2012c22" class="tk">:</a>1;               <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="2013" id="2013">
<td>2013</td><td>      <a id="2013c7" class="tk">vuint32_t</a> <a id="2013c17" class="tk">IFEE1</a><a id="2013c22" class="tk">:</a>1;               <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="2014" id="2014">
<td>2014</td><td>      <a id="2014c7" class="tk">vuint32_t</a> <a id="2014c17" class="tk">IFEE0</a><a id="2014c22" class="tk">:</a>1;               <span class="ct">/* Enable Falling Edge Events */</span></td></tr>
<tr name="2015" id="2015">
<td>2015</td><td>    <span class="br">}</span> <a id="2015c7" class="tk">B</a>;</td></tr>
<tr name="2016" id="2016">
<td>2016</td><td>  <span class="br">}</span> <a id="2016c5" class="tk">SIUL_IFEER_32B_tag</a>;</td></tr>
<tr name="2017" id="2017">
<td>2017</td><td></td></tr>
<tr name="2018" id="2018">
<td>2018</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* IFER Interrupt Filter Enable Register */</span></td></tr>
<tr name="2019" id="2019">
<td>2019</td><td>    <a id="2019c5" class="tk">vuint32_t</a> <a id="2019c15" class="tk">R</a>;</td></tr>
<tr name="2020" id="2020">
<td>2020</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="2021" id="2021">
<td>2021</td><td>      <a id="2021c7" class="tk">vuint32_t</a> <a id="2021c17" class="tk">IFE31</a><a id="2021c22" class="tk">:</a>1;               <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2022" id="2022">
<td>2022</td><td>      <a id="2022c7" class="tk">vuint32_t</a> <a id="2022c17" class="tk">IFE30</a><a id="2022c22" class="tk">:</a>1;               <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2023" id="2023">
<td>2023</td><td>      <a id="2023c7" class="tk">vuint32_t</a> <a id="2023c17" class="tk">IFE29</a><a id="2023c22" class="tk">:</a>1;               <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2024" id="2024">
<td>2024</td><td>      <a id="2024c7" class="tk">vuint32_t</a> <a id="2024c17" class="tk">IFE28</a><a id="2024c22" class="tk">:</a>1;               <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2025" id="2025">
<td>2025</td><td>      <a id="2025c7" class="tk">vuint32_t</a> <a id="2025c17" class="tk">IFE27</a><a id="2025c22" class="tk">:</a>1;               <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2026" id="2026">
<td>2026</td><td>      <a id="2026c7" class="tk">vuint32_t</a> <a id="2026c17" class="tk">IFE26</a><a id="2026c22" class="tk">:</a>1;               <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2027" id="2027">
<td>2027</td><td>      <a id="2027c7" class="tk">vuint32_t</a> <a id="2027c17" class="tk">IFE25</a><a id="2027c22" class="tk">:</a>1;               <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2028" id="2028">
<td>2028</td><td>      <a id="2028c7" class="tk">vuint32_t</a> <a id="2028c17" class="tk">IFE24</a><a id="2028c22" class="tk">:</a>1;               <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2029" id="2029">
<td>2029</td><td>      <a id="2029c7" class="tk">vuint32_t</a> <a id="2029c17" class="tk">IFE23</a><a id="2029c22" class="tk">:</a>1;               <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2030" id="2030">
<td>2030</td><td>      <a id="2030c7" class="tk">vuint32_t</a> <a id="2030c17" class="tk">IFE22</a><a id="2030c22" class="tk">:</a>1;               <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2031" id="2031">
<td>2031</td><td>      <a id="2031c7" class="tk">vuint32_t</a> <a id="2031c17" class="tk">IFE21</a><a id="2031c22" class="tk">:</a>1;               <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2032" id="2032">
<td>2032</td><td>      <a id="2032c7" class="tk">vuint32_t</a> <a id="2032c17" class="tk">IFE20</a><a id="2032c22" class="tk">:</a>1;               <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2033" id="2033">
<td>2033</td><td>      <a id="2033c7" class="tk">vuint32_t</a> <a id="2033c17" class="tk">IFE19</a><a id="2033c22" class="tk">:</a>1;               <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2034" id="2034">
<td>2034</td><td>      <a id="2034c7" class="tk">vuint32_t</a> <a id="2034c17" class="tk">IFE18</a><a id="2034c22" class="tk">:</a>1;               <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2035" id="2035">
<td>2035</td><td>      <a id="2035c7" class="tk">vuint32_t</a> <a id="2035c17" class="tk">IFE17</a><a id="2035c22" class="tk">:</a>1;               <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2036" id="2036">
<td>2036</td><td>      <a id="2036c7" class="tk">vuint32_t</a> <a id="2036c17" class="tk">IFE16</a><a id="2036c22" class="tk">:</a>1;               <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2037" id="2037">
<td>2037</td><td>      <a id="2037c7" class="tk">vuint32_t</a> <a id="2037c17" class="tk">IFE15</a><a id="2037c22" class="tk">:</a>1;               <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2038" id="2038">
<td>2038</td><td>      <a id="2038c7" class="tk">vuint32_t</a> <a id="2038c17" class="tk">IFE14</a><a id="2038c22" class="tk">:</a>1;               <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2039" id="2039">
<td>2039</td><td>      <a id="2039c7" class="tk">vuint32_t</a> <a id="2039c17" class="tk">IFE13</a><a id="2039c22" class="tk">:</a>1;               <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2040" id="2040">
<td>2040</td><td>      <a id="2040c7" class="tk">vuint32_t</a> <a id="2040c17" class="tk">IFE12</a><a id="2040c22" class="tk">:</a>1;               <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2041" id="2041">
<td>2041</td><td>      <a id="2041c7" class="tk">vuint32_t</a> <a id="2041c17" class="tk">IFE11</a><a id="2041c22" class="tk">:</a>1;               <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2042" id="2042">
<td>2042</td><td>      <a id="2042c7" class="tk">vuint32_t</a> <a id="2042c17" class="tk">IFE10</a><a id="2042c22" class="tk">:</a>1;               <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2043" id="2043">
<td>2043</td><td>      <a id="2043c7" class="tk">vuint32_t</a> <a id="2043c17" class="tk">IFE9</a><a id="2043c21" class="tk">:</a>1;                <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2044" id="2044">
<td>2044</td><td>      <a id="2044c7" class="tk">vuint32_t</a> <a id="2044c17" class="tk">IFE8</a><a id="2044c21" class="tk">:</a>1;                <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2045" id="2045">
<td>2045</td><td>      <a id="2045c7" class="tk">vuint32_t</a> <a id="2045c17" class="tk">IFE7</a><a id="2045c21" class="tk">:</a>1;                <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2046" id="2046">
<td>2046</td><td>      <a id="2046c7" class="tk">vuint32_t</a> <a id="2046c17" class="tk">IFE6</a><a id="2046c21" class="tk">:</a>1;                <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2047" id="2047">
<td>2047</td><td>      <a id="2047c7" class="tk">vuint32_t</a> <a id="2047c17" class="tk">IFE5</a><a id="2047c21" class="tk">:</a>1;                <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2048" id="2048">
<td>2048</td><td>      <a id="2048c7" class="tk">vuint32_t</a> <a id="2048c17" class="tk">IFE4</a><a id="2048c21" class="tk">:</a>1;                <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2049" id="2049">
<td>2049</td><td>      <a id="2049c7" class="tk">vuint32_t</a> <a id="2049c17" class="tk">IFE3</a><a id="2049c21" class="tk">:</a>1;                <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2050" id="2050">
<td>2050</td><td>      <a id="2050c7" class="tk">vuint32_t</a> <a id="2050c17" class="tk">IFE2</a><a id="2050c21" class="tk">:</a>1;                <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2051" id="2051">
<td>2051</td><td>      <a id="2051c7" class="tk">vuint32_t</a> <a id="2051c17" class="tk">IFE1</a><a id="2051c21" class="tk">:</a>1;                <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2052" id="2052">
<td>2052</td><td>      <a id="2052c7" class="tk">vuint32_t</a> <a id="2052c17" class="tk">IFE0</a><a id="2052c21" class="tk">:</a>1;                <span class="ct">/* Enable Digital Glitch Filter */</span></td></tr>
<tr name="2053" id="2053">
<td>2053</td><td>    <span class="br">}</span> <a id="2053c7" class="tk">B</a>;</td></tr>
<tr name="2054" id="2054">
<td>2054</td><td>  <span class="br">}</span> <a id="2054c5" class="tk">SIUL_IFER_32B_tag</a>;</td></tr>
<tr name="2055" id="2055">
<td>2055</td><td></td></tr>
<tr name="2056" id="2056">
<td>2056</td><td>  <span class="ct">/* Register layout for all registers PCR ... */</span></td></tr>
<tr name="2057" id="2057">
<td>2057</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PCR - Pad Configuration Register */</span></td></tr>
<tr name="2058" id="2058">
<td>2058</td><td>    <a id="2058c5" class="tk">vuint16_t</a> <a id="2058c15" class="tk">R</a>;</td></tr>
<tr name="2059" id="2059">
<td>2059</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="2060" id="2060">
<td>2060</td><td>     <a id="2060c6" class="tk">vuint16_t</a><a id="2060c15" class="tk">:</a></td></tr>
<tr name="2061" id="2061">
<td>2061</td><td>      1;</td></tr>
<tr name="2062" id="2062">
<td>2062</td><td></td></tr>
<tr name="2063" id="2063">
<td>2063</td><td><span class="pp">#ifndef</span> <a id="2063c9" class="tk">USE_FIELD_ALIASES_SIUL</a></td></tr>
<tr name="2064" id="2064">
<td>2064</td><td></td></tr>
<tr name="2065" id="2065">
<td>2065</td><td>      <a id="2065c7" class="tk">vuint16_t</a> <a id="2065c17" class="tk">SMC</a><a id="2065c20" class="tk">:</a>1;                 <span class="ct">/* Safe Mode Control */</span></td></tr>
<tr name="2066" id="2066">
<td>2066</td><td></td></tr>
<tr name="2067" id="2067">
<td>2067</td><td><span class="pp">#else</span></td></tr>
<tr name="2068" id="2068">
<td>2068</td><td></td></tr>
<tr name="2069" id="2069">
<td>2069</td><td>      <a id="2069c7" class="tk">vuint16_t</a> <a id="2069c17" class="tk">SME</a><a id="2069c20" class="tk">:</a>1;                 <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="2070" id="2070">
<td>2070</td><td></td></tr>
<tr name="2071" id="2071">
<td>2071</td><td><span class="pp">#endif</span></td></tr>
<tr name="2072" id="2072">
<td>2072</td><td></td></tr>
<tr name="2073" id="2073">
<td>2073</td><td>      <a id="2073c7" class="tk">vuint16_t</a> <a id="2073c17" class="tk">APC</a><a id="2073c20" class="tk">:</a>1;                 <span class="ct">/* Analog Pad Control */</span></td></tr>
<tr name="2074" id="2074">
<td>2074</td><td>     <a id="2074c6" class="tk">vuint16_t</a><a id="2074c15" class="tk">:</a></td></tr>
<tr name="2075" id="2075">
<td>2075</td><td>      1;</td></tr>
<tr name="2076" id="2076">
<td>2076</td><td>      <a id="2076c7" class="tk">vuint16_t</a> <a id="2076c17" class="tk">PA</a><a id="2076c19" class="tk">:</a>2;                  <span class="ct">/* Pad Output Assignment */</span></td></tr>
<tr name="2077" id="2077">
<td>2077</td><td>      <a id="2077c7" class="tk">vuint16_t</a> <a id="2077c17" class="tk">OBE</a><a id="2077c20" class="tk">:</a>1;                 <span class="ct">/* Output Buffer Enable */</span></td></tr>
<tr name="2078" id="2078">
<td>2078</td><td>      <a id="2078c7" class="tk">vuint16_t</a> <a id="2078c17" class="tk">IBE</a><a id="2078c20" class="tk">:</a>1;                 <span class="ct">/* Input Buffer Enable */</span></td></tr>
<tr name="2079" id="2079">
<td>2079</td><td></td></tr>
<tr name="2080" id="2080">
<td>2080</td><td><span class="pp">#ifndef</span> <a id="2080c9" class="tk">USE_FIELD_ALIASES_SIUL</a></td></tr>
<tr name="2081" id="2081">
<td>2081</td><td></td></tr>
<tr name="2082" id="2082">
<td>2082</td><td>      <a id="2082c7" class="tk">vuint16_t</a> <a id="2082c17" class="tk">DSC</a><a id="2082c20" class="tk">:</a>2;                 <span class="ct">/* Drive Strength Control */</span></td></tr>
<tr name="2083" id="2083">
<td>2083</td><td></td></tr>
<tr name="2084" id="2084">
<td>2084</td><td><span class="pp">#else</span></td></tr>
<tr name="2085" id="2085">
<td>2085</td><td></td></tr>
<tr name="2086" id="2086">
<td>2086</td><td>      <a id="2086c7" class="tk">vuint16_t</a> <a id="2086c17" class="tk">DCS</a><a id="2086c20" class="tk">:</a>2;                 <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="2087" id="2087">
<td>2087</td><td></td></tr>
<tr name="2088" id="2088">
<td>2088</td><td><span class="pp">#endif</span></td></tr>
<tr name="2089" id="2089">
<td>2089</td><td></td></tr>
<tr name="2090" id="2090">
<td>2090</td><td>      <a id="2090c7" class="tk">vuint16_t</a> <a id="2090c17" class="tk">ODE</a><a id="2090c20" class="tk">:</a>1;                 <span class="ct">/* Open Drain Output Enable */</span></td></tr>
<tr name="2091" id="2091">
<td>2091</td><td>      <a id="2091c7" class="tk">vuint16_t</a> <a id="2091c17" class="tk">HYS</a><a id="2091c20" class="tk">:</a>1;                 <span class="ct">/* Input Hysteresis */</span></td></tr>
<tr name="2092" id="2092">
<td>2092</td><td>      <a id="2092c7" class="tk">vuint16_t</a> <a id="2092c17" class="tk">SRC</a><a id="2092c20" class="tk">:</a>2;                 <span class="ct">/* Slew Rate Control */</span></td></tr>
<tr name="2093" id="2093">
<td>2093</td><td>      <a id="2093c7" class="tk">vuint16_t</a> <a id="2093c17" class="tk">WPE</a><a id="2093c20" class="tk">:</a>1;                 <span class="ct">/* Weak Pull Up/Down Enable */</span></td></tr>
<tr name="2094" id="2094">
<td>2094</td><td>      <a id="2094c7" class="tk">vuint16_t</a> <a id="2094c17" class="tk">WPS</a><a id="2094c20" class="tk">:</a>1;                 <span class="ct">/* Weak Pull Up/Down Select */</span></td></tr>
<tr name="2095" id="2095">
<td>2095</td><td>    <span class="br">}</span> <a id="2095c7" class="tk">B</a>;</td></tr>
<tr name="2096" id="2096">
<td>2096</td><td>  <span class="br">}</span> <a id="2096c5" class="tk">SIUL_PCR_16B_tag</a>;</td></tr>
<tr name="2097" id="2097">
<td>2097</td><td></td></tr>
<tr name="2098" id="2098">
<td>2098</td><td>  <span class="ct">/* Register layout for all registers PSMI ... */</span></td></tr>
<tr name="2099" id="2099">
<td>2099</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PSMI - Pad Selection for Multiplexed Inputs */</span></td></tr>
<tr name="2100" id="2100">
<td>2100</td><td>    <a id="2100c5" class="tk">vuint8_t</a> <a id="2100c14" class="tk">R</a>;</td></tr>
<tr name="2101" id="2101">
<td>2101</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="2102" id="2102">
<td>2102</td><td>     <a id="2102c6" class="tk">vuint8_t</a><a id="2102c14" class="tk">:</a></td></tr>
<tr name="2103" id="2103">
<td>2103</td><td>      4;</td></tr>
<tr name="2104" id="2104">
<td>2104</td><td>      <a id="2104c7" class="tk">vuint8_t</a> <a id="2104c16" class="tk">PADSEL</a><a id="2104c22" class="tk">:</a>4;               <span class="ct">/* Pad selection for pin */</span></td></tr>
<tr name="2105" id="2105">
<td>2105</td><td>    <span class="br">}</span> <a id="2105c7" class="tk">B</a>;</td></tr>
<tr name="2106" id="2106">
<td>2106</td><td>  <span class="br">}</span> <a id="2106c5" class="tk">SIUL_PSMI_8B_tag</a>;</td></tr>
<tr name="2107" id="2107">
<td>2107</td><td></td></tr>
<tr name="2108" id="2108">
<td>2108</td><td>  <span class="ct">/* Register layout for all registers PSMI ... */</span></td></tr>
<tr name="2109" id="2109">
<td>2109</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PSMI - Pad Selection for Multiplexed Inputs */</span></td></tr>
<tr name="2110" id="2110">
<td>2110</td><td>    <a id="2110c5" class="tk">vuint32_t</a> <a id="2110c15" class="tk">R</a>;</td></tr>
<tr name="2111" id="2111">
<td>2111</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="2112" id="2112">
<td>2112</td><td>     <a id="2112c6" class="tk">vuint32_t</a><a id="2112c15" class="tk">:</a></td></tr>
<tr name="2113" id="2113">
<td>2113</td><td>      4;</td></tr>
<tr name="2114" id="2114">
<td>2114</td><td>      <a id="2114c7" class="tk">vuint32_t</a> <a id="2114c17" class="tk">PADSEL0</a><a id="2114c24" class="tk">:</a>4;             <span class="ct">/* Pad selection for pin */</span></td></tr>
<tr name="2115" id="2115">
<td>2115</td><td>     <a id="2115c6" class="tk">vuint32_t</a><a id="2115c15" class="tk">:</a></td></tr>
<tr name="2116" id="2116">
<td>2116</td><td>      4;</td></tr>
<tr name="2117" id="2117">
<td>2117</td><td>      <a id="2117c7" class="tk">vuint32_t</a> <a id="2117c17" class="tk">PADSEL1</a><a id="2117c24" class="tk">:</a>4;             <span class="ct">/* Pad selection for pin */</span></td></tr>
<tr name="2118" id="2118">
<td>2118</td><td>     <a id="2118c6" class="tk">vuint32_t</a><a id="2118c15" class="tk">:</a></td></tr>
<tr name="2119" id="2119">
<td>2119</td><td>      4;</td></tr>
<tr name="2120" id="2120">
<td>2120</td><td>      <a id="2120c7" class="tk">vuint32_t</a> <a id="2120c17" class="tk">PADSEL2</a><a id="2120c24" class="tk">:</a>4;             <span class="ct">/* Pad selection for pin */</span></td></tr>
<tr name="2121" id="2121">
<td>2121</td><td>     <a id="2121c6" class="tk">vuint32_t</a><a id="2121c15" class="tk">:</a></td></tr>
<tr name="2122" id="2122">
<td>2122</td><td>      4;</td></tr>
<tr name="2123" id="2123">
<td>2123</td><td>      <a id="2123c7" class="tk">vuint32_t</a> <a id="2123c17" class="tk">PADSEL3</a><a id="2123c24" class="tk">:</a>4;             <span class="ct">/* Pad selection for pin */</span></td></tr>
<tr name="2124" id="2124">
<td>2124</td><td>    <span class="br">}</span> <a id="2124c7" class="tk">B</a>;</td></tr>
<tr name="2125" id="2125">
<td>2125</td><td>  <span class="br">}</span> <a id="2125c5" class="tk">SIUL_PSMI_32B_tag</a>;</td></tr>
<tr name="2126" id="2126">
<td>2126</td><td></td></tr>
<tr name="2127" id="2127">
<td>2127</td><td>  <span class="ct">/* Register layout for all registers GPDO ... */</span></td></tr>
<tr name="2128" id="2128">
<td>2128</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* GPDO - GPIO Pad Data Output Register */</span></td></tr>
<tr name="2129" id="2129">
<td>2129</td><td>    <a id="2129c5" class="tk">vuint8_t</a> <a id="2129c14" class="tk">R</a>;</td></tr>
<tr name="2130" id="2130">
<td>2130</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="2131" id="2131">
<td>2131</td><td>     <a id="2131c6" class="tk">vuint8_t</a><a id="2131c14" class="tk">:</a></td></tr>
<tr name="2132" id="2132">
<td>2132</td><td>      7;</td></tr>
<tr name="2133" id="2133">
<td>2133</td><td>      <a id="2133c7" class="tk">vuint8_t</a> <a id="2133c16" class="tk">PDO</a><a id="2133c19" class="tk">:</a>1;                  <span class="ct">/* Pad Data Out */</span></td></tr>
<tr name="2134" id="2134">
<td>2134</td><td>    <span class="br">}</span> <a id="2134c7" class="tk">B</a>;</td></tr>
<tr name="2135" id="2135">
<td>2135</td><td>  <span class="br">}</span> <a id="2135c5" class="tk">SIUL_GPDO_8B_tag</a>;</td></tr>
<tr name="2136" id="2136">
<td>2136</td><td></td></tr>
<tr name="2137" id="2137">
<td>2137</td><td>  <span class="ct">/* Register layout for all registers GPDO ... */</span></td></tr>
<tr name="2138" id="2138">
<td>2138</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* GPDO - GPIO Pad Data Output Register */</span></td></tr>
<tr name="2139" id="2139">
<td>2139</td><td>    <a id="2139c5" class="tk">vuint32_t</a> <a id="2139c15" class="tk">R</a>;</td></tr>
<tr name="2140" id="2140">
<td>2140</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="2141" id="2141">
<td>2141</td><td>     <a id="2141c6" class="tk">vuint32_t</a><a id="2141c15" class="tk">:</a></td></tr>
<tr name="2142" id="2142">
<td>2142</td><td>      7;</td></tr>
<tr name="2143" id="2143">
<td>2143</td><td>      <a id="2143c7" class="tk">vuint32_t</a> <a id="2143c17" class="tk">PDO0</a><a id="2143c21" class="tk">:</a>1;                <span class="ct">/* Pad Data Out */</span></td></tr>
<tr name="2144" id="2144">
<td>2144</td><td>     <a id="2144c6" class="tk">vuint32_t</a><a id="2144c15" class="tk">:</a></td></tr>
<tr name="2145" id="2145">
<td>2145</td><td>      7;</td></tr>
<tr name="2146" id="2146">
<td>2146</td><td>      <a id="2146c7" class="tk">vuint32_t</a> <a id="2146c17" class="tk">PDO1</a><a id="2146c21" class="tk">:</a>1;                <span class="ct">/* Pad Data Out */</span></td></tr>
<tr name="2147" id="2147">
<td>2147</td><td>     <a id="2147c6" class="tk">vuint32_t</a><a id="2147c15" class="tk">:</a></td></tr>
<tr name="2148" id="2148">
<td>2148</td><td>      7;</td></tr>
<tr name="2149" id="2149">
<td>2149</td><td>      <a id="2149c7" class="tk">vuint32_t</a> <a id="2149c17" class="tk">PDO2</a><a id="2149c21" class="tk">:</a>1;                <span class="ct">/* Pad Data Out */</span></td></tr>
<tr name="2150" id="2150">
<td>2150</td><td>     <a id="2150c6" class="tk">vuint32_t</a><a id="2150c15" class="tk">:</a></td></tr>
<tr name="2151" id="2151">
<td>2151</td><td>      7;</td></tr>
<tr name="2152" id="2152">
<td>2152</td><td>      <a id="2152c7" class="tk">vuint32_t</a> <a id="2152c17" class="tk">PDO3</a><a id="2152c21" class="tk">:</a>1;                <span class="ct">/* Pad Data Out */</span></td></tr>
<tr name="2153" id="2153">
<td>2153</td><td>    <span class="br">}</span> <a id="2153c7" class="tk">B</a>;</td></tr>
<tr name="2154" id="2154">
<td>2154</td><td>  <span class="br">}</span> <a id="2154c5" class="tk">SIUL_GPDO_32B_tag</a>;</td></tr>
<tr name="2155" id="2155">
<td>2155</td><td></td></tr>
<tr name="2156" id="2156">
<td>2156</td><td>  <span class="ct">/* Register layout for all registers GPDI ... */</span></td></tr>
<tr name="2157" id="2157">
<td>2157</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* GPDI - GPIO Pad Data Input Register */</span></td></tr>
<tr name="2158" id="2158">
<td>2158</td><td>    <a id="2158c5" class="tk">vuint8_t</a> <a id="2158c14" class="tk">R</a>;</td></tr>
<tr name="2159" id="2159">
<td>2159</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="2160" id="2160">
<td>2160</td><td>     <a id="2160c6" class="tk">vuint8_t</a><a id="2160c14" class="tk">:</a></td></tr>
<tr name="2161" id="2161">
<td>2161</td><td>      7;</td></tr>
<tr name="2162" id="2162">
<td>2162</td><td>      <a id="2162c7" class="tk">vuint8_t</a> <a id="2162c16" class="tk">PDI</a><a id="2162c19" class="tk">:</a>1;                  <span class="ct">/* Pad Data In */</span></td></tr>
<tr name="2163" id="2163">
<td>2163</td><td>    <span class="br">}</span> <a id="2163c7" class="tk">B</a>;</td></tr>
<tr name="2164" id="2164">
<td>2164</td><td>  <span class="br">}</span> <a id="2164c5" class="tk">SIUL_GPDI_8B_tag</a>;</td></tr>
<tr name="2165" id="2165">
<td>2165</td><td></td></tr>
<tr name="2166" id="2166">
<td>2166</td><td>  <span class="ct">/* Register layout for all registers GPDI ... */</span></td></tr>
<tr name="2167" id="2167">
<td>2167</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* GPDI - GPIO Pad Data Input Register */</span></td></tr>
<tr name="2168" id="2168">
<td>2168</td><td>    <a id="2168c5" class="tk">vuint32_t</a> <a id="2168c15" class="tk">R</a>;</td></tr>
<tr name="2169" id="2169">
<td>2169</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="2170" id="2170">
<td>2170</td><td>     <a id="2170c6" class="tk">vuint32_t</a><a id="2170c15" class="tk">:</a></td></tr>
<tr name="2171" id="2171">
<td>2171</td><td>      7;</td></tr>
<tr name="2172" id="2172">
<td>2172</td><td>      <a id="2172c7" class="tk">vuint32_t</a> <a id="2172c17" class="tk">PDI0</a><a id="2172c21" class="tk">:</a>1;                <span class="ct">/* Pad Data In */</span></td></tr>
<tr name="2173" id="2173">
<td>2173</td><td>     <a id="2173c6" class="tk">vuint32_t</a><a id="2173c15" class="tk">:</a></td></tr>
<tr name="2174" id="2174">
<td>2174</td><td>      7;</td></tr>
<tr name="2175" id="2175">
<td>2175</td><td>      <a id="2175c7" class="tk">vuint32_t</a> <a id="2175c17" class="tk">PDI1</a><a id="2175c21" class="tk">:</a>1;                <span class="ct">/* Pad Data In */</span></td></tr>
<tr name="2176" id="2176">
<td>2176</td><td>     <a id="2176c6" class="tk">vuint32_t</a><a id="2176c15" class="tk">:</a></td></tr>
<tr name="2177" id="2177">
<td>2177</td><td>      7;</td></tr>
<tr name="2178" id="2178">
<td>2178</td><td>      <a id="2178c7" class="tk">vuint32_t</a> <a id="2178c17" class="tk">PDI2</a><a id="2178c21" class="tk">:</a>1;                <span class="ct">/* Pad Data In */</span></td></tr>
<tr name="2179" id="2179">
<td>2179</td><td>     <a id="2179c6" class="tk">vuint32_t</a><a id="2179c15" class="tk">:</a></td></tr>
<tr name="2180" id="2180">
<td>2180</td><td>      7;</td></tr>
<tr name="2181" id="2181">
<td>2181</td><td>      <a id="2181c7" class="tk">vuint32_t</a> <a id="2181c17" class="tk">PDI3</a><a id="2181c21" class="tk">:</a>1;                <span class="ct">/* Pad Data In */</span></td></tr>
<tr name="2182" id="2182">
<td>2182</td><td>    <span class="br">}</span> <a id="2182c7" class="tk">B</a>;</td></tr>
<tr name="2183" id="2183">
<td>2183</td><td>  <span class="br">}</span> <a id="2183c5" class="tk">SIUL_GPDI_32B_tag</a>;</td></tr>
<tr name="2184" id="2184">
<td>2184</td><td></td></tr>
<tr name="2185" id="2185">
<td>2185</td><td>  <span class="ct">/* Register layout for all registers PGPDO ... */</span></td></tr>
<tr name="2186" id="2186">
<td>2186</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PGPDO - Parallel GPIO Pad Data Out Register */</span></td></tr>
<tr name="2187" id="2187">
<td>2187</td><td>    <a id="2187c5" class="tk">vuint16_t</a> <a id="2187c15" class="tk">R</a>;</td></tr>
<tr name="2188" id="2188">
<td>2188</td><td>  <span class="br">}</span> <a id="2188c5" class="tk">SIUL_PGPDO_16B_tag</a>;</td></tr>
<tr name="2189" id="2189">
<td>2189</td><td></td></tr>
<tr name="2190" id="2190">
<td>2190</td><td>  <span class="ct">/* Register layout for all registers PGPDI ... */</span></td></tr>
<tr name="2191" id="2191">
<td>2191</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PGPDI - Parallel GPIO Pad Data In Register */</span></td></tr>
<tr name="2192" id="2192">
<td>2192</td><td>    <a id="2192c5" class="tk">vuint16_t</a> <a id="2192c15" class="tk">R</a>;</td></tr>
<tr name="2193" id="2193">
<td>2193</td><td>  <span class="br">}</span> <a id="2193c5" class="tk">SIUL_PGPDI_16B_tag</a>;</td></tr>
<tr name="2194" id="2194">
<td>2194</td><td></td></tr>
<tr name="2195" id="2195">
<td>2195</td><td>  <span class="ct">/* Register layout for all registers MPGPDO ... */</span></td></tr>
<tr name="2196" id="2196">
<td>2196</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* MPGPDO - Masked Parallel GPIO Pad Data Out Register */</span></td></tr>
<tr name="2197" id="2197">
<td>2197</td><td>    <a id="2197c5" class="tk">vuint32_t</a> <a id="2197c15" class="tk">R</a>;</td></tr>
<tr name="2198" id="2198">
<td>2198</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="2199" id="2199">
<td>2199</td><td>      <a id="2199c7" class="tk">vuint32_t</a> <a id="2199c17" class="tk">MASK</a><a id="2199c21" class="tk">:</a>16;               <span class="ct">/* Mask Field */</span></td></tr>
<tr name="2200" id="2200">
<td>2200</td><td>      <a id="2200c7" class="tk">vuint32_t</a> <a id="2200c17" class="tk">MPPDO</a><a id="2200c22" class="tk">:</a>16;              <span class="ct">/* Masked Parallel Pad Data Out */</span></td></tr>
<tr name="2201" id="2201">
<td>2201</td><td>    <span class="br">}</span> <a id="2201c7" class="tk">B</a>;</td></tr>
<tr name="2202" id="2202">
<td>2202</td><td>  <span class="br">}</span> <a id="2202c5" class="tk">SIUL_MPGPDO_32B_tag</a>;</td></tr>
<tr name="2203" id="2203">
<td>2203</td><td></td></tr>
<tr name="2204" id="2204">
<td>2204</td><td>  <span class="ct">/* Register layout for all registers IFMC ... */</span></td></tr>
<tr name="2205" id="2205">
<td>2205</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* IFMC - Interrupt Filter Maximum Counter Register */</span></td></tr>
<tr name="2206" id="2206">
<td>2206</td><td>    <a id="2206c5" class="tk">vuint32_t</a> <a id="2206c15" class="tk">R</a>;</td></tr>
<tr name="2207" id="2207">
<td>2207</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="2208" id="2208">
<td>2208</td><td>     <a id="2208c6" class="tk">vuint32_t</a><a id="2208c15" class="tk">:</a></td></tr>
<tr name="2209" id="2209">
<td>2209</td><td>      28;</td></tr>
<tr name="2210" id="2210">
<td>2210</td><td>      <a id="2210c7" class="tk">vuint32_t</a> <a id="2210c17" class="tk">MAXCNT</a><a id="2210c23" class="tk">:</a>4;              <span class="ct">/* Maximum Interrupt Filter Counter Setting */</span></td></tr>
<tr name="2211" id="2211">
<td>2211</td><td>    <span class="br">}</span> <a id="2211c7" class="tk">B</a>;</td></tr>
<tr name="2212" id="2212">
<td>2212</td><td>  <span class="br">}</span> <a id="2212c5" class="tk">SIUL_IFMC_32B_tag</a>;</td></tr>
<tr name="2213" id="2213">
<td>2213</td><td></td></tr>
<tr name="2214" id="2214">
<td>2214</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* IFCPR - Inerrupt Filter Clock Prescaler Register */</span></td></tr>
<tr name="2215" id="2215">
<td>2215</td><td>    <a id="2215c5" class="tk">vuint32_t</a> <a id="2215c15" class="tk">R</a>;</td></tr>
<tr name="2216" id="2216">
<td>2216</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="2217" id="2217">
<td>2217</td><td>     <a id="2217c6" class="tk">vuint32_t</a><a id="2217c15" class="tk">:</a></td></tr>
<tr name="2218" id="2218">
<td>2218</td><td>      28;</td></tr>
<tr name="2219" id="2219">
<td>2219</td><td>      <a id="2219c7" class="tk">vuint32_t</a> <a id="2219c17" class="tk">IFCP</a><a id="2219c21" class="tk">:</a>4;                <span class="ct">/* Interrupt Filter Clock Prescaler Setting */</span></td></tr>
<tr name="2220" id="2220">
<td>2220</td><td>    <span class="br">}</span> <a id="2220c7" class="tk">B</a>;</td></tr>
<tr name="2221" id="2221">
<td>2221</td><td>  <span class="br">}</span> <a id="2221c5" class="tk">SIUL_IFCPR_32B_tag</a>;</td></tr>
<tr name="2222" id="2222">
<td>2222</td><td></td></tr>
<tr name="2223" id="2223">
<td>2223</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="2223c18" class="tk">SIUL_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="2224" id="2224">
<td>2224</td><td>    <a id="2224c5" class="tk">int8_t</a> <a id="2224c12" class="tk">SIUL_reserved_0000</a>[4];</td></tr>
<tr name="2225" id="2225">
<td>2225</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="2226" id="2226">
<td>2226</td><td>      <span class="ct">/* MIDR1 - MCU ID Register #1 */</span></td></tr>
<tr name="2227" id="2227">
<td>2227</td><td>      <a id="2227c7" class="tk">SIUL_MIDR1_32B_tag</a> <a id="2227c26" class="tk">MIDR1</a>;        <span class="ct">/* offset: 0x0004 size: 32 bit */</span></td></tr>
<tr name="2228" id="2228">
<td>2228</td><td>      <a id="2228c7" class="tk">SIUL_MIDR1_32B_tag</a> <a id="2228c26" class="tk">MIDR</a>;         <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="2229" id="2229">
<td>2229</td><td>    <span class="br">}</span>;</td></tr>
<tr name="2230" id="2230">
<td>2230</td><td></td></tr>
<tr name="2231" id="2231">
<td>2231</td><td>    <span class="ct">/* MIDR2 - MCU ID Register #2 */</span></td></tr>
<tr name="2232" id="2232">
<td>2232</td><td>    <a id="2232c5" class="tk">SIUL_MIDR2_32B_tag</a> <a id="2232c24" class="tk">MIDR2</a>;          <span class="ct">/* offset: 0x0008 size: 32 bit */</span></td></tr>
<tr name="2233" id="2233">
<td>2233</td><td>    <a id="2233c5" class="tk">int8_t</a> <a id="2233c12" class="tk">SIUL_reserved_000C</a>[8];</td></tr>
<tr name="2234" id="2234">
<td>2234</td><td></td></tr>
<tr name="2235" id="2235">
<td>2235</td><td>    <span class="ct">/* ISR - Interrupt Status Flag Register */</span></td></tr>
<tr name="2236" id="2236">
<td>2236</td><td>    <a id="2236c5" class="tk">SIUL_ISR_32B_tag</a> <a id="2236c22" class="tk">ISR</a>;              <span class="ct">/* offset: 0x0014 size: 32 bit */</span></td></tr>
<tr name="2237" id="2237">
<td>2237</td><td></td></tr>
<tr name="2238" id="2238">
<td>2238</td><td>    <span class="ct">/* IRER - Interrupt Request Enable Register */</span></td></tr>
<tr name="2239" id="2239">
<td>2239</td><td>    <a id="2239c5" class="tk">SIUL_IRER_32B_tag</a> <a id="2239c23" class="tk">IRER</a>;            <span class="ct">/* offset: 0x0018 size: 32 bit */</span></td></tr>
<tr name="2240" id="2240">
<td>2240</td><td>    <a id="2240c5" class="tk">int8_t</a> <a id="2240c12" class="tk">SIUL_reserved_001C</a>[12];</td></tr>
<tr name="2241" id="2241">
<td>2241</td><td></td></tr>
<tr name="2242" id="2242">
<td>2242</td><td>    <span class="ct">/* IREER - Interrupt Rising Edge Event Enable */</span></td></tr>
<tr name="2243" id="2243">
<td>2243</td><td>    <a id="2243c5" class="tk">SIUL_IREER_32B_tag</a> <a id="2243c24" class="tk">IREER</a>;          <span class="ct">/* offset: 0x0028 size: 32 bit */</span></td></tr>
<tr name="2244" id="2244">
<td>2244</td><td></td></tr>
<tr name="2245" id="2245">
<td>2245</td><td>    <span class="ct">/* IFEER - Interrupt Falling-Edge Event Enable */</span></td></tr>
<tr name="2246" id="2246">
<td>2246</td><td>    <a id="2246c5" class="tk">SIUL_IFEER_32B_tag</a> <a id="2246c24" class="tk">IFEER</a>;          <span class="ct">/* offset: 0x002C size: 32 bit */</span></td></tr>
<tr name="2247" id="2247">
<td>2247</td><td></td></tr>
<tr name="2248" id="2248">
<td>2248</td><td>    <span class="ct">/* IFER Interrupt Filter Enable Register */</span></td></tr>
<tr name="2249" id="2249">
<td>2249</td><td>    <a id="2249c5" class="tk">SIUL_IFER_32B_tag</a> <a id="2249c23" class="tk">IFER</a>;            <span class="ct">/* offset: 0x0030 size: 32 bit */</span></td></tr>
<tr name="2250" id="2250">
<td>2250</td><td>    <a id="2250c5" class="tk">int8_t</a> <a id="2250c12" class="tk">SIUL_reserved_0034</a>[12];</td></tr>
<tr name="2251" id="2251">
<td>2251</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="2252" id="2252">
<td>2252</td><td>      <span class="ct">/* PCR - Pad Configuration Register */</span></td></tr>
<tr name="2253" id="2253">
<td>2253</td><td>      <a id="2253c7" class="tk">SIUL_PCR_16B_tag</a> <a id="2253c24" class="tk">PCR</a>[512];       <span class="ct">/* offset: 0x0040  (0x0002 x 512) */</span></td></tr>
<tr name="2254" id="2254">
<td>2254</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="2255" id="2255">
<td>2255</td><td>        <span class="ct">/* PCR - Pad Configuration Register */</span></td></tr>
<tr name="2256" id="2256">
<td>2256</td><td>        <a id="2256c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2256c26" class="tk">PCR0</a>;         <span class="ct">/* offset: 0x0040 size: 16 bit */</span></td></tr>
<tr name="2257" id="2257">
<td>2257</td><td>        <a id="2257c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2257c26" class="tk">PCR1</a>;         <span class="ct">/* offset: 0x0042 size: 16 bit */</span></td></tr>
<tr name="2258" id="2258">
<td>2258</td><td>        <a id="2258c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2258c26" class="tk">PCR2</a>;         <span class="ct">/* offset: 0x0044 size: 16 bit */</span></td></tr>
<tr name="2259" id="2259">
<td>2259</td><td>        <a id="2259c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2259c26" class="tk">PCR3</a>;         <span class="ct">/* offset: 0x0046 size: 16 bit */</span></td></tr>
<tr name="2260" id="2260">
<td>2260</td><td>        <a id="2260c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2260c26" class="tk">PCR4</a>;         <span class="ct">/* offset: 0x0048 size: 16 bit */</span></td></tr>
<tr name="2261" id="2261">
<td>2261</td><td>        <a id="2261c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2261c26" class="tk">PCR5</a>;         <span class="ct">/* offset: 0x004A size: 16 bit */</span></td></tr>
<tr name="2262" id="2262">
<td>2262</td><td>        <a id="2262c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2262c26" class="tk">PCR6</a>;         <span class="ct">/* offset: 0x004C size: 16 bit */</span></td></tr>
<tr name="2263" id="2263">
<td>2263</td><td>        <a id="2263c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2263c26" class="tk">PCR7</a>;         <span class="ct">/* offset: 0x004E size: 16 bit */</span></td></tr>
<tr name="2264" id="2264">
<td>2264</td><td>        <a id="2264c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2264c26" class="tk">PCR8</a>;         <span class="ct">/* offset: 0x0050 size: 16 bit */</span></td></tr>
<tr name="2265" id="2265">
<td>2265</td><td>        <a id="2265c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2265c26" class="tk">PCR9</a>;         <span class="ct">/* offset: 0x0052 size: 16 bit */</span></td></tr>
<tr name="2266" id="2266">
<td>2266</td><td>        <a id="2266c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2266c26" class="tk">PCR10</a>;        <span class="ct">/* offset: 0x0054 size: 16 bit */</span></td></tr>
<tr name="2267" id="2267">
<td>2267</td><td>        <a id="2267c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2267c26" class="tk">PCR11</a>;        <span class="ct">/* offset: 0x0056 size: 16 bit */</span></td></tr>
<tr name="2268" id="2268">
<td>2268</td><td>        <a id="2268c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2268c26" class="tk">PCR12</a>;        <span class="ct">/* offset: 0x0058 size: 16 bit */</span></td></tr>
<tr name="2269" id="2269">
<td>2269</td><td>        <a id="2269c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2269c26" class="tk">PCR13</a>;        <span class="ct">/* offset: 0x005A size: 16 bit */</span></td></tr>
<tr name="2270" id="2270">
<td>2270</td><td>        <a id="2270c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2270c26" class="tk">PCR14</a>;        <span class="ct">/* offset: 0x005C size: 16 bit */</span></td></tr>
<tr name="2271" id="2271">
<td>2271</td><td>        <a id="2271c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2271c26" class="tk">PCR15</a>;        <span class="ct">/* offset: 0x005E size: 16 bit */</span></td></tr>
<tr name="2272" id="2272">
<td>2272</td><td>        <a id="2272c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2272c26" class="tk">PCR16</a>;        <span class="ct">/* offset: 0x0060 size: 16 bit */</span></td></tr>
<tr name="2273" id="2273">
<td>2273</td><td>        <a id="2273c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2273c26" class="tk">PCR17</a>;        <span class="ct">/* offset: 0x0062 size: 16 bit */</span></td></tr>
<tr name="2274" id="2274">
<td>2274</td><td>        <a id="2274c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2274c26" class="tk">PCR18</a>;        <span class="ct">/* offset: 0x0064 size: 16 bit */</span></td></tr>
<tr name="2275" id="2275">
<td>2275</td><td>        <a id="2275c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2275c26" class="tk">PCR19</a>;        <span class="ct">/* offset: 0x0066 size: 16 bit */</span></td></tr>
<tr name="2276" id="2276">
<td>2276</td><td>        <a id="2276c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2276c26" class="tk">PCR20</a>;        <span class="ct">/* offset: 0x0068 size: 16 bit */</span></td></tr>
<tr name="2277" id="2277">
<td>2277</td><td>        <a id="2277c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2277c26" class="tk">PCR21</a>;        <span class="ct">/* offset: 0x006A size: 16 bit */</span></td></tr>
<tr name="2278" id="2278">
<td>2278</td><td>        <a id="2278c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2278c26" class="tk">PCR22</a>;        <span class="ct">/* offset: 0x006C size: 16 bit */</span></td></tr>
<tr name="2279" id="2279">
<td>2279</td><td>        <a id="2279c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2279c26" class="tk">PCR23</a>;        <span class="ct">/* offset: 0x006E size: 16 bit */</span></td></tr>
<tr name="2280" id="2280">
<td>2280</td><td>        <a id="2280c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2280c26" class="tk">PCR24</a>;        <span class="ct">/* offset: 0x0070 size: 16 bit */</span></td></tr>
<tr name="2281" id="2281">
<td>2281</td><td>        <a id="2281c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2281c26" class="tk">PCR25</a>;        <span class="ct">/* offset: 0x0072 size: 16 bit */</span></td></tr>
<tr name="2282" id="2282">
<td>2282</td><td>        <a id="2282c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2282c26" class="tk">PCR26</a>;        <span class="ct">/* offset: 0x0074 size: 16 bit */</span></td></tr>
<tr name="2283" id="2283">
<td>2283</td><td>        <a id="2283c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2283c26" class="tk">PCR27</a>;        <span class="ct">/* offset: 0x0076 size: 16 bit */</span></td></tr>
<tr name="2284" id="2284">
<td>2284</td><td>        <a id="2284c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2284c26" class="tk">PCR28</a>;        <span class="ct">/* offset: 0x0078 size: 16 bit */</span></td></tr>
<tr name="2285" id="2285">
<td>2285</td><td>        <a id="2285c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2285c26" class="tk">PCR29</a>;        <span class="ct">/* offset: 0x007A size: 16 bit */</span></td></tr>
<tr name="2286" id="2286">
<td>2286</td><td>        <a id="2286c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2286c26" class="tk">PCR30</a>;        <span class="ct">/* offset: 0x007C size: 16 bit */</span></td></tr>
<tr name="2287" id="2287">
<td>2287</td><td>        <a id="2287c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2287c26" class="tk">PCR31</a>;        <span class="ct">/* offset: 0x007E size: 16 bit */</span></td></tr>
<tr name="2288" id="2288">
<td>2288</td><td>        <a id="2288c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2288c26" class="tk">PCR32</a>;        <span class="ct">/* offset: 0x0080 size: 16 bit */</span></td></tr>
<tr name="2289" id="2289">
<td>2289</td><td>        <a id="2289c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2289c26" class="tk">PCR33</a>;        <span class="ct">/* offset: 0x0082 size: 16 bit */</span></td></tr>
<tr name="2290" id="2290">
<td>2290</td><td>        <a id="2290c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2290c26" class="tk">PCR34</a>;        <span class="ct">/* offset: 0x0084 size: 16 bit */</span></td></tr>
<tr name="2291" id="2291">
<td>2291</td><td>        <a id="2291c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2291c26" class="tk">PCR35</a>;        <span class="ct">/* offset: 0x0086 size: 16 bit */</span></td></tr>
<tr name="2292" id="2292">
<td>2292</td><td>        <a id="2292c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2292c26" class="tk">PCR36</a>;        <span class="ct">/* offset: 0x0088 size: 16 bit */</span></td></tr>
<tr name="2293" id="2293">
<td>2293</td><td>        <a id="2293c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2293c26" class="tk">PCR37</a>;        <span class="ct">/* offset: 0x008A size: 16 bit */</span></td></tr>
<tr name="2294" id="2294">
<td>2294</td><td>        <a id="2294c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2294c26" class="tk">PCR38</a>;        <span class="ct">/* offset: 0x008C size: 16 bit */</span></td></tr>
<tr name="2295" id="2295">
<td>2295</td><td>        <a id="2295c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2295c26" class="tk">PCR39</a>;        <span class="ct">/* offset: 0x008E size: 16 bit */</span></td></tr>
<tr name="2296" id="2296">
<td>2296</td><td>        <a id="2296c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2296c26" class="tk">PCR40</a>;        <span class="ct">/* offset: 0x0090 size: 16 bit */</span></td></tr>
<tr name="2297" id="2297">
<td>2297</td><td>        <a id="2297c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2297c26" class="tk">PCR41</a>;        <span class="ct">/* offset: 0x0092 size: 16 bit */</span></td></tr>
<tr name="2298" id="2298">
<td>2298</td><td>        <a id="2298c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2298c26" class="tk">PCR42</a>;        <span class="ct">/* offset: 0x0094 size: 16 bit */</span></td></tr>
<tr name="2299" id="2299">
<td>2299</td><td>        <a id="2299c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2299c26" class="tk">PCR43</a>;        <span class="ct">/* offset: 0x0096 size: 16 bit */</span></td></tr>
<tr name="2300" id="2300">
<td>2300</td><td>        <a id="2300c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2300c26" class="tk">PCR44</a>;        <span class="ct">/* offset: 0x0098 size: 16 bit */</span></td></tr>
<tr name="2301" id="2301">
<td>2301</td><td>        <a id="2301c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2301c26" class="tk">PCR45</a>;        <span class="ct">/* offset: 0x009A size: 16 bit */</span></td></tr>
<tr name="2302" id="2302">
<td>2302</td><td>        <a id="2302c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2302c26" class="tk">PCR46</a>;        <span class="ct">/* offset: 0x009C size: 16 bit */</span></td></tr>
<tr name="2303" id="2303">
<td>2303</td><td>        <a id="2303c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2303c26" class="tk">PCR47</a>;        <span class="ct">/* offset: 0x009E size: 16 bit */</span></td></tr>
<tr name="2304" id="2304">
<td>2304</td><td>        <a id="2304c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2304c26" class="tk">PCR48</a>;        <span class="ct">/* offset: 0x00A0 size: 16 bit */</span></td></tr>
<tr name="2305" id="2305">
<td>2305</td><td>        <a id="2305c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2305c26" class="tk">PCR49</a>;        <span class="ct">/* offset: 0x00A2 size: 16 bit */</span></td></tr>
<tr name="2306" id="2306">
<td>2306</td><td>        <a id="2306c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2306c26" class="tk">PCR50</a>;        <span class="ct">/* offset: 0x00A4 size: 16 bit */</span></td></tr>
<tr name="2307" id="2307">
<td>2307</td><td>        <a id="2307c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2307c26" class="tk">PCR51</a>;        <span class="ct">/* offset: 0x00A6 size: 16 bit */</span></td></tr>
<tr name="2308" id="2308">
<td>2308</td><td>        <a id="2308c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2308c26" class="tk">PCR52</a>;        <span class="ct">/* offset: 0x00A8 size: 16 bit */</span></td></tr>
<tr name="2309" id="2309">
<td>2309</td><td>        <a id="2309c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2309c26" class="tk">PCR53</a>;        <span class="ct">/* offset: 0x00AA size: 16 bit */</span></td></tr>
<tr name="2310" id="2310">
<td>2310</td><td>        <a id="2310c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2310c26" class="tk">PCR54</a>;        <span class="ct">/* offset: 0x00AC size: 16 bit */</span></td></tr>
<tr name="2311" id="2311">
<td>2311</td><td>        <a id="2311c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2311c26" class="tk">PCR55</a>;        <span class="ct">/* offset: 0x00AE size: 16 bit */</span></td></tr>
<tr name="2312" id="2312">
<td>2312</td><td>        <a id="2312c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2312c26" class="tk">PCR56</a>;        <span class="ct">/* offset: 0x00B0 size: 16 bit */</span></td></tr>
<tr name="2313" id="2313">
<td>2313</td><td>        <a id="2313c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2313c26" class="tk">PCR57</a>;        <span class="ct">/* offset: 0x00B2 size: 16 bit */</span></td></tr>
<tr name="2314" id="2314">
<td>2314</td><td>        <a id="2314c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2314c26" class="tk">PCR58</a>;        <span class="ct">/* offset: 0x00B4 size: 16 bit */</span></td></tr>
<tr name="2315" id="2315">
<td>2315</td><td>        <a id="2315c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2315c26" class="tk">PCR59</a>;        <span class="ct">/* offset: 0x00B6 size: 16 bit */</span></td></tr>
<tr name="2316" id="2316">
<td>2316</td><td>        <a id="2316c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2316c26" class="tk">PCR60</a>;        <span class="ct">/* offset: 0x00B8 size: 16 bit */</span></td></tr>
<tr name="2317" id="2317">
<td>2317</td><td>        <a id="2317c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2317c26" class="tk">PCR61</a>;        <span class="ct">/* offset: 0x00BA size: 16 bit */</span></td></tr>
<tr name="2318" id="2318">
<td>2318</td><td>        <a id="2318c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2318c26" class="tk">PCR62</a>;        <span class="ct">/* offset: 0x00BC size: 16 bit */</span></td></tr>
<tr name="2319" id="2319">
<td>2319</td><td>        <a id="2319c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2319c26" class="tk">PCR63</a>;        <span class="ct">/* offset: 0x00BE size: 16 bit */</span></td></tr>
<tr name="2320" id="2320">
<td>2320</td><td>        <a id="2320c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2320c26" class="tk">PCR64</a>;        <span class="ct">/* offset: 0x00C0 size: 16 bit */</span></td></tr>
<tr name="2321" id="2321">
<td>2321</td><td>        <a id="2321c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2321c26" class="tk">PCR65</a>;        <span class="ct">/* offset: 0x00C2 size: 16 bit */</span></td></tr>
<tr name="2322" id="2322">
<td>2322</td><td>        <a id="2322c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2322c26" class="tk">PCR66</a>;        <span class="ct">/* offset: 0x00C4 size: 16 bit */</span></td></tr>
<tr name="2323" id="2323">
<td>2323</td><td>        <a id="2323c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2323c26" class="tk">PCR67</a>;        <span class="ct">/* offset: 0x00C6 size: 16 bit */</span></td></tr>
<tr name="2324" id="2324">
<td>2324</td><td>        <a id="2324c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2324c26" class="tk">PCR68</a>;        <span class="ct">/* offset: 0x00C8 size: 16 bit */</span></td></tr>
<tr name="2325" id="2325">
<td>2325</td><td>        <a id="2325c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2325c26" class="tk">PCR69</a>;        <span class="ct">/* offset: 0x00CA size: 16 bit */</span></td></tr>
<tr name="2326" id="2326">
<td>2326</td><td>        <a id="2326c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2326c26" class="tk">PCR70</a>;        <span class="ct">/* offset: 0x00CC size: 16 bit */</span></td></tr>
<tr name="2327" id="2327">
<td>2327</td><td>        <a id="2327c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2327c26" class="tk">PCR71</a>;        <span class="ct">/* offset: 0x00CE size: 16 bit */</span></td></tr>
<tr name="2328" id="2328">
<td>2328</td><td>        <a id="2328c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2328c26" class="tk">PCR72</a>;        <span class="ct">/* offset: 0x00D0 size: 16 bit */</span></td></tr>
<tr name="2329" id="2329">
<td>2329</td><td>        <a id="2329c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2329c26" class="tk">PCR73</a>;        <span class="ct">/* offset: 0x00D2 size: 16 bit */</span></td></tr>
<tr name="2330" id="2330">
<td>2330</td><td>        <a id="2330c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2330c26" class="tk">PCR74</a>;        <span class="ct">/* offset: 0x00D4 size: 16 bit */</span></td></tr>
<tr name="2331" id="2331">
<td>2331</td><td>        <a id="2331c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2331c26" class="tk">PCR75</a>;        <span class="ct">/* offset: 0x00D6 size: 16 bit */</span></td></tr>
<tr name="2332" id="2332">
<td>2332</td><td>        <a id="2332c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2332c26" class="tk">PCR76</a>;        <span class="ct">/* offset: 0x00D8 size: 16 bit */</span></td></tr>
<tr name="2333" id="2333">
<td>2333</td><td>        <a id="2333c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2333c26" class="tk">PCR77</a>;        <span class="ct">/* offset: 0x00DA size: 16 bit */</span></td></tr>
<tr name="2334" id="2334">
<td>2334</td><td>        <a id="2334c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2334c26" class="tk">PCR78</a>;        <span class="ct">/* offset: 0x00DC size: 16 bit */</span></td></tr>
<tr name="2335" id="2335">
<td>2335</td><td>        <a id="2335c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2335c26" class="tk">PCR79</a>;        <span class="ct">/* offset: 0x00DE size: 16 bit */</span></td></tr>
<tr name="2336" id="2336">
<td>2336</td><td>        <a id="2336c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2336c26" class="tk">PCR80</a>;        <span class="ct">/* offset: 0x00E0 size: 16 bit */</span></td></tr>
<tr name="2337" id="2337">
<td>2337</td><td>        <a id="2337c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2337c26" class="tk">PCR81</a>;        <span class="ct">/* offset: 0x00E2 size: 16 bit */</span></td></tr>
<tr name="2338" id="2338">
<td>2338</td><td>        <a id="2338c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2338c26" class="tk">PCR82</a>;        <span class="ct">/* offset: 0x00E4 size: 16 bit */</span></td></tr>
<tr name="2339" id="2339">
<td>2339</td><td>        <a id="2339c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2339c26" class="tk">PCR83</a>;        <span class="ct">/* offset: 0x00E6 size: 16 bit */</span></td></tr>
<tr name="2340" id="2340">
<td>2340</td><td>        <a id="2340c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2340c26" class="tk">PCR84</a>;        <span class="ct">/* offset: 0x00E8 size: 16 bit */</span></td></tr>
<tr name="2341" id="2341">
<td>2341</td><td>        <a id="2341c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2341c26" class="tk">PCR85</a>;        <span class="ct">/* offset: 0x00EA size: 16 bit */</span></td></tr>
<tr name="2342" id="2342">
<td>2342</td><td>        <a id="2342c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2342c26" class="tk">PCR86</a>;        <span class="ct">/* offset: 0x00EC size: 16 bit */</span></td></tr>
<tr name="2343" id="2343">
<td>2343</td><td>        <a id="2343c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2343c26" class="tk">PCR87</a>;        <span class="ct">/* offset: 0x00EE size: 16 bit */</span></td></tr>
<tr name="2344" id="2344">
<td>2344</td><td>        <a id="2344c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2344c26" class="tk">PCR88</a>;        <span class="ct">/* offset: 0x00F0 size: 16 bit */</span></td></tr>
<tr name="2345" id="2345">
<td>2345</td><td>        <a id="2345c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2345c26" class="tk">PCR89</a>;        <span class="ct">/* offset: 0x00F2 size: 16 bit */</span></td></tr>
<tr name="2346" id="2346">
<td>2346</td><td>        <a id="2346c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2346c26" class="tk">PCR90</a>;        <span class="ct">/* offset: 0x00F4 size: 16 bit */</span></td></tr>
<tr name="2347" id="2347">
<td>2347</td><td>        <a id="2347c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2347c26" class="tk">PCR91</a>;        <span class="ct">/* offset: 0x00F6 size: 16 bit */</span></td></tr>
<tr name="2348" id="2348">
<td>2348</td><td>        <a id="2348c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2348c26" class="tk">PCR92</a>;        <span class="ct">/* offset: 0x00F8 size: 16 bit */</span></td></tr>
<tr name="2349" id="2349">
<td>2349</td><td>        <a id="2349c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2349c26" class="tk">PCR93</a>;        <span class="ct">/* offset: 0x00FA size: 16 bit */</span></td></tr>
<tr name="2350" id="2350">
<td>2350</td><td>        <a id="2350c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2350c26" class="tk">PCR94</a>;        <span class="ct">/* offset: 0x00FC size: 16 bit */</span></td></tr>
<tr name="2351" id="2351">
<td>2351</td><td>        <a id="2351c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2351c26" class="tk">PCR95</a>;        <span class="ct">/* offset: 0x00FE size: 16 bit */</span></td></tr>
<tr name="2352" id="2352">
<td>2352</td><td>        <a id="2352c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2352c26" class="tk">PCR96</a>;        <span class="ct">/* offset: 0x0100 size: 16 bit */</span></td></tr>
<tr name="2353" id="2353">
<td>2353</td><td>        <a id="2353c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2353c26" class="tk">PCR97</a>;        <span class="ct">/* offset: 0x0102 size: 16 bit */</span></td></tr>
<tr name="2354" id="2354">
<td>2354</td><td>        <a id="2354c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2354c26" class="tk">PCR98</a>;        <span class="ct">/* offset: 0x0104 size: 16 bit */</span></td></tr>
<tr name="2355" id="2355">
<td>2355</td><td>        <a id="2355c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2355c26" class="tk">PCR99</a>;        <span class="ct">/* offset: 0x0106 size: 16 bit */</span></td></tr>
<tr name="2356" id="2356">
<td>2356</td><td>        <a id="2356c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2356c26" class="tk">PCR100</a>;       <span class="ct">/* offset: 0x0108 size: 16 bit */</span></td></tr>
<tr name="2357" id="2357">
<td>2357</td><td>        <a id="2357c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2357c26" class="tk">PCR101</a>;       <span class="ct">/* offset: 0x010A size: 16 bit */</span></td></tr>
<tr name="2358" id="2358">
<td>2358</td><td>        <a id="2358c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2358c26" class="tk">PCR102</a>;       <span class="ct">/* offset: 0x010C size: 16 bit */</span></td></tr>
<tr name="2359" id="2359">
<td>2359</td><td>        <a id="2359c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2359c26" class="tk">PCR103</a>;       <span class="ct">/* offset: 0x010E size: 16 bit */</span></td></tr>
<tr name="2360" id="2360">
<td>2360</td><td>        <a id="2360c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2360c26" class="tk">PCR104</a>;       <span class="ct">/* offset: 0x0110 size: 16 bit */</span></td></tr>
<tr name="2361" id="2361">
<td>2361</td><td>        <a id="2361c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2361c26" class="tk">PCR105</a>;       <span class="ct">/* offset: 0x0112 size: 16 bit */</span></td></tr>
<tr name="2362" id="2362">
<td>2362</td><td>        <a id="2362c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2362c26" class="tk">PCR106</a>;       <span class="ct">/* offset: 0x0114 size: 16 bit */</span></td></tr>
<tr name="2363" id="2363">
<td>2363</td><td>        <a id="2363c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2363c26" class="tk">PCR107</a>;       <span class="ct">/* offset: 0x0116 size: 16 bit */</span></td></tr>
<tr name="2364" id="2364">
<td>2364</td><td>        <a id="2364c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2364c26" class="tk">PCR108</a>;       <span class="ct">/* offset: 0x0118 size: 16 bit */</span></td></tr>
<tr name="2365" id="2365">
<td>2365</td><td>        <a id="2365c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2365c26" class="tk">PCR109</a>;       <span class="ct">/* offset: 0x011A size: 16 bit */</span></td></tr>
<tr name="2366" id="2366">
<td>2366</td><td>        <a id="2366c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2366c26" class="tk">PCR110</a>;       <span class="ct">/* offset: 0x011C size: 16 bit */</span></td></tr>
<tr name="2367" id="2367">
<td>2367</td><td>        <a id="2367c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2367c26" class="tk">PCR111</a>;       <span class="ct">/* offset: 0x011E size: 16 bit */</span></td></tr>
<tr name="2368" id="2368">
<td>2368</td><td>        <a id="2368c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2368c26" class="tk">PCR112</a>;       <span class="ct">/* offset: 0x0120 size: 16 bit */</span></td></tr>
<tr name="2369" id="2369">
<td>2369</td><td>        <a id="2369c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2369c26" class="tk">PCR113</a>;       <span class="ct">/* offset: 0x0122 size: 16 bit */</span></td></tr>
<tr name="2370" id="2370">
<td>2370</td><td>        <a id="2370c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2370c26" class="tk">PCR114</a>;       <span class="ct">/* offset: 0x0124 size: 16 bit */</span></td></tr>
<tr name="2371" id="2371">
<td>2371</td><td>        <a id="2371c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2371c26" class="tk">PCR115</a>;       <span class="ct">/* offset: 0x0126 size: 16 bit */</span></td></tr>
<tr name="2372" id="2372">
<td>2372</td><td>        <a id="2372c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2372c26" class="tk">PCR116</a>;       <span class="ct">/* offset: 0x0128 size: 16 bit */</span></td></tr>
<tr name="2373" id="2373">
<td>2373</td><td>        <a id="2373c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2373c26" class="tk">PCR117</a>;       <span class="ct">/* offset: 0x012A size: 16 bit */</span></td></tr>
<tr name="2374" id="2374">
<td>2374</td><td>        <a id="2374c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2374c26" class="tk">PCR118</a>;       <span class="ct">/* offset: 0x012C size: 16 bit */</span></td></tr>
<tr name="2375" id="2375">
<td>2375</td><td>        <a id="2375c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2375c26" class="tk">PCR119</a>;       <span class="ct">/* offset: 0x012E size: 16 bit */</span></td></tr>
<tr name="2376" id="2376">
<td>2376</td><td>        <a id="2376c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2376c26" class="tk">PCR120</a>;       <span class="ct">/* offset: 0x0130 size: 16 bit */</span></td></tr>
<tr name="2377" id="2377">
<td>2377</td><td>        <a id="2377c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2377c26" class="tk">PCR121</a>;       <span class="ct">/* offset: 0x0132 size: 16 bit */</span></td></tr>
<tr name="2378" id="2378">
<td>2378</td><td>        <a id="2378c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2378c26" class="tk">PCR122</a>;       <span class="ct">/* offset: 0x0134 size: 16 bit */</span></td></tr>
<tr name="2379" id="2379">
<td>2379</td><td>        <a id="2379c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2379c26" class="tk">PCR123</a>;       <span class="ct">/* offset: 0x0136 size: 16 bit */</span></td></tr>
<tr name="2380" id="2380">
<td>2380</td><td>        <a id="2380c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2380c26" class="tk">PCR124</a>;       <span class="ct">/* offset: 0x0138 size: 16 bit */</span></td></tr>
<tr name="2381" id="2381">
<td>2381</td><td>        <a id="2381c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2381c26" class="tk">PCR125</a>;       <span class="ct">/* offset: 0x013A size: 16 bit */</span></td></tr>
<tr name="2382" id="2382">
<td>2382</td><td>        <a id="2382c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2382c26" class="tk">PCR126</a>;       <span class="ct">/* offset: 0x013C size: 16 bit */</span></td></tr>
<tr name="2383" id="2383">
<td>2383</td><td>        <a id="2383c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2383c26" class="tk">PCR127</a>;       <span class="ct">/* offset: 0x013E size: 16 bit */</span></td></tr>
<tr name="2384" id="2384">
<td>2384</td><td>        <a id="2384c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2384c26" class="tk">PCR128</a>;       <span class="ct">/* offset: 0x0140 size: 16 bit */</span></td></tr>
<tr name="2385" id="2385">
<td>2385</td><td>        <a id="2385c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2385c26" class="tk">PCR129</a>;       <span class="ct">/* offset: 0x0142 size: 16 bit */</span></td></tr>
<tr name="2386" id="2386">
<td>2386</td><td>        <a id="2386c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2386c26" class="tk">PCR130</a>;       <span class="ct">/* offset: 0x0144 size: 16 bit */</span></td></tr>
<tr name="2387" id="2387">
<td>2387</td><td>        <a id="2387c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2387c26" class="tk">PCR131</a>;       <span class="ct">/* offset: 0x0146 size: 16 bit */</span></td></tr>
<tr name="2388" id="2388">
<td>2388</td><td>        <a id="2388c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2388c26" class="tk">PCR132</a>;       <span class="ct">/* offset: 0x0148 size: 16 bit */</span></td></tr>
<tr name="2389" id="2389">
<td>2389</td><td>        <a id="2389c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2389c26" class="tk">PCR133</a>;       <span class="ct">/* offset: 0x014A size: 16 bit */</span></td></tr>
<tr name="2390" id="2390">
<td>2390</td><td>        <a id="2390c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2390c26" class="tk">PCR134</a>;       <span class="ct">/* offset: 0x014C size: 16 bit */</span></td></tr>
<tr name="2391" id="2391">
<td>2391</td><td>        <a id="2391c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2391c26" class="tk">PCR135</a>;       <span class="ct">/* offset: 0x014E size: 16 bit */</span></td></tr>
<tr name="2392" id="2392">
<td>2392</td><td>        <a id="2392c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2392c26" class="tk">PCR136</a>;       <span class="ct">/* offset: 0x0150 size: 16 bit */</span></td></tr>
<tr name="2393" id="2393">
<td>2393</td><td>        <a id="2393c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2393c26" class="tk">PCR137</a>;       <span class="ct">/* offset: 0x0152 size: 16 bit */</span></td></tr>
<tr name="2394" id="2394">
<td>2394</td><td>        <a id="2394c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2394c26" class="tk">PCR138</a>;       <span class="ct">/* offset: 0x0154 size: 16 bit */</span></td></tr>
<tr name="2395" id="2395">
<td>2395</td><td>        <a id="2395c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2395c26" class="tk">PCR139</a>;       <span class="ct">/* offset: 0x0156 size: 16 bit */</span></td></tr>
<tr name="2396" id="2396">
<td>2396</td><td>        <a id="2396c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2396c26" class="tk">PCR140</a>;       <span class="ct">/* offset: 0x0158 size: 16 bit */</span></td></tr>
<tr name="2397" id="2397">
<td>2397</td><td>        <a id="2397c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2397c26" class="tk">PCR141</a>;       <span class="ct">/* offset: 0x015A size: 16 bit */</span></td></tr>
<tr name="2398" id="2398">
<td>2398</td><td>        <a id="2398c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2398c26" class="tk">PCR142</a>;       <span class="ct">/* offset: 0x015C size: 16 bit */</span></td></tr>
<tr name="2399" id="2399">
<td>2399</td><td>        <a id="2399c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2399c26" class="tk">PCR143</a>;       <span class="ct">/* offset: 0x015E size: 16 bit */</span></td></tr>
<tr name="2400" id="2400">
<td>2400</td><td>        <a id="2400c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2400c26" class="tk">PCR144</a>;       <span class="ct">/* offset: 0x0160 size: 16 bit */</span></td></tr>
<tr name="2401" id="2401">
<td>2401</td><td>        <a id="2401c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2401c26" class="tk">PCR145</a>;       <span class="ct">/* offset: 0x0162 size: 16 bit */</span></td></tr>
<tr name="2402" id="2402">
<td>2402</td><td>        <a id="2402c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2402c26" class="tk">PCR146</a>;       <span class="ct">/* offset: 0x0164 size: 16 bit */</span></td></tr>
<tr name="2403" id="2403">
<td>2403</td><td>        <a id="2403c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2403c26" class="tk">PCR147</a>;       <span class="ct">/* offset: 0x0166 size: 16 bit */</span></td></tr>
<tr name="2404" id="2404">
<td>2404</td><td>        <a id="2404c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2404c26" class="tk">PCR148</a>;       <span class="ct">/* offset: 0x0168 size: 16 bit */</span></td></tr>
<tr name="2405" id="2405">
<td>2405</td><td>        <a id="2405c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2405c26" class="tk">PCR149</a>;       <span class="ct">/* offset: 0x016A size: 16 bit */</span></td></tr>
<tr name="2406" id="2406">
<td>2406</td><td>        <a id="2406c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2406c26" class="tk">PCR150</a>;       <span class="ct">/* offset: 0x016C size: 16 bit */</span></td></tr>
<tr name="2407" id="2407">
<td>2407</td><td>        <a id="2407c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2407c26" class="tk">PCR151</a>;       <span class="ct">/* offset: 0x016E size: 16 bit */</span></td></tr>
<tr name="2408" id="2408">
<td>2408</td><td>        <a id="2408c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2408c26" class="tk">PCR152</a>;       <span class="ct">/* offset: 0x0170 size: 16 bit */</span></td></tr>
<tr name="2409" id="2409">
<td>2409</td><td>        <a id="2409c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2409c26" class="tk">PCR153</a>;       <span class="ct">/* offset: 0x0172 size: 16 bit */</span></td></tr>
<tr name="2410" id="2410">
<td>2410</td><td>        <a id="2410c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2410c26" class="tk">PCR154</a>;       <span class="ct">/* offset: 0x0174 size: 16 bit */</span></td></tr>
<tr name="2411" id="2411">
<td>2411</td><td>        <a id="2411c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2411c26" class="tk">PCR155</a>;       <span class="ct">/* offset: 0x0176 size: 16 bit */</span></td></tr>
<tr name="2412" id="2412">
<td>2412</td><td>        <a id="2412c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2412c26" class="tk">PCR156</a>;       <span class="ct">/* offset: 0x0178 size: 16 bit */</span></td></tr>
<tr name="2413" id="2413">
<td>2413</td><td>        <a id="2413c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2413c26" class="tk">PCR157</a>;       <span class="ct">/* offset: 0x017A size: 16 bit */</span></td></tr>
<tr name="2414" id="2414">
<td>2414</td><td>        <a id="2414c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2414c26" class="tk">PCR158</a>;       <span class="ct">/* offset: 0x017C size: 16 bit */</span></td></tr>
<tr name="2415" id="2415">
<td>2415</td><td>        <a id="2415c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2415c26" class="tk">PCR159</a>;       <span class="ct">/* offset: 0x017E size: 16 bit */</span></td></tr>
<tr name="2416" id="2416">
<td>2416</td><td>        <a id="2416c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2416c26" class="tk">PCR160</a>;       <span class="ct">/* offset: 0x0180 size: 16 bit */</span></td></tr>
<tr name="2417" id="2417">
<td>2417</td><td>        <a id="2417c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2417c26" class="tk">PCR161</a>;       <span class="ct">/* offset: 0x0182 size: 16 bit */</span></td></tr>
<tr name="2418" id="2418">
<td>2418</td><td>        <a id="2418c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2418c26" class="tk">PCR162</a>;       <span class="ct">/* offset: 0x0184 size: 16 bit */</span></td></tr>
<tr name="2419" id="2419">
<td>2419</td><td>        <a id="2419c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2419c26" class="tk">PCR163</a>;       <span class="ct">/* offset: 0x0186 size: 16 bit */</span></td></tr>
<tr name="2420" id="2420">
<td>2420</td><td>        <a id="2420c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2420c26" class="tk">PCR164</a>;       <span class="ct">/* offset: 0x0188 size: 16 bit */</span></td></tr>
<tr name="2421" id="2421">
<td>2421</td><td>        <a id="2421c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2421c26" class="tk">PCR165</a>;       <span class="ct">/* offset: 0x018A size: 16 bit */</span></td></tr>
<tr name="2422" id="2422">
<td>2422</td><td>        <a id="2422c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2422c26" class="tk">PCR166</a>;       <span class="ct">/* offset: 0x018C size: 16 bit */</span></td></tr>
<tr name="2423" id="2423">
<td>2423</td><td>        <a id="2423c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2423c26" class="tk">PCR167</a>;       <span class="ct">/* offset: 0x018E size: 16 bit */</span></td></tr>
<tr name="2424" id="2424">
<td>2424</td><td>        <a id="2424c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2424c26" class="tk">PCR168</a>;       <span class="ct">/* offset: 0x0190 size: 16 bit */</span></td></tr>
<tr name="2425" id="2425">
<td>2425</td><td>        <a id="2425c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2425c26" class="tk">PCR169</a>;       <span class="ct">/* offset: 0x0192 size: 16 bit */</span></td></tr>
<tr name="2426" id="2426">
<td>2426</td><td>        <a id="2426c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2426c26" class="tk">PCR170</a>;       <span class="ct">/* offset: 0x0194 size: 16 bit */</span></td></tr>
<tr name="2427" id="2427">
<td>2427</td><td>        <a id="2427c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2427c26" class="tk">PCR171</a>;       <span class="ct">/* offset: 0x0196 size: 16 bit */</span></td></tr>
<tr name="2428" id="2428">
<td>2428</td><td>        <a id="2428c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2428c26" class="tk">PCR172</a>;       <span class="ct">/* offset: 0x0198 size: 16 bit */</span></td></tr>
<tr name="2429" id="2429">
<td>2429</td><td>        <a id="2429c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2429c26" class="tk">PCR173</a>;       <span class="ct">/* offset: 0x019A size: 16 bit */</span></td></tr>
<tr name="2430" id="2430">
<td>2430</td><td>        <a id="2430c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2430c26" class="tk">PCR174</a>;       <span class="ct">/* offset: 0x019C size: 16 bit */</span></td></tr>
<tr name="2431" id="2431">
<td>2431</td><td>        <a id="2431c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2431c26" class="tk">PCR175</a>;       <span class="ct">/* offset: 0x019E size: 16 bit */</span></td></tr>
<tr name="2432" id="2432">
<td>2432</td><td>        <a id="2432c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2432c26" class="tk">PCR176</a>;       <span class="ct">/* offset: 0x01A0 size: 16 bit */</span></td></tr>
<tr name="2433" id="2433">
<td>2433</td><td>        <a id="2433c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2433c26" class="tk">PCR177</a>;       <span class="ct">/* offset: 0x01A2 size: 16 bit */</span></td></tr>
<tr name="2434" id="2434">
<td>2434</td><td>        <a id="2434c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2434c26" class="tk">PCR178</a>;       <span class="ct">/* offset: 0x01A4 size: 16 bit */</span></td></tr>
<tr name="2435" id="2435">
<td>2435</td><td>        <a id="2435c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2435c26" class="tk">PCR179</a>;       <span class="ct">/* offset: 0x01A6 size: 16 bit */</span></td></tr>
<tr name="2436" id="2436">
<td>2436</td><td>        <a id="2436c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2436c26" class="tk">PCR180</a>;       <span class="ct">/* offset: 0x01A8 size: 16 bit */</span></td></tr>
<tr name="2437" id="2437">
<td>2437</td><td>        <a id="2437c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2437c26" class="tk">PCR181</a>;       <span class="ct">/* offset: 0x01AA size: 16 bit */</span></td></tr>
<tr name="2438" id="2438">
<td>2438</td><td>        <a id="2438c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2438c26" class="tk">PCR182</a>;       <span class="ct">/* offset: 0x01AC size: 16 bit */</span></td></tr>
<tr name="2439" id="2439">
<td>2439</td><td>        <a id="2439c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2439c26" class="tk">PCR183</a>;       <span class="ct">/* offset: 0x01AE size: 16 bit */</span></td></tr>
<tr name="2440" id="2440">
<td>2440</td><td>        <a id="2440c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2440c26" class="tk">PCR184</a>;       <span class="ct">/* offset: 0x01B0 size: 16 bit */</span></td></tr>
<tr name="2441" id="2441">
<td>2441</td><td>        <a id="2441c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2441c26" class="tk">PCR185</a>;       <span class="ct">/* offset: 0x01B2 size: 16 bit */</span></td></tr>
<tr name="2442" id="2442">
<td>2442</td><td>        <a id="2442c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2442c26" class="tk">PCR186</a>;       <span class="ct">/* offset: 0x01B4 size: 16 bit */</span></td></tr>
<tr name="2443" id="2443">
<td>2443</td><td>        <a id="2443c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2443c26" class="tk">PCR187</a>;       <span class="ct">/* offset: 0x01B6 size: 16 bit */</span></td></tr>
<tr name="2444" id="2444">
<td>2444</td><td>        <a id="2444c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2444c26" class="tk">PCR188</a>;       <span class="ct">/* offset: 0x01B8 size: 16 bit */</span></td></tr>
<tr name="2445" id="2445">
<td>2445</td><td>        <a id="2445c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2445c26" class="tk">PCR189</a>;       <span class="ct">/* offset: 0x01BA size: 16 bit */</span></td></tr>
<tr name="2446" id="2446">
<td>2446</td><td>        <a id="2446c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2446c26" class="tk">PCR190</a>;       <span class="ct">/* offset: 0x01BC size: 16 bit */</span></td></tr>
<tr name="2447" id="2447">
<td>2447</td><td>        <a id="2447c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2447c26" class="tk">PCR191</a>;       <span class="ct">/* offset: 0x01BE size: 16 bit */</span></td></tr>
<tr name="2448" id="2448">
<td>2448</td><td>        <a id="2448c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2448c26" class="tk">PCR192</a>;       <span class="ct">/* offset: 0x01C0 size: 16 bit */</span></td></tr>
<tr name="2449" id="2449">
<td>2449</td><td>        <a id="2449c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2449c26" class="tk">PCR193</a>;       <span class="ct">/* offset: 0x01C2 size: 16 bit */</span></td></tr>
<tr name="2450" id="2450">
<td>2450</td><td>        <a id="2450c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2450c26" class="tk">PCR194</a>;       <span class="ct">/* offset: 0x01C4 size: 16 bit */</span></td></tr>
<tr name="2451" id="2451">
<td>2451</td><td>        <a id="2451c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2451c26" class="tk">PCR195</a>;       <span class="ct">/* offset: 0x01C6 size: 16 bit */</span></td></tr>
<tr name="2452" id="2452">
<td>2452</td><td>        <a id="2452c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2452c26" class="tk">PCR196</a>;       <span class="ct">/* offset: 0x01C8 size: 16 bit */</span></td></tr>
<tr name="2453" id="2453">
<td>2453</td><td>        <a id="2453c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2453c26" class="tk">PCR197</a>;       <span class="ct">/* offset: 0x01CA size: 16 bit */</span></td></tr>
<tr name="2454" id="2454">
<td>2454</td><td>        <a id="2454c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2454c26" class="tk">PCR198</a>;       <span class="ct">/* offset: 0x01CC size: 16 bit */</span></td></tr>
<tr name="2455" id="2455">
<td>2455</td><td>        <a id="2455c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2455c26" class="tk">PCR199</a>;       <span class="ct">/* offset: 0x01CE size: 16 bit */</span></td></tr>
<tr name="2456" id="2456">
<td>2456</td><td>        <a id="2456c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2456c26" class="tk">PCR200</a>;       <span class="ct">/* offset: 0x01D0 size: 16 bit */</span></td></tr>
<tr name="2457" id="2457">
<td>2457</td><td>        <a id="2457c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2457c26" class="tk">PCR201</a>;       <span class="ct">/* offset: 0x01D2 size: 16 bit */</span></td></tr>
<tr name="2458" id="2458">
<td>2458</td><td>        <a id="2458c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2458c26" class="tk">PCR202</a>;       <span class="ct">/* offset: 0x01D4 size: 16 bit */</span></td></tr>
<tr name="2459" id="2459">
<td>2459</td><td>        <a id="2459c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2459c26" class="tk">PCR203</a>;       <span class="ct">/* offset: 0x01D6 size: 16 bit */</span></td></tr>
<tr name="2460" id="2460">
<td>2460</td><td>        <a id="2460c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2460c26" class="tk">PCR204</a>;       <span class="ct">/* offset: 0x01D8 size: 16 bit */</span></td></tr>
<tr name="2461" id="2461">
<td>2461</td><td>        <a id="2461c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2461c26" class="tk">PCR205</a>;       <span class="ct">/* offset: 0x01DA size: 16 bit */</span></td></tr>
<tr name="2462" id="2462">
<td>2462</td><td>        <a id="2462c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2462c26" class="tk">PCR206</a>;       <span class="ct">/* offset: 0x01DC size: 16 bit */</span></td></tr>
<tr name="2463" id="2463">
<td>2463</td><td>        <a id="2463c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2463c26" class="tk">PCR207</a>;       <span class="ct">/* offset: 0x01DE size: 16 bit */</span></td></tr>
<tr name="2464" id="2464">
<td>2464</td><td>        <a id="2464c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2464c26" class="tk">PCR208</a>;       <span class="ct">/* offset: 0x01E0 size: 16 bit */</span></td></tr>
<tr name="2465" id="2465">
<td>2465</td><td>        <a id="2465c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2465c26" class="tk">PCR209</a>;       <span class="ct">/* offset: 0x01E2 size: 16 bit */</span></td></tr>
<tr name="2466" id="2466">
<td>2466</td><td>        <a id="2466c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2466c26" class="tk">PCR210</a>;       <span class="ct">/* offset: 0x01E4 size: 16 bit */</span></td></tr>
<tr name="2467" id="2467">
<td>2467</td><td>        <a id="2467c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2467c26" class="tk">PCR211</a>;       <span class="ct">/* offset: 0x01E6 size: 16 bit */</span></td></tr>
<tr name="2468" id="2468">
<td>2468</td><td>        <a id="2468c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2468c26" class="tk">PCR212</a>;       <span class="ct">/* offset: 0x01E8 size: 16 bit */</span></td></tr>
<tr name="2469" id="2469">
<td>2469</td><td>        <a id="2469c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2469c26" class="tk">PCR213</a>;       <span class="ct">/* offset: 0x01EA size: 16 bit */</span></td></tr>
<tr name="2470" id="2470">
<td>2470</td><td>        <a id="2470c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2470c26" class="tk">PCR214</a>;       <span class="ct">/* offset: 0x01EC size: 16 bit */</span></td></tr>
<tr name="2471" id="2471">
<td>2471</td><td>        <a id="2471c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2471c26" class="tk">PCR215</a>;       <span class="ct">/* offset: 0x01EE size: 16 bit */</span></td></tr>
<tr name="2472" id="2472">
<td>2472</td><td>        <a id="2472c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2472c26" class="tk">PCR216</a>;       <span class="ct">/* offset: 0x01F0 size: 16 bit */</span></td></tr>
<tr name="2473" id="2473">
<td>2473</td><td>        <a id="2473c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2473c26" class="tk">PCR217</a>;       <span class="ct">/* offset: 0x01F2 size: 16 bit */</span></td></tr>
<tr name="2474" id="2474">
<td>2474</td><td>        <a id="2474c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2474c26" class="tk">PCR218</a>;       <span class="ct">/* offset: 0x01F4 size: 16 bit */</span></td></tr>
<tr name="2475" id="2475">
<td>2475</td><td>        <a id="2475c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2475c26" class="tk">PCR219</a>;       <span class="ct">/* offset: 0x01F6 size: 16 bit */</span></td></tr>
<tr name="2476" id="2476">
<td>2476</td><td>        <a id="2476c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2476c26" class="tk">PCR220</a>;       <span class="ct">/* offset: 0x01F8 size: 16 bit */</span></td></tr>
<tr name="2477" id="2477">
<td>2477</td><td>        <a id="2477c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2477c26" class="tk">PCR221</a>;       <span class="ct">/* offset: 0x01FA size: 16 bit */</span></td></tr>
<tr name="2478" id="2478">
<td>2478</td><td>        <a id="2478c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2478c26" class="tk">PCR222</a>;       <span class="ct">/* offset: 0x01FC size: 16 bit */</span></td></tr>
<tr name="2479" id="2479">
<td>2479</td><td>        <a id="2479c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2479c26" class="tk">PCR223</a>;       <span class="ct">/* offset: 0x01FE size: 16 bit */</span></td></tr>
<tr name="2480" id="2480">
<td>2480</td><td>        <a id="2480c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2480c26" class="tk">PCR224</a>;       <span class="ct">/* offset: 0x0200 size: 16 bit */</span></td></tr>
<tr name="2481" id="2481">
<td>2481</td><td>        <a id="2481c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2481c26" class="tk">PCR225</a>;       <span class="ct">/* offset: 0x0202 size: 16 bit */</span></td></tr>
<tr name="2482" id="2482">
<td>2482</td><td>        <a id="2482c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2482c26" class="tk">PCR226</a>;       <span class="ct">/* offset: 0x0204 size: 16 bit */</span></td></tr>
<tr name="2483" id="2483">
<td>2483</td><td>        <a id="2483c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2483c26" class="tk">PCR227</a>;       <span class="ct">/* offset: 0x0206 size: 16 bit */</span></td></tr>
<tr name="2484" id="2484">
<td>2484</td><td>        <a id="2484c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2484c26" class="tk">PCR228</a>;       <span class="ct">/* offset: 0x0208 size: 16 bit */</span></td></tr>
<tr name="2485" id="2485">
<td>2485</td><td>        <a id="2485c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2485c26" class="tk">PCR229</a>;       <span class="ct">/* offset: 0x020A size: 16 bit */</span></td></tr>
<tr name="2486" id="2486">
<td>2486</td><td>        <a id="2486c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2486c26" class="tk">PCR230</a>;       <span class="ct">/* offset: 0x020C size: 16 bit */</span></td></tr>
<tr name="2487" id="2487">
<td>2487</td><td>        <a id="2487c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2487c26" class="tk">PCR231</a>;       <span class="ct">/* offset: 0x020E size: 16 bit */</span></td></tr>
<tr name="2488" id="2488">
<td>2488</td><td>        <a id="2488c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2488c26" class="tk">PCR232</a>;       <span class="ct">/* offset: 0x0210 size: 16 bit */</span></td></tr>
<tr name="2489" id="2489">
<td>2489</td><td>        <a id="2489c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2489c26" class="tk">PCR233</a>;       <span class="ct">/* offset: 0x0212 size: 16 bit */</span></td></tr>
<tr name="2490" id="2490">
<td>2490</td><td>        <a id="2490c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2490c26" class="tk">PCR234</a>;       <span class="ct">/* offset: 0x0214 size: 16 bit */</span></td></tr>
<tr name="2491" id="2491">
<td>2491</td><td>        <a id="2491c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2491c26" class="tk">PCR235</a>;       <span class="ct">/* offset: 0x0216 size: 16 bit */</span></td></tr>
<tr name="2492" id="2492">
<td>2492</td><td>        <a id="2492c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2492c26" class="tk">PCR236</a>;       <span class="ct">/* offset: 0x0218 size: 16 bit */</span></td></tr>
<tr name="2493" id="2493">
<td>2493</td><td>        <a id="2493c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2493c26" class="tk">PCR237</a>;       <span class="ct">/* offset: 0x021A size: 16 bit */</span></td></tr>
<tr name="2494" id="2494">
<td>2494</td><td>        <a id="2494c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2494c26" class="tk">PCR238</a>;       <span class="ct">/* offset: 0x021C size: 16 bit */</span></td></tr>
<tr name="2495" id="2495">
<td>2495</td><td>        <a id="2495c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2495c26" class="tk">PCR239</a>;       <span class="ct">/* offset: 0x021E size: 16 bit */</span></td></tr>
<tr name="2496" id="2496">
<td>2496</td><td>        <a id="2496c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2496c26" class="tk">PCR240</a>;       <span class="ct">/* offset: 0x0220 size: 16 bit */</span></td></tr>
<tr name="2497" id="2497">
<td>2497</td><td>        <a id="2497c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2497c26" class="tk">PCR241</a>;       <span class="ct">/* offset: 0x0222 size: 16 bit */</span></td></tr>
<tr name="2498" id="2498">
<td>2498</td><td>        <a id="2498c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2498c26" class="tk">PCR242</a>;       <span class="ct">/* offset: 0x0224 size: 16 bit */</span></td></tr>
<tr name="2499" id="2499">
<td>2499</td><td>        <a id="2499c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2499c26" class="tk">PCR243</a>;       <span class="ct">/* offset: 0x0226 size: 16 bit */</span></td></tr>
<tr name="2500" id="2500">
<td>2500</td><td>        <a id="2500c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2500c26" class="tk">PCR244</a>;       <span class="ct">/* offset: 0x0228 size: 16 bit */</span></td></tr>
<tr name="2501" id="2501">
<td>2501</td><td>        <a id="2501c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2501c26" class="tk">PCR245</a>;       <span class="ct">/* offset: 0x022A size: 16 bit */</span></td></tr>
<tr name="2502" id="2502">
<td>2502</td><td>        <a id="2502c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2502c26" class="tk">PCR246</a>;       <span class="ct">/* offset: 0x022C size: 16 bit */</span></td></tr>
<tr name="2503" id="2503">
<td>2503</td><td>        <a id="2503c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2503c26" class="tk">PCR247</a>;       <span class="ct">/* offset: 0x022E size: 16 bit */</span></td></tr>
<tr name="2504" id="2504">
<td>2504</td><td>        <a id="2504c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2504c26" class="tk">PCR248</a>;       <span class="ct">/* offset: 0x0230 size: 16 bit */</span></td></tr>
<tr name="2505" id="2505">
<td>2505</td><td>        <a id="2505c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2505c26" class="tk">PCR249</a>;       <span class="ct">/* offset: 0x0232 size: 16 bit */</span></td></tr>
<tr name="2506" id="2506">
<td>2506</td><td>        <a id="2506c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2506c26" class="tk">PCR250</a>;       <span class="ct">/* offset: 0x0234 size: 16 bit */</span></td></tr>
<tr name="2507" id="2507">
<td>2507</td><td>        <a id="2507c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2507c26" class="tk">PCR251</a>;       <span class="ct">/* offset: 0x0236 size: 16 bit */</span></td></tr>
<tr name="2508" id="2508">
<td>2508</td><td>        <a id="2508c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2508c26" class="tk">PCR252</a>;       <span class="ct">/* offset: 0x0238 size: 16 bit */</span></td></tr>
<tr name="2509" id="2509">
<td>2509</td><td>        <a id="2509c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2509c26" class="tk">PCR253</a>;       <span class="ct">/* offset: 0x023A size: 16 bit */</span></td></tr>
<tr name="2510" id="2510">
<td>2510</td><td>        <a id="2510c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2510c26" class="tk">PCR254</a>;       <span class="ct">/* offset: 0x023C size: 16 bit */</span></td></tr>
<tr name="2511" id="2511">
<td>2511</td><td>        <a id="2511c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2511c26" class="tk">PCR255</a>;       <span class="ct">/* offset: 0x023E size: 16 bit */</span></td></tr>
<tr name="2512" id="2512">
<td>2512</td><td>        <a id="2512c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2512c26" class="tk">PCR256</a>;       <span class="ct">/* offset: 0x0240 size: 16 bit */</span></td></tr>
<tr name="2513" id="2513">
<td>2513</td><td>        <a id="2513c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2513c26" class="tk">PCR257</a>;       <span class="ct">/* offset: 0x0242 size: 16 bit */</span></td></tr>
<tr name="2514" id="2514">
<td>2514</td><td>        <a id="2514c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2514c26" class="tk">PCR258</a>;       <span class="ct">/* offset: 0x0244 size: 16 bit */</span></td></tr>
<tr name="2515" id="2515">
<td>2515</td><td>        <a id="2515c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2515c26" class="tk">PCR259</a>;       <span class="ct">/* offset: 0x0246 size: 16 bit */</span></td></tr>
<tr name="2516" id="2516">
<td>2516</td><td>        <a id="2516c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2516c26" class="tk">PCR260</a>;       <span class="ct">/* offset: 0x0248 size: 16 bit */</span></td></tr>
<tr name="2517" id="2517">
<td>2517</td><td>        <a id="2517c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2517c26" class="tk">PCR261</a>;       <span class="ct">/* offset: 0x024A size: 16 bit */</span></td></tr>
<tr name="2518" id="2518">
<td>2518</td><td>        <a id="2518c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2518c26" class="tk">PCR262</a>;       <span class="ct">/* offset: 0x024C size: 16 bit */</span></td></tr>
<tr name="2519" id="2519">
<td>2519</td><td>        <a id="2519c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2519c26" class="tk">PCR263</a>;       <span class="ct">/* offset: 0x024E size: 16 bit */</span></td></tr>
<tr name="2520" id="2520">
<td>2520</td><td>        <a id="2520c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2520c26" class="tk">PCR264</a>;       <span class="ct">/* offset: 0x0250 size: 16 bit */</span></td></tr>
<tr name="2521" id="2521">
<td>2521</td><td>        <a id="2521c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2521c26" class="tk">PCR265</a>;       <span class="ct">/* offset: 0x0252 size: 16 bit */</span></td></tr>
<tr name="2522" id="2522">
<td>2522</td><td>        <a id="2522c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2522c26" class="tk">PCR266</a>;       <span class="ct">/* offset: 0x0254 size: 16 bit */</span></td></tr>
<tr name="2523" id="2523">
<td>2523</td><td>        <a id="2523c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2523c26" class="tk">PCR267</a>;       <span class="ct">/* offset: 0x0256 size: 16 bit */</span></td></tr>
<tr name="2524" id="2524">
<td>2524</td><td>        <a id="2524c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2524c26" class="tk">PCR268</a>;       <span class="ct">/* offset: 0x0258 size: 16 bit */</span></td></tr>
<tr name="2525" id="2525">
<td>2525</td><td>        <a id="2525c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2525c26" class="tk">PCR269</a>;       <span class="ct">/* offset: 0x025A size: 16 bit */</span></td></tr>
<tr name="2526" id="2526">
<td>2526</td><td>        <a id="2526c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2526c26" class="tk">PCR270</a>;       <span class="ct">/* offset: 0x025C size: 16 bit */</span></td></tr>
<tr name="2527" id="2527">
<td>2527</td><td>        <a id="2527c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2527c26" class="tk">PCR271</a>;       <span class="ct">/* offset: 0x025E size: 16 bit */</span></td></tr>
<tr name="2528" id="2528">
<td>2528</td><td>        <a id="2528c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2528c26" class="tk">PCR272</a>;       <span class="ct">/* offset: 0x0260 size: 16 bit */</span></td></tr>
<tr name="2529" id="2529">
<td>2529</td><td>        <a id="2529c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2529c26" class="tk">PCR273</a>;       <span class="ct">/* offset: 0x0262 size: 16 bit */</span></td></tr>
<tr name="2530" id="2530">
<td>2530</td><td>        <a id="2530c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2530c26" class="tk">PCR274</a>;       <span class="ct">/* offset: 0x0264 size: 16 bit */</span></td></tr>
<tr name="2531" id="2531">
<td>2531</td><td>        <a id="2531c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2531c26" class="tk">PCR275</a>;       <span class="ct">/* offset: 0x0266 size: 16 bit */</span></td></tr>
<tr name="2532" id="2532">
<td>2532</td><td>        <a id="2532c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2532c26" class="tk">PCR276</a>;       <span class="ct">/* offset: 0x0268 size: 16 bit */</span></td></tr>
<tr name="2533" id="2533">
<td>2533</td><td>        <a id="2533c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2533c26" class="tk">PCR277</a>;       <span class="ct">/* offset: 0x026A size: 16 bit */</span></td></tr>
<tr name="2534" id="2534">
<td>2534</td><td>        <a id="2534c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2534c26" class="tk">PCR278</a>;       <span class="ct">/* offset: 0x026C size: 16 bit */</span></td></tr>
<tr name="2535" id="2535">
<td>2535</td><td>        <a id="2535c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2535c26" class="tk">PCR279</a>;       <span class="ct">/* offset: 0x026E size: 16 bit */</span></td></tr>
<tr name="2536" id="2536">
<td>2536</td><td>        <a id="2536c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2536c26" class="tk">PCR280</a>;       <span class="ct">/* offset: 0x0270 size: 16 bit */</span></td></tr>
<tr name="2537" id="2537">
<td>2537</td><td>        <a id="2537c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2537c26" class="tk">PCR281</a>;       <span class="ct">/* offset: 0x0272 size: 16 bit */</span></td></tr>
<tr name="2538" id="2538">
<td>2538</td><td>        <a id="2538c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2538c26" class="tk">PCR282</a>;       <span class="ct">/* offset: 0x0274 size: 16 bit */</span></td></tr>
<tr name="2539" id="2539">
<td>2539</td><td>        <a id="2539c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2539c26" class="tk">PCR283</a>;       <span class="ct">/* offset: 0x0276 size: 16 bit */</span></td></tr>
<tr name="2540" id="2540">
<td>2540</td><td>        <a id="2540c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2540c26" class="tk">PCR284</a>;       <span class="ct">/* offset: 0x0278 size: 16 bit */</span></td></tr>
<tr name="2541" id="2541">
<td>2541</td><td>        <a id="2541c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2541c26" class="tk">PCR285</a>;       <span class="ct">/* offset: 0x027A size: 16 bit */</span></td></tr>
<tr name="2542" id="2542">
<td>2542</td><td>        <a id="2542c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2542c26" class="tk">PCR286</a>;       <span class="ct">/* offset: 0x027C size: 16 bit */</span></td></tr>
<tr name="2543" id="2543">
<td>2543</td><td>        <a id="2543c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2543c26" class="tk">PCR287</a>;       <span class="ct">/* offset: 0x027E size: 16 bit */</span></td></tr>
<tr name="2544" id="2544">
<td>2544</td><td>        <a id="2544c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2544c26" class="tk">PCR288</a>;       <span class="ct">/* offset: 0x0280 size: 16 bit */</span></td></tr>
<tr name="2545" id="2545">
<td>2545</td><td>        <a id="2545c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2545c26" class="tk">PCR289</a>;       <span class="ct">/* offset: 0x0282 size: 16 bit */</span></td></tr>
<tr name="2546" id="2546">
<td>2546</td><td>        <a id="2546c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2546c26" class="tk">PCR290</a>;       <span class="ct">/* offset: 0x0284 size: 16 bit */</span></td></tr>
<tr name="2547" id="2547">
<td>2547</td><td>        <a id="2547c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2547c26" class="tk">PCR291</a>;       <span class="ct">/* offset: 0x0286 size: 16 bit */</span></td></tr>
<tr name="2548" id="2548">
<td>2548</td><td>        <a id="2548c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2548c26" class="tk">PCR292</a>;       <span class="ct">/* offset: 0x0288 size: 16 bit */</span></td></tr>
<tr name="2549" id="2549">
<td>2549</td><td>        <a id="2549c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2549c26" class="tk">PCR293</a>;       <span class="ct">/* offset: 0x028A size: 16 bit */</span></td></tr>
<tr name="2550" id="2550">
<td>2550</td><td>        <a id="2550c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2550c26" class="tk">PCR294</a>;       <span class="ct">/* offset: 0x028C size: 16 bit */</span></td></tr>
<tr name="2551" id="2551">
<td>2551</td><td>        <a id="2551c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2551c26" class="tk">PCR295</a>;       <span class="ct">/* offset: 0x028E size: 16 bit */</span></td></tr>
<tr name="2552" id="2552">
<td>2552</td><td>        <a id="2552c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2552c26" class="tk">PCR296</a>;       <span class="ct">/* offset: 0x0290 size: 16 bit */</span></td></tr>
<tr name="2553" id="2553">
<td>2553</td><td>        <a id="2553c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2553c26" class="tk">PCR297</a>;       <span class="ct">/* offset: 0x0292 size: 16 bit */</span></td></tr>
<tr name="2554" id="2554">
<td>2554</td><td>        <a id="2554c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2554c26" class="tk">PCR298</a>;       <span class="ct">/* offset: 0x0294 size: 16 bit */</span></td></tr>
<tr name="2555" id="2555">
<td>2555</td><td>        <a id="2555c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2555c26" class="tk">PCR299</a>;       <span class="ct">/* offset: 0x0296 size: 16 bit */</span></td></tr>
<tr name="2556" id="2556">
<td>2556</td><td>        <a id="2556c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2556c26" class="tk">PCR300</a>;       <span class="ct">/* offset: 0x0298 size: 16 bit */</span></td></tr>
<tr name="2557" id="2557">
<td>2557</td><td>        <a id="2557c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2557c26" class="tk">PCR301</a>;       <span class="ct">/* offset: 0x029A size: 16 bit */</span></td></tr>
<tr name="2558" id="2558">
<td>2558</td><td>        <a id="2558c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2558c26" class="tk">PCR302</a>;       <span class="ct">/* offset: 0x029C size: 16 bit */</span></td></tr>
<tr name="2559" id="2559">
<td>2559</td><td>        <a id="2559c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2559c26" class="tk">PCR303</a>;       <span class="ct">/* offset: 0x029E size: 16 bit */</span></td></tr>
<tr name="2560" id="2560">
<td>2560</td><td>        <a id="2560c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2560c26" class="tk">PCR304</a>;       <span class="ct">/* offset: 0x02A0 size: 16 bit */</span></td></tr>
<tr name="2561" id="2561">
<td>2561</td><td>        <a id="2561c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2561c26" class="tk">PCR305</a>;       <span class="ct">/* offset: 0x02A2 size: 16 bit */</span></td></tr>
<tr name="2562" id="2562">
<td>2562</td><td>        <a id="2562c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2562c26" class="tk">PCR306</a>;       <span class="ct">/* offset: 0x02A4 size: 16 bit */</span></td></tr>
<tr name="2563" id="2563">
<td>2563</td><td>        <a id="2563c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2563c26" class="tk">PCR307</a>;       <span class="ct">/* offset: 0x02A6 size: 16 bit */</span></td></tr>
<tr name="2564" id="2564">
<td>2564</td><td>        <a id="2564c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2564c26" class="tk">PCR308</a>;       <span class="ct">/* offset: 0x02A8 size: 16 bit */</span></td></tr>
<tr name="2565" id="2565">
<td>2565</td><td>        <a id="2565c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2565c26" class="tk">PCR309</a>;       <span class="ct">/* offset: 0x02AA size: 16 bit */</span></td></tr>
<tr name="2566" id="2566">
<td>2566</td><td>        <a id="2566c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2566c26" class="tk">PCR310</a>;       <span class="ct">/* offset: 0x02AC size: 16 bit */</span></td></tr>
<tr name="2567" id="2567">
<td>2567</td><td>        <a id="2567c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2567c26" class="tk">PCR311</a>;       <span class="ct">/* offset: 0x02AE size: 16 bit */</span></td></tr>
<tr name="2568" id="2568">
<td>2568</td><td>        <a id="2568c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2568c26" class="tk">PCR312</a>;       <span class="ct">/* offset: 0x02B0 size: 16 bit */</span></td></tr>
<tr name="2569" id="2569">
<td>2569</td><td>        <a id="2569c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2569c26" class="tk">PCR313</a>;       <span class="ct">/* offset: 0x02B2 size: 16 bit */</span></td></tr>
<tr name="2570" id="2570">
<td>2570</td><td>        <a id="2570c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2570c26" class="tk">PCR314</a>;       <span class="ct">/* offset: 0x02B4 size: 16 bit */</span></td></tr>
<tr name="2571" id="2571">
<td>2571</td><td>        <a id="2571c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2571c26" class="tk">PCR315</a>;       <span class="ct">/* offset: 0x02B6 size: 16 bit */</span></td></tr>
<tr name="2572" id="2572">
<td>2572</td><td>        <a id="2572c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2572c26" class="tk">PCR316</a>;       <span class="ct">/* offset: 0x02B8 size: 16 bit */</span></td></tr>
<tr name="2573" id="2573">
<td>2573</td><td>        <a id="2573c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2573c26" class="tk">PCR317</a>;       <span class="ct">/* offset: 0x02BA size: 16 bit */</span></td></tr>
<tr name="2574" id="2574">
<td>2574</td><td>        <a id="2574c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2574c26" class="tk">PCR318</a>;       <span class="ct">/* offset: 0x02BC size: 16 bit */</span></td></tr>
<tr name="2575" id="2575">
<td>2575</td><td>        <a id="2575c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2575c26" class="tk">PCR319</a>;       <span class="ct">/* offset: 0x02BE size: 16 bit */</span></td></tr>
<tr name="2576" id="2576">
<td>2576</td><td>        <a id="2576c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2576c26" class="tk">PCR320</a>;       <span class="ct">/* offset: 0x02C0 size: 16 bit */</span></td></tr>
<tr name="2577" id="2577">
<td>2577</td><td>        <a id="2577c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2577c26" class="tk">PCR321</a>;       <span class="ct">/* offset: 0x02C2 size: 16 bit */</span></td></tr>
<tr name="2578" id="2578">
<td>2578</td><td>        <a id="2578c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2578c26" class="tk">PCR322</a>;       <span class="ct">/* offset: 0x02C4 size: 16 bit */</span></td></tr>
<tr name="2579" id="2579">
<td>2579</td><td>        <a id="2579c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2579c26" class="tk">PCR323</a>;       <span class="ct">/* offset: 0x02C6 size: 16 bit */</span></td></tr>
<tr name="2580" id="2580">
<td>2580</td><td>        <a id="2580c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2580c26" class="tk">PCR324</a>;       <span class="ct">/* offset: 0x02C8 size: 16 bit */</span></td></tr>
<tr name="2581" id="2581">
<td>2581</td><td>        <a id="2581c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2581c26" class="tk">PCR325</a>;       <span class="ct">/* offset: 0x02CA size: 16 bit */</span></td></tr>
<tr name="2582" id="2582">
<td>2582</td><td>        <a id="2582c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2582c26" class="tk">PCR326</a>;       <span class="ct">/* offset: 0x02CC size: 16 bit */</span></td></tr>
<tr name="2583" id="2583">
<td>2583</td><td>        <a id="2583c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2583c26" class="tk">PCR327</a>;       <span class="ct">/* offset: 0x02CE size: 16 bit */</span></td></tr>
<tr name="2584" id="2584">
<td>2584</td><td>        <a id="2584c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2584c26" class="tk">PCR328</a>;       <span class="ct">/* offset: 0x02D0 size: 16 bit */</span></td></tr>
<tr name="2585" id="2585">
<td>2585</td><td>        <a id="2585c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2585c26" class="tk">PCR329</a>;       <span class="ct">/* offset: 0x02D2 size: 16 bit */</span></td></tr>
<tr name="2586" id="2586">
<td>2586</td><td>        <a id="2586c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2586c26" class="tk">PCR330</a>;       <span class="ct">/* offset: 0x02D4 size: 16 bit */</span></td></tr>
<tr name="2587" id="2587">
<td>2587</td><td>        <a id="2587c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2587c26" class="tk">PCR331</a>;       <span class="ct">/* offset: 0x02D6 size: 16 bit */</span></td></tr>
<tr name="2588" id="2588">
<td>2588</td><td>        <a id="2588c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2588c26" class="tk">PCR332</a>;       <span class="ct">/* offset: 0x02D8 size: 16 bit */</span></td></tr>
<tr name="2589" id="2589">
<td>2589</td><td>        <a id="2589c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2589c26" class="tk">PCR333</a>;       <span class="ct">/* offset: 0x02DA size: 16 bit */</span></td></tr>
<tr name="2590" id="2590">
<td>2590</td><td>        <a id="2590c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2590c26" class="tk">PCR334</a>;       <span class="ct">/* offset: 0x02DC size: 16 bit */</span></td></tr>
<tr name="2591" id="2591">
<td>2591</td><td>        <a id="2591c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2591c26" class="tk">PCR335</a>;       <span class="ct">/* offset: 0x02DE size: 16 bit */</span></td></tr>
<tr name="2592" id="2592">
<td>2592</td><td>        <a id="2592c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2592c26" class="tk">PCR336</a>;       <span class="ct">/* offset: 0x02E0 size: 16 bit */</span></td></tr>
<tr name="2593" id="2593">
<td>2593</td><td>        <a id="2593c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2593c26" class="tk">PCR337</a>;       <span class="ct">/* offset: 0x02E2 size: 16 bit */</span></td></tr>
<tr name="2594" id="2594">
<td>2594</td><td>        <a id="2594c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2594c26" class="tk">PCR338</a>;       <span class="ct">/* offset: 0x02E4 size: 16 bit */</span></td></tr>
<tr name="2595" id="2595">
<td>2595</td><td>        <a id="2595c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2595c26" class="tk">PCR339</a>;       <span class="ct">/* offset: 0x02E6 size: 16 bit */</span></td></tr>
<tr name="2596" id="2596">
<td>2596</td><td>        <a id="2596c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2596c26" class="tk">PCR340</a>;       <span class="ct">/* offset: 0x02E8 size: 16 bit */</span></td></tr>
<tr name="2597" id="2597">
<td>2597</td><td>        <a id="2597c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2597c26" class="tk">PCR341</a>;       <span class="ct">/* offset: 0x02EA size: 16 bit */</span></td></tr>
<tr name="2598" id="2598">
<td>2598</td><td>        <a id="2598c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2598c26" class="tk">PCR342</a>;       <span class="ct">/* offset: 0x02EC size: 16 bit */</span></td></tr>
<tr name="2599" id="2599">
<td>2599</td><td>        <a id="2599c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2599c26" class="tk">PCR343</a>;       <span class="ct">/* offset: 0x02EE size: 16 bit */</span></td></tr>
<tr name="2600" id="2600">
<td>2600</td><td>        <a id="2600c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2600c26" class="tk">PCR344</a>;       <span class="ct">/* offset: 0x02F0 size: 16 bit */</span></td></tr>
<tr name="2601" id="2601">
<td>2601</td><td>        <a id="2601c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2601c26" class="tk">PCR345</a>;       <span class="ct">/* offset: 0x02F2 size: 16 bit */</span></td></tr>
<tr name="2602" id="2602">
<td>2602</td><td>        <a id="2602c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2602c26" class="tk">PCR346</a>;       <span class="ct">/* offset: 0x02F4 size: 16 bit */</span></td></tr>
<tr name="2603" id="2603">
<td>2603</td><td>        <a id="2603c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2603c26" class="tk">PCR347</a>;       <span class="ct">/* offset: 0x02F6 size: 16 bit */</span></td></tr>
<tr name="2604" id="2604">
<td>2604</td><td>        <a id="2604c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2604c26" class="tk">PCR348</a>;       <span class="ct">/* offset: 0x02F8 size: 16 bit */</span></td></tr>
<tr name="2605" id="2605">
<td>2605</td><td>        <a id="2605c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2605c26" class="tk">PCR349</a>;       <span class="ct">/* offset: 0x02FA size: 16 bit */</span></td></tr>
<tr name="2606" id="2606">
<td>2606</td><td>        <a id="2606c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2606c26" class="tk">PCR350</a>;       <span class="ct">/* offset: 0x02FC size: 16 bit */</span></td></tr>
<tr name="2607" id="2607">
<td>2607</td><td>        <a id="2607c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2607c26" class="tk">PCR351</a>;       <span class="ct">/* offset: 0x02FE size: 16 bit */</span></td></tr>
<tr name="2608" id="2608">
<td>2608</td><td>        <a id="2608c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2608c26" class="tk">PCR352</a>;       <span class="ct">/* offset: 0x0300 size: 16 bit */</span></td></tr>
<tr name="2609" id="2609">
<td>2609</td><td>        <a id="2609c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2609c26" class="tk">PCR353</a>;       <span class="ct">/* offset: 0x0302 size: 16 bit */</span></td></tr>
<tr name="2610" id="2610">
<td>2610</td><td>        <a id="2610c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2610c26" class="tk">PCR354</a>;       <span class="ct">/* offset: 0x0304 size: 16 bit */</span></td></tr>
<tr name="2611" id="2611">
<td>2611</td><td>        <a id="2611c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2611c26" class="tk">PCR355</a>;       <span class="ct">/* offset: 0x0306 size: 16 bit */</span></td></tr>
<tr name="2612" id="2612">
<td>2612</td><td>        <a id="2612c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2612c26" class="tk">PCR356</a>;       <span class="ct">/* offset: 0x0308 size: 16 bit */</span></td></tr>
<tr name="2613" id="2613">
<td>2613</td><td>        <a id="2613c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2613c26" class="tk">PCR357</a>;       <span class="ct">/* offset: 0x030A size: 16 bit */</span></td></tr>
<tr name="2614" id="2614">
<td>2614</td><td>        <a id="2614c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2614c26" class="tk">PCR358</a>;       <span class="ct">/* offset: 0x030C size: 16 bit */</span></td></tr>
<tr name="2615" id="2615">
<td>2615</td><td>        <a id="2615c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2615c26" class="tk">PCR359</a>;       <span class="ct">/* offset: 0x030E size: 16 bit */</span></td></tr>
<tr name="2616" id="2616">
<td>2616</td><td>        <a id="2616c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2616c26" class="tk">PCR360</a>;       <span class="ct">/* offset: 0x0310 size: 16 bit */</span></td></tr>
<tr name="2617" id="2617">
<td>2617</td><td>        <a id="2617c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2617c26" class="tk">PCR361</a>;       <span class="ct">/* offset: 0x0312 size: 16 bit */</span></td></tr>
<tr name="2618" id="2618">
<td>2618</td><td>        <a id="2618c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2618c26" class="tk">PCR362</a>;       <span class="ct">/* offset: 0x0314 size: 16 bit */</span></td></tr>
<tr name="2619" id="2619">
<td>2619</td><td>        <a id="2619c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2619c26" class="tk">PCR363</a>;       <span class="ct">/* offset: 0x0316 size: 16 bit */</span></td></tr>
<tr name="2620" id="2620">
<td>2620</td><td>        <a id="2620c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2620c26" class="tk">PCR364</a>;       <span class="ct">/* offset: 0x0318 size: 16 bit */</span></td></tr>
<tr name="2621" id="2621">
<td>2621</td><td>        <a id="2621c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2621c26" class="tk">PCR365</a>;       <span class="ct">/* offset: 0x031A size: 16 bit */</span></td></tr>
<tr name="2622" id="2622">
<td>2622</td><td>        <a id="2622c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2622c26" class="tk">PCR366</a>;       <span class="ct">/* offset: 0x031C size: 16 bit */</span></td></tr>
<tr name="2623" id="2623">
<td>2623</td><td>        <a id="2623c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2623c26" class="tk">PCR367</a>;       <span class="ct">/* offset: 0x031E size: 16 bit */</span></td></tr>
<tr name="2624" id="2624">
<td>2624</td><td>        <a id="2624c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2624c26" class="tk">PCR368</a>;       <span class="ct">/* offset: 0x0320 size: 16 bit */</span></td></tr>
<tr name="2625" id="2625">
<td>2625</td><td>        <a id="2625c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2625c26" class="tk">PCR369</a>;       <span class="ct">/* offset: 0x0322 size: 16 bit */</span></td></tr>
<tr name="2626" id="2626">
<td>2626</td><td>        <a id="2626c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2626c26" class="tk">PCR370</a>;       <span class="ct">/* offset: 0x0324 size: 16 bit */</span></td></tr>
<tr name="2627" id="2627">
<td>2627</td><td>        <a id="2627c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2627c26" class="tk">PCR371</a>;       <span class="ct">/* offset: 0x0326 size: 16 bit */</span></td></tr>
<tr name="2628" id="2628">
<td>2628</td><td>        <a id="2628c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2628c26" class="tk">PCR372</a>;       <span class="ct">/* offset: 0x0328 size: 16 bit */</span></td></tr>
<tr name="2629" id="2629">
<td>2629</td><td>        <a id="2629c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2629c26" class="tk">PCR373</a>;       <span class="ct">/* offset: 0x032A size: 16 bit */</span></td></tr>
<tr name="2630" id="2630">
<td>2630</td><td>        <a id="2630c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2630c26" class="tk">PCR374</a>;       <span class="ct">/* offset: 0x032C size: 16 bit */</span></td></tr>
<tr name="2631" id="2631">
<td>2631</td><td>        <a id="2631c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2631c26" class="tk">PCR375</a>;       <span class="ct">/* offset: 0x032E size: 16 bit */</span></td></tr>
<tr name="2632" id="2632">
<td>2632</td><td>        <a id="2632c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2632c26" class="tk">PCR376</a>;       <span class="ct">/* offset: 0x0330 size: 16 bit */</span></td></tr>
<tr name="2633" id="2633">
<td>2633</td><td>        <a id="2633c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2633c26" class="tk">PCR377</a>;       <span class="ct">/* offset: 0x0332 size: 16 bit */</span></td></tr>
<tr name="2634" id="2634">
<td>2634</td><td>        <a id="2634c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2634c26" class="tk">PCR378</a>;       <span class="ct">/* offset: 0x0334 size: 16 bit */</span></td></tr>
<tr name="2635" id="2635">
<td>2635</td><td>        <a id="2635c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2635c26" class="tk">PCR379</a>;       <span class="ct">/* offset: 0x0336 size: 16 bit */</span></td></tr>
<tr name="2636" id="2636">
<td>2636</td><td>        <a id="2636c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2636c26" class="tk">PCR380</a>;       <span class="ct">/* offset: 0x0338 size: 16 bit */</span></td></tr>
<tr name="2637" id="2637">
<td>2637</td><td>        <a id="2637c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2637c26" class="tk">PCR381</a>;       <span class="ct">/* offset: 0x033A size: 16 bit */</span></td></tr>
<tr name="2638" id="2638">
<td>2638</td><td>        <a id="2638c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2638c26" class="tk">PCR382</a>;       <span class="ct">/* offset: 0x033C size: 16 bit */</span></td></tr>
<tr name="2639" id="2639">
<td>2639</td><td>        <a id="2639c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2639c26" class="tk">PCR383</a>;       <span class="ct">/* offset: 0x033E size: 16 bit */</span></td></tr>
<tr name="2640" id="2640">
<td>2640</td><td>        <a id="2640c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2640c26" class="tk">PCR384</a>;       <span class="ct">/* offset: 0x0340 size: 16 bit */</span></td></tr>
<tr name="2641" id="2641">
<td>2641</td><td>        <a id="2641c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2641c26" class="tk">PCR385</a>;       <span class="ct">/* offset: 0x0342 size: 16 bit */</span></td></tr>
<tr name="2642" id="2642">
<td>2642</td><td>        <a id="2642c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2642c26" class="tk">PCR386</a>;       <span class="ct">/* offset: 0x0344 size: 16 bit */</span></td></tr>
<tr name="2643" id="2643">
<td>2643</td><td>        <a id="2643c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2643c26" class="tk">PCR387</a>;       <span class="ct">/* offset: 0x0346 size: 16 bit */</span></td></tr>
<tr name="2644" id="2644">
<td>2644</td><td>        <a id="2644c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2644c26" class="tk">PCR388</a>;       <span class="ct">/* offset: 0x0348 size: 16 bit */</span></td></tr>
<tr name="2645" id="2645">
<td>2645</td><td>        <a id="2645c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2645c26" class="tk">PCR389</a>;       <span class="ct">/* offset: 0x034A size: 16 bit */</span></td></tr>
<tr name="2646" id="2646">
<td>2646</td><td>        <a id="2646c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2646c26" class="tk">PCR390</a>;       <span class="ct">/* offset: 0x034C size: 16 bit */</span></td></tr>
<tr name="2647" id="2647">
<td>2647</td><td>        <a id="2647c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2647c26" class="tk">PCR391</a>;       <span class="ct">/* offset: 0x034E size: 16 bit */</span></td></tr>
<tr name="2648" id="2648">
<td>2648</td><td>        <a id="2648c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2648c26" class="tk">PCR392</a>;       <span class="ct">/* offset: 0x0350 size: 16 bit */</span></td></tr>
<tr name="2649" id="2649">
<td>2649</td><td>        <a id="2649c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2649c26" class="tk">PCR393</a>;       <span class="ct">/* offset: 0x0352 size: 16 bit */</span></td></tr>
<tr name="2650" id="2650">
<td>2650</td><td>        <a id="2650c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2650c26" class="tk">PCR394</a>;       <span class="ct">/* offset: 0x0354 size: 16 bit */</span></td></tr>
<tr name="2651" id="2651">
<td>2651</td><td>        <a id="2651c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2651c26" class="tk">PCR395</a>;       <span class="ct">/* offset: 0x0356 size: 16 bit */</span></td></tr>
<tr name="2652" id="2652">
<td>2652</td><td>        <a id="2652c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2652c26" class="tk">PCR396</a>;       <span class="ct">/* offset: 0x0358 size: 16 bit */</span></td></tr>
<tr name="2653" id="2653">
<td>2653</td><td>        <a id="2653c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2653c26" class="tk">PCR397</a>;       <span class="ct">/* offset: 0x035A size: 16 bit */</span></td></tr>
<tr name="2654" id="2654">
<td>2654</td><td>        <a id="2654c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2654c26" class="tk">PCR398</a>;       <span class="ct">/* offset: 0x035C size: 16 bit */</span></td></tr>
<tr name="2655" id="2655">
<td>2655</td><td>        <a id="2655c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2655c26" class="tk">PCR399</a>;       <span class="ct">/* offset: 0x035E size: 16 bit */</span></td></tr>
<tr name="2656" id="2656">
<td>2656</td><td>        <a id="2656c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2656c26" class="tk">PCR400</a>;       <span class="ct">/* offset: 0x0360 size: 16 bit */</span></td></tr>
<tr name="2657" id="2657">
<td>2657</td><td>        <a id="2657c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2657c26" class="tk">PCR401</a>;       <span class="ct">/* offset: 0x0362 size: 16 bit */</span></td></tr>
<tr name="2658" id="2658">
<td>2658</td><td>        <a id="2658c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2658c26" class="tk">PCR402</a>;       <span class="ct">/* offset: 0x0364 size: 16 bit */</span></td></tr>
<tr name="2659" id="2659">
<td>2659</td><td>        <a id="2659c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2659c26" class="tk">PCR403</a>;       <span class="ct">/* offset: 0x0366 size: 16 bit */</span></td></tr>
<tr name="2660" id="2660">
<td>2660</td><td>        <a id="2660c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2660c26" class="tk">PCR404</a>;       <span class="ct">/* offset: 0x0368 size: 16 bit */</span></td></tr>
<tr name="2661" id="2661">
<td>2661</td><td>        <a id="2661c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2661c26" class="tk">PCR405</a>;       <span class="ct">/* offset: 0x036A size: 16 bit */</span></td></tr>
<tr name="2662" id="2662">
<td>2662</td><td>        <a id="2662c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2662c26" class="tk">PCR406</a>;       <span class="ct">/* offset: 0x036C size: 16 bit */</span></td></tr>
<tr name="2663" id="2663">
<td>2663</td><td>        <a id="2663c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2663c26" class="tk">PCR407</a>;       <span class="ct">/* offset: 0x036E size: 16 bit */</span></td></tr>
<tr name="2664" id="2664">
<td>2664</td><td>        <a id="2664c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2664c26" class="tk">PCR408</a>;       <span class="ct">/* offset: 0x0370 size: 16 bit */</span></td></tr>
<tr name="2665" id="2665">
<td>2665</td><td>        <a id="2665c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2665c26" class="tk">PCR409</a>;       <span class="ct">/* offset: 0x0372 size: 16 bit */</span></td></tr>
<tr name="2666" id="2666">
<td>2666</td><td>        <a id="2666c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2666c26" class="tk">PCR410</a>;       <span class="ct">/* offset: 0x0374 size: 16 bit */</span></td></tr>
<tr name="2667" id="2667">
<td>2667</td><td>        <a id="2667c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2667c26" class="tk">PCR411</a>;       <span class="ct">/* offset: 0x0376 size: 16 bit */</span></td></tr>
<tr name="2668" id="2668">
<td>2668</td><td>        <a id="2668c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2668c26" class="tk">PCR412</a>;       <span class="ct">/* offset: 0x0378 size: 16 bit */</span></td></tr>
<tr name="2669" id="2669">
<td>2669</td><td>        <a id="2669c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2669c26" class="tk">PCR413</a>;       <span class="ct">/* offset: 0x037A size: 16 bit */</span></td></tr>
<tr name="2670" id="2670">
<td>2670</td><td>        <a id="2670c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2670c26" class="tk">PCR414</a>;       <span class="ct">/* offset: 0x037C size: 16 bit */</span></td></tr>
<tr name="2671" id="2671">
<td>2671</td><td>        <a id="2671c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2671c26" class="tk">PCR415</a>;       <span class="ct">/* offset: 0x037E size: 16 bit */</span></td></tr>
<tr name="2672" id="2672">
<td>2672</td><td>        <a id="2672c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2672c26" class="tk">PCR416</a>;       <span class="ct">/* offset: 0x0380 size: 16 bit */</span></td></tr>
<tr name="2673" id="2673">
<td>2673</td><td>        <a id="2673c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2673c26" class="tk">PCR417</a>;       <span class="ct">/* offset: 0x0382 size: 16 bit */</span></td></tr>
<tr name="2674" id="2674">
<td>2674</td><td>        <a id="2674c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2674c26" class="tk">PCR418</a>;       <span class="ct">/* offset: 0x0384 size: 16 bit */</span></td></tr>
<tr name="2675" id="2675">
<td>2675</td><td>        <a id="2675c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2675c26" class="tk">PCR419</a>;       <span class="ct">/* offset: 0x0386 size: 16 bit */</span></td></tr>
<tr name="2676" id="2676">
<td>2676</td><td>        <a id="2676c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2676c26" class="tk">PCR420</a>;       <span class="ct">/* offset: 0x0388 size: 16 bit */</span></td></tr>
<tr name="2677" id="2677">
<td>2677</td><td>        <a id="2677c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2677c26" class="tk">PCR421</a>;       <span class="ct">/* offset: 0x038A size: 16 bit */</span></td></tr>
<tr name="2678" id="2678">
<td>2678</td><td>        <a id="2678c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2678c26" class="tk">PCR422</a>;       <span class="ct">/* offset: 0x038C size: 16 bit */</span></td></tr>
<tr name="2679" id="2679">
<td>2679</td><td>        <a id="2679c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2679c26" class="tk">PCR423</a>;       <span class="ct">/* offset: 0x038E size: 16 bit */</span></td></tr>
<tr name="2680" id="2680">
<td>2680</td><td>        <a id="2680c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2680c26" class="tk">PCR424</a>;       <span class="ct">/* offset: 0x0390 size: 16 bit */</span></td></tr>
<tr name="2681" id="2681">
<td>2681</td><td>        <a id="2681c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2681c26" class="tk">PCR425</a>;       <span class="ct">/* offset: 0x0392 size: 16 bit */</span></td></tr>
<tr name="2682" id="2682">
<td>2682</td><td>        <a id="2682c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2682c26" class="tk">PCR426</a>;       <span class="ct">/* offset: 0x0394 size: 16 bit */</span></td></tr>
<tr name="2683" id="2683">
<td>2683</td><td>        <a id="2683c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2683c26" class="tk">PCR427</a>;       <span class="ct">/* offset: 0x0396 size: 16 bit */</span></td></tr>
<tr name="2684" id="2684">
<td>2684</td><td>        <a id="2684c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2684c26" class="tk">PCR428</a>;       <span class="ct">/* offset: 0x0398 size: 16 bit */</span></td></tr>
<tr name="2685" id="2685">
<td>2685</td><td>        <a id="2685c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2685c26" class="tk">PCR429</a>;       <span class="ct">/* offset: 0x039A size: 16 bit */</span></td></tr>
<tr name="2686" id="2686">
<td>2686</td><td>        <a id="2686c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2686c26" class="tk">PCR430</a>;       <span class="ct">/* offset: 0x039C size: 16 bit */</span></td></tr>
<tr name="2687" id="2687">
<td>2687</td><td>        <a id="2687c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2687c26" class="tk">PCR431</a>;       <span class="ct">/* offset: 0x039E size: 16 bit */</span></td></tr>
<tr name="2688" id="2688">
<td>2688</td><td>        <a id="2688c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2688c26" class="tk">PCR432</a>;       <span class="ct">/* offset: 0x03A0 size: 16 bit */</span></td></tr>
<tr name="2689" id="2689">
<td>2689</td><td>        <a id="2689c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2689c26" class="tk">PCR433</a>;       <span class="ct">/* offset: 0x03A2 size: 16 bit */</span></td></tr>
<tr name="2690" id="2690">
<td>2690</td><td>        <a id="2690c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2690c26" class="tk">PCR434</a>;       <span class="ct">/* offset: 0x03A4 size: 16 bit */</span></td></tr>
<tr name="2691" id="2691">
<td>2691</td><td>        <a id="2691c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2691c26" class="tk">PCR435</a>;       <span class="ct">/* offset: 0x03A6 size: 16 bit */</span></td></tr>
<tr name="2692" id="2692">
<td>2692</td><td>        <a id="2692c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2692c26" class="tk">PCR436</a>;       <span class="ct">/* offset: 0x03A8 size: 16 bit */</span></td></tr>
<tr name="2693" id="2693">
<td>2693</td><td>        <a id="2693c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2693c26" class="tk">PCR437</a>;       <span class="ct">/* offset: 0x03AA size: 16 bit */</span></td></tr>
<tr name="2694" id="2694">
<td>2694</td><td>        <a id="2694c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2694c26" class="tk">PCR438</a>;       <span class="ct">/* offset: 0x03AC size: 16 bit */</span></td></tr>
<tr name="2695" id="2695">
<td>2695</td><td>        <a id="2695c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2695c26" class="tk">PCR439</a>;       <span class="ct">/* offset: 0x03AE size: 16 bit */</span></td></tr>
<tr name="2696" id="2696">
<td>2696</td><td>        <a id="2696c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2696c26" class="tk">PCR440</a>;       <span class="ct">/* offset: 0x03B0 size: 16 bit */</span></td></tr>
<tr name="2697" id="2697">
<td>2697</td><td>        <a id="2697c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2697c26" class="tk">PCR441</a>;       <span class="ct">/* offset: 0x03B2 size: 16 bit */</span></td></tr>
<tr name="2698" id="2698">
<td>2698</td><td>        <a id="2698c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2698c26" class="tk">PCR442</a>;       <span class="ct">/* offset: 0x03B4 size: 16 bit */</span></td></tr>
<tr name="2699" id="2699">
<td>2699</td><td>        <a id="2699c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2699c26" class="tk">PCR443</a>;       <span class="ct">/* offset: 0x03B6 size: 16 bit */</span></td></tr>
<tr name="2700" id="2700">
<td>2700</td><td>        <a id="2700c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2700c26" class="tk">PCR444</a>;       <span class="ct">/* offset: 0x03B8 size: 16 bit */</span></td></tr>
<tr name="2701" id="2701">
<td>2701</td><td>        <a id="2701c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2701c26" class="tk">PCR445</a>;       <span class="ct">/* offset: 0x03BA size: 16 bit */</span></td></tr>
<tr name="2702" id="2702">
<td>2702</td><td>        <a id="2702c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2702c26" class="tk">PCR446</a>;       <span class="ct">/* offset: 0x03BC size: 16 bit */</span></td></tr>
<tr name="2703" id="2703">
<td>2703</td><td>        <a id="2703c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2703c26" class="tk">PCR447</a>;       <span class="ct">/* offset: 0x03BE size: 16 bit */</span></td></tr>
<tr name="2704" id="2704">
<td>2704</td><td>        <a id="2704c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2704c26" class="tk">PCR448</a>;       <span class="ct">/* offset: 0x03C0 size: 16 bit */</span></td></tr>
<tr name="2705" id="2705">
<td>2705</td><td>        <a id="2705c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2705c26" class="tk">PCR449</a>;       <span class="ct">/* offset: 0x03C2 size: 16 bit */</span></td></tr>
<tr name="2706" id="2706">
<td>2706</td><td>        <a id="2706c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2706c26" class="tk">PCR450</a>;       <span class="ct">/* offset: 0x03C4 size: 16 bit */</span></td></tr>
<tr name="2707" id="2707">
<td>2707</td><td>        <a id="2707c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2707c26" class="tk">PCR451</a>;       <span class="ct">/* offset: 0x03C6 size: 16 bit */</span></td></tr>
<tr name="2708" id="2708">
<td>2708</td><td>        <a id="2708c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2708c26" class="tk">PCR452</a>;       <span class="ct">/* offset: 0x03C8 size: 16 bit */</span></td></tr>
<tr name="2709" id="2709">
<td>2709</td><td>        <a id="2709c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2709c26" class="tk">PCR453</a>;       <span class="ct">/* offset: 0x03CA size: 16 bit */</span></td></tr>
<tr name="2710" id="2710">
<td>2710</td><td>        <a id="2710c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2710c26" class="tk">PCR454</a>;       <span class="ct">/* offset: 0x03CC size: 16 bit */</span></td></tr>
<tr name="2711" id="2711">
<td>2711</td><td>        <a id="2711c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2711c26" class="tk">PCR455</a>;       <span class="ct">/* offset: 0x03CE size: 16 bit */</span></td></tr>
<tr name="2712" id="2712">
<td>2712</td><td>        <a id="2712c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2712c26" class="tk">PCR456</a>;       <span class="ct">/* offset: 0x03D0 size: 16 bit */</span></td></tr>
<tr name="2713" id="2713">
<td>2713</td><td>        <a id="2713c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2713c26" class="tk">PCR457</a>;       <span class="ct">/* offset: 0x03D2 size: 16 bit */</span></td></tr>
<tr name="2714" id="2714">
<td>2714</td><td>        <a id="2714c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2714c26" class="tk">PCR458</a>;       <span class="ct">/* offset: 0x03D4 size: 16 bit */</span></td></tr>
<tr name="2715" id="2715">
<td>2715</td><td>        <a id="2715c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2715c26" class="tk">PCR459</a>;       <span class="ct">/* offset: 0x03D6 size: 16 bit */</span></td></tr>
<tr name="2716" id="2716">
<td>2716</td><td>        <a id="2716c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2716c26" class="tk">PCR460</a>;       <span class="ct">/* offset: 0x03D8 size: 16 bit */</span></td></tr>
<tr name="2717" id="2717">
<td>2717</td><td>        <a id="2717c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2717c26" class="tk">PCR461</a>;       <span class="ct">/* offset: 0x03DA size: 16 bit */</span></td></tr>
<tr name="2718" id="2718">
<td>2718</td><td>        <a id="2718c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2718c26" class="tk">PCR462</a>;       <span class="ct">/* offset: 0x03DC size: 16 bit */</span></td></tr>
<tr name="2719" id="2719">
<td>2719</td><td>        <a id="2719c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2719c26" class="tk">PCR463</a>;       <span class="ct">/* offset: 0x03DE size: 16 bit */</span></td></tr>
<tr name="2720" id="2720">
<td>2720</td><td>        <a id="2720c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2720c26" class="tk">PCR464</a>;       <span class="ct">/* offset: 0x03E0 size: 16 bit */</span></td></tr>
<tr name="2721" id="2721">
<td>2721</td><td>        <a id="2721c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2721c26" class="tk">PCR465</a>;       <span class="ct">/* offset: 0x03E2 size: 16 bit */</span></td></tr>
<tr name="2722" id="2722">
<td>2722</td><td>        <a id="2722c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2722c26" class="tk">PCR466</a>;       <span class="ct">/* offset: 0x03E4 size: 16 bit */</span></td></tr>
<tr name="2723" id="2723">
<td>2723</td><td>        <a id="2723c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2723c26" class="tk">PCR467</a>;       <span class="ct">/* offset: 0x03E6 size: 16 bit */</span></td></tr>
<tr name="2724" id="2724">
<td>2724</td><td>        <a id="2724c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2724c26" class="tk">PCR468</a>;       <span class="ct">/* offset: 0x03E8 size: 16 bit */</span></td></tr>
<tr name="2725" id="2725">
<td>2725</td><td>        <a id="2725c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2725c26" class="tk">PCR469</a>;       <span class="ct">/* offset: 0x03EA size: 16 bit */</span></td></tr>
<tr name="2726" id="2726">
<td>2726</td><td>        <a id="2726c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2726c26" class="tk">PCR470</a>;       <span class="ct">/* offset: 0x03EC size: 16 bit */</span></td></tr>
<tr name="2727" id="2727">
<td>2727</td><td>        <a id="2727c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2727c26" class="tk">PCR471</a>;       <span class="ct">/* offset: 0x03EE size: 16 bit */</span></td></tr>
<tr name="2728" id="2728">
<td>2728</td><td>        <a id="2728c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2728c26" class="tk">PCR472</a>;       <span class="ct">/* offset: 0x03F0 size: 16 bit */</span></td></tr>
<tr name="2729" id="2729">
<td>2729</td><td>        <a id="2729c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2729c26" class="tk">PCR473</a>;       <span class="ct">/* offset: 0x03F2 size: 16 bit */</span></td></tr>
<tr name="2730" id="2730">
<td>2730</td><td>        <a id="2730c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2730c26" class="tk">PCR474</a>;       <span class="ct">/* offset: 0x03F4 size: 16 bit */</span></td></tr>
<tr name="2731" id="2731">
<td>2731</td><td>        <a id="2731c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2731c26" class="tk">PCR475</a>;       <span class="ct">/* offset: 0x03F6 size: 16 bit */</span></td></tr>
<tr name="2732" id="2732">
<td>2732</td><td>        <a id="2732c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2732c26" class="tk">PCR476</a>;       <span class="ct">/* offset: 0x03F8 size: 16 bit */</span></td></tr>
<tr name="2733" id="2733">
<td>2733</td><td>        <a id="2733c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2733c26" class="tk">PCR477</a>;       <span class="ct">/* offset: 0x03FA size: 16 bit */</span></td></tr>
<tr name="2734" id="2734">
<td>2734</td><td>        <a id="2734c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2734c26" class="tk">PCR478</a>;       <span class="ct">/* offset: 0x03FC size: 16 bit */</span></td></tr>
<tr name="2735" id="2735">
<td>2735</td><td>        <a id="2735c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2735c26" class="tk">PCR479</a>;       <span class="ct">/* offset: 0x03FE size: 16 bit */</span></td></tr>
<tr name="2736" id="2736">
<td>2736</td><td>        <a id="2736c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2736c26" class="tk">PCR480</a>;       <span class="ct">/* offset: 0x0400 size: 16 bit */</span></td></tr>
<tr name="2737" id="2737">
<td>2737</td><td>        <a id="2737c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2737c26" class="tk">PCR481</a>;       <span class="ct">/* offset: 0x0402 size: 16 bit */</span></td></tr>
<tr name="2738" id="2738">
<td>2738</td><td>        <a id="2738c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2738c26" class="tk">PCR482</a>;       <span class="ct">/* offset: 0x0404 size: 16 bit */</span></td></tr>
<tr name="2739" id="2739">
<td>2739</td><td>        <a id="2739c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2739c26" class="tk">PCR483</a>;       <span class="ct">/* offset: 0x0406 size: 16 bit */</span></td></tr>
<tr name="2740" id="2740">
<td>2740</td><td>        <a id="2740c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2740c26" class="tk">PCR484</a>;       <span class="ct">/* offset: 0x0408 size: 16 bit */</span></td></tr>
<tr name="2741" id="2741">
<td>2741</td><td>        <a id="2741c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2741c26" class="tk">PCR485</a>;       <span class="ct">/* offset: 0x040A size: 16 bit */</span></td></tr>
<tr name="2742" id="2742">
<td>2742</td><td>        <a id="2742c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2742c26" class="tk">PCR486</a>;       <span class="ct">/* offset: 0x040C size: 16 bit */</span></td></tr>
<tr name="2743" id="2743">
<td>2743</td><td>        <a id="2743c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2743c26" class="tk">PCR487</a>;       <span class="ct">/* offset: 0x040E size: 16 bit */</span></td></tr>
<tr name="2744" id="2744">
<td>2744</td><td>        <a id="2744c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2744c26" class="tk">PCR488</a>;       <span class="ct">/* offset: 0x0410 size: 16 bit */</span></td></tr>
<tr name="2745" id="2745">
<td>2745</td><td>        <a id="2745c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2745c26" class="tk">PCR489</a>;       <span class="ct">/* offset: 0x0412 size: 16 bit */</span></td></tr>
<tr name="2746" id="2746">
<td>2746</td><td>        <a id="2746c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2746c26" class="tk">PCR490</a>;       <span class="ct">/* offset: 0x0414 size: 16 bit */</span></td></tr>
<tr name="2747" id="2747">
<td>2747</td><td>        <a id="2747c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2747c26" class="tk">PCR491</a>;       <span class="ct">/* offset: 0x0416 size: 16 bit */</span></td></tr>
<tr name="2748" id="2748">
<td>2748</td><td>        <a id="2748c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2748c26" class="tk">PCR492</a>;       <span class="ct">/* offset: 0x0418 size: 16 bit */</span></td></tr>
<tr name="2749" id="2749">
<td>2749</td><td>        <a id="2749c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2749c26" class="tk">PCR493</a>;       <span class="ct">/* offset: 0x041A size: 16 bit */</span></td></tr>
<tr name="2750" id="2750">
<td>2750</td><td>        <a id="2750c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2750c26" class="tk">PCR494</a>;       <span class="ct">/* offset: 0x041C size: 16 bit */</span></td></tr>
<tr name="2751" id="2751">
<td>2751</td><td>        <a id="2751c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2751c26" class="tk">PCR495</a>;       <span class="ct">/* offset: 0x041E size: 16 bit */</span></td></tr>
<tr name="2752" id="2752">
<td>2752</td><td>        <a id="2752c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2752c26" class="tk">PCR496</a>;       <span class="ct">/* offset: 0x0420 size: 16 bit */</span></td></tr>
<tr name="2753" id="2753">
<td>2753</td><td>        <a id="2753c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2753c26" class="tk">PCR497</a>;       <span class="ct">/* offset: 0x0422 size: 16 bit */</span></td></tr>
<tr name="2754" id="2754">
<td>2754</td><td>        <a id="2754c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2754c26" class="tk">PCR498</a>;       <span class="ct">/* offset: 0x0424 size: 16 bit */</span></td></tr>
<tr name="2755" id="2755">
<td>2755</td><td>        <a id="2755c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2755c26" class="tk">PCR499</a>;       <span class="ct">/* offset: 0x0426 size: 16 bit */</span></td></tr>
<tr name="2756" id="2756">
<td>2756</td><td>        <a id="2756c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2756c26" class="tk">PCR500</a>;       <span class="ct">/* offset: 0x0428 size: 16 bit */</span></td></tr>
<tr name="2757" id="2757">
<td>2757</td><td>        <a id="2757c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2757c26" class="tk">PCR501</a>;       <span class="ct">/* offset: 0x042A size: 16 bit */</span></td></tr>
<tr name="2758" id="2758">
<td>2758</td><td>        <a id="2758c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2758c26" class="tk">PCR502</a>;       <span class="ct">/* offset: 0x042C size: 16 bit */</span></td></tr>
<tr name="2759" id="2759">
<td>2759</td><td>        <a id="2759c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2759c26" class="tk">PCR503</a>;       <span class="ct">/* offset: 0x042E size: 16 bit */</span></td></tr>
<tr name="2760" id="2760">
<td>2760</td><td>        <a id="2760c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2760c26" class="tk">PCR504</a>;       <span class="ct">/* offset: 0x0430 size: 16 bit */</span></td></tr>
<tr name="2761" id="2761">
<td>2761</td><td>        <a id="2761c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2761c26" class="tk">PCR505</a>;       <span class="ct">/* offset: 0x0432 size: 16 bit */</span></td></tr>
<tr name="2762" id="2762">
<td>2762</td><td>        <a id="2762c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2762c26" class="tk">PCR506</a>;       <span class="ct">/* offset: 0x0434 size: 16 bit */</span></td></tr>
<tr name="2763" id="2763">
<td>2763</td><td>        <a id="2763c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2763c26" class="tk">PCR507</a>;       <span class="ct">/* offset: 0x0436 size: 16 bit */</span></td></tr>
<tr name="2764" id="2764">
<td>2764</td><td>        <a id="2764c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2764c26" class="tk">PCR508</a>;       <span class="ct">/* offset: 0x0438 size: 16 bit */</span></td></tr>
<tr name="2765" id="2765">
<td>2765</td><td>        <a id="2765c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2765c26" class="tk">PCR509</a>;       <span class="ct">/* offset: 0x043A size: 16 bit */</span></td></tr>
<tr name="2766" id="2766">
<td>2766</td><td>        <a id="2766c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2766c26" class="tk">PCR510</a>;       <span class="ct">/* offset: 0x043C size: 16 bit */</span></td></tr>
<tr name="2767" id="2767">
<td>2767</td><td>        <a id="2767c9" class="tk">SIUL_PCR_16B_tag</a> <a id="2767c26" class="tk">PCR511</a>;       <span class="ct">/* offset: 0x043E size: 16 bit */</span></td></tr>
<tr name="2768" id="2768">
<td>2768</td><td>      <span class="br">}</span>;</td></tr>
<tr name="2769" id="2769">
<td>2769</td><td>    <span class="br">}</span>;</td></tr>
<tr name="2770" id="2770">
<td>2770</td><td></td></tr>
<tr name="2771" id="2771">
<td>2771</td><td>    <a id="2771c5" class="tk">int8_t</a> <a id="2771c12" class="tk">SIUL_reserved_0440</a>[192];</td></tr>
<tr name="2772" id="2772">
<td>2772</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="2773" id="2773">
<td>2773</td><td>      <span class="ct">/* PSMI - Pad Selection for Multiplexed Inputs */</span></td></tr>
<tr name="2774" id="2774">
<td>2774</td><td>      <a id="2774c7" class="tk">SIUL_PSMI_32B_tag</a> <a id="2774c25" class="tk">PSMI_32B</a>[64];  <span class="ct">/* offset: 0x0500  (0x0004 x 64) */</span></td></tr>
<tr name="2775" id="2775">
<td>2775</td><td></td></tr>
<tr name="2776" id="2776">
<td>2776</td><td>      <span class="ct">/* PSMI - Pad Selection for Multiplexed Inputs */</span></td></tr>
<tr name="2777" id="2777">
<td>2777</td><td>      <a id="2777c7" class="tk">SIUL_PSMI_8B_tag</a> <a id="2777c24" class="tk">PSMI</a>[256];      <span class="ct">/* offset: 0x0500  (0x0001 x 256) */</span></td></tr>
<tr name="2778" id="2778">
<td>2778</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="2779" id="2779">
<td>2779</td><td>        <span class="ct">/* PSMI - Pad Selection for Multiplexed Inputs */</span></td></tr>
<tr name="2780" id="2780">
<td>2780</td><td>        <a id="2780c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2780c27" class="tk">PSMI0_3</a>;     <span class="ct">/* offset: 0x0500 size: 32 bit */</span></td></tr>
<tr name="2781" id="2781">
<td>2781</td><td>        <a id="2781c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2781c27" class="tk">PSMI4_7</a>;     <span class="ct">/* offset: 0x0504 size: 32 bit */</span></td></tr>
<tr name="2782" id="2782">
<td>2782</td><td>        <a id="2782c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2782c27" class="tk">PSMI8_11</a>;    <span class="ct">/* offset: 0x0508 size: 32 bit */</span></td></tr>
<tr name="2783" id="2783">
<td>2783</td><td>        <a id="2783c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2783c27" class="tk">PSMI12_15</a>;   <span class="ct">/* offset: 0x050C size: 32 bit */</span></td></tr>
<tr name="2784" id="2784">
<td>2784</td><td>        <a id="2784c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2784c27" class="tk">PSMI16_19</a>;   <span class="ct">/* offset: 0x0510 size: 32 bit */</span></td></tr>
<tr name="2785" id="2785">
<td>2785</td><td>        <a id="2785c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2785c27" class="tk">PSMI20_23</a>;   <span class="ct">/* offset: 0x0514 size: 32 bit */</span></td></tr>
<tr name="2786" id="2786">
<td>2786</td><td>        <a id="2786c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2786c27" class="tk">PSMI24_27</a>;   <span class="ct">/* offset: 0x0518 size: 32 bit */</span></td></tr>
<tr name="2787" id="2787">
<td>2787</td><td>        <a id="2787c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2787c27" class="tk">PSMI28_31</a>;   <span class="ct">/* offset: 0x051C size: 32 bit */</span></td></tr>
<tr name="2788" id="2788">
<td>2788</td><td>        <a id="2788c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2788c27" class="tk">PSMI32_35</a>;   <span class="ct">/* offset: 0x0520 size: 32 bit */</span></td></tr>
<tr name="2789" id="2789">
<td>2789</td><td>        <a id="2789c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2789c27" class="tk">PSMI36_39</a>;   <span class="ct">/* offset: 0x0524 size: 32 bit */</span></td></tr>
<tr name="2790" id="2790">
<td>2790</td><td>        <a id="2790c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2790c27" class="tk">PSMI40_43</a>;   <span class="ct">/* offset: 0x0528 size: 32 bit */</span></td></tr>
<tr name="2791" id="2791">
<td>2791</td><td>        <a id="2791c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2791c27" class="tk">PSMI44_47</a>;   <span class="ct">/* offset: 0x052C size: 32 bit */</span></td></tr>
<tr name="2792" id="2792">
<td>2792</td><td>        <a id="2792c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2792c27" class="tk">PSMI48_51</a>;   <span class="ct">/* offset: 0x0530 size: 32 bit */</span></td></tr>
<tr name="2793" id="2793">
<td>2793</td><td>        <a id="2793c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2793c27" class="tk">PSMI52_55</a>;   <span class="ct">/* offset: 0x0534 size: 32 bit */</span></td></tr>
<tr name="2794" id="2794">
<td>2794</td><td>        <a id="2794c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2794c27" class="tk">PSMI56_59</a>;   <span class="ct">/* offset: 0x0538 size: 32 bit */</span></td></tr>
<tr name="2795" id="2795">
<td>2795</td><td>        <a id="2795c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2795c27" class="tk">PSMI60_63</a>;   <span class="ct">/* offset: 0x053C size: 32 bit */</span></td></tr>
<tr name="2796" id="2796">
<td>2796</td><td>        <a id="2796c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2796c27" class="tk">PSMI64_67</a>;   <span class="ct">/* offset: 0x0540 size: 32 bit */</span></td></tr>
<tr name="2797" id="2797">
<td>2797</td><td>        <a id="2797c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2797c27" class="tk">PSMI68_71</a>;   <span class="ct">/* offset: 0x0544 size: 32 bit */</span></td></tr>
<tr name="2798" id="2798">
<td>2798</td><td>        <a id="2798c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2798c27" class="tk">PSMI72_75</a>;   <span class="ct">/* offset: 0x0548 size: 32 bit */</span></td></tr>
<tr name="2799" id="2799">
<td>2799</td><td>        <a id="2799c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2799c27" class="tk">PSMI76_79</a>;   <span class="ct">/* offset: 0x054C size: 32 bit */</span></td></tr>
<tr name="2800" id="2800">
<td>2800</td><td>        <a id="2800c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2800c27" class="tk">PSMI80_83</a>;   <span class="ct">/* offset: 0x0550 size: 32 bit */</span></td></tr>
<tr name="2801" id="2801">
<td>2801</td><td>        <a id="2801c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2801c27" class="tk">PSMI84_87</a>;   <span class="ct">/* offset: 0x0554 size: 32 bit */</span></td></tr>
<tr name="2802" id="2802">
<td>2802</td><td>        <a id="2802c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2802c27" class="tk">PSMI88_91</a>;   <span class="ct">/* offset: 0x0558 size: 32 bit */</span></td></tr>
<tr name="2803" id="2803">
<td>2803</td><td>        <a id="2803c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2803c27" class="tk">PSMI92_95</a>;   <span class="ct">/* offset: 0x055C size: 32 bit */</span></td></tr>
<tr name="2804" id="2804">
<td>2804</td><td>        <a id="2804c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2804c27" class="tk">PSMI96_99</a>;   <span class="ct">/* offset: 0x0560 size: 32 bit */</span></td></tr>
<tr name="2805" id="2805">
<td>2805</td><td>        <a id="2805c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2805c27" class="tk">PSMI100_103</a>; <span class="ct">/* offset: 0x0564 size: 32 bit */</span></td></tr>
<tr name="2806" id="2806">
<td>2806</td><td>        <a id="2806c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2806c27" class="tk">PSMI104_107</a>; <span class="ct">/* offset: 0x0568 size: 32 bit */</span></td></tr>
<tr name="2807" id="2807">
<td>2807</td><td>        <a id="2807c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2807c27" class="tk">PSMI108_111</a>; <span class="ct">/* offset: 0x056C size: 32 bit */</span></td></tr>
<tr name="2808" id="2808">
<td>2808</td><td>        <a id="2808c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2808c27" class="tk">PSMI112_115</a>; <span class="ct">/* offset: 0x0570 size: 32 bit */</span></td></tr>
<tr name="2809" id="2809">
<td>2809</td><td>        <a id="2809c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2809c27" class="tk">PSMI116_119</a>; <span class="ct">/* offset: 0x0574 size: 32 bit */</span></td></tr>
<tr name="2810" id="2810">
<td>2810</td><td>        <a id="2810c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2810c27" class="tk">PSMI120_123</a>; <span class="ct">/* offset: 0x0578 size: 32 bit */</span></td></tr>
<tr name="2811" id="2811">
<td>2811</td><td>        <a id="2811c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2811c27" class="tk">PSMI124_127</a>; <span class="ct">/* offset: 0x057C size: 32 bit */</span></td></tr>
<tr name="2812" id="2812">
<td>2812</td><td>        <a id="2812c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2812c27" class="tk">PSMI128_131</a>; <span class="ct">/* offset: 0x0580 size: 32 bit */</span></td></tr>
<tr name="2813" id="2813">
<td>2813</td><td>        <a id="2813c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2813c27" class="tk">PSMI132_135</a>; <span class="ct">/* offset: 0x0584 size: 32 bit */</span></td></tr>
<tr name="2814" id="2814">
<td>2814</td><td>        <a id="2814c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2814c27" class="tk">PSMI136_139</a>; <span class="ct">/* offset: 0x0588 size: 32 bit */</span></td></tr>
<tr name="2815" id="2815">
<td>2815</td><td>        <a id="2815c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2815c27" class="tk">PSMI140_143</a>; <span class="ct">/* offset: 0x058C size: 32 bit */</span></td></tr>
<tr name="2816" id="2816">
<td>2816</td><td>        <a id="2816c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2816c27" class="tk">PSMI144_147</a>; <span class="ct">/* offset: 0x0590 size: 32 bit */</span></td></tr>
<tr name="2817" id="2817">
<td>2817</td><td>        <a id="2817c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2817c27" class="tk">PSMI148_151</a>; <span class="ct">/* offset: 0x0594 size: 32 bit */</span></td></tr>
<tr name="2818" id="2818">
<td>2818</td><td>        <a id="2818c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2818c27" class="tk">PSMI152_155</a>; <span class="ct">/* offset: 0x0598 size: 32 bit */</span></td></tr>
<tr name="2819" id="2819">
<td>2819</td><td>        <a id="2819c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2819c27" class="tk">PSMI156_159</a>; <span class="ct">/* offset: 0x059C size: 32 bit */</span></td></tr>
<tr name="2820" id="2820">
<td>2820</td><td>        <a id="2820c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2820c27" class="tk">PSMI160_163</a>; <span class="ct">/* offset: 0x05A0 size: 32 bit */</span></td></tr>
<tr name="2821" id="2821">
<td>2821</td><td>        <a id="2821c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2821c27" class="tk">PSMI164_167</a>; <span class="ct">/* offset: 0x05A4 size: 32 bit */</span></td></tr>
<tr name="2822" id="2822">
<td>2822</td><td>        <a id="2822c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2822c27" class="tk">PSMI168_171</a>; <span class="ct">/* offset: 0x05A8 size: 32 bit */</span></td></tr>
<tr name="2823" id="2823">
<td>2823</td><td>        <a id="2823c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2823c27" class="tk">PSMI172_175</a>; <span class="ct">/* offset: 0x05AC size: 32 bit */</span></td></tr>
<tr name="2824" id="2824">
<td>2824</td><td>        <a id="2824c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2824c27" class="tk">PSMI176_179</a>; <span class="ct">/* offset: 0x05B0 size: 32 bit */</span></td></tr>
<tr name="2825" id="2825">
<td>2825</td><td>        <a id="2825c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2825c27" class="tk">PSMI180_183</a>; <span class="ct">/* offset: 0x05B4 size: 32 bit */</span></td></tr>
<tr name="2826" id="2826">
<td>2826</td><td>        <a id="2826c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2826c27" class="tk">PSMI184_187</a>; <span class="ct">/* offset: 0x05B8 size: 32 bit */</span></td></tr>
<tr name="2827" id="2827">
<td>2827</td><td>        <a id="2827c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2827c27" class="tk">PSMI188_191</a>; <span class="ct">/* offset: 0x05BC size: 32 bit */</span></td></tr>
<tr name="2828" id="2828">
<td>2828</td><td>        <a id="2828c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2828c27" class="tk">PSMI192_195</a>; <span class="ct">/* offset: 0x05C0 size: 32 bit */</span></td></tr>
<tr name="2829" id="2829">
<td>2829</td><td>        <a id="2829c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2829c27" class="tk">PSMI196_199</a>; <span class="ct">/* offset: 0x05C4 size: 32 bit */</span></td></tr>
<tr name="2830" id="2830">
<td>2830</td><td>        <a id="2830c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2830c27" class="tk">PSMI200_203</a>; <span class="ct">/* offset: 0x05C8 size: 32 bit */</span></td></tr>
<tr name="2831" id="2831">
<td>2831</td><td>        <a id="2831c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2831c27" class="tk">PSMI204_207</a>; <span class="ct">/* offset: 0x05CC size: 32 bit */</span></td></tr>
<tr name="2832" id="2832">
<td>2832</td><td>        <a id="2832c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2832c27" class="tk">PSMI208_211</a>; <span class="ct">/* offset: 0x05D0 size: 32 bit */</span></td></tr>
<tr name="2833" id="2833">
<td>2833</td><td>        <a id="2833c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2833c27" class="tk">PSMI212_215</a>; <span class="ct">/* offset: 0x05D4 size: 32 bit */</span></td></tr>
<tr name="2834" id="2834">
<td>2834</td><td>        <a id="2834c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2834c27" class="tk">PSMI216_219</a>; <span class="ct">/* offset: 0x05D8 size: 32 bit */</span></td></tr>
<tr name="2835" id="2835">
<td>2835</td><td>        <a id="2835c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2835c27" class="tk">PSMI220_223</a>; <span class="ct">/* offset: 0x05DC size: 32 bit */</span></td></tr>
<tr name="2836" id="2836">
<td>2836</td><td>        <a id="2836c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2836c27" class="tk">PSMI224_227</a>; <span class="ct">/* offset: 0x05E0 size: 32 bit */</span></td></tr>
<tr name="2837" id="2837">
<td>2837</td><td>        <a id="2837c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2837c27" class="tk">PSMI228_231</a>; <span class="ct">/* offset: 0x05E4 size: 32 bit */</span></td></tr>
<tr name="2838" id="2838">
<td>2838</td><td>        <a id="2838c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2838c27" class="tk">PSMI232_235</a>; <span class="ct">/* offset: 0x05E8 size: 32 bit */</span></td></tr>
<tr name="2839" id="2839">
<td>2839</td><td>        <a id="2839c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2839c27" class="tk">PSMI236_239</a>; <span class="ct">/* offset: 0x05EC size: 32 bit */</span></td></tr>
<tr name="2840" id="2840">
<td>2840</td><td>        <a id="2840c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2840c27" class="tk">PSMI240_243</a>; <span class="ct">/* offset: 0x05F0 size: 32 bit */</span></td></tr>
<tr name="2841" id="2841">
<td>2841</td><td>        <a id="2841c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2841c27" class="tk">PSMI244_247</a>; <span class="ct">/* offset: 0x05F4 size: 32 bit */</span></td></tr>
<tr name="2842" id="2842">
<td>2842</td><td>        <a id="2842c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2842c27" class="tk">PSMI248_251</a>; <span class="ct">/* offset: 0x05F8 size: 32 bit */</span></td></tr>
<tr name="2843" id="2843">
<td>2843</td><td>        <a id="2843c9" class="tk">SIUL_PSMI_32B_tag</a> <a id="2843c27" class="tk">PSMI252_255</a>; <span class="ct">/* offset: 0x05FC size: 32 bit */</span></td></tr>
<tr name="2844" id="2844">
<td>2844</td><td>      <span class="br">}</span>;</td></tr>
<tr name="2845" id="2845">
<td>2845</td><td></td></tr>
<tr name="2846" id="2846">
<td>2846</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="2847" id="2847">
<td>2847</td><td>        <span class="ct">/* PSMI - Pad Selection for Multiplexed Inputs */</span></td></tr>
<tr name="2848" id="2848">
<td>2848</td><td>        <a id="2848c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2848c26" class="tk">PSMI0</a>;        <span class="ct">/* offset: 0x0500 size: 8 bit */</span></td></tr>
<tr name="2849" id="2849">
<td>2849</td><td>        <a id="2849c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2849c26" class="tk">PSMI1</a>;        <span class="ct">/* offset: 0x0501 size: 8 bit */</span></td></tr>
<tr name="2850" id="2850">
<td>2850</td><td>        <a id="2850c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2850c26" class="tk">PSMI2</a>;        <span class="ct">/* offset: 0x0502 size: 8 bit */</span></td></tr>
<tr name="2851" id="2851">
<td>2851</td><td>        <a id="2851c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2851c26" class="tk">PSMI3</a>;        <span class="ct">/* offset: 0x0503 size: 8 bit */</span></td></tr>
<tr name="2852" id="2852">
<td>2852</td><td>        <a id="2852c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2852c26" class="tk">PSMI4</a>;        <span class="ct">/* offset: 0x0504 size: 8 bit */</span></td></tr>
<tr name="2853" id="2853">
<td>2853</td><td>        <a id="2853c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2853c26" class="tk">PSMI5</a>;        <span class="ct">/* offset: 0x0505 size: 8 bit */</span></td></tr>
<tr name="2854" id="2854">
<td>2854</td><td>        <a id="2854c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2854c26" class="tk">PSMI6</a>;        <span class="ct">/* offset: 0x0506 size: 8 bit */</span></td></tr>
<tr name="2855" id="2855">
<td>2855</td><td>        <a id="2855c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2855c26" class="tk">PSMI7</a>;        <span class="ct">/* offset: 0x0507 size: 8 bit */</span></td></tr>
<tr name="2856" id="2856">
<td>2856</td><td>        <a id="2856c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2856c26" class="tk">PSMI8</a>;        <span class="ct">/* offset: 0x0508 size: 8 bit */</span></td></tr>
<tr name="2857" id="2857">
<td>2857</td><td>        <a id="2857c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2857c26" class="tk">PSMI9</a>;        <span class="ct">/* offset: 0x0509 size: 8 bit */</span></td></tr>
<tr name="2858" id="2858">
<td>2858</td><td>        <a id="2858c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2858c26" class="tk">PSMI10</a>;       <span class="ct">/* offset: 0x050A size: 8 bit */</span></td></tr>
<tr name="2859" id="2859">
<td>2859</td><td>        <a id="2859c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2859c26" class="tk">PSMI11</a>;       <span class="ct">/* offset: 0x050B size: 8 bit */</span></td></tr>
<tr name="2860" id="2860">
<td>2860</td><td>        <a id="2860c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2860c26" class="tk">PSMI12</a>;       <span class="ct">/* offset: 0x050C size: 8 bit */</span></td></tr>
<tr name="2861" id="2861">
<td>2861</td><td>        <a id="2861c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2861c26" class="tk">PSMI13</a>;       <span class="ct">/* offset: 0x050D size: 8 bit */</span></td></tr>
<tr name="2862" id="2862">
<td>2862</td><td>        <a id="2862c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2862c26" class="tk">PSMI14</a>;       <span class="ct">/* offset: 0x050E size: 8 bit */</span></td></tr>
<tr name="2863" id="2863">
<td>2863</td><td>        <a id="2863c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2863c26" class="tk">PSMI15</a>;       <span class="ct">/* offset: 0x050F size: 8 bit */</span></td></tr>
<tr name="2864" id="2864">
<td>2864</td><td>        <a id="2864c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2864c26" class="tk">PSMI16</a>;       <span class="ct">/* offset: 0x0510 size: 8 bit */</span></td></tr>
<tr name="2865" id="2865">
<td>2865</td><td>        <a id="2865c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2865c26" class="tk">PSMI17</a>;       <span class="ct">/* offset: 0x0511 size: 8 bit */</span></td></tr>
<tr name="2866" id="2866">
<td>2866</td><td>        <a id="2866c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2866c26" class="tk">PSMI18</a>;       <span class="ct">/* offset: 0x0512 size: 8 bit */</span></td></tr>
<tr name="2867" id="2867">
<td>2867</td><td>        <a id="2867c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2867c26" class="tk">PSMI19</a>;       <span class="ct">/* offset: 0x0513 size: 8 bit */</span></td></tr>
<tr name="2868" id="2868">
<td>2868</td><td>        <a id="2868c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2868c26" class="tk">PSMI20</a>;       <span class="ct">/* offset: 0x0514 size: 8 bit */</span></td></tr>
<tr name="2869" id="2869">
<td>2869</td><td>        <a id="2869c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2869c26" class="tk">PSMI21</a>;       <span class="ct">/* offset: 0x0515 size: 8 bit */</span></td></tr>
<tr name="2870" id="2870">
<td>2870</td><td>        <a id="2870c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2870c26" class="tk">PSMI22</a>;       <span class="ct">/* offset: 0x0516 size: 8 bit */</span></td></tr>
<tr name="2871" id="2871">
<td>2871</td><td>        <a id="2871c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2871c26" class="tk">PSMI23</a>;       <span class="ct">/* offset: 0x0517 size: 8 bit */</span></td></tr>
<tr name="2872" id="2872">
<td>2872</td><td>        <a id="2872c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2872c26" class="tk">PSMI24</a>;       <span class="ct">/* offset: 0x0518 size: 8 bit */</span></td></tr>
<tr name="2873" id="2873">
<td>2873</td><td>        <a id="2873c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2873c26" class="tk">PSMI25</a>;       <span class="ct">/* offset: 0x0519 size: 8 bit */</span></td></tr>
<tr name="2874" id="2874">
<td>2874</td><td>        <a id="2874c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2874c26" class="tk">PSMI26</a>;       <span class="ct">/* offset: 0x051A size: 8 bit */</span></td></tr>
<tr name="2875" id="2875">
<td>2875</td><td>        <a id="2875c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2875c26" class="tk">PSMI27</a>;       <span class="ct">/* offset: 0x051B size: 8 bit */</span></td></tr>
<tr name="2876" id="2876">
<td>2876</td><td>        <a id="2876c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2876c26" class="tk">PSMI28</a>;       <span class="ct">/* offset: 0x051C size: 8 bit */</span></td></tr>
<tr name="2877" id="2877">
<td>2877</td><td>        <a id="2877c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2877c26" class="tk">PSMI29</a>;       <span class="ct">/* offset: 0x051D size: 8 bit */</span></td></tr>
<tr name="2878" id="2878">
<td>2878</td><td>        <a id="2878c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2878c26" class="tk">PSMI30</a>;       <span class="ct">/* offset: 0x051E size: 8 bit */</span></td></tr>
<tr name="2879" id="2879">
<td>2879</td><td>        <a id="2879c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2879c26" class="tk">PSMI31</a>;       <span class="ct">/* offset: 0x051F size: 8 bit */</span></td></tr>
<tr name="2880" id="2880">
<td>2880</td><td>        <a id="2880c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2880c26" class="tk">PSMI32</a>;       <span class="ct">/* offset: 0x0520 size: 8 bit */</span></td></tr>
<tr name="2881" id="2881">
<td>2881</td><td>        <a id="2881c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2881c26" class="tk">PSMI33</a>;       <span class="ct">/* offset: 0x0521 size: 8 bit */</span></td></tr>
<tr name="2882" id="2882">
<td>2882</td><td>        <a id="2882c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2882c26" class="tk">PSMI34</a>;       <span class="ct">/* offset: 0x0522 size: 8 bit */</span></td></tr>
<tr name="2883" id="2883">
<td>2883</td><td>        <a id="2883c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2883c26" class="tk">PSMI35</a>;       <span class="ct">/* offset: 0x0523 size: 8 bit */</span></td></tr>
<tr name="2884" id="2884">
<td>2884</td><td>        <a id="2884c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2884c26" class="tk">PSMI36</a>;       <span class="ct">/* offset: 0x0524 size: 8 bit */</span></td></tr>
<tr name="2885" id="2885">
<td>2885</td><td>        <a id="2885c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2885c26" class="tk">PSMI37</a>;       <span class="ct">/* offset: 0x0525 size: 8 bit */</span></td></tr>
<tr name="2886" id="2886">
<td>2886</td><td>        <a id="2886c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2886c26" class="tk">PSMI38</a>;       <span class="ct">/* offset: 0x0526 size: 8 bit */</span></td></tr>
<tr name="2887" id="2887">
<td>2887</td><td>        <a id="2887c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2887c26" class="tk">PSMI39</a>;       <span class="ct">/* offset: 0x0527 size: 8 bit */</span></td></tr>
<tr name="2888" id="2888">
<td>2888</td><td>        <a id="2888c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2888c26" class="tk">PSMI40</a>;       <span class="ct">/* offset: 0x0528 size: 8 bit */</span></td></tr>
<tr name="2889" id="2889">
<td>2889</td><td>        <a id="2889c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2889c26" class="tk">PSMI41</a>;       <span class="ct">/* offset: 0x0529 size: 8 bit */</span></td></tr>
<tr name="2890" id="2890">
<td>2890</td><td>        <a id="2890c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2890c26" class="tk">PSMI42</a>;       <span class="ct">/* offset: 0x052A size: 8 bit */</span></td></tr>
<tr name="2891" id="2891">
<td>2891</td><td>        <a id="2891c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2891c26" class="tk">PSMI43</a>;       <span class="ct">/* offset: 0x052B size: 8 bit */</span></td></tr>
<tr name="2892" id="2892">
<td>2892</td><td>        <a id="2892c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2892c26" class="tk">PSMI44</a>;       <span class="ct">/* offset: 0x052C size: 8 bit */</span></td></tr>
<tr name="2893" id="2893">
<td>2893</td><td>        <a id="2893c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2893c26" class="tk">PSMI45</a>;       <span class="ct">/* offset: 0x052D size: 8 bit */</span></td></tr>
<tr name="2894" id="2894">
<td>2894</td><td>        <a id="2894c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2894c26" class="tk">PSMI46</a>;       <span class="ct">/* offset: 0x052E size: 8 bit */</span></td></tr>
<tr name="2895" id="2895">
<td>2895</td><td>        <a id="2895c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2895c26" class="tk">PSMI47</a>;       <span class="ct">/* offset: 0x052F size: 8 bit */</span></td></tr>
<tr name="2896" id="2896">
<td>2896</td><td>        <a id="2896c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2896c26" class="tk">PSMI48</a>;       <span class="ct">/* offset: 0x0530 size: 8 bit */</span></td></tr>
<tr name="2897" id="2897">
<td>2897</td><td>        <a id="2897c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2897c26" class="tk">PSMI49</a>;       <span class="ct">/* offset: 0x0531 size: 8 bit */</span></td></tr>
<tr name="2898" id="2898">
<td>2898</td><td>        <a id="2898c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2898c26" class="tk">PSMI50</a>;       <span class="ct">/* offset: 0x0532 size: 8 bit */</span></td></tr>
<tr name="2899" id="2899">
<td>2899</td><td>        <a id="2899c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2899c26" class="tk">PSMI51</a>;       <span class="ct">/* offset: 0x0533 size: 8 bit */</span></td></tr>
<tr name="2900" id="2900">
<td>2900</td><td>        <a id="2900c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2900c26" class="tk">PSMI52</a>;       <span class="ct">/* offset: 0x0534 size: 8 bit */</span></td></tr>
<tr name="2901" id="2901">
<td>2901</td><td>        <a id="2901c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2901c26" class="tk">PSMI53</a>;       <span class="ct">/* offset: 0x0535 size: 8 bit */</span></td></tr>
<tr name="2902" id="2902">
<td>2902</td><td>        <a id="2902c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2902c26" class="tk">PSMI54</a>;       <span class="ct">/* offset: 0x0536 size: 8 bit */</span></td></tr>
<tr name="2903" id="2903">
<td>2903</td><td>        <a id="2903c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2903c26" class="tk">PSMI55</a>;       <span class="ct">/* offset: 0x0537 size: 8 bit */</span></td></tr>
<tr name="2904" id="2904">
<td>2904</td><td>        <a id="2904c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2904c26" class="tk">PSMI56</a>;       <span class="ct">/* offset: 0x0538 size: 8 bit */</span></td></tr>
<tr name="2905" id="2905">
<td>2905</td><td>        <a id="2905c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2905c26" class="tk">PSMI57</a>;       <span class="ct">/* offset: 0x0539 size: 8 bit */</span></td></tr>
<tr name="2906" id="2906">
<td>2906</td><td>        <a id="2906c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2906c26" class="tk">PSMI58</a>;       <span class="ct">/* offset: 0x053A size: 8 bit */</span></td></tr>
<tr name="2907" id="2907">
<td>2907</td><td>        <a id="2907c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2907c26" class="tk">PSMI59</a>;       <span class="ct">/* offset: 0x053B size: 8 bit */</span></td></tr>
<tr name="2908" id="2908">
<td>2908</td><td>        <a id="2908c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2908c26" class="tk">PSMI60</a>;       <span class="ct">/* offset: 0x053C size: 8 bit */</span></td></tr>
<tr name="2909" id="2909">
<td>2909</td><td>        <a id="2909c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2909c26" class="tk">PSMI61</a>;       <span class="ct">/* offset: 0x053D size: 8 bit */</span></td></tr>
<tr name="2910" id="2910">
<td>2910</td><td>        <a id="2910c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2910c26" class="tk">PSMI62</a>;       <span class="ct">/* offset: 0x053E size: 8 bit */</span></td></tr>
<tr name="2911" id="2911">
<td>2911</td><td>        <a id="2911c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2911c26" class="tk">PSMI63</a>;       <span class="ct">/* offset: 0x053F size: 8 bit */</span></td></tr>
<tr name="2912" id="2912">
<td>2912</td><td>        <a id="2912c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2912c26" class="tk">PSMI64</a>;       <span class="ct">/* offset: 0x0540 size: 8 bit */</span></td></tr>
<tr name="2913" id="2913">
<td>2913</td><td>        <a id="2913c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2913c26" class="tk">PSMI65</a>;       <span class="ct">/* offset: 0x0541 size: 8 bit */</span></td></tr>
<tr name="2914" id="2914">
<td>2914</td><td>        <a id="2914c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2914c26" class="tk">PSMI66</a>;       <span class="ct">/* offset: 0x0542 size: 8 bit */</span></td></tr>
<tr name="2915" id="2915">
<td>2915</td><td>        <a id="2915c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2915c26" class="tk">PSMI67</a>;       <span class="ct">/* offset: 0x0543 size: 8 bit */</span></td></tr>
<tr name="2916" id="2916">
<td>2916</td><td>        <a id="2916c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2916c26" class="tk">PSMI68</a>;       <span class="ct">/* offset: 0x0544 size: 8 bit */</span></td></tr>
<tr name="2917" id="2917">
<td>2917</td><td>        <a id="2917c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2917c26" class="tk">PSMI69</a>;       <span class="ct">/* offset: 0x0545 size: 8 bit */</span></td></tr>
<tr name="2918" id="2918">
<td>2918</td><td>        <a id="2918c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2918c26" class="tk">PSMI70</a>;       <span class="ct">/* offset: 0x0546 size: 8 bit */</span></td></tr>
<tr name="2919" id="2919">
<td>2919</td><td>        <a id="2919c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2919c26" class="tk">PSMI71</a>;       <span class="ct">/* offset: 0x0547 size: 8 bit */</span></td></tr>
<tr name="2920" id="2920">
<td>2920</td><td>        <a id="2920c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2920c26" class="tk">PSMI72</a>;       <span class="ct">/* offset: 0x0548 size: 8 bit */</span></td></tr>
<tr name="2921" id="2921">
<td>2921</td><td>        <a id="2921c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2921c26" class="tk">PSMI73</a>;       <span class="ct">/* offset: 0x0549 size: 8 bit */</span></td></tr>
<tr name="2922" id="2922">
<td>2922</td><td>        <a id="2922c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2922c26" class="tk">PSMI74</a>;       <span class="ct">/* offset: 0x054A size: 8 bit */</span></td></tr>
<tr name="2923" id="2923">
<td>2923</td><td>        <a id="2923c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2923c26" class="tk">PSMI75</a>;       <span class="ct">/* offset: 0x054B size: 8 bit */</span></td></tr>
<tr name="2924" id="2924">
<td>2924</td><td>        <a id="2924c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2924c26" class="tk">PSMI76</a>;       <span class="ct">/* offset: 0x054C size: 8 bit */</span></td></tr>
<tr name="2925" id="2925">
<td>2925</td><td>        <a id="2925c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2925c26" class="tk">PSMI77</a>;       <span class="ct">/* offset: 0x054D size: 8 bit */</span></td></tr>
<tr name="2926" id="2926">
<td>2926</td><td>        <a id="2926c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2926c26" class="tk">PSMI78</a>;       <span class="ct">/* offset: 0x054E size: 8 bit */</span></td></tr>
<tr name="2927" id="2927">
<td>2927</td><td>        <a id="2927c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2927c26" class="tk">PSMI79</a>;       <span class="ct">/* offset: 0x054F size: 8 bit */</span></td></tr>
<tr name="2928" id="2928">
<td>2928</td><td>        <a id="2928c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2928c26" class="tk">PSMI80</a>;       <span class="ct">/* offset: 0x0550 size: 8 bit */</span></td></tr>
<tr name="2929" id="2929">
<td>2929</td><td>        <a id="2929c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2929c26" class="tk">PSMI81</a>;       <span class="ct">/* offset: 0x0551 size: 8 bit */</span></td></tr>
<tr name="2930" id="2930">
<td>2930</td><td>        <a id="2930c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2930c26" class="tk">PSMI82</a>;       <span class="ct">/* offset: 0x0552 size: 8 bit */</span></td></tr>
<tr name="2931" id="2931">
<td>2931</td><td>        <a id="2931c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2931c26" class="tk">PSMI83</a>;       <span class="ct">/* offset: 0x0553 size: 8 bit */</span></td></tr>
<tr name="2932" id="2932">
<td>2932</td><td>        <a id="2932c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2932c26" class="tk">PSMI84</a>;       <span class="ct">/* offset: 0x0554 size: 8 bit */</span></td></tr>
<tr name="2933" id="2933">
<td>2933</td><td>        <a id="2933c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2933c26" class="tk">PSMI85</a>;       <span class="ct">/* offset: 0x0555 size: 8 bit */</span></td></tr>
<tr name="2934" id="2934">
<td>2934</td><td>        <a id="2934c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2934c26" class="tk">PSMI86</a>;       <span class="ct">/* offset: 0x0556 size: 8 bit */</span></td></tr>
<tr name="2935" id="2935">
<td>2935</td><td>        <a id="2935c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2935c26" class="tk">PSMI87</a>;       <span class="ct">/* offset: 0x0557 size: 8 bit */</span></td></tr>
<tr name="2936" id="2936">
<td>2936</td><td>        <a id="2936c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2936c26" class="tk">PSMI88</a>;       <span class="ct">/* offset: 0x0558 size: 8 bit */</span></td></tr>
<tr name="2937" id="2937">
<td>2937</td><td>        <a id="2937c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2937c26" class="tk">PSMI89</a>;       <span class="ct">/* offset: 0x0559 size: 8 bit */</span></td></tr>
<tr name="2938" id="2938">
<td>2938</td><td>        <a id="2938c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2938c26" class="tk">PSMI90</a>;       <span class="ct">/* offset: 0x055A size: 8 bit */</span></td></tr>
<tr name="2939" id="2939">
<td>2939</td><td>        <a id="2939c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2939c26" class="tk">PSMI91</a>;       <span class="ct">/* offset: 0x055B size: 8 bit */</span></td></tr>
<tr name="2940" id="2940">
<td>2940</td><td>        <a id="2940c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2940c26" class="tk">PSMI92</a>;       <span class="ct">/* offset: 0x055C size: 8 bit */</span></td></tr>
<tr name="2941" id="2941">
<td>2941</td><td>        <a id="2941c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2941c26" class="tk">PSMI93</a>;       <span class="ct">/* offset: 0x055D size: 8 bit */</span></td></tr>
<tr name="2942" id="2942">
<td>2942</td><td>        <a id="2942c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2942c26" class="tk">PSMI94</a>;       <span class="ct">/* offset: 0x055E size: 8 bit */</span></td></tr>
<tr name="2943" id="2943">
<td>2943</td><td>        <a id="2943c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2943c26" class="tk">PSMI95</a>;       <span class="ct">/* offset: 0x055F size: 8 bit */</span></td></tr>
<tr name="2944" id="2944">
<td>2944</td><td>        <a id="2944c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2944c26" class="tk">PSMI96</a>;       <span class="ct">/* offset: 0x0560 size: 8 bit */</span></td></tr>
<tr name="2945" id="2945">
<td>2945</td><td>        <a id="2945c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2945c26" class="tk">PSMI97</a>;       <span class="ct">/* offset: 0x0561 size: 8 bit */</span></td></tr>
<tr name="2946" id="2946">
<td>2946</td><td>        <a id="2946c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2946c26" class="tk">PSMI98</a>;       <span class="ct">/* offset: 0x0562 size: 8 bit */</span></td></tr>
<tr name="2947" id="2947">
<td>2947</td><td>        <a id="2947c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2947c26" class="tk">PSMI99</a>;       <span class="ct">/* offset: 0x0563 size: 8 bit */</span></td></tr>
<tr name="2948" id="2948">
<td>2948</td><td>        <a id="2948c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2948c26" class="tk">PSMI100</a>;      <span class="ct">/* offset: 0x0564 size: 8 bit */</span></td></tr>
<tr name="2949" id="2949">
<td>2949</td><td>        <a id="2949c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2949c26" class="tk">PSMI101</a>;      <span class="ct">/* offset: 0x0565 size: 8 bit */</span></td></tr>
<tr name="2950" id="2950">
<td>2950</td><td>        <a id="2950c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2950c26" class="tk">PSMI102</a>;      <span class="ct">/* offset: 0x0566 size: 8 bit */</span></td></tr>
<tr name="2951" id="2951">
<td>2951</td><td>        <a id="2951c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2951c26" class="tk">PSMI103</a>;      <span class="ct">/* offset: 0x0567 size: 8 bit */</span></td></tr>
<tr name="2952" id="2952">
<td>2952</td><td>        <a id="2952c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2952c26" class="tk">PSMI104</a>;      <span class="ct">/* offset: 0x0568 size: 8 bit */</span></td></tr>
<tr name="2953" id="2953">
<td>2953</td><td>        <a id="2953c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2953c26" class="tk">PSMI105</a>;      <span class="ct">/* offset: 0x0569 size: 8 bit */</span></td></tr>
<tr name="2954" id="2954">
<td>2954</td><td>        <a id="2954c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2954c26" class="tk">PSMI106</a>;      <span class="ct">/* offset: 0x056A size: 8 bit */</span></td></tr>
<tr name="2955" id="2955">
<td>2955</td><td>        <a id="2955c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2955c26" class="tk">PSMI107</a>;      <span class="ct">/* offset: 0x056B size: 8 bit */</span></td></tr>
<tr name="2956" id="2956">
<td>2956</td><td>        <a id="2956c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2956c26" class="tk">PSMI108</a>;      <span class="ct">/* offset: 0x056C size: 8 bit */</span></td></tr>
<tr name="2957" id="2957">
<td>2957</td><td>        <a id="2957c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2957c26" class="tk">PSMI109</a>;      <span class="ct">/* offset: 0x056D size: 8 bit */</span></td></tr>
<tr name="2958" id="2958">
<td>2958</td><td>        <a id="2958c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2958c26" class="tk">PSMI110</a>;      <span class="ct">/* offset: 0x056E size: 8 bit */</span></td></tr>
<tr name="2959" id="2959">
<td>2959</td><td>        <a id="2959c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2959c26" class="tk">PSMI111</a>;      <span class="ct">/* offset: 0x056F size: 8 bit */</span></td></tr>
<tr name="2960" id="2960">
<td>2960</td><td>        <a id="2960c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2960c26" class="tk">PSMI112</a>;      <span class="ct">/* offset: 0x0570 size: 8 bit */</span></td></tr>
<tr name="2961" id="2961">
<td>2961</td><td>        <a id="2961c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2961c26" class="tk">PSMI113</a>;      <span class="ct">/* offset: 0x0571 size: 8 bit */</span></td></tr>
<tr name="2962" id="2962">
<td>2962</td><td>        <a id="2962c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2962c26" class="tk">PSMI114</a>;      <span class="ct">/* offset: 0x0572 size: 8 bit */</span></td></tr>
<tr name="2963" id="2963">
<td>2963</td><td>        <a id="2963c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2963c26" class="tk">PSMI115</a>;      <span class="ct">/* offset: 0x0573 size: 8 bit */</span></td></tr>
<tr name="2964" id="2964">
<td>2964</td><td>        <a id="2964c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2964c26" class="tk">PSMI116</a>;      <span class="ct">/* offset: 0x0574 size: 8 bit */</span></td></tr>
<tr name="2965" id="2965">
<td>2965</td><td>        <a id="2965c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2965c26" class="tk">PSMI117</a>;      <span class="ct">/* offset: 0x0575 size: 8 bit */</span></td></tr>
<tr name="2966" id="2966">
<td>2966</td><td>        <a id="2966c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2966c26" class="tk">PSMI118</a>;      <span class="ct">/* offset: 0x0576 size: 8 bit */</span></td></tr>
<tr name="2967" id="2967">
<td>2967</td><td>        <a id="2967c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2967c26" class="tk">PSMI119</a>;      <span class="ct">/* offset: 0x0577 size: 8 bit */</span></td></tr>
<tr name="2968" id="2968">
<td>2968</td><td>        <a id="2968c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2968c26" class="tk">PSMI120</a>;      <span class="ct">/* offset: 0x0578 size: 8 bit */</span></td></tr>
<tr name="2969" id="2969">
<td>2969</td><td>        <a id="2969c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2969c26" class="tk">PSMI121</a>;      <span class="ct">/* offset: 0x0579 size: 8 bit */</span></td></tr>
<tr name="2970" id="2970">
<td>2970</td><td>        <a id="2970c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2970c26" class="tk">PSMI122</a>;      <span class="ct">/* offset: 0x057A size: 8 bit */</span></td></tr>
<tr name="2971" id="2971">
<td>2971</td><td>        <a id="2971c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2971c26" class="tk">PSMI123</a>;      <span class="ct">/* offset: 0x057B size: 8 bit */</span></td></tr>
<tr name="2972" id="2972">
<td>2972</td><td>        <a id="2972c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2972c26" class="tk">PSMI124</a>;      <span class="ct">/* offset: 0x057C size: 8 bit */</span></td></tr>
<tr name="2973" id="2973">
<td>2973</td><td>        <a id="2973c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2973c26" class="tk">PSMI125</a>;      <span class="ct">/* offset: 0x057D size: 8 bit */</span></td></tr>
<tr name="2974" id="2974">
<td>2974</td><td>        <a id="2974c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2974c26" class="tk">PSMI126</a>;      <span class="ct">/* offset: 0x057E size: 8 bit */</span></td></tr>
<tr name="2975" id="2975">
<td>2975</td><td>        <a id="2975c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2975c26" class="tk">PSMI127</a>;      <span class="ct">/* offset: 0x057F size: 8 bit */</span></td></tr>
<tr name="2976" id="2976">
<td>2976</td><td>        <a id="2976c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2976c26" class="tk">PSMI128</a>;      <span class="ct">/* offset: 0x0580 size: 8 bit */</span></td></tr>
<tr name="2977" id="2977">
<td>2977</td><td>        <a id="2977c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2977c26" class="tk">PSMI129</a>;      <span class="ct">/* offset: 0x0581 size: 8 bit */</span></td></tr>
<tr name="2978" id="2978">
<td>2978</td><td>        <a id="2978c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2978c26" class="tk">PSMI130</a>;      <span class="ct">/* offset: 0x0582 size: 8 bit */</span></td></tr>
<tr name="2979" id="2979">
<td>2979</td><td>        <a id="2979c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2979c26" class="tk">PSMI131</a>;      <span class="ct">/* offset: 0x0583 size: 8 bit */</span></td></tr>
<tr name="2980" id="2980">
<td>2980</td><td>        <a id="2980c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2980c26" class="tk">PSMI132</a>;      <span class="ct">/* offset: 0x0584 size: 8 bit */</span></td></tr>
<tr name="2981" id="2981">
<td>2981</td><td>        <a id="2981c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2981c26" class="tk">PSMI133</a>;      <span class="ct">/* offset: 0x0585 size: 8 bit */</span></td></tr>
<tr name="2982" id="2982">
<td>2982</td><td>        <a id="2982c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2982c26" class="tk">PSMI134</a>;      <span class="ct">/* offset: 0x0586 size: 8 bit */</span></td></tr>
<tr name="2983" id="2983">
<td>2983</td><td>        <a id="2983c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2983c26" class="tk">PSMI135</a>;      <span class="ct">/* offset: 0x0587 size: 8 bit */</span></td></tr>
<tr name="2984" id="2984">
<td>2984</td><td>        <a id="2984c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2984c26" class="tk">PSMI136</a>;      <span class="ct">/* offset: 0x0588 size: 8 bit */</span></td></tr>
<tr name="2985" id="2985">
<td>2985</td><td>        <a id="2985c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2985c26" class="tk">PSMI137</a>;      <span class="ct">/* offset: 0x0589 size: 8 bit */</span></td></tr>
<tr name="2986" id="2986">
<td>2986</td><td>        <a id="2986c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2986c26" class="tk">PSMI138</a>;      <span class="ct">/* offset: 0x058A size: 8 bit */</span></td></tr>
<tr name="2987" id="2987">
<td>2987</td><td>        <a id="2987c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2987c26" class="tk">PSMI139</a>;      <span class="ct">/* offset: 0x058B size: 8 bit */</span></td></tr>
<tr name="2988" id="2988">
<td>2988</td><td>        <a id="2988c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2988c26" class="tk">PSMI140</a>;      <span class="ct">/* offset: 0x058C size: 8 bit */</span></td></tr>
<tr name="2989" id="2989">
<td>2989</td><td>        <a id="2989c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2989c26" class="tk">PSMI141</a>;      <span class="ct">/* offset: 0x058D size: 8 bit */</span></td></tr>
<tr name="2990" id="2990">
<td>2990</td><td>        <a id="2990c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2990c26" class="tk">PSMI142</a>;      <span class="ct">/* offset: 0x058E size: 8 bit */</span></td></tr>
<tr name="2991" id="2991">
<td>2991</td><td>        <a id="2991c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2991c26" class="tk">PSMI143</a>;      <span class="ct">/* offset: 0x058F size: 8 bit */</span></td></tr>
<tr name="2992" id="2992">
<td>2992</td><td>        <a id="2992c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2992c26" class="tk">PSMI144</a>;      <span class="ct">/* offset: 0x0590 size: 8 bit */</span></td></tr>
<tr name="2993" id="2993">
<td>2993</td><td>        <a id="2993c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2993c26" class="tk">PSMI145</a>;      <span class="ct">/* offset: 0x0591 size: 8 bit */</span></td></tr>
<tr name="2994" id="2994">
<td>2994</td><td>        <a id="2994c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2994c26" class="tk">PSMI146</a>;      <span class="ct">/* offset: 0x0592 size: 8 bit */</span></td></tr>
<tr name="2995" id="2995">
<td>2995</td><td>        <a id="2995c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2995c26" class="tk">PSMI147</a>;      <span class="ct">/* offset: 0x0593 size: 8 bit */</span></td></tr>
<tr name="2996" id="2996">
<td>2996</td><td>        <a id="2996c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2996c26" class="tk">PSMI148</a>;      <span class="ct">/* offset: 0x0594 size: 8 bit */</span></td></tr>
<tr name="2997" id="2997">
<td>2997</td><td>        <a id="2997c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2997c26" class="tk">PSMI149</a>;      <span class="ct">/* offset: 0x0595 size: 8 bit */</span></td></tr>
<tr name="2998" id="2998">
<td>2998</td><td>        <a id="2998c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2998c26" class="tk">PSMI150</a>;      <span class="ct">/* offset: 0x0596 size: 8 bit */</span></td></tr>
<tr name="2999" id="2999">
<td>2999</td><td>        <a id="2999c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="2999c26" class="tk">PSMI151</a>;      <span class="ct">/* offset: 0x0597 size: 8 bit */</span></td></tr>
<tr name="3000" id="3000">
<td>3000</td><td>        <a id="3000c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3000c26" class="tk">PSMI152</a>;      <span class="ct">/* offset: 0x0598 size: 8 bit */</span></td></tr>
<tr name="3001" id="3001">
<td>3001</td><td>        <a id="3001c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3001c26" class="tk">PSMI153</a>;      <span class="ct">/* offset: 0x0599 size: 8 bit */</span></td></tr>
<tr name="3002" id="3002">
<td>3002</td><td>        <a id="3002c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3002c26" class="tk">PSMI154</a>;      <span class="ct">/* offset: 0x059A size: 8 bit */</span></td></tr>
<tr name="3003" id="3003">
<td>3003</td><td>        <a id="3003c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3003c26" class="tk">PSMI155</a>;      <span class="ct">/* offset: 0x059B size: 8 bit */</span></td></tr>
<tr name="3004" id="3004">
<td>3004</td><td>        <a id="3004c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3004c26" class="tk">PSMI156</a>;      <span class="ct">/* offset: 0x059C size: 8 bit */</span></td></tr>
<tr name="3005" id="3005">
<td>3005</td><td>        <a id="3005c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3005c26" class="tk">PSMI157</a>;      <span class="ct">/* offset: 0x059D size: 8 bit */</span></td></tr>
<tr name="3006" id="3006">
<td>3006</td><td>        <a id="3006c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3006c26" class="tk">PSMI158</a>;      <span class="ct">/* offset: 0x059E size: 8 bit */</span></td></tr>
<tr name="3007" id="3007">
<td>3007</td><td>        <a id="3007c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3007c26" class="tk">PSMI159</a>;      <span class="ct">/* offset: 0x059F size: 8 bit */</span></td></tr>
<tr name="3008" id="3008">
<td>3008</td><td>        <a id="3008c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3008c26" class="tk">PSMI160</a>;      <span class="ct">/* offset: 0x05A0 size: 8 bit */</span></td></tr>
<tr name="3009" id="3009">
<td>3009</td><td>        <a id="3009c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3009c26" class="tk">PSMI161</a>;      <span class="ct">/* offset: 0x05A1 size: 8 bit */</span></td></tr>
<tr name="3010" id="3010">
<td>3010</td><td>        <a id="3010c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3010c26" class="tk">PSMI162</a>;      <span class="ct">/* offset: 0x05A2 size: 8 bit */</span></td></tr>
<tr name="3011" id="3011">
<td>3011</td><td>        <a id="3011c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3011c26" class="tk">PSMI163</a>;      <span class="ct">/* offset: 0x05A3 size: 8 bit */</span></td></tr>
<tr name="3012" id="3012">
<td>3012</td><td>        <a id="3012c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3012c26" class="tk">PSMI164</a>;      <span class="ct">/* offset: 0x05A4 size: 8 bit */</span></td></tr>
<tr name="3013" id="3013">
<td>3013</td><td>        <a id="3013c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3013c26" class="tk">PSMI165</a>;      <span class="ct">/* offset: 0x05A5 size: 8 bit */</span></td></tr>
<tr name="3014" id="3014">
<td>3014</td><td>        <a id="3014c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3014c26" class="tk">PSMI166</a>;      <span class="ct">/* offset: 0x05A6 size: 8 bit */</span></td></tr>
<tr name="3015" id="3015">
<td>3015</td><td>        <a id="3015c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3015c26" class="tk">PSMI167</a>;      <span class="ct">/* offset: 0x05A7 size: 8 bit */</span></td></tr>
<tr name="3016" id="3016">
<td>3016</td><td>        <a id="3016c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3016c26" class="tk">PSMI168</a>;      <span class="ct">/* offset: 0x05A8 size: 8 bit */</span></td></tr>
<tr name="3017" id="3017">
<td>3017</td><td>        <a id="3017c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3017c26" class="tk">PSMI169</a>;      <span class="ct">/* offset: 0x05A9 size: 8 bit */</span></td></tr>
<tr name="3018" id="3018">
<td>3018</td><td>        <a id="3018c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3018c26" class="tk">PSMI170</a>;      <span class="ct">/* offset: 0x05AA size: 8 bit */</span></td></tr>
<tr name="3019" id="3019">
<td>3019</td><td>        <a id="3019c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3019c26" class="tk">PSMI171</a>;      <span class="ct">/* offset: 0x05AB size: 8 bit */</span></td></tr>
<tr name="3020" id="3020">
<td>3020</td><td>        <a id="3020c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3020c26" class="tk">PSMI172</a>;      <span class="ct">/* offset: 0x05AC size: 8 bit */</span></td></tr>
<tr name="3021" id="3021">
<td>3021</td><td>        <a id="3021c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3021c26" class="tk">PSMI173</a>;      <span class="ct">/* offset: 0x05AD size: 8 bit */</span></td></tr>
<tr name="3022" id="3022">
<td>3022</td><td>        <a id="3022c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3022c26" class="tk">PSMI174</a>;      <span class="ct">/* offset: 0x05AE size: 8 bit */</span></td></tr>
<tr name="3023" id="3023">
<td>3023</td><td>        <a id="3023c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3023c26" class="tk">PSMI175</a>;      <span class="ct">/* offset: 0x05AF size: 8 bit */</span></td></tr>
<tr name="3024" id="3024">
<td>3024</td><td>        <a id="3024c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3024c26" class="tk">PSMI176</a>;      <span class="ct">/* offset: 0x05B0 size: 8 bit */</span></td></tr>
<tr name="3025" id="3025">
<td>3025</td><td>        <a id="3025c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3025c26" class="tk">PSMI177</a>;      <span class="ct">/* offset: 0x05B1 size: 8 bit */</span></td></tr>
<tr name="3026" id="3026">
<td>3026</td><td>        <a id="3026c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3026c26" class="tk">PSMI178</a>;      <span class="ct">/* offset: 0x05B2 size: 8 bit */</span></td></tr>
<tr name="3027" id="3027">
<td>3027</td><td>        <a id="3027c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3027c26" class="tk">PSMI179</a>;      <span class="ct">/* offset: 0x05B3 size: 8 bit */</span></td></tr>
<tr name="3028" id="3028">
<td>3028</td><td>        <a id="3028c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3028c26" class="tk">PSMI180</a>;      <span class="ct">/* offset: 0x05B4 size: 8 bit */</span></td></tr>
<tr name="3029" id="3029">
<td>3029</td><td>        <a id="3029c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3029c26" class="tk">PSMI181</a>;      <span class="ct">/* offset: 0x05B5 size: 8 bit */</span></td></tr>
<tr name="3030" id="3030">
<td>3030</td><td>        <a id="3030c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3030c26" class="tk">PSMI182</a>;      <span class="ct">/* offset: 0x05B6 size: 8 bit */</span></td></tr>
<tr name="3031" id="3031">
<td>3031</td><td>        <a id="3031c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3031c26" class="tk">PSMI183</a>;      <span class="ct">/* offset: 0x05B7 size: 8 bit */</span></td></tr>
<tr name="3032" id="3032">
<td>3032</td><td>        <a id="3032c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3032c26" class="tk">PSMI184</a>;      <span class="ct">/* offset: 0x05B8 size: 8 bit */</span></td></tr>
<tr name="3033" id="3033">
<td>3033</td><td>        <a id="3033c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3033c26" class="tk">PSMI185</a>;      <span class="ct">/* offset: 0x05B9 size: 8 bit */</span></td></tr>
<tr name="3034" id="3034">
<td>3034</td><td>        <a id="3034c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3034c26" class="tk">PSMI186</a>;      <span class="ct">/* offset: 0x05BA size: 8 bit */</span></td></tr>
<tr name="3035" id="3035">
<td>3035</td><td>        <a id="3035c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3035c26" class="tk">PSMI187</a>;      <span class="ct">/* offset: 0x05BB size: 8 bit */</span></td></tr>
<tr name="3036" id="3036">
<td>3036</td><td>        <a id="3036c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3036c26" class="tk">PSMI188</a>;      <span class="ct">/* offset: 0x05BC size: 8 bit */</span></td></tr>
<tr name="3037" id="3037">
<td>3037</td><td>        <a id="3037c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3037c26" class="tk">PSMI189</a>;      <span class="ct">/* offset: 0x05BD size: 8 bit */</span></td></tr>
<tr name="3038" id="3038">
<td>3038</td><td>        <a id="3038c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3038c26" class="tk">PSMI190</a>;      <span class="ct">/* offset: 0x05BE size: 8 bit */</span></td></tr>
<tr name="3039" id="3039">
<td>3039</td><td>        <a id="3039c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3039c26" class="tk">PSMI191</a>;      <span class="ct">/* offset: 0x05BF size: 8 bit */</span></td></tr>
<tr name="3040" id="3040">
<td>3040</td><td>        <a id="3040c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3040c26" class="tk">PSMI192</a>;      <span class="ct">/* offset: 0x05C0 size: 8 bit */</span></td></tr>
<tr name="3041" id="3041">
<td>3041</td><td>        <a id="3041c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3041c26" class="tk">PSMI193</a>;      <span class="ct">/* offset: 0x05C1 size: 8 bit */</span></td></tr>
<tr name="3042" id="3042">
<td>3042</td><td>        <a id="3042c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3042c26" class="tk">PSMI194</a>;      <span class="ct">/* offset: 0x05C2 size: 8 bit */</span></td></tr>
<tr name="3043" id="3043">
<td>3043</td><td>        <a id="3043c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3043c26" class="tk">PSMI195</a>;      <span class="ct">/* offset: 0x05C3 size: 8 bit */</span></td></tr>
<tr name="3044" id="3044">
<td>3044</td><td>        <a id="3044c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3044c26" class="tk">PSMI196</a>;      <span class="ct">/* offset: 0x05C4 size: 8 bit */</span></td></tr>
<tr name="3045" id="3045">
<td>3045</td><td>        <a id="3045c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3045c26" class="tk">PSMI197</a>;      <span class="ct">/* offset: 0x05C5 size: 8 bit */</span></td></tr>
<tr name="3046" id="3046">
<td>3046</td><td>        <a id="3046c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3046c26" class="tk">PSMI198</a>;      <span class="ct">/* offset: 0x05C6 size: 8 bit */</span></td></tr>
<tr name="3047" id="3047">
<td>3047</td><td>        <a id="3047c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3047c26" class="tk">PSMI199</a>;      <span class="ct">/* offset: 0x05C7 size: 8 bit */</span></td></tr>
<tr name="3048" id="3048">
<td>3048</td><td>        <a id="3048c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3048c26" class="tk">PSMI200</a>;      <span class="ct">/* offset: 0x05C8 size: 8 bit */</span></td></tr>
<tr name="3049" id="3049">
<td>3049</td><td>        <a id="3049c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3049c26" class="tk">PSMI201</a>;      <span class="ct">/* offset: 0x05C9 size: 8 bit */</span></td></tr>
<tr name="3050" id="3050">
<td>3050</td><td>        <a id="3050c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3050c26" class="tk">PSMI202</a>;      <span class="ct">/* offset: 0x05CA size: 8 bit */</span></td></tr>
<tr name="3051" id="3051">
<td>3051</td><td>        <a id="3051c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3051c26" class="tk">PSMI203</a>;      <span class="ct">/* offset: 0x05CB size: 8 bit */</span></td></tr>
<tr name="3052" id="3052">
<td>3052</td><td>        <a id="3052c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3052c26" class="tk">PSMI204</a>;      <span class="ct">/* offset: 0x05CC size: 8 bit */</span></td></tr>
<tr name="3053" id="3053">
<td>3053</td><td>        <a id="3053c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3053c26" class="tk">PSMI205</a>;      <span class="ct">/* offset: 0x05CD size: 8 bit */</span></td></tr>
<tr name="3054" id="3054">
<td>3054</td><td>        <a id="3054c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3054c26" class="tk">PSMI206</a>;      <span class="ct">/* offset: 0x05CE size: 8 bit */</span></td></tr>
<tr name="3055" id="3055">
<td>3055</td><td>        <a id="3055c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3055c26" class="tk">PSMI207</a>;      <span class="ct">/* offset: 0x05CF size: 8 bit */</span></td></tr>
<tr name="3056" id="3056">
<td>3056</td><td>        <a id="3056c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3056c26" class="tk">PSMI208</a>;      <span class="ct">/* offset: 0x05D0 size: 8 bit */</span></td></tr>
<tr name="3057" id="3057">
<td>3057</td><td>        <a id="3057c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3057c26" class="tk">PSMI209</a>;      <span class="ct">/* offset: 0x05D1 size: 8 bit */</span></td></tr>
<tr name="3058" id="3058">
<td>3058</td><td>        <a id="3058c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3058c26" class="tk">PSMI210</a>;      <span class="ct">/* offset: 0x05D2 size: 8 bit */</span></td></tr>
<tr name="3059" id="3059">
<td>3059</td><td>        <a id="3059c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3059c26" class="tk">PSMI211</a>;      <span class="ct">/* offset: 0x05D3 size: 8 bit */</span></td></tr>
<tr name="3060" id="3060">
<td>3060</td><td>        <a id="3060c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3060c26" class="tk">PSMI212</a>;      <span class="ct">/* offset: 0x05D4 size: 8 bit */</span></td></tr>
<tr name="3061" id="3061">
<td>3061</td><td>        <a id="3061c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3061c26" class="tk">PSMI213</a>;      <span class="ct">/* offset: 0x05D5 size: 8 bit */</span></td></tr>
<tr name="3062" id="3062">
<td>3062</td><td>        <a id="3062c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3062c26" class="tk">PSMI214</a>;      <span class="ct">/* offset: 0x05D6 size: 8 bit */</span></td></tr>
<tr name="3063" id="3063">
<td>3063</td><td>        <a id="3063c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3063c26" class="tk">PSMI215</a>;      <span class="ct">/* offset: 0x05D7 size: 8 bit */</span></td></tr>
<tr name="3064" id="3064">
<td>3064</td><td>        <a id="3064c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3064c26" class="tk">PSMI216</a>;      <span class="ct">/* offset: 0x05D8 size: 8 bit */</span></td></tr>
<tr name="3065" id="3065">
<td>3065</td><td>        <a id="3065c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3065c26" class="tk">PSMI217</a>;      <span class="ct">/* offset: 0x05D9 size: 8 bit */</span></td></tr>
<tr name="3066" id="3066">
<td>3066</td><td>        <a id="3066c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3066c26" class="tk">PSMI218</a>;      <span class="ct">/* offset: 0x05DA size: 8 bit */</span></td></tr>
<tr name="3067" id="3067">
<td>3067</td><td>        <a id="3067c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3067c26" class="tk">PSMI219</a>;      <span class="ct">/* offset: 0x05DB size: 8 bit */</span></td></tr>
<tr name="3068" id="3068">
<td>3068</td><td>        <a id="3068c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3068c26" class="tk">PSMI220</a>;      <span class="ct">/* offset: 0x05DC size: 8 bit */</span></td></tr>
<tr name="3069" id="3069">
<td>3069</td><td>        <a id="3069c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3069c26" class="tk">PSMI221</a>;      <span class="ct">/* offset: 0x05DD size: 8 bit */</span></td></tr>
<tr name="3070" id="3070">
<td>3070</td><td>        <a id="3070c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3070c26" class="tk">PSMI222</a>;      <span class="ct">/* offset: 0x05DE size: 8 bit */</span></td></tr>
<tr name="3071" id="3071">
<td>3071</td><td>        <a id="3071c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3071c26" class="tk">PSMI223</a>;      <span class="ct">/* offset: 0x05DF size: 8 bit */</span></td></tr>
<tr name="3072" id="3072">
<td>3072</td><td>        <a id="3072c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3072c26" class="tk">PSMI224</a>;      <span class="ct">/* offset: 0x05E0 size: 8 bit */</span></td></tr>
<tr name="3073" id="3073">
<td>3073</td><td>        <a id="3073c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3073c26" class="tk">PSMI225</a>;      <span class="ct">/* offset: 0x05E1 size: 8 bit */</span></td></tr>
<tr name="3074" id="3074">
<td>3074</td><td>        <a id="3074c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3074c26" class="tk">PSMI226</a>;      <span class="ct">/* offset: 0x05E2 size: 8 bit */</span></td></tr>
<tr name="3075" id="3075">
<td>3075</td><td>        <a id="3075c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3075c26" class="tk">PSMI227</a>;      <span class="ct">/* offset: 0x05E3 size: 8 bit */</span></td></tr>
<tr name="3076" id="3076">
<td>3076</td><td>        <a id="3076c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3076c26" class="tk">PSMI228</a>;      <span class="ct">/* offset: 0x05E4 size: 8 bit */</span></td></tr>
<tr name="3077" id="3077">
<td>3077</td><td>        <a id="3077c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3077c26" class="tk">PSMI229</a>;      <span class="ct">/* offset: 0x05E5 size: 8 bit */</span></td></tr>
<tr name="3078" id="3078">
<td>3078</td><td>        <a id="3078c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3078c26" class="tk">PSMI230</a>;      <span class="ct">/* offset: 0x05E6 size: 8 bit */</span></td></tr>
<tr name="3079" id="3079">
<td>3079</td><td>        <a id="3079c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3079c26" class="tk">PSMI231</a>;      <span class="ct">/* offset: 0x05E7 size: 8 bit */</span></td></tr>
<tr name="3080" id="3080">
<td>3080</td><td>        <a id="3080c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3080c26" class="tk">PSMI232</a>;      <span class="ct">/* offset: 0x05E8 size: 8 bit */</span></td></tr>
<tr name="3081" id="3081">
<td>3081</td><td>        <a id="3081c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3081c26" class="tk">PSMI233</a>;      <span class="ct">/* offset: 0x05E9 size: 8 bit */</span></td></tr>
<tr name="3082" id="3082">
<td>3082</td><td>        <a id="3082c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3082c26" class="tk">PSMI234</a>;      <span class="ct">/* offset: 0x05EA size: 8 bit */</span></td></tr>
<tr name="3083" id="3083">
<td>3083</td><td>        <a id="3083c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3083c26" class="tk">PSMI235</a>;      <span class="ct">/* offset: 0x05EB size: 8 bit */</span></td></tr>
<tr name="3084" id="3084">
<td>3084</td><td>        <a id="3084c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3084c26" class="tk">PSMI236</a>;      <span class="ct">/* offset: 0x05EC size: 8 bit */</span></td></tr>
<tr name="3085" id="3085">
<td>3085</td><td>        <a id="3085c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3085c26" class="tk">PSMI237</a>;      <span class="ct">/* offset: 0x05ED size: 8 bit */</span></td></tr>
<tr name="3086" id="3086">
<td>3086</td><td>        <a id="3086c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3086c26" class="tk">PSMI238</a>;      <span class="ct">/* offset: 0x05EE size: 8 bit */</span></td></tr>
<tr name="3087" id="3087">
<td>3087</td><td>        <a id="3087c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3087c26" class="tk">PSMI239</a>;      <span class="ct">/* offset: 0x05EF size: 8 bit */</span></td></tr>
<tr name="3088" id="3088">
<td>3088</td><td>        <a id="3088c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3088c26" class="tk">PSMI240</a>;      <span class="ct">/* offset: 0x05F0 size: 8 bit */</span></td></tr>
<tr name="3089" id="3089">
<td>3089</td><td>        <a id="3089c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3089c26" class="tk">PSMI241</a>;      <span class="ct">/* offset: 0x05F1 size: 8 bit */</span></td></tr>
<tr name="3090" id="3090">
<td>3090</td><td>        <a id="3090c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3090c26" class="tk">PSMI242</a>;      <span class="ct">/* offset: 0x05F2 size: 8 bit */</span></td></tr>
<tr name="3091" id="3091">
<td>3091</td><td>        <a id="3091c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3091c26" class="tk">PSMI243</a>;      <span class="ct">/* offset: 0x05F3 size: 8 bit */</span></td></tr>
<tr name="3092" id="3092">
<td>3092</td><td>        <a id="3092c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3092c26" class="tk">PSMI244</a>;      <span class="ct">/* offset: 0x05F4 size: 8 bit */</span></td></tr>
<tr name="3093" id="3093">
<td>3093</td><td>        <a id="3093c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3093c26" class="tk">PSMI245</a>;      <span class="ct">/* offset: 0x05F5 size: 8 bit */</span></td></tr>
<tr name="3094" id="3094">
<td>3094</td><td>        <a id="3094c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3094c26" class="tk">PSMI246</a>;      <span class="ct">/* offset: 0x05F6 size: 8 bit */</span></td></tr>
<tr name="3095" id="3095">
<td>3095</td><td>        <a id="3095c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3095c26" class="tk">PSMI247</a>;      <span class="ct">/* offset: 0x05F7 size: 8 bit */</span></td></tr>
<tr name="3096" id="3096">
<td>3096</td><td>        <a id="3096c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3096c26" class="tk">PSMI248</a>;      <span class="ct">/* offset: 0x05F8 size: 8 bit */</span></td></tr>
<tr name="3097" id="3097">
<td>3097</td><td>        <a id="3097c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3097c26" class="tk">PSMI249</a>;      <span class="ct">/* offset: 0x05F9 size: 8 bit */</span></td></tr>
<tr name="3098" id="3098">
<td>3098</td><td>        <a id="3098c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3098c26" class="tk">PSMI250</a>;      <span class="ct">/* offset: 0x05FA size: 8 bit */</span></td></tr>
<tr name="3099" id="3099">
<td>3099</td><td>        <a id="3099c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3099c26" class="tk">PSMI251</a>;      <span class="ct">/* offset: 0x05FB size: 8 bit */</span></td></tr>
<tr name="3100" id="3100">
<td>3100</td><td>        <a id="3100c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3100c26" class="tk">PSMI252</a>;      <span class="ct">/* offset: 0x05FC size: 8 bit */</span></td></tr>
<tr name="3101" id="3101">
<td>3101</td><td>        <a id="3101c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3101c26" class="tk">PSMI253</a>;      <span class="ct">/* offset: 0x05FD size: 8 bit */</span></td></tr>
<tr name="3102" id="3102">
<td>3102</td><td>        <a id="3102c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3102c26" class="tk">PSMI254</a>;      <span class="ct">/* offset: 0x05FE size: 8 bit */</span></td></tr>
<tr name="3103" id="3103">
<td>3103</td><td>        <a id="3103c9" class="tk">SIUL_PSMI_8B_tag</a> <a id="3103c26" class="tk">PSMI255</a>;      <span class="ct">/* offset: 0x05FF size: 8 bit */</span></td></tr>
<tr name="3104" id="3104">
<td>3104</td><td>      <span class="br">}</span>;</td></tr>
<tr name="3105" id="3105">
<td>3105</td><td>    <span class="br">}</span>;</td></tr>
<tr name="3106" id="3106">
<td>3106</td><td></td></tr>
<tr name="3107" id="3107">
<td>3107</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="3108" id="3108">
<td>3108</td><td>      <span class="ct">/* GPDO - GPIO Pad Data Output Register */</span></td></tr>
<tr name="3109" id="3109">
<td>3109</td><td>      <a id="3109c7" class="tk">SIUL_GPDO_32B_tag</a> <a id="3109c25" class="tk">GPDO_32B</a>[128]; <span class="ct">/* offset: 0x0600  (0x0004 x 128) */</span></td></tr>
<tr name="3110" id="3110">
<td>3110</td><td></td></tr>
<tr name="3111" id="3111">
<td>3111</td><td>      <span class="ct">/* GPDO - GPIO Pad Data Output Register */</span></td></tr>
<tr name="3112" id="3112">
<td>3112</td><td>      <a id="3112c7" class="tk">SIUL_GPDO_8B_tag</a> <a id="3112c24" class="tk">GPDO</a>[512];      <span class="ct">/* offset: 0x0600  (0x0001 x 512) */</span></td></tr>
<tr name="3113" id="3113">
<td>3113</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="3114" id="3114">
<td>3114</td><td>        <span class="ct">/* GPDO - GPIO Pad Data Output Register */</span></td></tr>
<tr name="3115" id="3115">
<td>3115</td><td>        <a id="3115c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3115c27" class="tk">GPDO0_3</a>;     <span class="ct">/* offset: 0x0600 size: 32 bit */</span></td></tr>
<tr name="3116" id="3116">
<td>3116</td><td>        <a id="3116c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3116c27" class="tk">GPDO4_7</a>;     <span class="ct">/* offset: 0x0604 size: 32 bit */</span></td></tr>
<tr name="3117" id="3117">
<td>3117</td><td>        <a id="3117c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3117c27" class="tk">GPDO8_11</a>;    <span class="ct">/* offset: 0x0608 size: 32 bit */</span></td></tr>
<tr name="3118" id="3118">
<td>3118</td><td>        <a id="3118c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3118c27" class="tk">GPDO12_15</a>;   <span class="ct">/* offset: 0x060C size: 32 bit */</span></td></tr>
<tr name="3119" id="3119">
<td>3119</td><td>        <a id="3119c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3119c27" class="tk">GPDO16_19</a>;   <span class="ct">/* offset: 0x0610 size: 32 bit */</span></td></tr>
<tr name="3120" id="3120">
<td>3120</td><td>        <a id="3120c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3120c27" class="tk">GPDO20_23</a>;   <span class="ct">/* offset: 0x0614 size: 32 bit */</span></td></tr>
<tr name="3121" id="3121">
<td>3121</td><td>        <a id="3121c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3121c27" class="tk">GPDO24_27</a>;   <span class="ct">/* offset: 0x0618 size: 32 bit */</span></td></tr>
<tr name="3122" id="3122">
<td>3122</td><td>        <a id="3122c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3122c27" class="tk">GPDO28_31</a>;   <span class="ct">/* offset: 0x061C size: 32 bit */</span></td></tr>
<tr name="3123" id="3123">
<td>3123</td><td>        <a id="3123c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3123c27" class="tk">GPDO32_35</a>;   <span class="ct">/* offset: 0x0620 size: 32 bit */</span></td></tr>
<tr name="3124" id="3124">
<td>3124</td><td>        <a id="3124c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3124c27" class="tk">GPDO36_39</a>;   <span class="ct">/* offset: 0x0624 size: 32 bit */</span></td></tr>
<tr name="3125" id="3125">
<td>3125</td><td>        <a id="3125c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3125c27" class="tk">GPDO40_43</a>;   <span class="ct">/* offset: 0x0628 size: 32 bit */</span></td></tr>
<tr name="3126" id="3126">
<td>3126</td><td>        <a id="3126c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3126c27" class="tk">GPDO44_47</a>;   <span class="ct">/* offset: 0x062C size: 32 bit */</span></td></tr>
<tr name="3127" id="3127">
<td>3127</td><td>        <a id="3127c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3127c27" class="tk">GPDO48_51</a>;   <span class="ct">/* offset: 0x0630 size: 32 bit */</span></td></tr>
<tr name="3128" id="3128">
<td>3128</td><td>        <a id="3128c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3128c27" class="tk">GPDO52_55</a>;   <span class="ct">/* offset: 0x0634 size: 32 bit */</span></td></tr>
<tr name="3129" id="3129">
<td>3129</td><td>        <a id="3129c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3129c27" class="tk">GPDO56_59</a>;   <span class="ct">/* offset: 0x0638 size: 32 bit */</span></td></tr>
<tr name="3130" id="3130">
<td>3130</td><td>        <a id="3130c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3130c27" class="tk">GPDO60_63</a>;   <span class="ct">/* offset: 0x063C size: 32 bit */</span></td></tr>
<tr name="3131" id="3131">
<td>3131</td><td>        <a id="3131c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3131c27" class="tk">GPDO64_67</a>;   <span class="ct">/* offset: 0x0640 size: 32 bit */</span></td></tr>
<tr name="3132" id="3132">
<td>3132</td><td>        <a id="3132c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3132c27" class="tk">GPDO68_71</a>;   <span class="ct">/* offset: 0x0644 size: 32 bit */</span></td></tr>
<tr name="3133" id="3133">
<td>3133</td><td>        <a id="3133c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3133c27" class="tk">GPDO72_75</a>;   <span class="ct">/* offset: 0x0648 size: 32 bit */</span></td></tr>
<tr name="3134" id="3134">
<td>3134</td><td>        <a id="3134c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3134c27" class="tk">GPDO76_79</a>;   <span class="ct">/* offset: 0x064C size: 32 bit */</span></td></tr>
<tr name="3135" id="3135">
<td>3135</td><td>        <a id="3135c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3135c27" class="tk">GPDO80_83</a>;   <span class="ct">/* offset: 0x0650 size: 32 bit */</span></td></tr>
<tr name="3136" id="3136">
<td>3136</td><td>        <a id="3136c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3136c27" class="tk">GPDO84_87</a>;   <span class="ct">/* offset: 0x0654 size: 32 bit */</span></td></tr>
<tr name="3137" id="3137">
<td>3137</td><td>        <a id="3137c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3137c27" class="tk">GPDO88_91</a>;   <span class="ct">/* offset: 0x0658 size: 32 bit */</span></td></tr>
<tr name="3138" id="3138">
<td>3138</td><td>        <a id="3138c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3138c27" class="tk">GPDO92_95</a>;   <span class="ct">/* offset: 0x065C size: 32 bit */</span></td></tr>
<tr name="3139" id="3139">
<td>3139</td><td>        <a id="3139c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3139c27" class="tk">GPDO96_99</a>;   <span class="ct">/* offset: 0x0660 size: 32 bit */</span></td></tr>
<tr name="3140" id="3140">
<td>3140</td><td>        <a id="3140c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3140c27" class="tk">GPDO100_103</a>; <span class="ct">/* offset: 0x0664 size: 32 bit */</span></td></tr>
<tr name="3141" id="3141">
<td>3141</td><td>        <a id="3141c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3141c27" class="tk">GPDO104_107</a>; <span class="ct">/* offset: 0x0668 size: 32 bit */</span></td></tr>
<tr name="3142" id="3142">
<td>3142</td><td>        <a id="3142c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3142c27" class="tk">GPDO108_111</a>; <span class="ct">/* offset: 0x066C size: 32 bit */</span></td></tr>
<tr name="3143" id="3143">
<td>3143</td><td>        <a id="3143c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3143c27" class="tk">GPDO112_115</a>; <span class="ct">/* offset: 0x0670 size: 32 bit */</span></td></tr>
<tr name="3144" id="3144">
<td>3144</td><td>        <a id="3144c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3144c27" class="tk">GPDO116_119</a>; <span class="ct">/* offset: 0x0674 size: 32 bit */</span></td></tr>
<tr name="3145" id="3145">
<td>3145</td><td>        <a id="3145c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3145c27" class="tk">GPDO120_123</a>; <span class="ct">/* offset: 0x0678 size: 32 bit */</span></td></tr>
<tr name="3146" id="3146">
<td>3146</td><td>        <a id="3146c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3146c27" class="tk">GPDO124_127</a>; <span class="ct">/* offset: 0x067C size: 32 bit */</span></td></tr>
<tr name="3147" id="3147">
<td>3147</td><td>        <a id="3147c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3147c27" class="tk">GPDO128_131</a>; <span class="ct">/* offset: 0x0680 size: 32 bit */</span></td></tr>
<tr name="3148" id="3148">
<td>3148</td><td>        <a id="3148c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3148c27" class="tk">GPDO132_135</a>; <span class="ct">/* offset: 0x0684 size: 32 bit */</span></td></tr>
<tr name="3149" id="3149">
<td>3149</td><td>        <a id="3149c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3149c27" class="tk">GPDO136_139</a>; <span class="ct">/* offset: 0x0688 size: 32 bit */</span></td></tr>
<tr name="3150" id="3150">
<td>3150</td><td>        <a id="3150c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3150c27" class="tk">GPDO140_143</a>; <span class="ct">/* offset: 0x068C size: 32 bit */</span></td></tr>
<tr name="3151" id="3151">
<td>3151</td><td>        <a id="3151c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3151c27" class="tk">GPDO144_147</a>; <span class="ct">/* offset: 0x0690 size: 32 bit */</span></td></tr>
<tr name="3152" id="3152">
<td>3152</td><td>        <a id="3152c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3152c27" class="tk">GPDO148_151</a>; <span class="ct">/* offset: 0x0694 size: 32 bit */</span></td></tr>
<tr name="3153" id="3153">
<td>3153</td><td>        <a id="3153c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3153c27" class="tk">GPDO152_155</a>; <span class="ct">/* offset: 0x0698 size: 32 bit */</span></td></tr>
<tr name="3154" id="3154">
<td>3154</td><td>        <a id="3154c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3154c27" class="tk">GPDO156_159</a>; <span class="ct">/* offset: 0x069C size: 32 bit */</span></td></tr>
<tr name="3155" id="3155">
<td>3155</td><td>        <a id="3155c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3155c27" class="tk">GPDO160_163</a>; <span class="ct">/* offset: 0x06A0 size: 32 bit */</span></td></tr>
<tr name="3156" id="3156">
<td>3156</td><td>        <a id="3156c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3156c27" class="tk">GPDO164_167</a>; <span class="ct">/* offset: 0x06A4 size: 32 bit */</span></td></tr>
<tr name="3157" id="3157">
<td>3157</td><td>        <a id="3157c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3157c27" class="tk">GPDO168_171</a>; <span class="ct">/* offset: 0x06A8 size: 32 bit */</span></td></tr>
<tr name="3158" id="3158">
<td>3158</td><td>        <a id="3158c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3158c27" class="tk">GPDO172_175</a>; <span class="ct">/* offset: 0x06AC size: 32 bit */</span></td></tr>
<tr name="3159" id="3159">
<td>3159</td><td>        <a id="3159c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3159c27" class="tk">GPDO176_179</a>; <span class="ct">/* offset: 0x06B0 size: 32 bit */</span></td></tr>
<tr name="3160" id="3160">
<td>3160</td><td>        <a id="3160c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3160c27" class="tk">GPDO180_183</a>; <span class="ct">/* offset: 0x06B4 size: 32 bit */</span></td></tr>
<tr name="3161" id="3161">
<td>3161</td><td>        <a id="3161c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3161c27" class="tk">GPDO184_187</a>; <span class="ct">/* offset: 0x06B8 size: 32 bit */</span></td></tr>
<tr name="3162" id="3162">
<td>3162</td><td>        <a id="3162c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3162c27" class="tk">GPDO188_191</a>; <span class="ct">/* offset: 0x06BC size: 32 bit */</span></td></tr>
<tr name="3163" id="3163">
<td>3163</td><td>        <a id="3163c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3163c27" class="tk">GPDO192_195</a>; <span class="ct">/* offset: 0x06C0 size: 32 bit */</span></td></tr>
<tr name="3164" id="3164">
<td>3164</td><td>        <a id="3164c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3164c27" class="tk">GPDO196_199</a>; <span class="ct">/* offset: 0x06C4 size: 32 bit */</span></td></tr>
<tr name="3165" id="3165">
<td>3165</td><td>        <a id="3165c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3165c27" class="tk">GPDO200_203</a>; <span class="ct">/* offset: 0x06C8 size: 32 bit */</span></td></tr>
<tr name="3166" id="3166">
<td>3166</td><td>        <a id="3166c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3166c27" class="tk">GPDO204_207</a>; <span class="ct">/* offset: 0x06CC size: 32 bit */</span></td></tr>
<tr name="3167" id="3167">
<td>3167</td><td>        <a id="3167c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3167c27" class="tk">GPDO208_211</a>; <span class="ct">/* offset: 0x06D0 size: 32 bit */</span></td></tr>
<tr name="3168" id="3168">
<td>3168</td><td>        <a id="3168c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3168c27" class="tk">GPDO212_215</a>; <span class="ct">/* offset: 0x06D4 size: 32 bit */</span></td></tr>
<tr name="3169" id="3169">
<td>3169</td><td>        <a id="3169c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3169c27" class="tk">GPDO216_219</a>; <span class="ct">/* offset: 0x06D8 size: 32 bit */</span></td></tr>
<tr name="3170" id="3170">
<td>3170</td><td>        <a id="3170c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3170c27" class="tk">GPDO220_223</a>; <span class="ct">/* offset: 0x06DC size: 32 bit */</span></td></tr>
<tr name="3171" id="3171">
<td>3171</td><td>        <a id="3171c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3171c27" class="tk">GPDO224_227</a>; <span class="ct">/* offset: 0x06E0 size: 32 bit */</span></td></tr>
<tr name="3172" id="3172">
<td>3172</td><td>        <a id="3172c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3172c27" class="tk">GPDO228_231</a>; <span class="ct">/* offset: 0x06E4 size: 32 bit */</span></td></tr>
<tr name="3173" id="3173">
<td>3173</td><td>        <a id="3173c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3173c27" class="tk">GPDO232_235</a>; <span class="ct">/* offset: 0x06E8 size: 32 bit */</span></td></tr>
<tr name="3174" id="3174">
<td>3174</td><td>        <a id="3174c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3174c27" class="tk">GPDO236_239</a>; <span class="ct">/* offset: 0x06EC size: 32 bit */</span></td></tr>
<tr name="3175" id="3175">
<td>3175</td><td>        <a id="3175c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3175c27" class="tk">GPDO240_243</a>; <span class="ct">/* offset: 0x06F0 size: 32 bit */</span></td></tr>
<tr name="3176" id="3176">
<td>3176</td><td>        <a id="3176c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3176c27" class="tk">GPDO244_247</a>; <span class="ct">/* offset: 0x06F4 size: 32 bit */</span></td></tr>
<tr name="3177" id="3177">
<td>3177</td><td>        <a id="3177c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3177c27" class="tk">GPDO248_251</a>; <span class="ct">/* offset: 0x06F8 size: 32 bit */</span></td></tr>
<tr name="3178" id="3178">
<td>3178</td><td>        <a id="3178c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3178c27" class="tk">GPDO252_255</a>; <span class="ct">/* offset: 0x06FC size: 32 bit */</span></td></tr>
<tr name="3179" id="3179">
<td>3179</td><td>        <a id="3179c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3179c27" class="tk">GPDO256_259</a>; <span class="ct">/* offset: 0x0700 size: 32 bit */</span></td></tr>
<tr name="3180" id="3180">
<td>3180</td><td>        <a id="3180c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3180c27" class="tk">GPDO260_263</a>; <span class="ct">/* offset: 0x0704 size: 32 bit */</span></td></tr>
<tr name="3181" id="3181">
<td>3181</td><td>        <a id="3181c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3181c27" class="tk">GPDO264_267</a>; <span class="ct">/* offset: 0x0708 size: 32 bit */</span></td></tr>
<tr name="3182" id="3182">
<td>3182</td><td>        <a id="3182c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3182c27" class="tk">GPDO268_271</a>; <span class="ct">/* offset: 0x070C size: 32 bit */</span></td></tr>
<tr name="3183" id="3183">
<td>3183</td><td>        <a id="3183c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3183c27" class="tk">GPDO272_275</a>; <span class="ct">/* offset: 0x0710 size: 32 bit */</span></td></tr>
<tr name="3184" id="3184">
<td>3184</td><td>        <a id="3184c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3184c27" class="tk">GPDO276_279</a>; <span class="ct">/* offset: 0x0714 size: 32 bit */</span></td></tr>
<tr name="3185" id="3185">
<td>3185</td><td>        <a id="3185c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3185c27" class="tk">GPDO280_283</a>; <span class="ct">/* offset: 0x0718 size: 32 bit */</span></td></tr>
<tr name="3186" id="3186">
<td>3186</td><td>        <a id="3186c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3186c27" class="tk">GPDO284_287</a>; <span class="ct">/* offset: 0x071C size: 32 bit */</span></td></tr>
<tr name="3187" id="3187">
<td>3187</td><td>        <a id="3187c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3187c27" class="tk">GPDO288_291</a>; <span class="ct">/* offset: 0x0720 size: 32 bit */</span></td></tr>
<tr name="3188" id="3188">
<td>3188</td><td>        <a id="3188c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3188c27" class="tk">GPDO292_295</a>; <span class="ct">/* offset: 0x0724 size: 32 bit */</span></td></tr>
<tr name="3189" id="3189">
<td>3189</td><td>        <a id="3189c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3189c27" class="tk">GPDO296_299</a>; <span class="ct">/* offset: 0x0728 size: 32 bit */</span></td></tr>
<tr name="3190" id="3190">
<td>3190</td><td>        <a id="3190c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3190c27" class="tk">GPDO300_303</a>; <span class="ct">/* offset: 0x072C size: 32 bit */</span></td></tr>
<tr name="3191" id="3191">
<td>3191</td><td>        <a id="3191c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3191c27" class="tk">GPDO304_307</a>; <span class="ct">/* offset: 0x0730 size: 32 bit */</span></td></tr>
<tr name="3192" id="3192">
<td>3192</td><td>        <a id="3192c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3192c27" class="tk">GPDO308_311</a>; <span class="ct">/* offset: 0x0734 size: 32 bit */</span></td></tr>
<tr name="3193" id="3193">
<td>3193</td><td>        <a id="3193c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3193c27" class="tk">GPDO312_315</a>; <span class="ct">/* offset: 0x0738 size: 32 bit */</span></td></tr>
<tr name="3194" id="3194">
<td>3194</td><td>        <a id="3194c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3194c27" class="tk">GPDO316_319</a>; <span class="ct">/* offset: 0x073C size: 32 bit */</span></td></tr>
<tr name="3195" id="3195">
<td>3195</td><td>        <a id="3195c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3195c27" class="tk">GPDO320_323</a>; <span class="ct">/* offset: 0x0740 size: 32 bit */</span></td></tr>
<tr name="3196" id="3196">
<td>3196</td><td>        <a id="3196c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3196c27" class="tk">GPDO324_327</a>; <span class="ct">/* offset: 0x0744 size: 32 bit */</span></td></tr>
<tr name="3197" id="3197">
<td>3197</td><td>        <a id="3197c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3197c27" class="tk">GPDO328_331</a>; <span class="ct">/* offset: 0x0748 size: 32 bit */</span></td></tr>
<tr name="3198" id="3198">
<td>3198</td><td>        <a id="3198c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3198c27" class="tk">GPDO332_335</a>; <span class="ct">/* offset: 0x074C size: 32 bit */</span></td></tr>
<tr name="3199" id="3199">
<td>3199</td><td>        <a id="3199c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3199c27" class="tk">GPDO336_339</a>; <span class="ct">/* offset: 0x0750 size: 32 bit */</span></td></tr>
<tr name="3200" id="3200">
<td>3200</td><td>        <a id="3200c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3200c27" class="tk">GPDO340_343</a>; <span class="ct">/* offset: 0x0754 size: 32 bit */</span></td></tr>
<tr name="3201" id="3201">
<td>3201</td><td>        <a id="3201c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3201c27" class="tk">GPDO344_347</a>; <span class="ct">/* offset: 0x0758 size: 32 bit */</span></td></tr>
<tr name="3202" id="3202">
<td>3202</td><td>        <a id="3202c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3202c27" class="tk">GPDO348_351</a>; <span class="ct">/* offset: 0x075C size: 32 bit */</span></td></tr>
<tr name="3203" id="3203">
<td>3203</td><td>        <a id="3203c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3203c27" class="tk">GPDO352_355</a>; <span class="ct">/* offset: 0x0760 size: 32 bit */</span></td></tr>
<tr name="3204" id="3204">
<td>3204</td><td>        <a id="3204c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3204c27" class="tk">GPDO356_359</a>; <span class="ct">/* offset: 0x0764 size: 32 bit */</span></td></tr>
<tr name="3205" id="3205">
<td>3205</td><td>        <a id="3205c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3205c27" class="tk">GPDO360_363</a>; <span class="ct">/* offset: 0x0768 size: 32 bit */</span></td></tr>
<tr name="3206" id="3206">
<td>3206</td><td>        <a id="3206c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3206c27" class="tk">GPDO364_367</a>; <span class="ct">/* offset: 0x076C size: 32 bit */</span></td></tr>
<tr name="3207" id="3207">
<td>3207</td><td>        <a id="3207c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3207c27" class="tk">GPDO368_371</a>; <span class="ct">/* offset: 0x0770 size: 32 bit */</span></td></tr>
<tr name="3208" id="3208">
<td>3208</td><td>        <a id="3208c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3208c27" class="tk">GPDO372_375</a>; <span class="ct">/* offset: 0x0774 size: 32 bit */</span></td></tr>
<tr name="3209" id="3209">
<td>3209</td><td>        <a id="3209c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3209c27" class="tk">GPDO376_379</a>; <span class="ct">/* offset: 0x0778 size: 32 bit */</span></td></tr>
<tr name="3210" id="3210">
<td>3210</td><td>        <a id="3210c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3210c27" class="tk">GPDO380_383</a>; <span class="ct">/* offset: 0x077C size: 32 bit */</span></td></tr>
<tr name="3211" id="3211">
<td>3211</td><td>        <a id="3211c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3211c27" class="tk">GPDO384_387</a>; <span class="ct">/* offset: 0x0780 size: 32 bit */</span></td></tr>
<tr name="3212" id="3212">
<td>3212</td><td>        <a id="3212c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3212c27" class="tk">GPDO388_391</a>; <span class="ct">/* offset: 0x0784 size: 32 bit */</span></td></tr>
<tr name="3213" id="3213">
<td>3213</td><td>        <a id="3213c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3213c27" class="tk">GPDO392_395</a>; <span class="ct">/* offset: 0x0788 size: 32 bit */</span></td></tr>
<tr name="3214" id="3214">
<td>3214</td><td>        <a id="3214c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3214c27" class="tk">GPDO396_399</a>; <span class="ct">/* offset: 0x078C size: 32 bit */</span></td></tr>
<tr name="3215" id="3215">
<td>3215</td><td>        <a id="3215c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3215c27" class="tk">GPDO400_403</a>; <span class="ct">/* offset: 0x0790 size: 32 bit */</span></td></tr>
<tr name="3216" id="3216">
<td>3216</td><td>        <a id="3216c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3216c27" class="tk">GPDO404_407</a>; <span class="ct">/* offset: 0x0794 size: 32 bit */</span></td></tr>
<tr name="3217" id="3217">
<td>3217</td><td>        <a id="3217c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3217c27" class="tk">GPDO408_411</a>; <span class="ct">/* offset: 0x0798 size: 32 bit */</span></td></tr>
<tr name="3218" id="3218">
<td>3218</td><td>        <a id="3218c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3218c27" class="tk">GPDO412_415</a>; <span class="ct">/* offset: 0x079C size: 32 bit */</span></td></tr>
<tr name="3219" id="3219">
<td>3219</td><td>        <a id="3219c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3219c27" class="tk">GPDO416_419</a>; <span class="ct">/* offset: 0x07A0 size: 32 bit */</span></td></tr>
<tr name="3220" id="3220">
<td>3220</td><td>        <a id="3220c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3220c27" class="tk">GPDO420_423</a>; <span class="ct">/* offset: 0x07A4 size: 32 bit */</span></td></tr>
<tr name="3221" id="3221">
<td>3221</td><td>        <a id="3221c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3221c27" class="tk">GPDO424_427</a>; <span class="ct">/* offset: 0x07A8 size: 32 bit */</span></td></tr>
<tr name="3222" id="3222">
<td>3222</td><td>        <a id="3222c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3222c27" class="tk">GPDO428_431</a>; <span class="ct">/* offset: 0x07AC size: 32 bit */</span></td></tr>
<tr name="3223" id="3223">
<td>3223</td><td>        <a id="3223c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3223c27" class="tk">GPDO432_435</a>; <span class="ct">/* offset: 0x07B0 size: 32 bit */</span></td></tr>
<tr name="3224" id="3224">
<td>3224</td><td>        <a id="3224c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3224c27" class="tk">GPDO436_439</a>; <span class="ct">/* offset: 0x07B4 size: 32 bit */</span></td></tr>
<tr name="3225" id="3225">
<td>3225</td><td>        <a id="3225c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3225c27" class="tk">GPDO440_443</a>; <span class="ct">/* offset: 0x07B8 size: 32 bit */</span></td></tr>
<tr name="3226" id="3226">
<td>3226</td><td>        <a id="3226c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3226c27" class="tk">GPDO444_447</a>; <span class="ct">/* offset: 0x07BC size: 32 bit */</span></td></tr>
<tr name="3227" id="3227">
<td>3227</td><td>        <a id="3227c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3227c27" class="tk">GPDO448_451</a>; <span class="ct">/* offset: 0x07C0 size: 32 bit */</span></td></tr>
<tr name="3228" id="3228">
<td>3228</td><td>        <a id="3228c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3228c27" class="tk">GPDO452_455</a>; <span class="ct">/* offset: 0x07C4 size: 32 bit */</span></td></tr>
<tr name="3229" id="3229">
<td>3229</td><td>        <a id="3229c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3229c27" class="tk">GPDO456_459</a>; <span class="ct">/* offset: 0x07C8 size: 32 bit */</span></td></tr>
<tr name="3230" id="3230">
<td>3230</td><td>        <a id="3230c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3230c27" class="tk">GPDO460_463</a>; <span class="ct">/* offset: 0x07CC size: 32 bit */</span></td></tr>
<tr name="3231" id="3231">
<td>3231</td><td>        <a id="3231c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3231c27" class="tk">GPDO464_467</a>; <span class="ct">/* offset: 0x07D0 size: 32 bit */</span></td></tr>
<tr name="3232" id="3232">
<td>3232</td><td>        <a id="3232c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3232c27" class="tk">GPDO468_471</a>; <span class="ct">/* offset: 0x07D4 size: 32 bit */</span></td></tr>
<tr name="3233" id="3233">
<td>3233</td><td>        <a id="3233c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3233c27" class="tk">GPDO472_475</a>; <span class="ct">/* offset: 0x07D8 size: 32 bit */</span></td></tr>
<tr name="3234" id="3234">
<td>3234</td><td>        <a id="3234c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3234c27" class="tk">GPDO476_479</a>; <span class="ct">/* offset: 0x07DC size: 32 bit */</span></td></tr>
<tr name="3235" id="3235">
<td>3235</td><td>        <a id="3235c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3235c27" class="tk">GPDO480_483</a>; <span class="ct">/* offset: 0x07E0 size: 32 bit */</span></td></tr>
<tr name="3236" id="3236">
<td>3236</td><td>        <a id="3236c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3236c27" class="tk">GPDO484_487</a>; <span class="ct">/* offset: 0x07E4 size: 32 bit */</span></td></tr>
<tr name="3237" id="3237">
<td>3237</td><td>        <a id="3237c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3237c27" class="tk">GPDO488_491</a>; <span class="ct">/* offset: 0x07E8 size: 32 bit */</span></td></tr>
<tr name="3238" id="3238">
<td>3238</td><td>        <a id="3238c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3238c27" class="tk">GPDO492_495</a>; <span class="ct">/* offset: 0x07EC size: 32 bit */</span></td></tr>
<tr name="3239" id="3239">
<td>3239</td><td>        <a id="3239c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3239c27" class="tk">GPDO496_499</a>; <span class="ct">/* offset: 0x07F0 size: 32 bit */</span></td></tr>
<tr name="3240" id="3240">
<td>3240</td><td>        <a id="3240c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3240c27" class="tk">GPDO500_503</a>; <span class="ct">/* offset: 0x07F4 size: 32 bit */</span></td></tr>
<tr name="3241" id="3241">
<td>3241</td><td>        <a id="3241c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3241c27" class="tk">GPDO504_507</a>; <span class="ct">/* offset: 0x07F8 size: 32 bit */</span></td></tr>
<tr name="3242" id="3242">
<td>3242</td><td>        <a id="3242c9" class="tk">SIUL_GPDO_32B_tag</a> <a id="3242c27" class="tk">GPDO508_511</a>; <span class="ct">/* offset: 0x07FC size: 32 bit */</span></td></tr>
<tr name="3243" id="3243">
<td>3243</td><td>      <span class="br">}</span>;</td></tr>
<tr name="3244" id="3244">
<td>3244</td><td></td></tr>
<tr name="3245" id="3245">
<td>3245</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="3246" id="3246">
<td>3246</td><td>        <span class="ct">/* GPDO - GPIO Pad Data Output Register */</span></td></tr>
<tr name="3247" id="3247">
<td>3247</td><td>        <a id="3247c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3247c26" class="tk">GPDO0</a>;        <span class="ct">/* offset: 0x0600 size: 8 bit */</span></td></tr>
<tr name="3248" id="3248">
<td>3248</td><td>        <a id="3248c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3248c26" class="tk">GPDO1</a>;        <span class="ct">/* offset: 0x0601 size: 8 bit */</span></td></tr>
<tr name="3249" id="3249">
<td>3249</td><td>        <a id="3249c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3249c26" class="tk">GPDO2</a>;        <span class="ct">/* offset: 0x0602 size: 8 bit */</span></td></tr>
<tr name="3250" id="3250">
<td>3250</td><td>        <a id="3250c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3250c26" class="tk">GPDO3</a>;        <span class="ct">/* offset: 0x0603 size: 8 bit */</span></td></tr>
<tr name="3251" id="3251">
<td>3251</td><td>        <a id="3251c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3251c26" class="tk">GPDO4</a>;        <span class="ct">/* offset: 0x0604 size: 8 bit */</span></td></tr>
<tr name="3252" id="3252">
<td>3252</td><td>        <a id="3252c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3252c26" class="tk">GPDO5</a>;        <span class="ct">/* offset: 0x0605 size: 8 bit */</span></td></tr>
<tr name="3253" id="3253">
<td>3253</td><td>        <a id="3253c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3253c26" class="tk">GPDO6</a>;        <span class="ct">/* offset: 0x0606 size: 8 bit */</span></td></tr>
<tr name="3254" id="3254">
<td>3254</td><td>        <a id="3254c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3254c26" class="tk">GPDO7</a>;        <span class="ct">/* offset: 0x0607 size: 8 bit */</span></td></tr>
<tr name="3255" id="3255">
<td>3255</td><td>        <a id="3255c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3255c26" class="tk">GPDO8</a>;        <span class="ct">/* offset: 0x0608 size: 8 bit */</span></td></tr>
<tr name="3256" id="3256">
<td>3256</td><td>        <a id="3256c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3256c26" class="tk">GPDO9</a>;        <span class="ct">/* offset: 0x0609 size: 8 bit */</span></td></tr>
<tr name="3257" id="3257">
<td>3257</td><td>        <a id="3257c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3257c26" class="tk">GPDO10</a>;       <span class="ct">/* offset: 0x060A size: 8 bit */</span></td></tr>
<tr name="3258" id="3258">
<td>3258</td><td>        <a id="3258c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3258c26" class="tk">GPDO11</a>;       <span class="ct">/* offset: 0x060B size: 8 bit */</span></td></tr>
<tr name="3259" id="3259">
<td>3259</td><td>        <a id="3259c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3259c26" class="tk">GPDO12</a>;       <span class="ct">/* offset: 0x060C size: 8 bit */</span></td></tr>
<tr name="3260" id="3260">
<td>3260</td><td>        <a id="3260c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3260c26" class="tk">GPDO13</a>;       <span class="ct">/* offset: 0x060D size: 8 bit */</span></td></tr>
<tr name="3261" id="3261">
<td>3261</td><td>        <a id="3261c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3261c26" class="tk">GPDO14</a>;       <span class="ct">/* offset: 0x060E size: 8 bit */</span></td></tr>
<tr name="3262" id="3262">
<td>3262</td><td>        <a id="3262c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3262c26" class="tk">GPDO15</a>;       <span class="ct">/* offset: 0x060F size: 8 bit */</span></td></tr>
<tr name="3263" id="3263">
<td>3263</td><td>        <a id="3263c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3263c26" class="tk">GPDO16</a>;       <span class="ct">/* offset: 0x0610 size: 8 bit */</span></td></tr>
<tr name="3264" id="3264">
<td>3264</td><td>        <a id="3264c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3264c26" class="tk">GPDO17</a>;       <span class="ct">/* offset: 0x0611 size: 8 bit */</span></td></tr>
<tr name="3265" id="3265">
<td>3265</td><td>        <a id="3265c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3265c26" class="tk">GPDO18</a>;       <span class="ct">/* offset: 0x0612 size: 8 bit */</span></td></tr>
<tr name="3266" id="3266">
<td>3266</td><td>        <a id="3266c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3266c26" class="tk">GPDO19</a>;       <span class="ct">/* offset: 0x0613 size: 8 bit */</span></td></tr>
<tr name="3267" id="3267">
<td>3267</td><td>        <a id="3267c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3267c26" class="tk">GPDO20</a>;       <span class="ct">/* offset: 0x0614 size: 8 bit */</span></td></tr>
<tr name="3268" id="3268">
<td>3268</td><td>        <a id="3268c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3268c26" class="tk">GPDO21</a>;       <span class="ct">/* offset: 0x0615 size: 8 bit */</span></td></tr>
<tr name="3269" id="3269">
<td>3269</td><td>        <a id="3269c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3269c26" class="tk">GPDO22</a>;       <span class="ct">/* offset: 0x0616 size: 8 bit */</span></td></tr>
<tr name="3270" id="3270">
<td>3270</td><td>        <a id="3270c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3270c26" class="tk">GPDO23</a>;       <span class="ct">/* offset: 0x0617 size: 8 bit */</span></td></tr>
<tr name="3271" id="3271">
<td>3271</td><td>        <a id="3271c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3271c26" class="tk">GPDO24</a>;       <span class="ct">/* offset: 0x0618 size: 8 bit */</span></td></tr>
<tr name="3272" id="3272">
<td>3272</td><td>        <a id="3272c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3272c26" class="tk">GPDO25</a>;       <span class="ct">/* offset: 0x0619 size: 8 bit */</span></td></tr>
<tr name="3273" id="3273">
<td>3273</td><td>        <a id="3273c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3273c26" class="tk">GPDO26</a>;       <span class="ct">/* offset: 0x061A size: 8 bit */</span></td></tr>
<tr name="3274" id="3274">
<td>3274</td><td>        <a id="3274c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3274c26" class="tk">GPDO27</a>;       <span class="ct">/* offset: 0x061B size: 8 bit */</span></td></tr>
<tr name="3275" id="3275">
<td>3275</td><td>        <a id="3275c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3275c26" class="tk">GPDO28</a>;       <span class="ct">/* offset: 0x061C size: 8 bit */</span></td></tr>
<tr name="3276" id="3276">
<td>3276</td><td>        <a id="3276c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3276c26" class="tk">GPDO29</a>;       <span class="ct">/* offset: 0x061D size: 8 bit */</span></td></tr>
<tr name="3277" id="3277">
<td>3277</td><td>        <a id="3277c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3277c26" class="tk">GPDO30</a>;       <span class="ct">/* offset: 0x061E size: 8 bit */</span></td></tr>
<tr name="3278" id="3278">
<td>3278</td><td>        <a id="3278c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3278c26" class="tk">GPDO31</a>;       <span class="ct">/* offset: 0x061F size: 8 bit */</span></td></tr>
<tr name="3279" id="3279">
<td>3279</td><td>        <a id="3279c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3279c26" class="tk">GPDO32</a>;       <span class="ct">/* offset: 0x0620 size: 8 bit */</span></td></tr>
<tr name="3280" id="3280">
<td>3280</td><td>        <a id="3280c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3280c26" class="tk">GPDO33</a>;       <span class="ct">/* offset: 0x0621 size: 8 bit */</span></td></tr>
<tr name="3281" id="3281">
<td>3281</td><td>        <a id="3281c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3281c26" class="tk">GPDO34</a>;       <span class="ct">/* offset: 0x0622 size: 8 bit */</span></td></tr>
<tr name="3282" id="3282">
<td>3282</td><td>        <a id="3282c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3282c26" class="tk">GPDO35</a>;       <span class="ct">/* offset: 0x0623 size: 8 bit */</span></td></tr>
<tr name="3283" id="3283">
<td>3283</td><td>        <a id="3283c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3283c26" class="tk">GPDO36</a>;       <span class="ct">/* offset: 0x0624 size: 8 bit */</span></td></tr>
<tr name="3284" id="3284">
<td>3284</td><td>        <a id="3284c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3284c26" class="tk">GPDO37</a>;       <span class="ct">/* offset: 0x0625 size: 8 bit */</span></td></tr>
<tr name="3285" id="3285">
<td>3285</td><td>        <a id="3285c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3285c26" class="tk">GPDO38</a>;       <span class="ct">/* offset: 0x0626 size: 8 bit */</span></td></tr>
<tr name="3286" id="3286">
<td>3286</td><td>        <a id="3286c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3286c26" class="tk">GPDO39</a>;       <span class="ct">/* offset: 0x0627 size: 8 bit */</span></td></tr>
<tr name="3287" id="3287">
<td>3287</td><td>        <a id="3287c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3287c26" class="tk">GPDO40</a>;       <span class="ct">/* offset: 0x0628 size: 8 bit */</span></td></tr>
<tr name="3288" id="3288">
<td>3288</td><td>        <a id="3288c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3288c26" class="tk">GPDO41</a>;       <span class="ct">/* offset: 0x0629 size: 8 bit */</span></td></tr>
<tr name="3289" id="3289">
<td>3289</td><td>        <a id="3289c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3289c26" class="tk">GPDO42</a>;       <span class="ct">/* offset: 0x062A size: 8 bit */</span></td></tr>
<tr name="3290" id="3290">
<td>3290</td><td>        <a id="3290c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3290c26" class="tk">GPDO43</a>;       <span class="ct">/* offset: 0x062B size: 8 bit */</span></td></tr>
<tr name="3291" id="3291">
<td>3291</td><td>        <a id="3291c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3291c26" class="tk">GPDO44</a>;       <span class="ct">/* offset: 0x062C size: 8 bit */</span></td></tr>
<tr name="3292" id="3292">
<td>3292</td><td>        <a id="3292c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3292c26" class="tk">GPDO45</a>;       <span class="ct">/* offset: 0x062D size: 8 bit */</span></td></tr>
<tr name="3293" id="3293">
<td>3293</td><td>        <a id="3293c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3293c26" class="tk">GPDO46</a>;       <span class="ct">/* offset: 0x062E size: 8 bit */</span></td></tr>
<tr name="3294" id="3294">
<td>3294</td><td>        <a id="3294c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3294c26" class="tk">GPDO47</a>;       <span class="ct">/* offset: 0x062F size: 8 bit */</span></td></tr>
<tr name="3295" id="3295">
<td>3295</td><td>        <a id="3295c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3295c26" class="tk">GPDO48</a>;       <span class="ct">/* offset: 0x0630 size: 8 bit */</span></td></tr>
<tr name="3296" id="3296">
<td>3296</td><td>        <a id="3296c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3296c26" class="tk">GPDO49</a>;       <span class="ct">/* offset: 0x0631 size: 8 bit */</span></td></tr>
<tr name="3297" id="3297">
<td>3297</td><td>        <a id="3297c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3297c26" class="tk">GPDO50</a>;       <span class="ct">/* offset: 0x0632 size: 8 bit */</span></td></tr>
<tr name="3298" id="3298">
<td>3298</td><td>        <a id="3298c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3298c26" class="tk">GPDO51</a>;       <span class="ct">/* offset: 0x0633 size: 8 bit */</span></td></tr>
<tr name="3299" id="3299">
<td>3299</td><td>        <a id="3299c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3299c26" class="tk">GPDO52</a>;       <span class="ct">/* offset: 0x0634 size: 8 bit */</span></td></tr>
<tr name="3300" id="3300">
<td>3300</td><td>        <a id="3300c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3300c26" class="tk">GPDO53</a>;       <span class="ct">/* offset: 0x0635 size: 8 bit */</span></td></tr>
<tr name="3301" id="3301">
<td>3301</td><td>        <a id="3301c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3301c26" class="tk">GPDO54</a>;       <span class="ct">/* offset: 0x0636 size: 8 bit */</span></td></tr>
<tr name="3302" id="3302">
<td>3302</td><td>        <a id="3302c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3302c26" class="tk">GPDO55</a>;       <span class="ct">/* offset: 0x0637 size: 8 bit */</span></td></tr>
<tr name="3303" id="3303">
<td>3303</td><td>        <a id="3303c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3303c26" class="tk">GPDO56</a>;       <span class="ct">/* offset: 0x0638 size: 8 bit */</span></td></tr>
<tr name="3304" id="3304">
<td>3304</td><td>        <a id="3304c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3304c26" class="tk">GPDO57</a>;       <span class="ct">/* offset: 0x0639 size: 8 bit */</span></td></tr>
<tr name="3305" id="3305">
<td>3305</td><td>        <a id="3305c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3305c26" class="tk">GPDO58</a>;       <span class="ct">/* offset: 0x063A size: 8 bit */</span></td></tr>
<tr name="3306" id="3306">
<td>3306</td><td>        <a id="3306c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3306c26" class="tk">GPDO59</a>;       <span class="ct">/* offset: 0x063B size: 8 bit */</span></td></tr>
<tr name="3307" id="3307">
<td>3307</td><td>        <a id="3307c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3307c26" class="tk">GPDO60</a>;       <span class="ct">/* offset: 0x063C size: 8 bit */</span></td></tr>
<tr name="3308" id="3308">
<td>3308</td><td>        <a id="3308c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3308c26" class="tk">GPDO61</a>;       <span class="ct">/* offset: 0x063D size: 8 bit */</span></td></tr>
<tr name="3309" id="3309">
<td>3309</td><td>        <a id="3309c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3309c26" class="tk">GPDO62</a>;       <span class="ct">/* offset: 0x063E size: 8 bit */</span></td></tr>
<tr name="3310" id="3310">
<td>3310</td><td>        <a id="3310c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3310c26" class="tk">GPDO63</a>;       <span class="ct">/* offset: 0x063F size: 8 bit */</span></td></tr>
<tr name="3311" id="3311">
<td>3311</td><td>        <a id="3311c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3311c26" class="tk">GPDO64</a>;       <span class="ct">/* offset: 0x0640 size: 8 bit */</span></td></tr>
<tr name="3312" id="3312">
<td>3312</td><td>        <a id="3312c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3312c26" class="tk">GPDO65</a>;       <span class="ct">/* offset: 0x0641 size: 8 bit */</span></td></tr>
<tr name="3313" id="3313">
<td>3313</td><td>        <a id="3313c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3313c26" class="tk">GPDO66</a>;       <span class="ct">/* offset: 0x0642 size: 8 bit */</span></td></tr>
<tr name="3314" id="3314">
<td>3314</td><td>        <a id="3314c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3314c26" class="tk">GPDO67</a>;       <span class="ct">/* offset: 0x0643 size: 8 bit */</span></td></tr>
<tr name="3315" id="3315">
<td>3315</td><td>        <a id="3315c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3315c26" class="tk">GPDO68</a>;       <span class="ct">/* offset: 0x0644 size: 8 bit */</span></td></tr>
<tr name="3316" id="3316">
<td>3316</td><td>        <a id="3316c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3316c26" class="tk">GPDO69</a>;       <span class="ct">/* offset: 0x0645 size: 8 bit */</span></td></tr>
<tr name="3317" id="3317">
<td>3317</td><td>        <a id="3317c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3317c26" class="tk">GPDO70</a>;       <span class="ct">/* offset: 0x0646 size: 8 bit */</span></td></tr>
<tr name="3318" id="3318">
<td>3318</td><td>        <a id="3318c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3318c26" class="tk">GPDO71</a>;       <span class="ct">/* offset: 0x0647 size: 8 bit */</span></td></tr>
<tr name="3319" id="3319">
<td>3319</td><td>        <a id="3319c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3319c26" class="tk">GPDO72</a>;       <span class="ct">/* offset: 0x0648 size: 8 bit */</span></td></tr>
<tr name="3320" id="3320">
<td>3320</td><td>        <a id="3320c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3320c26" class="tk">GPDO73</a>;       <span class="ct">/* offset: 0x0649 size: 8 bit */</span></td></tr>
<tr name="3321" id="3321">
<td>3321</td><td>        <a id="3321c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3321c26" class="tk">GPDO74</a>;       <span class="ct">/* offset: 0x064A size: 8 bit */</span></td></tr>
<tr name="3322" id="3322">
<td>3322</td><td>        <a id="3322c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3322c26" class="tk">GPDO75</a>;       <span class="ct">/* offset: 0x064B size: 8 bit */</span></td></tr>
<tr name="3323" id="3323">
<td>3323</td><td>        <a id="3323c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3323c26" class="tk">GPDO76</a>;       <span class="ct">/* offset: 0x064C size: 8 bit */</span></td></tr>
<tr name="3324" id="3324">
<td>3324</td><td>        <a id="3324c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3324c26" class="tk">GPDO77</a>;       <span class="ct">/* offset: 0x064D size: 8 bit */</span></td></tr>
<tr name="3325" id="3325">
<td>3325</td><td>        <a id="3325c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3325c26" class="tk">GPDO78</a>;       <span class="ct">/* offset: 0x064E size: 8 bit */</span></td></tr>
<tr name="3326" id="3326">
<td>3326</td><td>        <a id="3326c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3326c26" class="tk">GPDO79</a>;       <span class="ct">/* offset: 0x064F size: 8 bit */</span></td></tr>
<tr name="3327" id="3327">
<td>3327</td><td>        <a id="3327c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3327c26" class="tk">GPDO80</a>;       <span class="ct">/* offset: 0x0650 size: 8 bit */</span></td></tr>
<tr name="3328" id="3328">
<td>3328</td><td>        <a id="3328c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3328c26" class="tk">GPDO81</a>;       <span class="ct">/* offset: 0x0651 size: 8 bit */</span></td></tr>
<tr name="3329" id="3329">
<td>3329</td><td>        <a id="3329c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3329c26" class="tk">GPDO82</a>;       <span class="ct">/* offset: 0x0652 size: 8 bit */</span></td></tr>
<tr name="3330" id="3330">
<td>3330</td><td>        <a id="3330c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3330c26" class="tk">GPDO83</a>;       <span class="ct">/* offset: 0x0653 size: 8 bit */</span></td></tr>
<tr name="3331" id="3331">
<td>3331</td><td>        <a id="3331c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3331c26" class="tk">GPDO84</a>;       <span class="ct">/* offset: 0x0654 size: 8 bit */</span></td></tr>
<tr name="3332" id="3332">
<td>3332</td><td>        <a id="3332c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3332c26" class="tk">GPDO85</a>;       <span class="ct">/* offset: 0x0655 size: 8 bit */</span></td></tr>
<tr name="3333" id="3333">
<td>3333</td><td>        <a id="3333c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3333c26" class="tk">GPDO86</a>;       <span class="ct">/* offset: 0x0656 size: 8 bit */</span></td></tr>
<tr name="3334" id="3334">
<td>3334</td><td>        <a id="3334c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3334c26" class="tk">GPDO87</a>;       <span class="ct">/* offset: 0x0657 size: 8 bit */</span></td></tr>
<tr name="3335" id="3335">
<td>3335</td><td>        <a id="3335c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3335c26" class="tk">GPDO88</a>;       <span class="ct">/* offset: 0x0658 size: 8 bit */</span></td></tr>
<tr name="3336" id="3336">
<td>3336</td><td>        <a id="3336c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3336c26" class="tk">GPDO89</a>;       <span class="ct">/* offset: 0x0659 size: 8 bit */</span></td></tr>
<tr name="3337" id="3337">
<td>3337</td><td>        <a id="3337c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3337c26" class="tk">GPDO90</a>;       <span class="ct">/* offset: 0x065A size: 8 bit */</span></td></tr>
<tr name="3338" id="3338">
<td>3338</td><td>        <a id="3338c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3338c26" class="tk">GPDO91</a>;       <span class="ct">/* offset: 0x065B size: 8 bit */</span></td></tr>
<tr name="3339" id="3339">
<td>3339</td><td>        <a id="3339c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3339c26" class="tk">GPDO92</a>;       <span class="ct">/* offset: 0x065C size: 8 bit */</span></td></tr>
<tr name="3340" id="3340">
<td>3340</td><td>        <a id="3340c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3340c26" class="tk">GPDO93</a>;       <span class="ct">/* offset: 0x065D size: 8 bit */</span></td></tr>
<tr name="3341" id="3341">
<td>3341</td><td>        <a id="3341c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3341c26" class="tk">GPDO94</a>;       <span class="ct">/* offset: 0x065E size: 8 bit */</span></td></tr>
<tr name="3342" id="3342">
<td>3342</td><td>        <a id="3342c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3342c26" class="tk">GPDO95</a>;       <span class="ct">/* offset: 0x065F size: 8 bit */</span></td></tr>
<tr name="3343" id="3343">
<td>3343</td><td>        <a id="3343c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3343c26" class="tk">GPDO96</a>;       <span class="ct">/* offset: 0x0660 size: 8 bit */</span></td></tr>
<tr name="3344" id="3344">
<td>3344</td><td>        <a id="3344c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3344c26" class="tk">GPDO97</a>;       <span class="ct">/* offset: 0x0661 size: 8 bit */</span></td></tr>
<tr name="3345" id="3345">
<td>3345</td><td>        <a id="3345c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3345c26" class="tk">GPDO98</a>;       <span class="ct">/* offset: 0x0662 size: 8 bit */</span></td></tr>
<tr name="3346" id="3346">
<td>3346</td><td>        <a id="3346c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3346c26" class="tk">GPDO99</a>;       <span class="ct">/* offset: 0x0663 size: 8 bit */</span></td></tr>
<tr name="3347" id="3347">
<td>3347</td><td>        <a id="3347c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3347c26" class="tk">GPDO100</a>;      <span class="ct">/* offset: 0x0664 size: 8 bit */</span></td></tr>
<tr name="3348" id="3348">
<td>3348</td><td>        <a id="3348c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3348c26" class="tk">GPDO101</a>;      <span class="ct">/* offset: 0x0665 size: 8 bit */</span></td></tr>
<tr name="3349" id="3349">
<td>3349</td><td>        <a id="3349c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3349c26" class="tk">GPDO102</a>;      <span class="ct">/* offset: 0x0666 size: 8 bit */</span></td></tr>
<tr name="3350" id="3350">
<td>3350</td><td>        <a id="3350c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3350c26" class="tk">GPDO103</a>;      <span class="ct">/* offset: 0x0667 size: 8 bit */</span></td></tr>
<tr name="3351" id="3351">
<td>3351</td><td>        <a id="3351c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3351c26" class="tk">GPDO104</a>;      <span class="ct">/* offset: 0x0668 size: 8 bit */</span></td></tr>
<tr name="3352" id="3352">
<td>3352</td><td>        <a id="3352c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3352c26" class="tk">GPDO105</a>;      <span class="ct">/* offset: 0x0669 size: 8 bit */</span></td></tr>
<tr name="3353" id="3353">
<td>3353</td><td>        <a id="3353c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3353c26" class="tk">GPDO106</a>;      <span class="ct">/* offset: 0x066A size: 8 bit */</span></td></tr>
<tr name="3354" id="3354">
<td>3354</td><td>        <a id="3354c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3354c26" class="tk">GPDO107</a>;      <span class="ct">/* offset: 0x066B size: 8 bit */</span></td></tr>
<tr name="3355" id="3355">
<td>3355</td><td>        <a id="3355c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3355c26" class="tk">GPDO108</a>;      <span class="ct">/* offset: 0x066C size: 8 bit */</span></td></tr>
<tr name="3356" id="3356">
<td>3356</td><td>        <a id="3356c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3356c26" class="tk">GPDO109</a>;      <span class="ct">/* offset: 0x066D size: 8 bit */</span></td></tr>
<tr name="3357" id="3357">
<td>3357</td><td>        <a id="3357c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3357c26" class="tk">GPDO110</a>;      <span class="ct">/* offset: 0x066E size: 8 bit */</span></td></tr>
<tr name="3358" id="3358">
<td>3358</td><td>        <a id="3358c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3358c26" class="tk">GPDO111</a>;      <span class="ct">/* offset: 0x066F size: 8 bit */</span></td></tr>
<tr name="3359" id="3359">
<td>3359</td><td>        <a id="3359c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3359c26" class="tk">GPDO112</a>;      <span class="ct">/* offset: 0x0670 size: 8 bit */</span></td></tr>
<tr name="3360" id="3360">
<td>3360</td><td>        <a id="3360c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3360c26" class="tk">GPDO113</a>;      <span class="ct">/* offset: 0x0671 size: 8 bit */</span></td></tr>
<tr name="3361" id="3361">
<td>3361</td><td>        <a id="3361c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3361c26" class="tk">GPDO114</a>;      <span class="ct">/* offset: 0x0672 size: 8 bit */</span></td></tr>
<tr name="3362" id="3362">
<td>3362</td><td>        <a id="3362c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3362c26" class="tk">GPDO115</a>;      <span class="ct">/* offset: 0x0673 size: 8 bit */</span></td></tr>
<tr name="3363" id="3363">
<td>3363</td><td>        <a id="3363c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3363c26" class="tk">GPDO116</a>;      <span class="ct">/* offset: 0x0674 size: 8 bit */</span></td></tr>
<tr name="3364" id="3364">
<td>3364</td><td>        <a id="3364c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3364c26" class="tk">GPDO117</a>;      <span class="ct">/* offset: 0x0675 size: 8 bit */</span></td></tr>
<tr name="3365" id="3365">
<td>3365</td><td>        <a id="3365c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3365c26" class="tk">GPDO118</a>;      <span class="ct">/* offset: 0x0676 size: 8 bit */</span></td></tr>
<tr name="3366" id="3366">
<td>3366</td><td>        <a id="3366c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3366c26" class="tk">GPDO119</a>;      <span class="ct">/* offset: 0x0677 size: 8 bit */</span></td></tr>
<tr name="3367" id="3367">
<td>3367</td><td>        <a id="3367c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3367c26" class="tk">GPDO120</a>;      <span class="ct">/* offset: 0x0678 size: 8 bit */</span></td></tr>
<tr name="3368" id="3368">
<td>3368</td><td>        <a id="3368c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3368c26" class="tk">GPDO121</a>;      <span class="ct">/* offset: 0x0679 size: 8 bit */</span></td></tr>
<tr name="3369" id="3369">
<td>3369</td><td>        <a id="3369c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3369c26" class="tk">GPDO122</a>;      <span class="ct">/* offset: 0x067A size: 8 bit */</span></td></tr>
<tr name="3370" id="3370">
<td>3370</td><td>        <a id="3370c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3370c26" class="tk">GPDO123</a>;      <span class="ct">/* offset: 0x067B size: 8 bit */</span></td></tr>
<tr name="3371" id="3371">
<td>3371</td><td>        <a id="3371c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3371c26" class="tk">GPDO124</a>;      <span class="ct">/* offset: 0x067C size: 8 bit */</span></td></tr>
<tr name="3372" id="3372">
<td>3372</td><td>        <a id="3372c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3372c26" class="tk">GPDO125</a>;      <span class="ct">/* offset: 0x067D size: 8 bit */</span></td></tr>
<tr name="3373" id="3373">
<td>3373</td><td>        <a id="3373c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3373c26" class="tk">GPDO126</a>;      <span class="ct">/* offset: 0x067E size: 8 bit */</span></td></tr>
<tr name="3374" id="3374">
<td>3374</td><td>        <a id="3374c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3374c26" class="tk">GPDO127</a>;      <span class="ct">/* offset: 0x067F size: 8 bit */</span></td></tr>
<tr name="3375" id="3375">
<td>3375</td><td>        <a id="3375c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3375c26" class="tk">GPDO128</a>;      <span class="ct">/* offset: 0x0680 size: 8 bit */</span></td></tr>
<tr name="3376" id="3376">
<td>3376</td><td>        <a id="3376c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3376c26" class="tk">GPDO129</a>;      <span class="ct">/* offset: 0x0681 size: 8 bit */</span></td></tr>
<tr name="3377" id="3377">
<td>3377</td><td>        <a id="3377c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3377c26" class="tk">GPDO130</a>;      <span class="ct">/* offset: 0x0682 size: 8 bit */</span></td></tr>
<tr name="3378" id="3378">
<td>3378</td><td>        <a id="3378c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3378c26" class="tk">GPDO131</a>;      <span class="ct">/* offset: 0x0683 size: 8 bit */</span></td></tr>
<tr name="3379" id="3379">
<td>3379</td><td>        <a id="3379c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3379c26" class="tk">GPDO132</a>;      <span class="ct">/* offset: 0x0684 size: 8 bit */</span></td></tr>
<tr name="3380" id="3380">
<td>3380</td><td>        <a id="3380c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3380c26" class="tk">GPDO133</a>;      <span class="ct">/* offset: 0x0685 size: 8 bit */</span></td></tr>
<tr name="3381" id="3381">
<td>3381</td><td>        <a id="3381c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3381c26" class="tk">GPDO134</a>;      <span class="ct">/* offset: 0x0686 size: 8 bit */</span></td></tr>
<tr name="3382" id="3382">
<td>3382</td><td>        <a id="3382c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3382c26" class="tk">GPDO135</a>;      <span class="ct">/* offset: 0x0687 size: 8 bit */</span></td></tr>
<tr name="3383" id="3383">
<td>3383</td><td>        <a id="3383c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3383c26" class="tk">GPDO136</a>;      <span class="ct">/* offset: 0x0688 size: 8 bit */</span></td></tr>
<tr name="3384" id="3384">
<td>3384</td><td>        <a id="3384c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3384c26" class="tk">GPDO137</a>;      <span class="ct">/* offset: 0x0689 size: 8 bit */</span></td></tr>
<tr name="3385" id="3385">
<td>3385</td><td>        <a id="3385c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3385c26" class="tk">GPDO138</a>;      <span class="ct">/* offset: 0x068A size: 8 bit */</span></td></tr>
<tr name="3386" id="3386">
<td>3386</td><td>        <a id="3386c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3386c26" class="tk">GPDO139</a>;      <span class="ct">/* offset: 0x068B size: 8 bit */</span></td></tr>
<tr name="3387" id="3387">
<td>3387</td><td>        <a id="3387c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3387c26" class="tk">GPDO140</a>;      <span class="ct">/* offset: 0x068C size: 8 bit */</span></td></tr>
<tr name="3388" id="3388">
<td>3388</td><td>        <a id="3388c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3388c26" class="tk">GPDO141</a>;      <span class="ct">/* offset: 0x068D size: 8 bit */</span></td></tr>
<tr name="3389" id="3389">
<td>3389</td><td>        <a id="3389c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3389c26" class="tk">GPDO142</a>;      <span class="ct">/* offset: 0x068E size: 8 bit */</span></td></tr>
<tr name="3390" id="3390">
<td>3390</td><td>        <a id="3390c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3390c26" class="tk">GPDO143</a>;      <span class="ct">/* offset: 0x068F size: 8 bit */</span></td></tr>
<tr name="3391" id="3391">
<td>3391</td><td>        <a id="3391c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3391c26" class="tk">GPDO144</a>;      <span class="ct">/* offset: 0x0690 size: 8 bit */</span></td></tr>
<tr name="3392" id="3392">
<td>3392</td><td>        <a id="3392c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3392c26" class="tk">GPDO145</a>;      <span class="ct">/* offset: 0x0691 size: 8 bit */</span></td></tr>
<tr name="3393" id="3393">
<td>3393</td><td>        <a id="3393c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3393c26" class="tk">GPDO146</a>;      <span class="ct">/* offset: 0x0692 size: 8 bit */</span></td></tr>
<tr name="3394" id="3394">
<td>3394</td><td>        <a id="3394c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3394c26" class="tk">GPDO147</a>;      <span class="ct">/* offset: 0x0693 size: 8 bit */</span></td></tr>
<tr name="3395" id="3395">
<td>3395</td><td>        <a id="3395c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3395c26" class="tk">GPDO148</a>;      <span class="ct">/* offset: 0x0694 size: 8 bit */</span></td></tr>
<tr name="3396" id="3396">
<td>3396</td><td>        <a id="3396c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3396c26" class="tk">GPDO149</a>;      <span class="ct">/* offset: 0x0695 size: 8 bit */</span></td></tr>
<tr name="3397" id="3397">
<td>3397</td><td>        <a id="3397c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3397c26" class="tk">GPDO150</a>;      <span class="ct">/* offset: 0x0696 size: 8 bit */</span></td></tr>
<tr name="3398" id="3398">
<td>3398</td><td>        <a id="3398c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3398c26" class="tk">GPDO151</a>;      <span class="ct">/* offset: 0x0697 size: 8 bit */</span></td></tr>
<tr name="3399" id="3399">
<td>3399</td><td>        <a id="3399c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3399c26" class="tk">GPDO152</a>;      <span class="ct">/* offset: 0x0698 size: 8 bit */</span></td></tr>
<tr name="3400" id="3400">
<td>3400</td><td>        <a id="3400c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3400c26" class="tk">GPDO153</a>;      <span class="ct">/* offset: 0x0699 size: 8 bit */</span></td></tr>
<tr name="3401" id="3401">
<td>3401</td><td>        <a id="3401c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3401c26" class="tk">GPDO154</a>;      <span class="ct">/* offset: 0x069A size: 8 bit */</span></td></tr>
<tr name="3402" id="3402">
<td>3402</td><td>        <a id="3402c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3402c26" class="tk">GPDO155</a>;      <span class="ct">/* offset: 0x069B size: 8 bit */</span></td></tr>
<tr name="3403" id="3403">
<td>3403</td><td>        <a id="3403c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3403c26" class="tk">GPDO156</a>;      <span class="ct">/* offset: 0x069C size: 8 bit */</span></td></tr>
<tr name="3404" id="3404">
<td>3404</td><td>        <a id="3404c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3404c26" class="tk">GPDO157</a>;      <span class="ct">/* offset: 0x069D size: 8 bit */</span></td></tr>
<tr name="3405" id="3405">
<td>3405</td><td>        <a id="3405c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3405c26" class="tk">GPDO158</a>;      <span class="ct">/* offset: 0x069E size: 8 bit */</span></td></tr>
<tr name="3406" id="3406">
<td>3406</td><td>        <a id="3406c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3406c26" class="tk">GPDO159</a>;      <span class="ct">/* offset: 0x069F size: 8 bit */</span></td></tr>
<tr name="3407" id="3407">
<td>3407</td><td>        <a id="3407c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3407c26" class="tk">GPDO160</a>;      <span class="ct">/* offset: 0x06A0 size: 8 bit */</span></td></tr>
<tr name="3408" id="3408">
<td>3408</td><td>        <a id="3408c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3408c26" class="tk">GPDO161</a>;      <span class="ct">/* offset: 0x06A1 size: 8 bit */</span></td></tr>
<tr name="3409" id="3409">
<td>3409</td><td>        <a id="3409c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3409c26" class="tk">GPDO162</a>;      <span class="ct">/* offset: 0x06A2 size: 8 bit */</span></td></tr>
<tr name="3410" id="3410">
<td>3410</td><td>        <a id="3410c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3410c26" class="tk">GPDO163</a>;      <span class="ct">/* offset: 0x06A3 size: 8 bit */</span></td></tr>
<tr name="3411" id="3411">
<td>3411</td><td>        <a id="3411c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3411c26" class="tk">GPDO164</a>;      <span class="ct">/* offset: 0x06A4 size: 8 bit */</span></td></tr>
<tr name="3412" id="3412">
<td>3412</td><td>        <a id="3412c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3412c26" class="tk">GPDO165</a>;      <span class="ct">/* offset: 0x06A5 size: 8 bit */</span></td></tr>
<tr name="3413" id="3413">
<td>3413</td><td>        <a id="3413c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3413c26" class="tk">GPDO166</a>;      <span class="ct">/* offset: 0x06A6 size: 8 bit */</span></td></tr>
<tr name="3414" id="3414">
<td>3414</td><td>        <a id="3414c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3414c26" class="tk">GPDO167</a>;      <span class="ct">/* offset: 0x06A7 size: 8 bit */</span></td></tr>
<tr name="3415" id="3415">
<td>3415</td><td>        <a id="3415c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3415c26" class="tk">GPDO168</a>;      <span class="ct">/* offset: 0x06A8 size: 8 bit */</span></td></tr>
<tr name="3416" id="3416">
<td>3416</td><td>        <a id="3416c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3416c26" class="tk">GPDO169</a>;      <span class="ct">/* offset: 0x06A9 size: 8 bit */</span></td></tr>
<tr name="3417" id="3417">
<td>3417</td><td>        <a id="3417c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3417c26" class="tk">GPDO170</a>;      <span class="ct">/* offset: 0x06AA size: 8 bit */</span></td></tr>
<tr name="3418" id="3418">
<td>3418</td><td>        <a id="3418c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3418c26" class="tk">GPDO171</a>;      <span class="ct">/* offset: 0x06AB size: 8 bit */</span></td></tr>
<tr name="3419" id="3419">
<td>3419</td><td>        <a id="3419c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3419c26" class="tk">GPDO172</a>;      <span class="ct">/* offset: 0x06AC size: 8 bit */</span></td></tr>
<tr name="3420" id="3420">
<td>3420</td><td>        <a id="3420c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3420c26" class="tk">GPDO173</a>;      <span class="ct">/* offset: 0x06AD size: 8 bit */</span></td></tr>
<tr name="3421" id="3421">
<td>3421</td><td>        <a id="3421c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3421c26" class="tk">GPDO174</a>;      <span class="ct">/* offset: 0x06AE size: 8 bit */</span></td></tr>
<tr name="3422" id="3422">
<td>3422</td><td>        <a id="3422c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3422c26" class="tk">GPDO175</a>;      <span class="ct">/* offset: 0x06AF size: 8 bit */</span></td></tr>
<tr name="3423" id="3423">
<td>3423</td><td>        <a id="3423c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3423c26" class="tk">GPDO176</a>;      <span class="ct">/* offset: 0x06B0 size: 8 bit */</span></td></tr>
<tr name="3424" id="3424">
<td>3424</td><td>        <a id="3424c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3424c26" class="tk">GPDO177</a>;      <span class="ct">/* offset: 0x06B1 size: 8 bit */</span></td></tr>
<tr name="3425" id="3425">
<td>3425</td><td>        <a id="3425c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3425c26" class="tk">GPDO178</a>;      <span class="ct">/* offset: 0x06B2 size: 8 bit */</span></td></tr>
<tr name="3426" id="3426">
<td>3426</td><td>        <a id="3426c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3426c26" class="tk">GPDO179</a>;      <span class="ct">/* offset: 0x06B3 size: 8 bit */</span></td></tr>
<tr name="3427" id="3427">
<td>3427</td><td>        <a id="3427c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3427c26" class="tk">GPDO180</a>;      <span class="ct">/* offset: 0x06B4 size: 8 bit */</span></td></tr>
<tr name="3428" id="3428">
<td>3428</td><td>        <a id="3428c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3428c26" class="tk">GPDO181</a>;      <span class="ct">/* offset: 0x06B5 size: 8 bit */</span></td></tr>
<tr name="3429" id="3429">
<td>3429</td><td>        <a id="3429c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3429c26" class="tk">GPDO182</a>;      <span class="ct">/* offset: 0x06B6 size: 8 bit */</span></td></tr>
<tr name="3430" id="3430">
<td>3430</td><td>        <a id="3430c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3430c26" class="tk">GPDO183</a>;      <span class="ct">/* offset: 0x06B7 size: 8 bit */</span></td></tr>
<tr name="3431" id="3431">
<td>3431</td><td>        <a id="3431c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3431c26" class="tk">GPDO184</a>;      <span class="ct">/* offset: 0x06B8 size: 8 bit */</span></td></tr>
<tr name="3432" id="3432">
<td>3432</td><td>        <a id="3432c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3432c26" class="tk">GPDO185</a>;      <span class="ct">/* offset: 0x06B9 size: 8 bit */</span></td></tr>
<tr name="3433" id="3433">
<td>3433</td><td>        <a id="3433c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3433c26" class="tk">GPDO186</a>;      <span class="ct">/* offset: 0x06BA size: 8 bit */</span></td></tr>
<tr name="3434" id="3434">
<td>3434</td><td>        <a id="3434c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3434c26" class="tk">GPDO187</a>;      <span class="ct">/* offset: 0x06BB size: 8 bit */</span></td></tr>
<tr name="3435" id="3435">
<td>3435</td><td>        <a id="3435c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3435c26" class="tk">GPDO188</a>;      <span class="ct">/* offset: 0x06BC size: 8 bit */</span></td></tr>
<tr name="3436" id="3436">
<td>3436</td><td>        <a id="3436c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3436c26" class="tk">GPDO189</a>;      <span class="ct">/* offset: 0x06BD size: 8 bit */</span></td></tr>
<tr name="3437" id="3437">
<td>3437</td><td>        <a id="3437c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3437c26" class="tk">GPDO190</a>;      <span class="ct">/* offset: 0x06BE size: 8 bit */</span></td></tr>
<tr name="3438" id="3438">
<td>3438</td><td>        <a id="3438c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3438c26" class="tk">GPDO191</a>;      <span class="ct">/* offset: 0x06BF size: 8 bit */</span></td></tr>
<tr name="3439" id="3439">
<td>3439</td><td>        <a id="3439c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3439c26" class="tk">GPDO192</a>;      <span class="ct">/* offset: 0x06C0 size: 8 bit */</span></td></tr>
<tr name="3440" id="3440">
<td>3440</td><td>        <a id="3440c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3440c26" class="tk">GPDO193</a>;      <span class="ct">/* offset: 0x06C1 size: 8 bit */</span></td></tr>
<tr name="3441" id="3441">
<td>3441</td><td>        <a id="3441c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3441c26" class="tk">GPDO194</a>;      <span class="ct">/* offset: 0x06C2 size: 8 bit */</span></td></tr>
<tr name="3442" id="3442">
<td>3442</td><td>        <a id="3442c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3442c26" class="tk">GPDO195</a>;      <span class="ct">/* offset: 0x06C3 size: 8 bit */</span></td></tr>
<tr name="3443" id="3443">
<td>3443</td><td>        <a id="3443c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3443c26" class="tk">GPDO196</a>;      <span class="ct">/* offset: 0x06C4 size: 8 bit */</span></td></tr>
<tr name="3444" id="3444">
<td>3444</td><td>        <a id="3444c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3444c26" class="tk">GPDO197</a>;      <span class="ct">/* offset: 0x06C5 size: 8 bit */</span></td></tr>
<tr name="3445" id="3445">
<td>3445</td><td>        <a id="3445c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3445c26" class="tk">GPDO198</a>;      <span class="ct">/* offset: 0x06C6 size: 8 bit */</span></td></tr>
<tr name="3446" id="3446">
<td>3446</td><td>        <a id="3446c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3446c26" class="tk">GPDO199</a>;      <span class="ct">/* offset: 0x06C7 size: 8 bit */</span></td></tr>
<tr name="3447" id="3447">
<td>3447</td><td>        <a id="3447c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3447c26" class="tk">GPDO200</a>;      <span class="ct">/* offset: 0x06C8 size: 8 bit */</span></td></tr>
<tr name="3448" id="3448">
<td>3448</td><td>        <a id="3448c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3448c26" class="tk">GPDO201</a>;      <span class="ct">/* offset: 0x06C9 size: 8 bit */</span></td></tr>
<tr name="3449" id="3449">
<td>3449</td><td>        <a id="3449c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3449c26" class="tk">GPDO202</a>;      <span class="ct">/* offset: 0x06CA size: 8 bit */</span></td></tr>
<tr name="3450" id="3450">
<td>3450</td><td>        <a id="3450c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3450c26" class="tk">GPDO203</a>;      <span class="ct">/* offset: 0x06CB size: 8 bit */</span></td></tr>
<tr name="3451" id="3451">
<td>3451</td><td>        <a id="3451c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3451c26" class="tk">GPDO204</a>;      <span class="ct">/* offset: 0x06CC size: 8 bit */</span></td></tr>
<tr name="3452" id="3452">
<td>3452</td><td>        <a id="3452c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3452c26" class="tk">GPDO205</a>;      <span class="ct">/* offset: 0x06CD size: 8 bit */</span></td></tr>
<tr name="3453" id="3453">
<td>3453</td><td>        <a id="3453c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3453c26" class="tk">GPDO206</a>;      <span class="ct">/* offset: 0x06CE size: 8 bit */</span></td></tr>
<tr name="3454" id="3454">
<td>3454</td><td>        <a id="3454c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3454c26" class="tk">GPDO207</a>;      <span class="ct">/* offset: 0x06CF size: 8 bit */</span></td></tr>
<tr name="3455" id="3455">
<td>3455</td><td>        <a id="3455c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3455c26" class="tk">GPDO208</a>;      <span class="ct">/* offset: 0x06D0 size: 8 bit */</span></td></tr>
<tr name="3456" id="3456">
<td>3456</td><td>        <a id="3456c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3456c26" class="tk">GPDO209</a>;      <span class="ct">/* offset: 0x06D1 size: 8 bit */</span></td></tr>
<tr name="3457" id="3457">
<td>3457</td><td>        <a id="3457c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3457c26" class="tk">GPDO210</a>;      <span class="ct">/* offset: 0x06D2 size: 8 bit */</span></td></tr>
<tr name="3458" id="3458">
<td>3458</td><td>        <a id="3458c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3458c26" class="tk">GPDO211</a>;      <span class="ct">/* offset: 0x06D3 size: 8 bit */</span></td></tr>
<tr name="3459" id="3459">
<td>3459</td><td>        <a id="3459c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3459c26" class="tk">GPDO212</a>;      <span class="ct">/* offset: 0x06D4 size: 8 bit */</span></td></tr>
<tr name="3460" id="3460">
<td>3460</td><td>        <a id="3460c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3460c26" class="tk">GPDO213</a>;      <span class="ct">/* offset: 0x06D5 size: 8 bit */</span></td></tr>
<tr name="3461" id="3461">
<td>3461</td><td>        <a id="3461c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3461c26" class="tk">GPDO214</a>;      <span class="ct">/* offset: 0x06D6 size: 8 bit */</span></td></tr>
<tr name="3462" id="3462">
<td>3462</td><td>        <a id="3462c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3462c26" class="tk">GPDO215</a>;      <span class="ct">/* offset: 0x06D7 size: 8 bit */</span></td></tr>
<tr name="3463" id="3463">
<td>3463</td><td>        <a id="3463c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3463c26" class="tk">GPDO216</a>;      <span class="ct">/* offset: 0x06D8 size: 8 bit */</span></td></tr>
<tr name="3464" id="3464">
<td>3464</td><td>        <a id="3464c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3464c26" class="tk">GPDO217</a>;      <span class="ct">/* offset: 0x06D9 size: 8 bit */</span></td></tr>
<tr name="3465" id="3465">
<td>3465</td><td>        <a id="3465c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3465c26" class="tk">GPDO218</a>;      <span class="ct">/* offset: 0x06DA size: 8 bit */</span></td></tr>
<tr name="3466" id="3466">
<td>3466</td><td>        <a id="3466c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3466c26" class="tk">GPDO219</a>;      <span class="ct">/* offset: 0x06DB size: 8 bit */</span></td></tr>
<tr name="3467" id="3467">
<td>3467</td><td>        <a id="3467c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3467c26" class="tk">GPDO220</a>;      <span class="ct">/* offset: 0x06DC size: 8 bit */</span></td></tr>
<tr name="3468" id="3468">
<td>3468</td><td>        <a id="3468c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3468c26" class="tk">GPDO221</a>;      <span class="ct">/* offset: 0x06DD size: 8 bit */</span></td></tr>
<tr name="3469" id="3469">
<td>3469</td><td>        <a id="3469c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3469c26" class="tk">GPDO222</a>;      <span class="ct">/* offset: 0x06DE size: 8 bit */</span></td></tr>
<tr name="3470" id="3470">
<td>3470</td><td>        <a id="3470c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3470c26" class="tk">GPDO223</a>;      <span class="ct">/* offset: 0x06DF size: 8 bit */</span></td></tr>
<tr name="3471" id="3471">
<td>3471</td><td>        <a id="3471c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3471c26" class="tk">GPDO224</a>;      <span class="ct">/* offset: 0x06E0 size: 8 bit */</span></td></tr>
<tr name="3472" id="3472">
<td>3472</td><td>        <a id="3472c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3472c26" class="tk">GPDO225</a>;      <span class="ct">/* offset: 0x06E1 size: 8 bit */</span></td></tr>
<tr name="3473" id="3473">
<td>3473</td><td>        <a id="3473c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3473c26" class="tk">GPDO226</a>;      <span class="ct">/* offset: 0x06E2 size: 8 bit */</span></td></tr>
<tr name="3474" id="3474">
<td>3474</td><td>        <a id="3474c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3474c26" class="tk">GPDO227</a>;      <span class="ct">/* offset: 0x06E3 size: 8 bit */</span></td></tr>
<tr name="3475" id="3475">
<td>3475</td><td>        <a id="3475c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3475c26" class="tk">GPDO228</a>;      <span class="ct">/* offset: 0x06E4 size: 8 bit */</span></td></tr>
<tr name="3476" id="3476">
<td>3476</td><td>        <a id="3476c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3476c26" class="tk">GPDO229</a>;      <span class="ct">/* offset: 0x06E5 size: 8 bit */</span></td></tr>
<tr name="3477" id="3477">
<td>3477</td><td>        <a id="3477c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3477c26" class="tk">GPDO230</a>;      <span class="ct">/* offset: 0x06E6 size: 8 bit */</span></td></tr>
<tr name="3478" id="3478">
<td>3478</td><td>        <a id="3478c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3478c26" class="tk">GPDO231</a>;      <span class="ct">/* offset: 0x06E7 size: 8 bit */</span></td></tr>
<tr name="3479" id="3479">
<td>3479</td><td>        <a id="3479c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3479c26" class="tk">GPDO232</a>;      <span class="ct">/* offset: 0x06E8 size: 8 bit */</span></td></tr>
<tr name="3480" id="3480">
<td>3480</td><td>        <a id="3480c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3480c26" class="tk">GPDO233</a>;      <span class="ct">/* offset: 0x06E9 size: 8 bit */</span></td></tr>
<tr name="3481" id="3481">
<td>3481</td><td>        <a id="3481c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3481c26" class="tk">GPDO234</a>;      <span class="ct">/* offset: 0x06EA size: 8 bit */</span></td></tr>
<tr name="3482" id="3482">
<td>3482</td><td>        <a id="3482c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3482c26" class="tk">GPDO235</a>;      <span class="ct">/* offset: 0x06EB size: 8 bit */</span></td></tr>
<tr name="3483" id="3483">
<td>3483</td><td>        <a id="3483c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3483c26" class="tk">GPDO236</a>;      <span class="ct">/* offset: 0x06EC size: 8 bit */</span></td></tr>
<tr name="3484" id="3484">
<td>3484</td><td>        <a id="3484c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3484c26" class="tk">GPDO237</a>;      <span class="ct">/* offset: 0x06ED size: 8 bit */</span></td></tr>
<tr name="3485" id="3485">
<td>3485</td><td>        <a id="3485c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3485c26" class="tk">GPDO238</a>;      <span class="ct">/* offset: 0x06EE size: 8 bit */</span></td></tr>
<tr name="3486" id="3486">
<td>3486</td><td>        <a id="3486c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3486c26" class="tk">GPDO239</a>;      <span class="ct">/* offset: 0x06EF size: 8 bit */</span></td></tr>
<tr name="3487" id="3487">
<td>3487</td><td>        <a id="3487c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3487c26" class="tk">GPDO240</a>;      <span class="ct">/* offset: 0x06F0 size: 8 bit */</span></td></tr>
<tr name="3488" id="3488">
<td>3488</td><td>        <a id="3488c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3488c26" class="tk">GPDO241</a>;      <span class="ct">/* offset: 0x06F1 size: 8 bit */</span></td></tr>
<tr name="3489" id="3489">
<td>3489</td><td>        <a id="3489c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3489c26" class="tk">GPDO242</a>;      <span class="ct">/* offset: 0x06F2 size: 8 bit */</span></td></tr>
<tr name="3490" id="3490">
<td>3490</td><td>        <a id="3490c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3490c26" class="tk">GPDO243</a>;      <span class="ct">/* offset: 0x06F3 size: 8 bit */</span></td></tr>
<tr name="3491" id="3491">
<td>3491</td><td>        <a id="3491c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3491c26" class="tk">GPDO244</a>;      <span class="ct">/* offset: 0x06F4 size: 8 bit */</span></td></tr>
<tr name="3492" id="3492">
<td>3492</td><td>        <a id="3492c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3492c26" class="tk">GPDO245</a>;      <span class="ct">/* offset: 0x06F5 size: 8 bit */</span></td></tr>
<tr name="3493" id="3493">
<td>3493</td><td>        <a id="3493c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3493c26" class="tk">GPDO246</a>;      <span class="ct">/* offset: 0x06F6 size: 8 bit */</span></td></tr>
<tr name="3494" id="3494">
<td>3494</td><td>        <a id="3494c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3494c26" class="tk">GPDO247</a>;      <span class="ct">/* offset: 0x06F7 size: 8 bit */</span></td></tr>
<tr name="3495" id="3495">
<td>3495</td><td>        <a id="3495c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3495c26" class="tk">GPDO248</a>;      <span class="ct">/* offset: 0x06F8 size: 8 bit */</span></td></tr>
<tr name="3496" id="3496">
<td>3496</td><td>        <a id="3496c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3496c26" class="tk">GPDO249</a>;      <span class="ct">/* offset: 0x06F9 size: 8 bit */</span></td></tr>
<tr name="3497" id="3497">
<td>3497</td><td>        <a id="3497c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3497c26" class="tk">GPDO250</a>;      <span class="ct">/* offset: 0x06FA size: 8 bit */</span></td></tr>
<tr name="3498" id="3498">
<td>3498</td><td>        <a id="3498c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3498c26" class="tk">GPDO251</a>;      <span class="ct">/* offset: 0x06FB size: 8 bit */</span></td></tr>
<tr name="3499" id="3499">
<td>3499</td><td>        <a id="3499c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3499c26" class="tk">GPDO252</a>;      <span class="ct">/* offset: 0x06FC size: 8 bit */</span></td></tr>
<tr name="3500" id="3500">
<td>3500</td><td>        <a id="3500c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3500c26" class="tk">GPDO253</a>;      <span class="ct">/* offset: 0x06FD size: 8 bit */</span></td></tr>
<tr name="3501" id="3501">
<td>3501</td><td>        <a id="3501c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3501c26" class="tk">GPDO254</a>;      <span class="ct">/* offset: 0x06FE size: 8 bit */</span></td></tr>
<tr name="3502" id="3502">
<td>3502</td><td>        <a id="3502c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3502c26" class="tk">GPDO255</a>;      <span class="ct">/* offset: 0x06FF size: 8 bit */</span></td></tr>
<tr name="3503" id="3503">
<td>3503</td><td>        <a id="3503c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3503c26" class="tk">GPDO256</a>;      <span class="ct">/* offset: 0x0700 size: 8 bit */</span></td></tr>
<tr name="3504" id="3504">
<td>3504</td><td>        <a id="3504c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3504c26" class="tk">GPDO257</a>;      <span class="ct">/* offset: 0x0701 size: 8 bit */</span></td></tr>
<tr name="3505" id="3505">
<td>3505</td><td>        <a id="3505c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3505c26" class="tk">GPDO258</a>;      <span class="ct">/* offset: 0x0702 size: 8 bit */</span></td></tr>
<tr name="3506" id="3506">
<td>3506</td><td>        <a id="3506c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3506c26" class="tk">GPDO259</a>;      <span class="ct">/* offset: 0x0703 size: 8 bit */</span></td></tr>
<tr name="3507" id="3507">
<td>3507</td><td>        <a id="3507c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3507c26" class="tk">GPDO260</a>;      <span class="ct">/* offset: 0x0704 size: 8 bit */</span></td></tr>
<tr name="3508" id="3508">
<td>3508</td><td>        <a id="3508c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3508c26" class="tk">GPDO261</a>;      <span class="ct">/* offset: 0x0705 size: 8 bit */</span></td></tr>
<tr name="3509" id="3509">
<td>3509</td><td>        <a id="3509c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3509c26" class="tk">GPDO262</a>;      <span class="ct">/* offset: 0x0706 size: 8 bit */</span></td></tr>
<tr name="3510" id="3510">
<td>3510</td><td>        <a id="3510c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3510c26" class="tk">GPDO263</a>;      <span class="ct">/* offset: 0x0707 size: 8 bit */</span></td></tr>
<tr name="3511" id="3511">
<td>3511</td><td>        <a id="3511c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3511c26" class="tk">GPDO264</a>;      <span class="ct">/* offset: 0x0708 size: 8 bit */</span></td></tr>
<tr name="3512" id="3512">
<td>3512</td><td>        <a id="3512c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3512c26" class="tk">GPDO265</a>;      <span class="ct">/* offset: 0x0709 size: 8 bit */</span></td></tr>
<tr name="3513" id="3513">
<td>3513</td><td>        <a id="3513c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3513c26" class="tk">GPDO266</a>;      <span class="ct">/* offset: 0x070A size: 8 bit */</span></td></tr>
<tr name="3514" id="3514">
<td>3514</td><td>        <a id="3514c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3514c26" class="tk">GPDO267</a>;      <span class="ct">/* offset: 0x070B size: 8 bit */</span></td></tr>
<tr name="3515" id="3515">
<td>3515</td><td>        <a id="3515c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3515c26" class="tk">GPDO268</a>;      <span class="ct">/* offset: 0x070C size: 8 bit */</span></td></tr>
<tr name="3516" id="3516">
<td>3516</td><td>        <a id="3516c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3516c26" class="tk">GPDO269</a>;      <span class="ct">/* offset: 0x070D size: 8 bit */</span></td></tr>
<tr name="3517" id="3517">
<td>3517</td><td>        <a id="3517c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3517c26" class="tk">GPDO270</a>;      <span class="ct">/* offset: 0x070E size: 8 bit */</span></td></tr>
<tr name="3518" id="3518">
<td>3518</td><td>        <a id="3518c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3518c26" class="tk">GPDO271</a>;      <span class="ct">/* offset: 0x070F size: 8 bit */</span></td></tr>
<tr name="3519" id="3519">
<td>3519</td><td>        <a id="3519c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3519c26" class="tk">GPDO272</a>;      <span class="ct">/* offset: 0x0710 size: 8 bit */</span></td></tr>
<tr name="3520" id="3520">
<td>3520</td><td>        <a id="3520c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3520c26" class="tk">GPDO273</a>;      <span class="ct">/* offset: 0x0711 size: 8 bit */</span></td></tr>
<tr name="3521" id="3521">
<td>3521</td><td>        <a id="3521c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3521c26" class="tk">GPDO274</a>;      <span class="ct">/* offset: 0x0712 size: 8 bit */</span></td></tr>
<tr name="3522" id="3522">
<td>3522</td><td>        <a id="3522c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3522c26" class="tk">GPDO275</a>;      <span class="ct">/* offset: 0x0713 size: 8 bit */</span></td></tr>
<tr name="3523" id="3523">
<td>3523</td><td>        <a id="3523c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3523c26" class="tk">GPDO276</a>;      <span class="ct">/* offset: 0x0714 size: 8 bit */</span></td></tr>
<tr name="3524" id="3524">
<td>3524</td><td>        <a id="3524c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3524c26" class="tk">GPDO277</a>;      <span class="ct">/* offset: 0x0715 size: 8 bit */</span></td></tr>
<tr name="3525" id="3525">
<td>3525</td><td>        <a id="3525c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3525c26" class="tk">GPDO278</a>;      <span class="ct">/* offset: 0x0716 size: 8 bit */</span></td></tr>
<tr name="3526" id="3526">
<td>3526</td><td>        <a id="3526c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3526c26" class="tk">GPDO279</a>;      <span class="ct">/* offset: 0x0717 size: 8 bit */</span></td></tr>
<tr name="3527" id="3527">
<td>3527</td><td>        <a id="3527c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3527c26" class="tk">GPDO280</a>;      <span class="ct">/* offset: 0x0718 size: 8 bit */</span></td></tr>
<tr name="3528" id="3528">
<td>3528</td><td>        <a id="3528c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3528c26" class="tk">GPDO281</a>;      <span class="ct">/* offset: 0x0719 size: 8 bit */</span></td></tr>
<tr name="3529" id="3529">
<td>3529</td><td>        <a id="3529c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3529c26" class="tk">GPDO282</a>;      <span class="ct">/* offset: 0x071A size: 8 bit */</span></td></tr>
<tr name="3530" id="3530">
<td>3530</td><td>        <a id="3530c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3530c26" class="tk">GPDO283</a>;      <span class="ct">/* offset: 0x071B size: 8 bit */</span></td></tr>
<tr name="3531" id="3531">
<td>3531</td><td>        <a id="3531c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3531c26" class="tk">GPDO284</a>;      <span class="ct">/* offset: 0x071C size: 8 bit */</span></td></tr>
<tr name="3532" id="3532">
<td>3532</td><td>        <a id="3532c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3532c26" class="tk">GPDO285</a>;      <span class="ct">/* offset: 0x071D size: 8 bit */</span></td></tr>
<tr name="3533" id="3533">
<td>3533</td><td>        <a id="3533c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3533c26" class="tk">GPDO286</a>;      <span class="ct">/* offset: 0x071E size: 8 bit */</span></td></tr>
<tr name="3534" id="3534">
<td>3534</td><td>        <a id="3534c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3534c26" class="tk">GPDO287</a>;      <span class="ct">/* offset: 0x071F size: 8 bit */</span></td></tr>
<tr name="3535" id="3535">
<td>3535</td><td>        <a id="3535c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3535c26" class="tk">GPDO288</a>;      <span class="ct">/* offset: 0x0720 size: 8 bit */</span></td></tr>
<tr name="3536" id="3536">
<td>3536</td><td>        <a id="3536c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3536c26" class="tk">GPDO289</a>;      <span class="ct">/* offset: 0x0721 size: 8 bit */</span></td></tr>
<tr name="3537" id="3537">
<td>3537</td><td>        <a id="3537c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3537c26" class="tk">GPDO290</a>;      <span class="ct">/* offset: 0x0722 size: 8 bit */</span></td></tr>
<tr name="3538" id="3538">
<td>3538</td><td>        <a id="3538c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3538c26" class="tk">GPDO291</a>;      <span class="ct">/* offset: 0x0723 size: 8 bit */</span></td></tr>
<tr name="3539" id="3539">
<td>3539</td><td>        <a id="3539c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3539c26" class="tk">GPDO292</a>;      <span class="ct">/* offset: 0x0724 size: 8 bit */</span></td></tr>
<tr name="3540" id="3540">
<td>3540</td><td>        <a id="3540c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3540c26" class="tk">GPDO293</a>;      <span class="ct">/* offset: 0x0725 size: 8 bit */</span></td></tr>
<tr name="3541" id="3541">
<td>3541</td><td>        <a id="3541c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3541c26" class="tk">GPDO294</a>;      <span class="ct">/* offset: 0x0726 size: 8 bit */</span></td></tr>
<tr name="3542" id="3542">
<td>3542</td><td>        <a id="3542c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3542c26" class="tk">GPDO295</a>;      <span class="ct">/* offset: 0x0727 size: 8 bit */</span></td></tr>
<tr name="3543" id="3543">
<td>3543</td><td>        <a id="3543c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3543c26" class="tk">GPDO296</a>;      <span class="ct">/* offset: 0x0728 size: 8 bit */</span></td></tr>
<tr name="3544" id="3544">
<td>3544</td><td>        <a id="3544c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3544c26" class="tk">GPDO297</a>;      <span class="ct">/* offset: 0x0729 size: 8 bit */</span></td></tr>
<tr name="3545" id="3545">
<td>3545</td><td>        <a id="3545c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3545c26" class="tk">GPDO298</a>;      <span class="ct">/* offset: 0x072A size: 8 bit */</span></td></tr>
<tr name="3546" id="3546">
<td>3546</td><td>        <a id="3546c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3546c26" class="tk">GPDO299</a>;      <span class="ct">/* offset: 0x072B size: 8 bit */</span></td></tr>
<tr name="3547" id="3547">
<td>3547</td><td>        <a id="3547c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3547c26" class="tk">GPDO300</a>;      <span class="ct">/* offset: 0x072C size: 8 bit */</span></td></tr>
<tr name="3548" id="3548">
<td>3548</td><td>        <a id="3548c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3548c26" class="tk">GPDO301</a>;      <span class="ct">/* offset: 0x072D size: 8 bit */</span></td></tr>
<tr name="3549" id="3549">
<td>3549</td><td>        <a id="3549c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3549c26" class="tk">GPDO302</a>;      <span class="ct">/* offset: 0x072E size: 8 bit */</span></td></tr>
<tr name="3550" id="3550">
<td>3550</td><td>        <a id="3550c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3550c26" class="tk">GPDO303</a>;      <span class="ct">/* offset: 0x072F size: 8 bit */</span></td></tr>
<tr name="3551" id="3551">
<td>3551</td><td>        <a id="3551c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3551c26" class="tk">GPDO304</a>;      <span class="ct">/* offset: 0x0730 size: 8 bit */</span></td></tr>
<tr name="3552" id="3552">
<td>3552</td><td>        <a id="3552c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3552c26" class="tk">GPDO305</a>;      <span class="ct">/* offset: 0x0731 size: 8 bit */</span></td></tr>
<tr name="3553" id="3553">
<td>3553</td><td>        <a id="3553c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3553c26" class="tk">GPDO306</a>;      <span class="ct">/* offset: 0x0732 size: 8 bit */</span></td></tr>
<tr name="3554" id="3554">
<td>3554</td><td>        <a id="3554c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3554c26" class="tk">GPDO307</a>;      <span class="ct">/* offset: 0x0733 size: 8 bit */</span></td></tr>
<tr name="3555" id="3555">
<td>3555</td><td>        <a id="3555c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3555c26" class="tk">GPDO308</a>;      <span class="ct">/* offset: 0x0734 size: 8 bit */</span></td></tr>
<tr name="3556" id="3556">
<td>3556</td><td>        <a id="3556c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3556c26" class="tk">GPDO309</a>;      <span class="ct">/* offset: 0x0735 size: 8 bit */</span></td></tr>
<tr name="3557" id="3557">
<td>3557</td><td>        <a id="3557c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3557c26" class="tk">GPDO310</a>;      <span class="ct">/* offset: 0x0736 size: 8 bit */</span></td></tr>
<tr name="3558" id="3558">
<td>3558</td><td>        <a id="3558c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3558c26" class="tk">GPDO311</a>;      <span class="ct">/* offset: 0x0737 size: 8 bit */</span></td></tr>
<tr name="3559" id="3559">
<td>3559</td><td>        <a id="3559c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3559c26" class="tk">GPDO312</a>;      <span class="ct">/* offset: 0x0738 size: 8 bit */</span></td></tr>
<tr name="3560" id="3560">
<td>3560</td><td>        <a id="3560c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3560c26" class="tk">GPDO313</a>;      <span class="ct">/* offset: 0x0739 size: 8 bit */</span></td></tr>
<tr name="3561" id="3561">
<td>3561</td><td>        <a id="3561c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3561c26" class="tk">GPDO314</a>;      <span class="ct">/* offset: 0x073A size: 8 bit */</span></td></tr>
<tr name="3562" id="3562">
<td>3562</td><td>        <a id="3562c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3562c26" class="tk">GPDO315</a>;      <span class="ct">/* offset: 0x073B size: 8 bit */</span></td></tr>
<tr name="3563" id="3563">
<td>3563</td><td>        <a id="3563c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3563c26" class="tk">GPDO316</a>;      <span class="ct">/* offset: 0x073C size: 8 bit */</span></td></tr>
<tr name="3564" id="3564">
<td>3564</td><td>        <a id="3564c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3564c26" class="tk">GPDO317</a>;      <span class="ct">/* offset: 0x073D size: 8 bit */</span></td></tr>
<tr name="3565" id="3565">
<td>3565</td><td>        <a id="3565c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3565c26" class="tk">GPDO318</a>;      <span class="ct">/* offset: 0x073E size: 8 bit */</span></td></tr>
<tr name="3566" id="3566">
<td>3566</td><td>        <a id="3566c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3566c26" class="tk">GPDO319</a>;      <span class="ct">/* offset: 0x073F size: 8 bit */</span></td></tr>
<tr name="3567" id="3567">
<td>3567</td><td>        <a id="3567c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3567c26" class="tk">GPDO320</a>;      <span class="ct">/* offset: 0x0740 size: 8 bit */</span></td></tr>
<tr name="3568" id="3568">
<td>3568</td><td>        <a id="3568c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3568c26" class="tk">GPDO321</a>;      <span class="ct">/* offset: 0x0741 size: 8 bit */</span></td></tr>
<tr name="3569" id="3569">
<td>3569</td><td>        <a id="3569c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3569c26" class="tk">GPDO322</a>;      <span class="ct">/* offset: 0x0742 size: 8 bit */</span></td></tr>
<tr name="3570" id="3570">
<td>3570</td><td>        <a id="3570c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3570c26" class="tk">GPDO323</a>;      <span class="ct">/* offset: 0x0743 size: 8 bit */</span></td></tr>
<tr name="3571" id="3571">
<td>3571</td><td>        <a id="3571c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3571c26" class="tk">GPDO324</a>;      <span class="ct">/* offset: 0x0744 size: 8 bit */</span></td></tr>
<tr name="3572" id="3572">
<td>3572</td><td>        <a id="3572c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3572c26" class="tk">GPDO325</a>;      <span class="ct">/* offset: 0x0745 size: 8 bit */</span></td></tr>
<tr name="3573" id="3573">
<td>3573</td><td>        <a id="3573c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3573c26" class="tk">GPDO326</a>;      <span class="ct">/* offset: 0x0746 size: 8 bit */</span></td></tr>
<tr name="3574" id="3574">
<td>3574</td><td>        <a id="3574c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3574c26" class="tk">GPDO327</a>;      <span class="ct">/* offset: 0x0747 size: 8 bit */</span></td></tr>
<tr name="3575" id="3575">
<td>3575</td><td>        <a id="3575c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3575c26" class="tk">GPDO328</a>;      <span class="ct">/* offset: 0x0748 size: 8 bit */</span></td></tr>
<tr name="3576" id="3576">
<td>3576</td><td>        <a id="3576c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3576c26" class="tk">GPDO329</a>;      <span class="ct">/* offset: 0x0749 size: 8 bit */</span></td></tr>
<tr name="3577" id="3577">
<td>3577</td><td>        <a id="3577c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3577c26" class="tk">GPDO330</a>;      <span class="ct">/* offset: 0x074A size: 8 bit */</span></td></tr>
<tr name="3578" id="3578">
<td>3578</td><td>        <a id="3578c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3578c26" class="tk">GPDO331</a>;      <span class="ct">/* offset: 0x074B size: 8 bit */</span></td></tr>
<tr name="3579" id="3579">
<td>3579</td><td>        <a id="3579c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3579c26" class="tk">GPDO332</a>;      <span class="ct">/* offset: 0x074C size: 8 bit */</span></td></tr>
<tr name="3580" id="3580">
<td>3580</td><td>        <a id="3580c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3580c26" class="tk">GPDO333</a>;      <span class="ct">/* offset: 0x074D size: 8 bit */</span></td></tr>
<tr name="3581" id="3581">
<td>3581</td><td>        <a id="3581c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3581c26" class="tk">GPDO334</a>;      <span class="ct">/* offset: 0x074E size: 8 bit */</span></td></tr>
<tr name="3582" id="3582">
<td>3582</td><td>        <a id="3582c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3582c26" class="tk">GPDO335</a>;      <span class="ct">/* offset: 0x074F size: 8 bit */</span></td></tr>
<tr name="3583" id="3583">
<td>3583</td><td>        <a id="3583c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3583c26" class="tk">GPDO336</a>;      <span class="ct">/* offset: 0x0750 size: 8 bit */</span></td></tr>
<tr name="3584" id="3584">
<td>3584</td><td>        <a id="3584c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3584c26" class="tk">GPDO337</a>;      <span class="ct">/* offset: 0x0751 size: 8 bit */</span></td></tr>
<tr name="3585" id="3585">
<td>3585</td><td>        <a id="3585c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3585c26" class="tk">GPDO338</a>;      <span class="ct">/* offset: 0x0752 size: 8 bit */</span></td></tr>
<tr name="3586" id="3586">
<td>3586</td><td>        <a id="3586c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3586c26" class="tk">GPDO339</a>;      <span class="ct">/* offset: 0x0753 size: 8 bit */</span></td></tr>
<tr name="3587" id="3587">
<td>3587</td><td>        <a id="3587c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3587c26" class="tk">GPDO340</a>;      <span class="ct">/* offset: 0x0754 size: 8 bit */</span></td></tr>
<tr name="3588" id="3588">
<td>3588</td><td>        <a id="3588c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3588c26" class="tk">GPDO341</a>;      <span class="ct">/* offset: 0x0755 size: 8 bit */</span></td></tr>
<tr name="3589" id="3589">
<td>3589</td><td>        <a id="3589c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3589c26" class="tk">GPDO342</a>;      <span class="ct">/* offset: 0x0756 size: 8 bit */</span></td></tr>
<tr name="3590" id="3590">
<td>3590</td><td>        <a id="3590c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3590c26" class="tk">GPDO343</a>;      <span class="ct">/* offset: 0x0757 size: 8 bit */</span></td></tr>
<tr name="3591" id="3591">
<td>3591</td><td>        <a id="3591c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3591c26" class="tk">GPDO344</a>;      <span class="ct">/* offset: 0x0758 size: 8 bit */</span></td></tr>
<tr name="3592" id="3592">
<td>3592</td><td>        <a id="3592c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3592c26" class="tk">GPDO345</a>;      <span class="ct">/* offset: 0x0759 size: 8 bit */</span></td></tr>
<tr name="3593" id="3593">
<td>3593</td><td>        <a id="3593c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3593c26" class="tk">GPDO346</a>;      <span class="ct">/* offset: 0x075A size: 8 bit */</span></td></tr>
<tr name="3594" id="3594">
<td>3594</td><td>        <a id="3594c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3594c26" class="tk">GPDO347</a>;      <span class="ct">/* offset: 0x075B size: 8 bit */</span></td></tr>
<tr name="3595" id="3595">
<td>3595</td><td>        <a id="3595c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3595c26" class="tk">GPDO348</a>;      <span class="ct">/* offset: 0x075C size: 8 bit */</span></td></tr>
<tr name="3596" id="3596">
<td>3596</td><td>        <a id="3596c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3596c26" class="tk">GPDO349</a>;      <span class="ct">/* offset: 0x075D size: 8 bit */</span></td></tr>
<tr name="3597" id="3597">
<td>3597</td><td>        <a id="3597c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3597c26" class="tk">GPDO350</a>;      <span class="ct">/* offset: 0x075E size: 8 bit */</span></td></tr>
<tr name="3598" id="3598">
<td>3598</td><td>        <a id="3598c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3598c26" class="tk">GPDO351</a>;      <span class="ct">/* offset: 0x075F size: 8 bit */</span></td></tr>
<tr name="3599" id="3599">
<td>3599</td><td>        <a id="3599c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3599c26" class="tk">GPDO352</a>;      <span class="ct">/* offset: 0x0760 size: 8 bit */</span></td></tr>
<tr name="3600" id="3600">
<td>3600</td><td>        <a id="3600c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3600c26" class="tk">GPDO353</a>;      <span class="ct">/* offset: 0x0761 size: 8 bit */</span></td></tr>
<tr name="3601" id="3601">
<td>3601</td><td>        <a id="3601c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3601c26" class="tk">GPDO354</a>;      <span class="ct">/* offset: 0x0762 size: 8 bit */</span></td></tr>
<tr name="3602" id="3602">
<td>3602</td><td>        <a id="3602c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3602c26" class="tk">GPDO355</a>;      <span class="ct">/* offset: 0x0763 size: 8 bit */</span></td></tr>
<tr name="3603" id="3603">
<td>3603</td><td>        <a id="3603c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3603c26" class="tk">GPDO356</a>;      <span class="ct">/* offset: 0x0764 size: 8 bit */</span></td></tr>
<tr name="3604" id="3604">
<td>3604</td><td>        <a id="3604c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3604c26" class="tk">GPDO357</a>;      <span class="ct">/* offset: 0x0765 size: 8 bit */</span></td></tr>
<tr name="3605" id="3605">
<td>3605</td><td>        <a id="3605c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3605c26" class="tk">GPDO358</a>;      <span class="ct">/* offset: 0x0766 size: 8 bit */</span></td></tr>
<tr name="3606" id="3606">
<td>3606</td><td>        <a id="3606c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3606c26" class="tk">GPDO359</a>;      <span class="ct">/* offset: 0x0767 size: 8 bit */</span></td></tr>
<tr name="3607" id="3607">
<td>3607</td><td>        <a id="3607c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3607c26" class="tk">GPDO360</a>;      <span class="ct">/* offset: 0x0768 size: 8 bit */</span></td></tr>
<tr name="3608" id="3608">
<td>3608</td><td>        <a id="3608c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3608c26" class="tk">GPDO361</a>;      <span class="ct">/* offset: 0x0769 size: 8 bit */</span></td></tr>
<tr name="3609" id="3609">
<td>3609</td><td>        <a id="3609c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3609c26" class="tk">GPDO362</a>;      <span class="ct">/* offset: 0x076A size: 8 bit */</span></td></tr>
<tr name="3610" id="3610">
<td>3610</td><td>        <a id="3610c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3610c26" class="tk">GPDO363</a>;      <span class="ct">/* offset: 0x076B size: 8 bit */</span></td></tr>
<tr name="3611" id="3611">
<td>3611</td><td>        <a id="3611c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3611c26" class="tk">GPDO364</a>;      <span class="ct">/* offset: 0x076C size: 8 bit */</span></td></tr>
<tr name="3612" id="3612">
<td>3612</td><td>        <a id="3612c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3612c26" class="tk">GPDO365</a>;      <span class="ct">/* offset: 0x076D size: 8 bit */</span></td></tr>
<tr name="3613" id="3613">
<td>3613</td><td>        <a id="3613c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3613c26" class="tk">GPDO366</a>;      <span class="ct">/* offset: 0x076E size: 8 bit */</span></td></tr>
<tr name="3614" id="3614">
<td>3614</td><td>        <a id="3614c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3614c26" class="tk">GPDO367</a>;      <span class="ct">/* offset: 0x076F size: 8 bit */</span></td></tr>
<tr name="3615" id="3615">
<td>3615</td><td>        <a id="3615c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3615c26" class="tk">GPDO368</a>;      <span class="ct">/* offset: 0x0770 size: 8 bit */</span></td></tr>
<tr name="3616" id="3616">
<td>3616</td><td>        <a id="3616c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3616c26" class="tk">GPDO369</a>;      <span class="ct">/* offset: 0x0771 size: 8 bit */</span></td></tr>
<tr name="3617" id="3617">
<td>3617</td><td>        <a id="3617c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3617c26" class="tk">GPDO370</a>;      <span class="ct">/* offset: 0x0772 size: 8 bit */</span></td></tr>
<tr name="3618" id="3618">
<td>3618</td><td>        <a id="3618c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3618c26" class="tk">GPDO371</a>;      <span class="ct">/* offset: 0x0773 size: 8 bit */</span></td></tr>
<tr name="3619" id="3619">
<td>3619</td><td>        <a id="3619c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3619c26" class="tk">GPDO372</a>;      <span class="ct">/* offset: 0x0774 size: 8 bit */</span></td></tr>
<tr name="3620" id="3620">
<td>3620</td><td>        <a id="3620c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3620c26" class="tk">GPDO373</a>;      <span class="ct">/* offset: 0x0775 size: 8 bit */</span></td></tr>
<tr name="3621" id="3621">
<td>3621</td><td>        <a id="3621c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3621c26" class="tk">GPDO374</a>;      <span class="ct">/* offset: 0x0776 size: 8 bit */</span></td></tr>
<tr name="3622" id="3622">
<td>3622</td><td>        <a id="3622c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3622c26" class="tk">GPDO375</a>;      <span class="ct">/* offset: 0x0777 size: 8 bit */</span></td></tr>
<tr name="3623" id="3623">
<td>3623</td><td>        <a id="3623c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3623c26" class="tk">GPDO376</a>;      <span class="ct">/* offset: 0x0778 size: 8 bit */</span></td></tr>
<tr name="3624" id="3624">
<td>3624</td><td>        <a id="3624c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3624c26" class="tk">GPDO377</a>;      <span class="ct">/* offset: 0x0779 size: 8 bit */</span></td></tr>
<tr name="3625" id="3625">
<td>3625</td><td>        <a id="3625c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3625c26" class="tk">GPDO378</a>;      <span class="ct">/* offset: 0x077A size: 8 bit */</span></td></tr>
<tr name="3626" id="3626">
<td>3626</td><td>        <a id="3626c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3626c26" class="tk">GPDO379</a>;      <span class="ct">/* offset: 0x077B size: 8 bit */</span></td></tr>
<tr name="3627" id="3627">
<td>3627</td><td>        <a id="3627c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3627c26" class="tk">GPDO380</a>;      <span class="ct">/* offset: 0x077C size: 8 bit */</span></td></tr>
<tr name="3628" id="3628">
<td>3628</td><td>        <a id="3628c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3628c26" class="tk">GPDO381</a>;      <span class="ct">/* offset: 0x077D size: 8 bit */</span></td></tr>
<tr name="3629" id="3629">
<td>3629</td><td>        <a id="3629c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3629c26" class="tk">GPDO382</a>;      <span class="ct">/* offset: 0x077E size: 8 bit */</span></td></tr>
<tr name="3630" id="3630">
<td>3630</td><td>        <a id="3630c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3630c26" class="tk">GPDO383</a>;      <span class="ct">/* offset: 0x077F size: 8 bit */</span></td></tr>
<tr name="3631" id="3631">
<td>3631</td><td>        <a id="3631c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3631c26" class="tk">GPDO384</a>;      <span class="ct">/* offset: 0x0780 size: 8 bit */</span></td></tr>
<tr name="3632" id="3632">
<td>3632</td><td>        <a id="3632c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3632c26" class="tk">GPDO385</a>;      <span class="ct">/* offset: 0x0781 size: 8 bit */</span></td></tr>
<tr name="3633" id="3633">
<td>3633</td><td>        <a id="3633c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3633c26" class="tk">GPDO386</a>;      <span class="ct">/* offset: 0x0782 size: 8 bit */</span></td></tr>
<tr name="3634" id="3634">
<td>3634</td><td>        <a id="3634c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3634c26" class="tk">GPDO387</a>;      <span class="ct">/* offset: 0x0783 size: 8 bit */</span></td></tr>
<tr name="3635" id="3635">
<td>3635</td><td>        <a id="3635c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3635c26" class="tk">GPDO388</a>;      <span class="ct">/* offset: 0x0784 size: 8 bit */</span></td></tr>
<tr name="3636" id="3636">
<td>3636</td><td>        <a id="3636c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3636c26" class="tk">GPDO389</a>;      <span class="ct">/* offset: 0x0785 size: 8 bit */</span></td></tr>
<tr name="3637" id="3637">
<td>3637</td><td>        <a id="3637c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3637c26" class="tk">GPDO390</a>;      <span class="ct">/* offset: 0x0786 size: 8 bit */</span></td></tr>
<tr name="3638" id="3638">
<td>3638</td><td>        <a id="3638c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3638c26" class="tk">GPDO391</a>;      <span class="ct">/* offset: 0x0787 size: 8 bit */</span></td></tr>
<tr name="3639" id="3639">
<td>3639</td><td>        <a id="3639c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3639c26" class="tk">GPDO392</a>;      <span class="ct">/* offset: 0x0788 size: 8 bit */</span></td></tr>
<tr name="3640" id="3640">
<td>3640</td><td>        <a id="3640c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3640c26" class="tk">GPDO393</a>;      <span class="ct">/* offset: 0x0789 size: 8 bit */</span></td></tr>
<tr name="3641" id="3641">
<td>3641</td><td>        <a id="3641c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3641c26" class="tk">GPDO394</a>;      <span class="ct">/* offset: 0x078A size: 8 bit */</span></td></tr>
<tr name="3642" id="3642">
<td>3642</td><td>        <a id="3642c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3642c26" class="tk">GPDO395</a>;      <span class="ct">/* offset: 0x078B size: 8 bit */</span></td></tr>
<tr name="3643" id="3643">
<td>3643</td><td>        <a id="3643c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3643c26" class="tk">GPDO396</a>;      <span class="ct">/* offset: 0x078C size: 8 bit */</span></td></tr>
<tr name="3644" id="3644">
<td>3644</td><td>        <a id="3644c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3644c26" class="tk">GPDO397</a>;      <span class="ct">/* offset: 0x078D size: 8 bit */</span></td></tr>
<tr name="3645" id="3645">
<td>3645</td><td>        <a id="3645c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3645c26" class="tk">GPDO398</a>;      <span class="ct">/* offset: 0x078E size: 8 bit */</span></td></tr>
<tr name="3646" id="3646">
<td>3646</td><td>        <a id="3646c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3646c26" class="tk">GPDO399</a>;      <span class="ct">/* offset: 0x078F size: 8 bit */</span></td></tr>
<tr name="3647" id="3647">
<td>3647</td><td>        <a id="3647c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3647c26" class="tk">GPDO400</a>;      <span class="ct">/* offset: 0x0790 size: 8 bit */</span></td></tr>
<tr name="3648" id="3648">
<td>3648</td><td>        <a id="3648c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3648c26" class="tk">GPDO401</a>;      <span class="ct">/* offset: 0x0791 size: 8 bit */</span></td></tr>
<tr name="3649" id="3649">
<td>3649</td><td>        <a id="3649c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3649c26" class="tk">GPDO402</a>;      <span class="ct">/* offset: 0x0792 size: 8 bit */</span></td></tr>
<tr name="3650" id="3650">
<td>3650</td><td>        <a id="3650c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3650c26" class="tk">GPDO403</a>;      <span class="ct">/* offset: 0x0793 size: 8 bit */</span></td></tr>
<tr name="3651" id="3651">
<td>3651</td><td>        <a id="3651c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3651c26" class="tk">GPDO404</a>;      <span class="ct">/* offset: 0x0794 size: 8 bit */</span></td></tr>
<tr name="3652" id="3652">
<td>3652</td><td>        <a id="3652c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3652c26" class="tk">GPDO405</a>;      <span class="ct">/* offset: 0x0795 size: 8 bit */</span></td></tr>
<tr name="3653" id="3653">
<td>3653</td><td>        <a id="3653c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3653c26" class="tk">GPDO406</a>;      <span class="ct">/* offset: 0x0796 size: 8 bit */</span></td></tr>
<tr name="3654" id="3654">
<td>3654</td><td>        <a id="3654c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3654c26" class="tk">GPDO407</a>;      <span class="ct">/* offset: 0x0797 size: 8 bit */</span></td></tr>
<tr name="3655" id="3655">
<td>3655</td><td>        <a id="3655c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3655c26" class="tk">GPDO408</a>;      <span class="ct">/* offset: 0x0798 size: 8 bit */</span></td></tr>
<tr name="3656" id="3656">
<td>3656</td><td>        <a id="3656c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3656c26" class="tk">GPDO409</a>;      <span class="ct">/* offset: 0x0799 size: 8 bit */</span></td></tr>
<tr name="3657" id="3657">
<td>3657</td><td>        <a id="3657c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3657c26" class="tk">GPDO410</a>;      <span class="ct">/* offset: 0x079A size: 8 bit */</span></td></tr>
<tr name="3658" id="3658">
<td>3658</td><td>        <a id="3658c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3658c26" class="tk">GPDO411</a>;      <span class="ct">/* offset: 0x079B size: 8 bit */</span></td></tr>
<tr name="3659" id="3659">
<td>3659</td><td>        <a id="3659c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3659c26" class="tk">GPDO412</a>;      <span class="ct">/* offset: 0x079C size: 8 bit */</span></td></tr>
<tr name="3660" id="3660">
<td>3660</td><td>        <a id="3660c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3660c26" class="tk">GPDO413</a>;      <span class="ct">/* offset: 0x079D size: 8 bit */</span></td></tr>
<tr name="3661" id="3661">
<td>3661</td><td>        <a id="3661c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3661c26" class="tk">GPDO414</a>;      <span class="ct">/* offset: 0x079E size: 8 bit */</span></td></tr>
<tr name="3662" id="3662">
<td>3662</td><td>        <a id="3662c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3662c26" class="tk">GPDO415</a>;      <span class="ct">/* offset: 0x079F size: 8 bit */</span></td></tr>
<tr name="3663" id="3663">
<td>3663</td><td>        <a id="3663c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3663c26" class="tk">GPDO416</a>;      <span class="ct">/* offset: 0x07A0 size: 8 bit */</span></td></tr>
<tr name="3664" id="3664">
<td>3664</td><td>        <a id="3664c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3664c26" class="tk">GPDO417</a>;      <span class="ct">/* offset: 0x07A1 size: 8 bit */</span></td></tr>
<tr name="3665" id="3665">
<td>3665</td><td>        <a id="3665c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3665c26" class="tk">GPDO418</a>;      <span class="ct">/* offset: 0x07A2 size: 8 bit */</span></td></tr>
<tr name="3666" id="3666">
<td>3666</td><td>        <a id="3666c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3666c26" class="tk">GPDO419</a>;      <span class="ct">/* offset: 0x07A3 size: 8 bit */</span></td></tr>
<tr name="3667" id="3667">
<td>3667</td><td>        <a id="3667c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3667c26" class="tk">GPDO420</a>;      <span class="ct">/* offset: 0x07A4 size: 8 bit */</span></td></tr>
<tr name="3668" id="3668">
<td>3668</td><td>        <a id="3668c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3668c26" class="tk">GPDO421</a>;      <span class="ct">/* offset: 0x07A5 size: 8 bit */</span></td></tr>
<tr name="3669" id="3669">
<td>3669</td><td>        <a id="3669c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3669c26" class="tk">GPDO422</a>;      <span class="ct">/* offset: 0x07A6 size: 8 bit */</span></td></tr>
<tr name="3670" id="3670">
<td>3670</td><td>        <a id="3670c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3670c26" class="tk">GPDO423</a>;      <span class="ct">/* offset: 0x07A7 size: 8 bit */</span></td></tr>
<tr name="3671" id="3671">
<td>3671</td><td>        <a id="3671c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3671c26" class="tk">GPDO424</a>;      <span class="ct">/* offset: 0x07A8 size: 8 bit */</span></td></tr>
<tr name="3672" id="3672">
<td>3672</td><td>        <a id="3672c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3672c26" class="tk">GPDO425</a>;      <span class="ct">/* offset: 0x07A9 size: 8 bit */</span></td></tr>
<tr name="3673" id="3673">
<td>3673</td><td>        <a id="3673c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3673c26" class="tk">GPDO426</a>;      <span class="ct">/* offset: 0x07AA size: 8 bit */</span></td></tr>
<tr name="3674" id="3674">
<td>3674</td><td>        <a id="3674c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3674c26" class="tk">GPDO427</a>;      <span class="ct">/* offset: 0x07AB size: 8 bit */</span></td></tr>
<tr name="3675" id="3675">
<td>3675</td><td>        <a id="3675c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3675c26" class="tk">GPDO428</a>;      <span class="ct">/* offset: 0x07AC size: 8 bit */</span></td></tr>
<tr name="3676" id="3676">
<td>3676</td><td>        <a id="3676c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3676c26" class="tk">GPDO429</a>;      <span class="ct">/* offset: 0x07AD size: 8 bit */</span></td></tr>
<tr name="3677" id="3677">
<td>3677</td><td>        <a id="3677c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3677c26" class="tk">GPDO430</a>;      <span class="ct">/* offset: 0x07AE size: 8 bit */</span></td></tr>
<tr name="3678" id="3678">
<td>3678</td><td>        <a id="3678c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3678c26" class="tk">GPDO431</a>;      <span class="ct">/* offset: 0x07AF size: 8 bit */</span></td></tr>
<tr name="3679" id="3679">
<td>3679</td><td>        <a id="3679c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3679c26" class="tk">GPDO432</a>;      <span class="ct">/* offset: 0x07B0 size: 8 bit */</span></td></tr>
<tr name="3680" id="3680">
<td>3680</td><td>        <a id="3680c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3680c26" class="tk">GPDO433</a>;      <span class="ct">/* offset: 0x07B1 size: 8 bit */</span></td></tr>
<tr name="3681" id="3681">
<td>3681</td><td>        <a id="3681c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3681c26" class="tk">GPDO434</a>;      <span class="ct">/* offset: 0x07B2 size: 8 bit */</span></td></tr>
<tr name="3682" id="3682">
<td>3682</td><td>        <a id="3682c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3682c26" class="tk">GPDO435</a>;      <span class="ct">/* offset: 0x07B3 size: 8 bit */</span></td></tr>
<tr name="3683" id="3683">
<td>3683</td><td>        <a id="3683c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3683c26" class="tk">GPDO436</a>;      <span class="ct">/* offset: 0x07B4 size: 8 bit */</span></td></tr>
<tr name="3684" id="3684">
<td>3684</td><td>        <a id="3684c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3684c26" class="tk">GPDO437</a>;      <span class="ct">/* offset: 0x07B5 size: 8 bit */</span></td></tr>
<tr name="3685" id="3685">
<td>3685</td><td>        <a id="3685c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3685c26" class="tk">GPDO438</a>;      <span class="ct">/* offset: 0x07B6 size: 8 bit */</span></td></tr>
<tr name="3686" id="3686">
<td>3686</td><td>        <a id="3686c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3686c26" class="tk">GPDO439</a>;      <span class="ct">/* offset: 0x07B7 size: 8 bit */</span></td></tr>
<tr name="3687" id="3687">
<td>3687</td><td>        <a id="3687c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3687c26" class="tk">GPDO440</a>;      <span class="ct">/* offset: 0x07B8 size: 8 bit */</span></td></tr>
<tr name="3688" id="3688">
<td>3688</td><td>        <a id="3688c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3688c26" class="tk">GPDO441</a>;      <span class="ct">/* offset: 0x07B9 size: 8 bit */</span></td></tr>
<tr name="3689" id="3689">
<td>3689</td><td>        <a id="3689c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3689c26" class="tk">GPDO442</a>;      <span class="ct">/* offset: 0x07BA size: 8 bit */</span></td></tr>
<tr name="3690" id="3690">
<td>3690</td><td>        <a id="3690c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3690c26" class="tk">GPDO443</a>;      <span class="ct">/* offset: 0x07BB size: 8 bit */</span></td></tr>
<tr name="3691" id="3691">
<td>3691</td><td>        <a id="3691c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3691c26" class="tk">GPDO444</a>;      <span class="ct">/* offset: 0x07BC size: 8 bit */</span></td></tr>
<tr name="3692" id="3692">
<td>3692</td><td>        <a id="3692c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3692c26" class="tk">GPDO445</a>;      <span class="ct">/* offset: 0x07BD size: 8 bit */</span></td></tr>
<tr name="3693" id="3693">
<td>3693</td><td>        <a id="3693c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3693c26" class="tk">GPDO446</a>;      <span class="ct">/* offset: 0x07BE size: 8 bit */</span></td></tr>
<tr name="3694" id="3694">
<td>3694</td><td>        <a id="3694c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3694c26" class="tk">GPDO447</a>;      <span class="ct">/* offset: 0x07BF size: 8 bit */</span></td></tr>
<tr name="3695" id="3695">
<td>3695</td><td>        <a id="3695c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3695c26" class="tk">GPDO448</a>;      <span class="ct">/* offset: 0x07C0 size: 8 bit */</span></td></tr>
<tr name="3696" id="3696">
<td>3696</td><td>        <a id="3696c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3696c26" class="tk">GPDO449</a>;      <span class="ct">/* offset: 0x07C1 size: 8 bit */</span></td></tr>
<tr name="3697" id="3697">
<td>3697</td><td>        <a id="3697c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3697c26" class="tk">GPDO450</a>;      <span class="ct">/* offset: 0x07C2 size: 8 bit */</span></td></tr>
<tr name="3698" id="3698">
<td>3698</td><td>        <a id="3698c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3698c26" class="tk">GPDO451</a>;      <span class="ct">/* offset: 0x07C3 size: 8 bit */</span></td></tr>
<tr name="3699" id="3699">
<td>3699</td><td>        <a id="3699c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3699c26" class="tk">GPDO452</a>;      <span class="ct">/* offset: 0x07C4 size: 8 bit */</span></td></tr>
<tr name="3700" id="3700">
<td>3700</td><td>        <a id="3700c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3700c26" class="tk">GPDO453</a>;      <span class="ct">/* offset: 0x07C5 size: 8 bit */</span></td></tr>
<tr name="3701" id="3701">
<td>3701</td><td>        <a id="3701c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3701c26" class="tk">GPDO454</a>;      <span class="ct">/* offset: 0x07C6 size: 8 bit */</span></td></tr>
<tr name="3702" id="3702">
<td>3702</td><td>        <a id="3702c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3702c26" class="tk">GPDO455</a>;      <span class="ct">/* offset: 0x07C7 size: 8 bit */</span></td></tr>
<tr name="3703" id="3703">
<td>3703</td><td>        <a id="3703c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3703c26" class="tk">GPDO456</a>;      <span class="ct">/* offset: 0x07C8 size: 8 bit */</span></td></tr>
<tr name="3704" id="3704">
<td>3704</td><td>        <a id="3704c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3704c26" class="tk">GPDO457</a>;      <span class="ct">/* offset: 0x07C9 size: 8 bit */</span></td></tr>
<tr name="3705" id="3705">
<td>3705</td><td>        <a id="3705c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3705c26" class="tk">GPDO458</a>;      <span class="ct">/* offset: 0x07CA size: 8 bit */</span></td></tr>
<tr name="3706" id="3706">
<td>3706</td><td>        <a id="3706c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3706c26" class="tk">GPDO459</a>;      <span class="ct">/* offset: 0x07CB size: 8 bit */</span></td></tr>
<tr name="3707" id="3707">
<td>3707</td><td>        <a id="3707c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3707c26" class="tk">GPDO460</a>;      <span class="ct">/* offset: 0x07CC size: 8 bit */</span></td></tr>
<tr name="3708" id="3708">
<td>3708</td><td>        <a id="3708c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3708c26" class="tk">GPDO461</a>;      <span class="ct">/* offset: 0x07CD size: 8 bit */</span></td></tr>
<tr name="3709" id="3709">
<td>3709</td><td>        <a id="3709c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3709c26" class="tk">GPDO462</a>;      <span class="ct">/* offset: 0x07CE size: 8 bit */</span></td></tr>
<tr name="3710" id="3710">
<td>3710</td><td>        <a id="3710c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3710c26" class="tk">GPDO463</a>;      <span class="ct">/* offset: 0x07CF size: 8 bit */</span></td></tr>
<tr name="3711" id="3711">
<td>3711</td><td>        <a id="3711c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3711c26" class="tk">GPDO464</a>;      <span class="ct">/* offset: 0x07D0 size: 8 bit */</span></td></tr>
<tr name="3712" id="3712">
<td>3712</td><td>        <a id="3712c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3712c26" class="tk">GPDO465</a>;      <span class="ct">/* offset: 0x07D1 size: 8 bit */</span></td></tr>
<tr name="3713" id="3713">
<td>3713</td><td>        <a id="3713c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3713c26" class="tk">GPDO466</a>;      <span class="ct">/* offset: 0x07D2 size: 8 bit */</span></td></tr>
<tr name="3714" id="3714">
<td>3714</td><td>        <a id="3714c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3714c26" class="tk">GPDO467</a>;      <span class="ct">/* offset: 0x07D3 size: 8 bit */</span></td></tr>
<tr name="3715" id="3715">
<td>3715</td><td>        <a id="3715c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3715c26" class="tk">GPDO468</a>;      <span class="ct">/* offset: 0x07D4 size: 8 bit */</span></td></tr>
<tr name="3716" id="3716">
<td>3716</td><td>        <a id="3716c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3716c26" class="tk">GPDO469</a>;      <span class="ct">/* offset: 0x07D5 size: 8 bit */</span></td></tr>
<tr name="3717" id="3717">
<td>3717</td><td>        <a id="3717c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3717c26" class="tk">GPDO470</a>;      <span class="ct">/* offset: 0x07D6 size: 8 bit */</span></td></tr>
<tr name="3718" id="3718">
<td>3718</td><td>        <a id="3718c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3718c26" class="tk">GPDO471</a>;      <span class="ct">/* offset: 0x07D7 size: 8 bit */</span></td></tr>
<tr name="3719" id="3719">
<td>3719</td><td>        <a id="3719c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3719c26" class="tk">GPDO472</a>;      <span class="ct">/* offset: 0x07D8 size: 8 bit */</span></td></tr>
<tr name="3720" id="3720">
<td>3720</td><td>        <a id="3720c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3720c26" class="tk">GPDO473</a>;      <span class="ct">/* offset: 0x07D9 size: 8 bit */</span></td></tr>
<tr name="3721" id="3721">
<td>3721</td><td>        <a id="3721c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3721c26" class="tk">GPDO474</a>;      <span class="ct">/* offset: 0x07DA size: 8 bit */</span></td></tr>
<tr name="3722" id="3722">
<td>3722</td><td>        <a id="3722c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3722c26" class="tk">GPDO475</a>;      <span class="ct">/* offset: 0x07DB size: 8 bit */</span></td></tr>
<tr name="3723" id="3723">
<td>3723</td><td>        <a id="3723c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3723c26" class="tk">GPDO476</a>;      <span class="ct">/* offset: 0x07DC size: 8 bit */</span></td></tr>
<tr name="3724" id="3724">
<td>3724</td><td>        <a id="3724c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3724c26" class="tk">GPDO477</a>;      <span class="ct">/* offset: 0x07DD size: 8 bit */</span></td></tr>
<tr name="3725" id="3725">
<td>3725</td><td>        <a id="3725c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3725c26" class="tk">GPDO478</a>;      <span class="ct">/* offset: 0x07DE size: 8 bit */</span></td></tr>
<tr name="3726" id="3726">
<td>3726</td><td>        <a id="3726c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3726c26" class="tk">GPDO479</a>;      <span class="ct">/* offset: 0x07DF size: 8 bit */</span></td></tr>
<tr name="3727" id="3727">
<td>3727</td><td>        <a id="3727c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3727c26" class="tk">GPDO480</a>;      <span class="ct">/* offset: 0x07E0 size: 8 bit */</span></td></tr>
<tr name="3728" id="3728">
<td>3728</td><td>        <a id="3728c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3728c26" class="tk">GPDO481</a>;      <span class="ct">/* offset: 0x07E1 size: 8 bit */</span></td></tr>
<tr name="3729" id="3729">
<td>3729</td><td>        <a id="3729c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3729c26" class="tk">GPDO482</a>;      <span class="ct">/* offset: 0x07E2 size: 8 bit */</span></td></tr>
<tr name="3730" id="3730">
<td>3730</td><td>        <a id="3730c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3730c26" class="tk">GPDO483</a>;      <span class="ct">/* offset: 0x07E3 size: 8 bit */</span></td></tr>
<tr name="3731" id="3731">
<td>3731</td><td>        <a id="3731c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3731c26" class="tk">GPDO484</a>;      <span class="ct">/* offset: 0x07E4 size: 8 bit */</span></td></tr>
<tr name="3732" id="3732">
<td>3732</td><td>        <a id="3732c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3732c26" class="tk">GPDO485</a>;      <span class="ct">/* offset: 0x07E5 size: 8 bit */</span></td></tr>
<tr name="3733" id="3733">
<td>3733</td><td>        <a id="3733c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3733c26" class="tk">GPDO486</a>;      <span class="ct">/* offset: 0x07E6 size: 8 bit */</span></td></tr>
<tr name="3734" id="3734">
<td>3734</td><td>        <a id="3734c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3734c26" class="tk">GPDO487</a>;      <span class="ct">/* offset: 0x07E7 size: 8 bit */</span></td></tr>
<tr name="3735" id="3735">
<td>3735</td><td>        <a id="3735c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3735c26" class="tk">GPDO488</a>;      <span class="ct">/* offset: 0x07E8 size: 8 bit */</span></td></tr>
<tr name="3736" id="3736">
<td>3736</td><td>        <a id="3736c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3736c26" class="tk">GPDO489</a>;      <span class="ct">/* offset: 0x07E9 size: 8 bit */</span></td></tr>
<tr name="3737" id="3737">
<td>3737</td><td>        <a id="3737c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3737c26" class="tk">GPDO490</a>;      <span class="ct">/* offset: 0x07EA size: 8 bit */</span></td></tr>
<tr name="3738" id="3738">
<td>3738</td><td>        <a id="3738c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3738c26" class="tk">GPDO491</a>;      <span class="ct">/* offset: 0x07EB size: 8 bit */</span></td></tr>
<tr name="3739" id="3739">
<td>3739</td><td>        <a id="3739c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3739c26" class="tk">GPDO492</a>;      <span class="ct">/* offset: 0x07EC size: 8 bit */</span></td></tr>
<tr name="3740" id="3740">
<td>3740</td><td>        <a id="3740c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3740c26" class="tk">GPDO493</a>;      <span class="ct">/* offset: 0x07ED size: 8 bit */</span></td></tr>
<tr name="3741" id="3741">
<td>3741</td><td>        <a id="3741c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3741c26" class="tk">GPDO494</a>;      <span class="ct">/* offset: 0x07EE size: 8 bit */</span></td></tr>
<tr name="3742" id="3742">
<td>3742</td><td>        <a id="3742c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3742c26" class="tk">GPDO495</a>;      <span class="ct">/* offset: 0x07EF size: 8 bit */</span></td></tr>
<tr name="3743" id="3743">
<td>3743</td><td>        <a id="3743c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3743c26" class="tk">GPDO496</a>;      <span class="ct">/* offset: 0x07F0 size: 8 bit */</span></td></tr>
<tr name="3744" id="3744">
<td>3744</td><td>        <a id="3744c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3744c26" class="tk">GPDO497</a>;      <span class="ct">/* offset: 0x07F1 size: 8 bit */</span></td></tr>
<tr name="3745" id="3745">
<td>3745</td><td>        <a id="3745c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3745c26" class="tk">GPDO498</a>;      <span class="ct">/* offset: 0x07F2 size: 8 bit */</span></td></tr>
<tr name="3746" id="3746">
<td>3746</td><td>        <a id="3746c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3746c26" class="tk">GPDO499</a>;      <span class="ct">/* offset: 0x07F3 size: 8 bit */</span></td></tr>
<tr name="3747" id="3747">
<td>3747</td><td>        <a id="3747c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3747c26" class="tk">GPDO500</a>;      <span class="ct">/* offset: 0x07F4 size: 8 bit */</span></td></tr>
<tr name="3748" id="3748">
<td>3748</td><td>        <a id="3748c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3748c26" class="tk">GPDO501</a>;      <span class="ct">/* offset: 0x07F5 size: 8 bit */</span></td></tr>
<tr name="3749" id="3749">
<td>3749</td><td>        <a id="3749c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3749c26" class="tk">GPDO502</a>;      <span class="ct">/* offset: 0x07F6 size: 8 bit */</span></td></tr>
<tr name="3750" id="3750">
<td>3750</td><td>        <a id="3750c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3750c26" class="tk">GPDO503</a>;      <span class="ct">/* offset: 0x07F7 size: 8 bit */</span></td></tr>
<tr name="3751" id="3751">
<td>3751</td><td>        <a id="3751c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3751c26" class="tk">GPDO504</a>;      <span class="ct">/* offset: 0x07F8 size: 8 bit */</span></td></tr>
<tr name="3752" id="3752">
<td>3752</td><td>        <a id="3752c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3752c26" class="tk">GPDO505</a>;      <span class="ct">/* offset: 0x07F9 size: 8 bit */</span></td></tr>
<tr name="3753" id="3753">
<td>3753</td><td>        <a id="3753c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3753c26" class="tk">GPDO506</a>;      <span class="ct">/* offset: 0x07FA size: 8 bit */</span></td></tr>
<tr name="3754" id="3754">
<td>3754</td><td>        <a id="3754c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3754c26" class="tk">GPDO507</a>;      <span class="ct">/* offset: 0x07FB size: 8 bit */</span></td></tr>
<tr name="3755" id="3755">
<td>3755</td><td>        <a id="3755c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3755c26" class="tk">GPDO508</a>;      <span class="ct">/* offset: 0x07FC size: 8 bit */</span></td></tr>
<tr name="3756" id="3756">
<td>3756</td><td>        <a id="3756c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3756c26" class="tk">GPDO509</a>;      <span class="ct">/* offset: 0x07FD size: 8 bit */</span></td></tr>
<tr name="3757" id="3757">
<td>3757</td><td>        <a id="3757c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3757c26" class="tk">GPDO510</a>;      <span class="ct">/* offset: 0x07FE size: 8 bit */</span></td></tr>
<tr name="3758" id="3758">
<td>3758</td><td>        <a id="3758c9" class="tk">SIUL_GPDO_8B_tag</a> <a id="3758c26" class="tk">GPDO511</a>;      <span class="ct">/* offset: 0x07FF size: 8 bit */</span></td></tr>
<tr name="3759" id="3759">
<td>3759</td><td>      <span class="br">}</span>;</td></tr>
<tr name="3760" id="3760">
<td>3760</td><td>    <span class="br">}</span>;</td></tr>
<tr name="3761" id="3761">
<td>3761</td><td></td></tr>
<tr name="3762" id="3762">
<td>3762</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="3763" id="3763">
<td>3763</td><td>      <span class="ct">/* GPDI - GPIO Pad Data Input Register */</span></td></tr>
<tr name="3764" id="3764">
<td>3764</td><td>      <a id="3764c7" class="tk">SIUL_GPDI_32B_tag</a> <a id="3764c25" class="tk">GPDI_32B</a>[128]; <span class="ct">/* offset: 0x0800  (0x0004 x 128) */</span></td></tr>
<tr name="3765" id="3765">
<td>3765</td><td></td></tr>
<tr name="3766" id="3766">
<td>3766</td><td>      <span class="ct">/* GPDI - GPIO Pad Data Input Register */</span></td></tr>
<tr name="3767" id="3767">
<td>3767</td><td>      <a id="3767c7" class="tk">SIUL_GPDI_8B_tag</a> <a id="3767c24" class="tk">GPDI</a>[512];      <span class="ct">/* offset: 0x0800  (0x0001 x 512) */</span></td></tr>
<tr name="3768" id="3768">
<td>3768</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="3769" id="3769">
<td>3769</td><td>        <span class="ct">/* GPDI - GPIO Pad Data Input Register */</span></td></tr>
<tr name="3770" id="3770">
<td>3770</td><td>        <a id="3770c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3770c27" class="tk">GPDI0_3</a>;     <span class="ct">/* offset: 0x0800 size: 32 bit */</span></td></tr>
<tr name="3771" id="3771">
<td>3771</td><td>        <a id="3771c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3771c27" class="tk">GPDI4_7</a>;     <span class="ct">/* offset: 0x0804 size: 32 bit */</span></td></tr>
<tr name="3772" id="3772">
<td>3772</td><td>        <a id="3772c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3772c27" class="tk">GPDI8_11</a>;    <span class="ct">/* offset: 0x0808 size: 32 bit */</span></td></tr>
<tr name="3773" id="3773">
<td>3773</td><td>        <a id="3773c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3773c27" class="tk">GPDI12_15</a>;   <span class="ct">/* offset: 0x080C size: 32 bit */</span></td></tr>
<tr name="3774" id="3774">
<td>3774</td><td>        <a id="3774c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3774c27" class="tk">GPDI16_19</a>;   <span class="ct">/* offset: 0x0810 size: 32 bit */</span></td></tr>
<tr name="3775" id="3775">
<td>3775</td><td>        <a id="3775c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3775c27" class="tk">GPDI20_23</a>;   <span class="ct">/* offset: 0x0814 size: 32 bit */</span></td></tr>
<tr name="3776" id="3776">
<td>3776</td><td>        <a id="3776c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3776c27" class="tk">GPDI24_27</a>;   <span class="ct">/* offset: 0x0818 size: 32 bit */</span></td></tr>
<tr name="3777" id="3777">
<td>3777</td><td>        <a id="3777c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3777c27" class="tk">GPDI28_31</a>;   <span class="ct">/* offset: 0x081C size: 32 bit */</span></td></tr>
<tr name="3778" id="3778">
<td>3778</td><td>        <a id="3778c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3778c27" class="tk">GPDI32_35</a>;   <span class="ct">/* offset: 0x0820 size: 32 bit */</span></td></tr>
<tr name="3779" id="3779">
<td>3779</td><td>        <a id="3779c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3779c27" class="tk">GPDI36_39</a>;   <span class="ct">/* offset: 0x0824 size: 32 bit */</span></td></tr>
<tr name="3780" id="3780">
<td>3780</td><td>        <a id="3780c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3780c27" class="tk">GPDI40_43</a>;   <span class="ct">/* offset: 0x0828 size: 32 bit */</span></td></tr>
<tr name="3781" id="3781">
<td>3781</td><td>        <a id="3781c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3781c27" class="tk">GPDI44_47</a>;   <span class="ct">/* offset: 0x082C size: 32 bit */</span></td></tr>
<tr name="3782" id="3782">
<td>3782</td><td>        <a id="3782c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3782c27" class="tk">GPDI48_51</a>;   <span class="ct">/* offset: 0x0830 size: 32 bit */</span></td></tr>
<tr name="3783" id="3783">
<td>3783</td><td>        <a id="3783c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3783c27" class="tk">GPDI52_55</a>;   <span class="ct">/* offset: 0x0834 size: 32 bit */</span></td></tr>
<tr name="3784" id="3784">
<td>3784</td><td>        <a id="3784c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3784c27" class="tk">GPDI56_59</a>;   <span class="ct">/* offset: 0x0838 size: 32 bit */</span></td></tr>
<tr name="3785" id="3785">
<td>3785</td><td>        <a id="3785c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3785c27" class="tk">GPDI60_63</a>;   <span class="ct">/* offset: 0x083C size: 32 bit */</span></td></tr>
<tr name="3786" id="3786">
<td>3786</td><td>        <a id="3786c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3786c27" class="tk">GPDI64_67</a>;   <span class="ct">/* offset: 0x0840 size: 32 bit */</span></td></tr>
<tr name="3787" id="3787">
<td>3787</td><td>        <a id="3787c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3787c27" class="tk">GPDI68_71</a>;   <span class="ct">/* offset: 0x0844 size: 32 bit */</span></td></tr>
<tr name="3788" id="3788">
<td>3788</td><td>        <a id="3788c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3788c27" class="tk">GPDI72_75</a>;   <span class="ct">/* offset: 0x0848 size: 32 bit */</span></td></tr>
<tr name="3789" id="3789">
<td>3789</td><td>        <a id="3789c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3789c27" class="tk">GPDI76_79</a>;   <span class="ct">/* offset: 0x084C size: 32 bit */</span></td></tr>
<tr name="3790" id="3790">
<td>3790</td><td>        <a id="3790c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3790c27" class="tk">GPDI80_83</a>;   <span class="ct">/* offset: 0x0850 size: 32 bit */</span></td></tr>
<tr name="3791" id="3791">
<td>3791</td><td>        <a id="3791c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3791c27" class="tk">GPDI84_87</a>;   <span class="ct">/* offset: 0x0854 size: 32 bit */</span></td></tr>
<tr name="3792" id="3792">
<td>3792</td><td>        <a id="3792c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3792c27" class="tk">GPDI88_91</a>;   <span class="ct">/* offset: 0x0858 size: 32 bit */</span></td></tr>
<tr name="3793" id="3793">
<td>3793</td><td>        <a id="3793c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3793c27" class="tk">GPDI92_95</a>;   <span class="ct">/* offset: 0x085C size: 32 bit */</span></td></tr>
<tr name="3794" id="3794">
<td>3794</td><td>        <a id="3794c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3794c27" class="tk">GPDI96_99</a>;   <span class="ct">/* offset: 0x0860 size: 32 bit */</span></td></tr>
<tr name="3795" id="3795">
<td>3795</td><td>        <a id="3795c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3795c27" class="tk">GPDI100_103</a>; <span class="ct">/* offset: 0x0864 size: 32 bit */</span></td></tr>
<tr name="3796" id="3796">
<td>3796</td><td>        <a id="3796c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3796c27" class="tk">GPDI104_107</a>; <span class="ct">/* offset: 0x0868 size: 32 bit */</span></td></tr>
<tr name="3797" id="3797">
<td>3797</td><td>        <a id="3797c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3797c27" class="tk">GPDI108_111</a>; <span class="ct">/* offset: 0x086C size: 32 bit */</span></td></tr>
<tr name="3798" id="3798">
<td>3798</td><td>        <a id="3798c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3798c27" class="tk">GPDI112_115</a>; <span class="ct">/* offset: 0x0870 size: 32 bit */</span></td></tr>
<tr name="3799" id="3799">
<td>3799</td><td>        <a id="3799c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3799c27" class="tk">GPDI116_119</a>; <span class="ct">/* offset: 0x0874 size: 32 bit */</span></td></tr>
<tr name="3800" id="3800">
<td>3800</td><td>        <a id="3800c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3800c27" class="tk">GPDI120_123</a>; <span class="ct">/* offset: 0x0878 size: 32 bit */</span></td></tr>
<tr name="3801" id="3801">
<td>3801</td><td>        <a id="3801c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3801c27" class="tk">GPDI124_127</a>; <span class="ct">/* offset: 0x087C size: 32 bit */</span></td></tr>
<tr name="3802" id="3802">
<td>3802</td><td>        <a id="3802c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3802c27" class="tk">GPDI128_131</a>; <span class="ct">/* offset: 0x0880 size: 32 bit */</span></td></tr>
<tr name="3803" id="3803">
<td>3803</td><td>        <a id="3803c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3803c27" class="tk">GPDI132_135</a>; <span class="ct">/* offset: 0x0884 size: 32 bit */</span></td></tr>
<tr name="3804" id="3804">
<td>3804</td><td>        <a id="3804c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3804c27" class="tk">GPDI136_139</a>; <span class="ct">/* offset: 0x0888 size: 32 bit */</span></td></tr>
<tr name="3805" id="3805">
<td>3805</td><td>        <a id="3805c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3805c27" class="tk">GPDI140_143</a>; <span class="ct">/* offset: 0x088C size: 32 bit */</span></td></tr>
<tr name="3806" id="3806">
<td>3806</td><td>        <a id="3806c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3806c27" class="tk">GPDI144_147</a>; <span class="ct">/* offset: 0x0890 size: 32 bit */</span></td></tr>
<tr name="3807" id="3807">
<td>3807</td><td>        <a id="3807c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3807c27" class="tk">GPDI148_151</a>; <span class="ct">/* offset: 0x0894 size: 32 bit */</span></td></tr>
<tr name="3808" id="3808">
<td>3808</td><td>        <a id="3808c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3808c27" class="tk">GPDI152_155</a>; <span class="ct">/* offset: 0x0898 size: 32 bit */</span></td></tr>
<tr name="3809" id="3809">
<td>3809</td><td>        <a id="3809c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3809c27" class="tk">GPDI156_159</a>; <span class="ct">/* offset: 0x089C size: 32 bit */</span></td></tr>
<tr name="3810" id="3810">
<td>3810</td><td>        <a id="3810c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3810c27" class="tk">GPDI160_163</a>; <span class="ct">/* offset: 0x08A0 size: 32 bit */</span></td></tr>
<tr name="3811" id="3811">
<td>3811</td><td>        <a id="3811c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3811c27" class="tk">GPDI164_167</a>; <span class="ct">/* offset: 0x08A4 size: 32 bit */</span></td></tr>
<tr name="3812" id="3812">
<td>3812</td><td>        <a id="3812c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3812c27" class="tk">GPDI168_171</a>; <span class="ct">/* offset: 0x08A8 size: 32 bit */</span></td></tr>
<tr name="3813" id="3813">
<td>3813</td><td>        <a id="3813c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3813c27" class="tk">GPDI172_175</a>; <span class="ct">/* offset: 0x08AC size: 32 bit */</span></td></tr>
<tr name="3814" id="3814">
<td>3814</td><td>        <a id="3814c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3814c27" class="tk">GPDI176_179</a>; <span class="ct">/* offset: 0x08B0 size: 32 bit */</span></td></tr>
<tr name="3815" id="3815">
<td>3815</td><td>        <a id="3815c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3815c27" class="tk">GPDI180_183</a>; <span class="ct">/* offset: 0x08B4 size: 32 bit */</span></td></tr>
<tr name="3816" id="3816">
<td>3816</td><td>        <a id="3816c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3816c27" class="tk">GPDI184_187</a>; <span class="ct">/* offset: 0x08B8 size: 32 bit */</span></td></tr>
<tr name="3817" id="3817">
<td>3817</td><td>        <a id="3817c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3817c27" class="tk">GPDI188_191</a>; <span class="ct">/* offset: 0x08BC size: 32 bit */</span></td></tr>
<tr name="3818" id="3818">
<td>3818</td><td>        <a id="3818c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3818c27" class="tk">GPDI192_195</a>; <span class="ct">/* offset: 0x08C0 size: 32 bit */</span></td></tr>
<tr name="3819" id="3819">
<td>3819</td><td>        <a id="3819c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3819c27" class="tk">GPDI196_199</a>; <span class="ct">/* offset: 0x08C4 size: 32 bit */</span></td></tr>
<tr name="3820" id="3820">
<td>3820</td><td>        <a id="3820c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3820c27" class="tk">GPDI200_203</a>; <span class="ct">/* offset: 0x08C8 size: 32 bit */</span></td></tr>
<tr name="3821" id="3821">
<td>3821</td><td>        <a id="3821c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3821c27" class="tk">GPDI204_207</a>; <span class="ct">/* offset: 0x08CC size: 32 bit */</span></td></tr>
<tr name="3822" id="3822">
<td>3822</td><td>        <a id="3822c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3822c27" class="tk">GPDI208_211</a>; <span class="ct">/* offset: 0x08D0 size: 32 bit */</span></td></tr>
<tr name="3823" id="3823">
<td>3823</td><td>        <a id="3823c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3823c27" class="tk">GPDI212_215</a>; <span class="ct">/* offset: 0x08D4 size: 32 bit */</span></td></tr>
<tr name="3824" id="3824">
<td>3824</td><td>        <a id="3824c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3824c27" class="tk">GPDI216_219</a>; <span class="ct">/* offset: 0x08D8 size: 32 bit */</span></td></tr>
<tr name="3825" id="3825">
<td>3825</td><td>        <a id="3825c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3825c27" class="tk">GPDI220_223</a>; <span class="ct">/* offset: 0x08DC size: 32 bit */</span></td></tr>
<tr name="3826" id="3826">
<td>3826</td><td>        <a id="3826c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3826c27" class="tk">GPDI224_227</a>; <span class="ct">/* offset: 0x08E0 size: 32 bit */</span></td></tr>
<tr name="3827" id="3827">
<td>3827</td><td>        <a id="3827c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3827c27" class="tk">GPDI228_231</a>; <span class="ct">/* offset: 0x08E4 size: 32 bit */</span></td></tr>
<tr name="3828" id="3828">
<td>3828</td><td>        <a id="3828c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3828c27" class="tk">GPDI232_235</a>; <span class="ct">/* offset: 0x08E8 size: 32 bit */</span></td></tr>
<tr name="3829" id="3829">
<td>3829</td><td>        <a id="3829c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3829c27" class="tk">GPDI236_239</a>; <span class="ct">/* offset: 0x08EC size: 32 bit */</span></td></tr>
<tr name="3830" id="3830">
<td>3830</td><td>        <a id="3830c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3830c27" class="tk">GPDI240_243</a>; <span class="ct">/* offset: 0x08F0 size: 32 bit */</span></td></tr>
<tr name="3831" id="3831">
<td>3831</td><td>        <a id="3831c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3831c27" class="tk">GPDI244_247</a>; <span class="ct">/* offset: 0x08F4 size: 32 bit */</span></td></tr>
<tr name="3832" id="3832">
<td>3832</td><td>        <a id="3832c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3832c27" class="tk">GPDI248_251</a>; <span class="ct">/* offset: 0x08F8 size: 32 bit */</span></td></tr>
<tr name="3833" id="3833">
<td>3833</td><td>        <a id="3833c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3833c27" class="tk">GPDI252_255</a>; <span class="ct">/* offset: 0x08FC size: 32 bit */</span></td></tr>
<tr name="3834" id="3834">
<td>3834</td><td>        <a id="3834c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3834c27" class="tk">GPDI256_259</a>; <span class="ct">/* offset: 0x0900 size: 32 bit */</span></td></tr>
<tr name="3835" id="3835">
<td>3835</td><td>        <a id="3835c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3835c27" class="tk">GPDI260_263</a>; <span class="ct">/* offset: 0x0904 size: 32 bit */</span></td></tr>
<tr name="3836" id="3836">
<td>3836</td><td>        <a id="3836c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3836c27" class="tk">GPDI264_267</a>; <span class="ct">/* offset: 0x0908 size: 32 bit */</span></td></tr>
<tr name="3837" id="3837">
<td>3837</td><td>        <a id="3837c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3837c27" class="tk">GPDI268_271</a>; <span class="ct">/* offset: 0x090C size: 32 bit */</span></td></tr>
<tr name="3838" id="3838">
<td>3838</td><td>        <a id="3838c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3838c27" class="tk">GPDI272_275</a>; <span class="ct">/* offset: 0x0910 size: 32 bit */</span></td></tr>
<tr name="3839" id="3839">
<td>3839</td><td>        <a id="3839c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3839c27" class="tk">GPDI276_279</a>; <span class="ct">/* offset: 0x0914 size: 32 bit */</span></td></tr>
<tr name="3840" id="3840">
<td>3840</td><td>        <a id="3840c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3840c27" class="tk">GPDI280_283</a>; <span class="ct">/* offset: 0x0918 size: 32 bit */</span></td></tr>
<tr name="3841" id="3841">
<td>3841</td><td>        <a id="3841c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3841c27" class="tk">GPDI284_287</a>; <span class="ct">/* offset: 0x091C size: 32 bit */</span></td></tr>
<tr name="3842" id="3842">
<td>3842</td><td>        <a id="3842c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3842c27" class="tk">GPDI288_291</a>; <span class="ct">/* offset: 0x0920 size: 32 bit */</span></td></tr>
<tr name="3843" id="3843">
<td>3843</td><td>        <a id="3843c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3843c27" class="tk">GPDI292_295</a>; <span class="ct">/* offset: 0x0924 size: 32 bit */</span></td></tr>
<tr name="3844" id="3844">
<td>3844</td><td>        <a id="3844c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3844c27" class="tk">GPDI296_299</a>; <span class="ct">/* offset: 0x0928 size: 32 bit */</span></td></tr>
<tr name="3845" id="3845">
<td>3845</td><td>        <a id="3845c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3845c27" class="tk">GPDI300_303</a>; <span class="ct">/* offset: 0x092C size: 32 bit */</span></td></tr>
<tr name="3846" id="3846">
<td>3846</td><td>        <a id="3846c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3846c27" class="tk">GPDI304_307</a>; <span class="ct">/* offset: 0x0930 size: 32 bit */</span></td></tr>
<tr name="3847" id="3847">
<td>3847</td><td>        <a id="3847c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3847c27" class="tk">GPDI308_311</a>; <span class="ct">/* offset: 0x0934 size: 32 bit */</span></td></tr>
<tr name="3848" id="3848">
<td>3848</td><td>        <a id="3848c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3848c27" class="tk">GPDI312_315</a>; <span class="ct">/* offset: 0x0938 size: 32 bit */</span></td></tr>
<tr name="3849" id="3849">
<td>3849</td><td>        <a id="3849c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3849c27" class="tk">GPDI316_319</a>; <span class="ct">/* offset: 0x093C size: 32 bit */</span></td></tr>
<tr name="3850" id="3850">
<td>3850</td><td>        <a id="3850c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3850c27" class="tk">GPDI320_323</a>; <span class="ct">/* offset: 0x0940 size: 32 bit */</span></td></tr>
<tr name="3851" id="3851">
<td>3851</td><td>        <a id="3851c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3851c27" class="tk">GPDI324_327</a>; <span class="ct">/* offset: 0x0944 size: 32 bit */</span></td></tr>
<tr name="3852" id="3852">
<td>3852</td><td>        <a id="3852c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3852c27" class="tk">GPDI328_331</a>; <span class="ct">/* offset: 0x0948 size: 32 bit */</span></td></tr>
<tr name="3853" id="3853">
<td>3853</td><td>        <a id="3853c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3853c27" class="tk">GPDI332_335</a>; <span class="ct">/* offset: 0x094C size: 32 bit */</span></td></tr>
<tr name="3854" id="3854">
<td>3854</td><td>        <a id="3854c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3854c27" class="tk">GPDI336_339</a>; <span class="ct">/* offset: 0x0950 size: 32 bit */</span></td></tr>
<tr name="3855" id="3855">
<td>3855</td><td>        <a id="3855c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3855c27" class="tk">GPDI340_343</a>; <span class="ct">/* offset: 0x0954 size: 32 bit */</span></td></tr>
<tr name="3856" id="3856">
<td>3856</td><td>        <a id="3856c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3856c27" class="tk">GPDI344_347</a>; <span class="ct">/* offset: 0x0958 size: 32 bit */</span></td></tr>
<tr name="3857" id="3857">
<td>3857</td><td>        <a id="3857c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3857c27" class="tk">GPDI348_351</a>; <span class="ct">/* offset: 0x095C size: 32 bit */</span></td></tr>
<tr name="3858" id="3858">
<td>3858</td><td>        <a id="3858c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3858c27" class="tk">GPDI352_355</a>; <span class="ct">/* offset: 0x0960 size: 32 bit */</span></td></tr>
<tr name="3859" id="3859">
<td>3859</td><td>        <a id="3859c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3859c27" class="tk">GPDI356_359</a>; <span class="ct">/* offset: 0x0964 size: 32 bit */</span></td></tr>
<tr name="3860" id="3860">
<td>3860</td><td>        <a id="3860c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3860c27" class="tk">GPDI360_363</a>; <span class="ct">/* offset: 0x0968 size: 32 bit */</span></td></tr>
<tr name="3861" id="3861">
<td>3861</td><td>        <a id="3861c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3861c27" class="tk">GPDI364_367</a>; <span class="ct">/* offset: 0x096C size: 32 bit */</span></td></tr>
<tr name="3862" id="3862">
<td>3862</td><td>        <a id="3862c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3862c27" class="tk">GPDI368_371</a>; <span class="ct">/* offset: 0x0970 size: 32 bit */</span></td></tr>
<tr name="3863" id="3863">
<td>3863</td><td>        <a id="3863c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3863c27" class="tk">GPDI372_375</a>; <span class="ct">/* offset: 0x0974 size: 32 bit */</span></td></tr>
<tr name="3864" id="3864">
<td>3864</td><td>        <a id="3864c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3864c27" class="tk">GPDI376_379</a>; <span class="ct">/* offset: 0x0978 size: 32 bit */</span></td></tr>
<tr name="3865" id="3865">
<td>3865</td><td>        <a id="3865c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3865c27" class="tk">GPDI380_383</a>; <span class="ct">/* offset: 0x097C size: 32 bit */</span></td></tr>
<tr name="3866" id="3866">
<td>3866</td><td>        <a id="3866c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3866c27" class="tk">GPDI384_387</a>; <span class="ct">/* offset: 0x0980 size: 32 bit */</span></td></tr>
<tr name="3867" id="3867">
<td>3867</td><td>        <a id="3867c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3867c27" class="tk">GPDI388_391</a>; <span class="ct">/* offset: 0x0984 size: 32 bit */</span></td></tr>
<tr name="3868" id="3868">
<td>3868</td><td>        <a id="3868c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3868c27" class="tk">GPDI392_395</a>; <span class="ct">/* offset: 0x0988 size: 32 bit */</span></td></tr>
<tr name="3869" id="3869">
<td>3869</td><td>        <a id="3869c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3869c27" class="tk">GPDI396_399</a>; <span class="ct">/* offset: 0x098C size: 32 bit */</span></td></tr>
<tr name="3870" id="3870">
<td>3870</td><td>        <a id="3870c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3870c27" class="tk">GPDI400_403</a>; <span class="ct">/* offset: 0x0990 size: 32 bit */</span></td></tr>
<tr name="3871" id="3871">
<td>3871</td><td>        <a id="3871c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3871c27" class="tk">GPDI404_407</a>; <span class="ct">/* offset: 0x0994 size: 32 bit */</span></td></tr>
<tr name="3872" id="3872">
<td>3872</td><td>        <a id="3872c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3872c27" class="tk">GPDI408_411</a>; <span class="ct">/* offset: 0x0998 size: 32 bit */</span></td></tr>
<tr name="3873" id="3873">
<td>3873</td><td>        <a id="3873c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3873c27" class="tk">GPDI412_415</a>; <span class="ct">/* offset: 0x099C size: 32 bit */</span></td></tr>
<tr name="3874" id="3874">
<td>3874</td><td>        <a id="3874c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3874c27" class="tk">GPDI416_419</a>; <span class="ct">/* offset: 0x09A0 size: 32 bit */</span></td></tr>
<tr name="3875" id="3875">
<td>3875</td><td>        <a id="3875c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3875c27" class="tk">GPDI420_423</a>; <span class="ct">/* offset: 0x09A4 size: 32 bit */</span></td></tr>
<tr name="3876" id="3876">
<td>3876</td><td>        <a id="3876c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3876c27" class="tk">GPDI424_427</a>; <span class="ct">/* offset: 0x09A8 size: 32 bit */</span></td></tr>
<tr name="3877" id="3877">
<td>3877</td><td>        <a id="3877c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3877c27" class="tk">GPDI428_431</a>; <span class="ct">/* offset: 0x09AC size: 32 bit */</span></td></tr>
<tr name="3878" id="3878">
<td>3878</td><td>        <a id="3878c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3878c27" class="tk">GPDI432_435</a>; <span class="ct">/* offset: 0x09B0 size: 32 bit */</span></td></tr>
<tr name="3879" id="3879">
<td>3879</td><td>        <a id="3879c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3879c27" class="tk">GPDI436_439</a>; <span class="ct">/* offset: 0x09B4 size: 32 bit */</span></td></tr>
<tr name="3880" id="3880">
<td>3880</td><td>        <a id="3880c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3880c27" class="tk">GPDI440_443</a>; <span class="ct">/* offset: 0x09B8 size: 32 bit */</span></td></tr>
<tr name="3881" id="3881">
<td>3881</td><td>        <a id="3881c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3881c27" class="tk">GPDI444_447</a>; <span class="ct">/* offset: 0x09BC size: 32 bit */</span></td></tr>
<tr name="3882" id="3882">
<td>3882</td><td>        <a id="3882c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3882c27" class="tk">GPDI448_451</a>; <span class="ct">/* offset: 0x09C0 size: 32 bit */</span></td></tr>
<tr name="3883" id="3883">
<td>3883</td><td>        <a id="3883c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3883c27" class="tk">GPDI452_455</a>; <span class="ct">/* offset: 0x09C4 size: 32 bit */</span></td></tr>
<tr name="3884" id="3884">
<td>3884</td><td>        <a id="3884c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3884c27" class="tk">GPDI456_459</a>; <span class="ct">/* offset: 0x09C8 size: 32 bit */</span></td></tr>
<tr name="3885" id="3885">
<td>3885</td><td>        <a id="3885c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3885c27" class="tk">GPDI460_463</a>; <span class="ct">/* offset: 0x09CC size: 32 bit */</span></td></tr>
<tr name="3886" id="3886">
<td>3886</td><td>        <a id="3886c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3886c27" class="tk">GPDI464_467</a>; <span class="ct">/* offset: 0x09D0 size: 32 bit */</span></td></tr>
<tr name="3887" id="3887">
<td>3887</td><td>        <a id="3887c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3887c27" class="tk">GPDI468_471</a>; <span class="ct">/* offset: 0x09D4 size: 32 bit */</span></td></tr>
<tr name="3888" id="3888">
<td>3888</td><td>        <a id="3888c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3888c27" class="tk">GPDI472_475</a>; <span class="ct">/* offset: 0x09D8 size: 32 bit */</span></td></tr>
<tr name="3889" id="3889">
<td>3889</td><td>        <a id="3889c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3889c27" class="tk">GPDI476_479</a>; <span class="ct">/* offset: 0x09DC size: 32 bit */</span></td></tr>
<tr name="3890" id="3890">
<td>3890</td><td>        <a id="3890c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3890c27" class="tk">GPDI480_483</a>; <span class="ct">/* offset: 0x09E0 size: 32 bit */</span></td></tr>
<tr name="3891" id="3891">
<td>3891</td><td>        <a id="3891c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3891c27" class="tk">GPDI484_487</a>; <span class="ct">/* offset: 0x09E4 size: 32 bit */</span></td></tr>
<tr name="3892" id="3892">
<td>3892</td><td>        <a id="3892c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3892c27" class="tk">GPDI488_491</a>; <span class="ct">/* offset: 0x09E8 size: 32 bit */</span></td></tr>
<tr name="3893" id="3893">
<td>3893</td><td>        <a id="3893c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3893c27" class="tk">GPDI492_495</a>; <span class="ct">/* offset: 0x09EC size: 32 bit */</span></td></tr>
<tr name="3894" id="3894">
<td>3894</td><td>        <a id="3894c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3894c27" class="tk">GPDI496_499</a>; <span class="ct">/* offset: 0x09F0 size: 32 bit */</span></td></tr>
<tr name="3895" id="3895">
<td>3895</td><td>        <a id="3895c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3895c27" class="tk">GPDI500_503</a>; <span class="ct">/* offset: 0x09F4 size: 32 bit */</span></td></tr>
<tr name="3896" id="3896">
<td>3896</td><td>        <a id="3896c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3896c27" class="tk">GPDI504_507</a>; <span class="ct">/* offset: 0x09F8 size: 32 bit */</span></td></tr>
<tr name="3897" id="3897">
<td>3897</td><td>        <a id="3897c9" class="tk">SIUL_GPDI_32B_tag</a> <a id="3897c27" class="tk">GPDI508_511</a>; <span class="ct">/* offset: 0x09FC size: 32 bit */</span></td></tr>
<tr name="3898" id="3898">
<td>3898</td><td>      <span class="br">}</span>;</td></tr>
<tr name="3899" id="3899">
<td>3899</td><td></td></tr>
<tr name="3900" id="3900">
<td>3900</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="3901" id="3901">
<td>3901</td><td>        <span class="ct">/* GPDI - GPIO Pad Data Input Register */</span></td></tr>
<tr name="3902" id="3902">
<td>3902</td><td>        <a id="3902c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3902c26" class="tk">GPDI0</a>;        <span class="ct">/* offset: 0x0800 size: 8 bit */</span></td></tr>
<tr name="3903" id="3903">
<td>3903</td><td>        <a id="3903c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3903c26" class="tk">GPDI1</a>;        <span class="ct">/* offset: 0x0801 size: 8 bit */</span></td></tr>
<tr name="3904" id="3904">
<td>3904</td><td>        <a id="3904c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3904c26" class="tk">GPDI2</a>;        <span class="ct">/* offset: 0x0802 size: 8 bit */</span></td></tr>
<tr name="3905" id="3905">
<td>3905</td><td>        <a id="3905c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3905c26" class="tk">GPDI3</a>;        <span class="ct">/* offset: 0x0803 size: 8 bit */</span></td></tr>
<tr name="3906" id="3906">
<td>3906</td><td>        <a id="3906c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3906c26" class="tk">GPDI4</a>;        <span class="ct">/* offset: 0x0804 size: 8 bit */</span></td></tr>
<tr name="3907" id="3907">
<td>3907</td><td>        <a id="3907c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3907c26" class="tk">GPDI5</a>;        <span class="ct">/* offset: 0x0805 size: 8 bit */</span></td></tr>
<tr name="3908" id="3908">
<td>3908</td><td>        <a id="3908c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3908c26" class="tk">GPDI6</a>;        <span class="ct">/* offset: 0x0806 size: 8 bit */</span></td></tr>
<tr name="3909" id="3909">
<td>3909</td><td>        <a id="3909c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3909c26" class="tk">GPDI7</a>;        <span class="ct">/* offset: 0x0807 size: 8 bit */</span></td></tr>
<tr name="3910" id="3910">
<td>3910</td><td>        <a id="3910c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3910c26" class="tk">GPDI8</a>;        <span class="ct">/* offset: 0x0808 size: 8 bit */</span></td></tr>
<tr name="3911" id="3911">
<td>3911</td><td>        <a id="3911c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3911c26" class="tk">GPDI9</a>;        <span class="ct">/* offset: 0x0809 size: 8 bit */</span></td></tr>
<tr name="3912" id="3912">
<td>3912</td><td>        <a id="3912c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3912c26" class="tk">GPDI10</a>;       <span class="ct">/* offset: 0x080A size: 8 bit */</span></td></tr>
<tr name="3913" id="3913">
<td>3913</td><td>        <a id="3913c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3913c26" class="tk">GPDI11</a>;       <span class="ct">/* offset: 0x080B size: 8 bit */</span></td></tr>
<tr name="3914" id="3914">
<td>3914</td><td>        <a id="3914c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3914c26" class="tk">GPDI12</a>;       <span class="ct">/* offset: 0x080C size: 8 bit */</span></td></tr>
<tr name="3915" id="3915">
<td>3915</td><td>        <a id="3915c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3915c26" class="tk">GPDI13</a>;       <span class="ct">/* offset: 0x080D size: 8 bit */</span></td></tr>
<tr name="3916" id="3916">
<td>3916</td><td>        <a id="3916c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3916c26" class="tk">GPDI14</a>;       <span class="ct">/* offset: 0x080E size: 8 bit */</span></td></tr>
<tr name="3917" id="3917">
<td>3917</td><td>        <a id="3917c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3917c26" class="tk">GPDI15</a>;       <span class="ct">/* offset: 0x080F size: 8 bit */</span></td></tr>
<tr name="3918" id="3918">
<td>3918</td><td>        <a id="3918c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3918c26" class="tk">GPDI16</a>;       <span class="ct">/* offset: 0x0810 size: 8 bit */</span></td></tr>
<tr name="3919" id="3919">
<td>3919</td><td>        <a id="3919c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3919c26" class="tk">GPDI17</a>;       <span class="ct">/* offset: 0x0811 size: 8 bit */</span></td></tr>
<tr name="3920" id="3920">
<td>3920</td><td>        <a id="3920c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3920c26" class="tk">GPDI18</a>;       <span class="ct">/* offset: 0x0812 size: 8 bit */</span></td></tr>
<tr name="3921" id="3921">
<td>3921</td><td>        <a id="3921c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3921c26" class="tk">GPDI19</a>;       <span class="ct">/* offset: 0x0813 size: 8 bit */</span></td></tr>
<tr name="3922" id="3922">
<td>3922</td><td>        <a id="3922c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3922c26" class="tk">GPDI20</a>;       <span class="ct">/* offset: 0x0814 size: 8 bit */</span></td></tr>
<tr name="3923" id="3923">
<td>3923</td><td>        <a id="3923c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3923c26" class="tk">GPDI21</a>;       <span class="ct">/* offset: 0x0815 size: 8 bit */</span></td></tr>
<tr name="3924" id="3924">
<td>3924</td><td>        <a id="3924c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3924c26" class="tk">GPDI22</a>;       <span class="ct">/* offset: 0x0816 size: 8 bit */</span></td></tr>
<tr name="3925" id="3925">
<td>3925</td><td>        <a id="3925c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3925c26" class="tk">GPDI23</a>;       <span class="ct">/* offset: 0x0817 size: 8 bit */</span></td></tr>
<tr name="3926" id="3926">
<td>3926</td><td>        <a id="3926c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3926c26" class="tk">GPDI24</a>;       <span class="ct">/* offset: 0x0818 size: 8 bit */</span></td></tr>
<tr name="3927" id="3927">
<td>3927</td><td>        <a id="3927c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3927c26" class="tk">GPDI25</a>;       <span class="ct">/* offset: 0x0819 size: 8 bit */</span></td></tr>
<tr name="3928" id="3928">
<td>3928</td><td>        <a id="3928c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3928c26" class="tk">GPDI26</a>;       <span class="ct">/* offset: 0x081A size: 8 bit */</span></td></tr>
<tr name="3929" id="3929">
<td>3929</td><td>        <a id="3929c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3929c26" class="tk">GPDI27</a>;       <span class="ct">/* offset: 0x081B size: 8 bit */</span></td></tr>
<tr name="3930" id="3930">
<td>3930</td><td>        <a id="3930c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3930c26" class="tk">GPDI28</a>;       <span class="ct">/* offset: 0x081C size: 8 bit */</span></td></tr>
<tr name="3931" id="3931">
<td>3931</td><td>        <a id="3931c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3931c26" class="tk">GPDI29</a>;       <span class="ct">/* offset: 0x081D size: 8 bit */</span></td></tr>
<tr name="3932" id="3932">
<td>3932</td><td>        <a id="3932c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3932c26" class="tk">GPDI30</a>;       <span class="ct">/* offset: 0x081E size: 8 bit */</span></td></tr>
<tr name="3933" id="3933">
<td>3933</td><td>        <a id="3933c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3933c26" class="tk">GPDI31</a>;       <span class="ct">/* offset: 0x081F size: 8 bit */</span></td></tr>
<tr name="3934" id="3934">
<td>3934</td><td>        <a id="3934c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3934c26" class="tk">GPDI32</a>;       <span class="ct">/* offset: 0x0820 size: 8 bit */</span></td></tr>
<tr name="3935" id="3935">
<td>3935</td><td>        <a id="3935c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3935c26" class="tk">GPDI33</a>;       <span class="ct">/* offset: 0x0821 size: 8 bit */</span></td></tr>
<tr name="3936" id="3936">
<td>3936</td><td>        <a id="3936c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3936c26" class="tk">GPDI34</a>;       <span class="ct">/* offset: 0x0822 size: 8 bit */</span></td></tr>
<tr name="3937" id="3937">
<td>3937</td><td>        <a id="3937c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3937c26" class="tk">GPDI35</a>;       <span class="ct">/* offset: 0x0823 size: 8 bit */</span></td></tr>
<tr name="3938" id="3938">
<td>3938</td><td>        <a id="3938c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3938c26" class="tk">GPDI36</a>;       <span class="ct">/* offset: 0x0824 size: 8 bit */</span></td></tr>
<tr name="3939" id="3939">
<td>3939</td><td>        <a id="3939c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3939c26" class="tk">GPDI37</a>;       <span class="ct">/* offset: 0x0825 size: 8 bit */</span></td></tr>
<tr name="3940" id="3940">
<td>3940</td><td>        <a id="3940c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3940c26" class="tk">GPDI38</a>;       <span class="ct">/* offset: 0x0826 size: 8 bit */</span></td></tr>
<tr name="3941" id="3941">
<td>3941</td><td>        <a id="3941c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3941c26" class="tk">GPDI39</a>;       <span class="ct">/* offset: 0x0827 size: 8 bit */</span></td></tr>
<tr name="3942" id="3942">
<td>3942</td><td>        <a id="3942c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3942c26" class="tk">GPDI40</a>;       <span class="ct">/* offset: 0x0828 size: 8 bit */</span></td></tr>
<tr name="3943" id="3943">
<td>3943</td><td>        <a id="3943c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3943c26" class="tk">GPDI41</a>;       <span class="ct">/* offset: 0x0829 size: 8 bit */</span></td></tr>
<tr name="3944" id="3944">
<td>3944</td><td>        <a id="3944c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3944c26" class="tk">GPDI42</a>;       <span class="ct">/* offset: 0x082A size: 8 bit */</span></td></tr>
<tr name="3945" id="3945">
<td>3945</td><td>        <a id="3945c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3945c26" class="tk">GPDI43</a>;       <span class="ct">/* offset: 0x082B size: 8 bit */</span></td></tr>
<tr name="3946" id="3946">
<td>3946</td><td>        <a id="3946c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3946c26" class="tk">GPDI44</a>;       <span class="ct">/* offset: 0x082C size: 8 bit */</span></td></tr>
<tr name="3947" id="3947">
<td>3947</td><td>        <a id="3947c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3947c26" class="tk">GPDI45</a>;       <span class="ct">/* offset: 0x082D size: 8 bit */</span></td></tr>
<tr name="3948" id="3948">
<td>3948</td><td>        <a id="3948c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3948c26" class="tk">GPDI46</a>;       <span class="ct">/* offset: 0x082E size: 8 bit */</span></td></tr>
<tr name="3949" id="3949">
<td>3949</td><td>        <a id="3949c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3949c26" class="tk">GPDI47</a>;       <span class="ct">/* offset: 0x082F size: 8 bit */</span></td></tr>
<tr name="3950" id="3950">
<td>3950</td><td>        <a id="3950c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3950c26" class="tk">GPDI48</a>;       <span class="ct">/* offset: 0x0830 size: 8 bit */</span></td></tr>
<tr name="3951" id="3951">
<td>3951</td><td>        <a id="3951c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3951c26" class="tk">GPDI49</a>;       <span class="ct">/* offset: 0x0831 size: 8 bit */</span></td></tr>
<tr name="3952" id="3952">
<td>3952</td><td>        <a id="3952c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3952c26" class="tk">GPDI50</a>;       <span class="ct">/* offset: 0x0832 size: 8 bit */</span></td></tr>
<tr name="3953" id="3953">
<td>3953</td><td>        <a id="3953c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3953c26" class="tk">GPDI51</a>;       <span class="ct">/* offset: 0x0833 size: 8 bit */</span></td></tr>
<tr name="3954" id="3954">
<td>3954</td><td>        <a id="3954c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3954c26" class="tk">GPDI52</a>;       <span class="ct">/* offset: 0x0834 size: 8 bit */</span></td></tr>
<tr name="3955" id="3955">
<td>3955</td><td>        <a id="3955c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3955c26" class="tk">GPDI53</a>;       <span class="ct">/* offset: 0x0835 size: 8 bit */</span></td></tr>
<tr name="3956" id="3956">
<td>3956</td><td>        <a id="3956c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3956c26" class="tk">GPDI54</a>;       <span class="ct">/* offset: 0x0836 size: 8 bit */</span></td></tr>
<tr name="3957" id="3957">
<td>3957</td><td>        <a id="3957c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3957c26" class="tk">GPDI55</a>;       <span class="ct">/* offset: 0x0837 size: 8 bit */</span></td></tr>
<tr name="3958" id="3958">
<td>3958</td><td>        <a id="3958c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3958c26" class="tk">GPDI56</a>;       <span class="ct">/* offset: 0x0838 size: 8 bit */</span></td></tr>
<tr name="3959" id="3959">
<td>3959</td><td>        <a id="3959c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3959c26" class="tk">GPDI57</a>;       <span class="ct">/* offset: 0x0839 size: 8 bit */</span></td></tr>
<tr name="3960" id="3960">
<td>3960</td><td>        <a id="3960c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3960c26" class="tk">GPDI58</a>;       <span class="ct">/* offset: 0x083A size: 8 bit */</span></td></tr>
<tr name="3961" id="3961">
<td>3961</td><td>        <a id="3961c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3961c26" class="tk">GPDI59</a>;       <span class="ct">/* offset: 0x083B size: 8 bit */</span></td></tr>
<tr name="3962" id="3962">
<td>3962</td><td>        <a id="3962c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3962c26" class="tk">GPDI60</a>;       <span class="ct">/* offset: 0x083C size: 8 bit */</span></td></tr>
<tr name="3963" id="3963">
<td>3963</td><td>        <a id="3963c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3963c26" class="tk">GPDI61</a>;       <span class="ct">/* offset: 0x083D size: 8 bit */</span></td></tr>
<tr name="3964" id="3964">
<td>3964</td><td>        <a id="3964c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3964c26" class="tk">GPDI62</a>;       <span class="ct">/* offset: 0x083E size: 8 bit */</span></td></tr>
<tr name="3965" id="3965">
<td>3965</td><td>        <a id="3965c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3965c26" class="tk">GPDI63</a>;       <span class="ct">/* offset: 0x083F size: 8 bit */</span></td></tr>
<tr name="3966" id="3966">
<td>3966</td><td>        <a id="3966c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3966c26" class="tk">GPDI64</a>;       <span class="ct">/* offset: 0x0840 size: 8 bit */</span></td></tr>
<tr name="3967" id="3967">
<td>3967</td><td>        <a id="3967c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3967c26" class="tk">GPDI65</a>;       <span class="ct">/* offset: 0x0841 size: 8 bit */</span></td></tr>
<tr name="3968" id="3968">
<td>3968</td><td>        <a id="3968c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3968c26" class="tk">GPDI66</a>;       <span class="ct">/* offset: 0x0842 size: 8 bit */</span></td></tr>
<tr name="3969" id="3969">
<td>3969</td><td>        <a id="3969c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3969c26" class="tk">GPDI67</a>;       <span class="ct">/* offset: 0x0843 size: 8 bit */</span></td></tr>
<tr name="3970" id="3970">
<td>3970</td><td>        <a id="3970c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3970c26" class="tk">GPDI68</a>;       <span class="ct">/* offset: 0x0844 size: 8 bit */</span></td></tr>
<tr name="3971" id="3971">
<td>3971</td><td>        <a id="3971c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3971c26" class="tk">GPDI69</a>;       <span class="ct">/* offset: 0x0845 size: 8 bit */</span></td></tr>
<tr name="3972" id="3972">
<td>3972</td><td>        <a id="3972c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3972c26" class="tk">GPDI70</a>;       <span class="ct">/* offset: 0x0846 size: 8 bit */</span></td></tr>
<tr name="3973" id="3973">
<td>3973</td><td>        <a id="3973c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3973c26" class="tk">GPDI71</a>;       <span class="ct">/* offset: 0x0847 size: 8 bit */</span></td></tr>
<tr name="3974" id="3974">
<td>3974</td><td>        <a id="3974c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3974c26" class="tk">GPDI72</a>;       <span class="ct">/* offset: 0x0848 size: 8 bit */</span></td></tr>
<tr name="3975" id="3975">
<td>3975</td><td>        <a id="3975c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3975c26" class="tk">GPDI73</a>;       <span class="ct">/* offset: 0x0849 size: 8 bit */</span></td></tr>
<tr name="3976" id="3976">
<td>3976</td><td>        <a id="3976c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3976c26" class="tk">GPDI74</a>;       <span class="ct">/* offset: 0x084A size: 8 bit */</span></td></tr>
<tr name="3977" id="3977">
<td>3977</td><td>        <a id="3977c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3977c26" class="tk">GPDI75</a>;       <span class="ct">/* offset: 0x084B size: 8 bit */</span></td></tr>
<tr name="3978" id="3978">
<td>3978</td><td>        <a id="3978c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3978c26" class="tk">GPDI76</a>;       <span class="ct">/* offset: 0x084C size: 8 bit */</span></td></tr>
<tr name="3979" id="3979">
<td>3979</td><td>        <a id="3979c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3979c26" class="tk">GPDI77</a>;       <span class="ct">/* offset: 0x084D size: 8 bit */</span></td></tr>
<tr name="3980" id="3980">
<td>3980</td><td>        <a id="3980c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3980c26" class="tk">GPDI78</a>;       <span class="ct">/* offset: 0x084E size: 8 bit */</span></td></tr>
<tr name="3981" id="3981">
<td>3981</td><td>        <a id="3981c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3981c26" class="tk">GPDI79</a>;       <span class="ct">/* offset: 0x084F size: 8 bit */</span></td></tr>
<tr name="3982" id="3982">
<td>3982</td><td>        <a id="3982c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3982c26" class="tk">GPDI80</a>;       <span class="ct">/* offset: 0x0850 size: 8 bit */</span></td></tr>
<tr name="3983" id="3983">
<td>3983</td><td>        <a id="3983c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3983c26" class="tk">GPDI81</a>;       <span class="ct">/* offset: 0x0851 size: 8 bit */</span></td></tr>
<tr name="3984" id="3984">
<td>3984</td><td>        <a id="3984c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3984c26" class="tk">GPDI82</a>;       <span class="ct">/* offset: 0x0852 size: 8 bit */</span></td></tr>
<tr name="3985" id="3985">
<td>3985</td><td>        <a id="3985c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3985c26" class="tk">GPDI83</a>;       <span class="ct">/* offset: 0x0853 size: 8 bit */</span></td></tr>
<tr name="3986" id="3986">
<td>3986</td><td>        <a id="3986c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3986c26" class="tk">GPDI84</a>;       <span class="ct">/* offset: 0x0854 size: 8 bit */</span></td></tr>
<tr name="3987" id="3987">
<td>3987</td><td>        <a id="3987c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3987c26" class="tk">GPDI85</a>;       <span class="ct">/* offset: 0x0855 size: 8 bit */</span></td></tr>
<tr name="3988" id="3988">
<td>3988</td><td>        <a id="3988c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3988c26" class="tk">GPDI86</a>;       <span class="ct">/* offset: 0x0856 size: 8 bit */</span></td></tr>
<tr name="3989" id="3989">
<td>3989</td><td>        <a id="3989c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3989c26" class="tk">GPDI87</a>;       <span class="ct">/* offset: 0x0857 size: 8 bit */</span></td></tr>
<tr name="3990" id="3990">
<td>3990</td><td>        <a id="3990c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3990c26" class="tk">GPDI88</a>;       <span class="ct">/* offset: 0x0858 size: 8 bit */</span></td></tr>
<tr name="3991" id="3991">
<td>3991</td><td>        <a id="3991c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3991c26" class="tk">GPDI89</a>;       <span class="ct">/* offset: 0x0859 size: 8 bit */</span></td></tr>
<tr name="3992" id="3992">
<td>3992</td><td>        <a id="3992c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3992c26" class="tk">GPDI90</a>;       <span class="ct">/* offset: 0x085A size: 8 bit */</span></td></tr>
<tr name="3993" id="3993">
<td>3993</td><td>        <a id="3993c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3993c26" class="tk">GPDI91</a>;       <span class="ct">/* offset: 0x085B size: 8 bit */</span></td></tr>
<tr name="3994" id="3994">
<td>3994</td><td>        <a id="3994c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3994c26" class="tk">GPDI92</a>;       <span class="ct">/* offset: 0x085C size: 8 bit */</span></td></tr>
<tr name="3995" id="3995">
<td>3995</td><td>        <a id="3995c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3995c26" class="tk">GPDI93</a>;       <span class="ct">/* offset: 0x085D size: 8 bit */</span></td></tr>
<tr name="3996" id="3996">
<td>3996</td><td>        <a id="3996c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3996c26" class="tk">GPDI94</a>;       <span class="ct">/* offset: 0x085E size: 8 bit */</span></td></tr>
<tr name="3997" id="3997">
<td>3997</td><td>        <a id="3997c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3997c26" class="tk">GPDI95</a>;       <span class="ct">/* offset: 0x085F size: 8 bit */</span></td></tr>
<tr name="3998" id="3998">
<td>3998</td><td>        <a id="3998c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3998c26" class="tk">GPDI96</a>;       <span class="ct">/* offset: 0x0860 size: 8 bit */</span></td></tr>
<tr name="3999" id="3999">
<td>3999</td><td>        <a id="3999c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="3999c26" class="tk">GPDI97</a>;       <span class="ct">/* offset: 0x0861 size: 8 bit */</span></td></tr>
<tr name="4000" id="4000">
<td>4000</td><td>        <a id="4000c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4000c26" class="tk">GPDI98</a>;       <span class="ct">/* offset: 0x0862 size: 8 bit */</span></td></tr>
<tr name="4001" id="4001">
<td>4001</td><td>        <a id="4001c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4001c26" class="tk">GPDI99</a>;       <span class="ct">/* offset: 0x0863 size: 8 bit */</span></td></tr>
<tr name="4002" id="4002">
<td>4002</td><td>        <a id="4002c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4002c26" class="tk">GPDI100</a>;      <span class="ct">/* offset: 0x0864 size: 8 bit */</span></td></tr>
<tr name="4003" id="4003">
<td>4003</td><td>        <a id="4003c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4003c26" class="tk">GPDI101</a>;      <span class="ct">/* offset: 0x0865 size: 8 bit */</span></td></tr>
<tr name="4004" id="4004">
<td>4004</td><td>        <a id="4004c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4004c26" class="tk">GPDI102</a>;      <span class="ct">/* offset: 0x0866 size: 8 bit */</span></td></tr>
<tr name="4005" id="4005">
<td>4005</td><td>        <a id="4005c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4005c26" class="tk">GPDI103</a>;      <span class="ct">/* offset: 0x0867 size: 8 bit */</span></td></tr>
<tr name="4006" id="4006">
<td>4006</td><td>        <a id="4006c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4006c26" class="tk">GPDI104</a>;      <span class="ct">/* offset: 0x0868 size: 8 bit */</span></td></tr>
<tr name="4007" id="4007">
<td>4007</td><td>        <a id="4007c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4007c26" class="tk">GPDI105</a>;      <span class="ct">/* offset: 0x0869 size: 8 bit */</span></td></tr>
<tr name="4008" id="4008">
<td>4008</td><td>        <a id="4008c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4008c26" class="tk">GPDI106</a>;      <span class="ct">/* offset: 0x086A size: 8 bit */</span></td></tr>
<tr name="4009" id="4009">
<td>4009</td><td>        <a id="4009c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4009c26" class="tk">GPDI107</a>;      <span class="ct">/* offset: 0x086B size: 8 bit */</span></td></tr>
<tr name="4010" id="4010">
<td>4010</td><td>        <a id="4010c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4010c26" class="tk">GPDI108</a>;      <span class="ct">/* offset: 0x086C size: 8 bit */</span></td></tr>
<tr name="4011" id="4011">
<td>4011</td><td>        <a id="4011c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4011c26" class="tk">GPDI109</a>;      <span class="ct">/* offset: 0x086D size: 8 bit */</span></td></tr>
<tr name="4012" id="4012">
<td>4012</td><td>        <a id="4012c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4012c26" class="tk">GPDI110</a>;      <span class="ct">/* offset: 0x086E size: 8 bit */</span></td></tr>
<tr name="4013" id="4013">
<td>4013</td><td>        <a id="4013c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4013c26" class="tk">GPDI111</a>;      <span class="ct">/* offset: 0x086F size: 8 bit */</span></td></tr>
<tr name="4014" id="4014">
<td>4014</td><td>        <a id="4014c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4014c26" class="tk">GPDI112</a>;      <span class="ct">/* offset: 0x0870 size: 8 bit */</span></td></tr>
<tr name="4015" id="4015">
<td>4015</td><td>        <a id="4015c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4015c26" class="tk">GPDI113</a>;      <span class="ct">/* offset: 0x0871 size: 8 bit */</span></td></tr>
<tr name="4016" id="4016">
<td>4016</td><td>        <a id="4016c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4016c26" class="tk">GPDI114</a>;      <span class="ct">/* offset: 0x0872 size: 8 bit */</span></td></tr>
<tr name="4017" id="4017">
<td>4017</td><td>        <a id="4017c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4017c26" class="tk">GPDI115</a>;      <span class="ct">/* offset: 0x0873 size: 8 bit */</span></td></tr>
<tr name="4018" id="4018">
<td>4018</td><td>        <a id="4018c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4018c26" class="tk">GPDI116</a>;      <span class="ct">/* offset: 0x0874 size: 8 bit */</span></td></tr>
<tr name="4019" id="4019">
<td>4019</td><td>        <a id="4019c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4019c26" class="tk">GPDI117</a>;      <span class="ct">/* offset: 0x0875 size: 8 bit */</span></td></tr>
<tr name="4020" id="4020">
<td>4020</td><td>        <a id="4020c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4020c26" class="tk">GPDI118</a>;      <span class="ct">/* offset: 0x0876 size: 8 bit */</span></td></tr>
<tr name="4021" id="4021">
<td>4021</td><td>        <a id="4021c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4021c26" class="tk">GPDI119</a>;      <span class="ct">/* offset: 0x0877 size: 8 bit */</span></td></tr>
<tr name="4022" id="4022">
<td>4022</td><td>        <a id="4022c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4022c26" class="tk">GPDI120</a>;      <span class="ct">/* offset: 0x0878 size: 8 bit */</span></td></tr>
<tr name="4023" id="4023">
<td>4023</td><td>        <a id="4023c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4023c26" class="tk">GPDI121</a>;      <span class="ct">/* offset: 0x0879 size: 8 bit */</span></td></tr>
<tr name="4024" id="4024">
<td>4024</td><td>        <a id="4024c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4024c26" class="tk">GPDI122</a>;      <span class="ct">/* offset: 0x087A size: 8 bit */</span></td></tr>
<tr name="4025" id="4025">
<td>4025</td><td>        <a id="4025c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4025c26" class="tk">GPDI123</a>;      <span class="ct">/* offset: 0x087B size: 8 bit */</span></td></tr>
<tr name="4026" id="4026">
<td>4026</td><td>        <a id="4026c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4026c26" class="tk">GPDI124</a>;      <span class="ct">/* offset: 0x087C size: 8 bit */</span></td></tr>
<tr name="4027" id="4027">
<td>4027</td><td>        <a id="4027c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4027c26" class="tk">GPDI125</a>;      <span class="ct">/* offset: 0x087D size: 8 bit */</span></td></tr>
<tr name="4028" id="4028">
<td>4028</td><td>        <a id="4028c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4028c26" class="tk">GPDI126</a>;      <span class="ct">/* offset: 0x087E size: 8 bit */</span></td></tr>
<tr name="4029" id="4029">
<td>4029</td><td>        <a id="4029c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4029c26" class="tk">GPDI127</a>;      <span class="ct">/* offset: 0x087F size: 8 bit */</span></td></tr>
<tr name="4030" id="4030">
<td>4030</td><td>        <a id="4030c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4030c26" class="tk">GPDI128</a>;      <span class="ct">/* offset: 0x0880 size: 8 bit */</span></td></tr>
<tr name="4031" id="4031">
<td>4031</td><td>        <a id="4031c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4031c26" class="tk">GPDI129</a>;      <span class="ct">/* offset: 0x0881 size: 8 bit */</span></td></tr>
<tr name="4032" id="4032">
<td>4032</td><td>        <a id="4032c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4032c26" class="tk">GPDI130</a>;      <span class="ct">/* offset: 0x0882 size: 8 bit */</span></td></tr>
<tr name="4033" id="4033">
<td>4033</td><td>        <a id="4033c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4033c26" class="tk">GPDI131</a>;      <span class="ct">/* offset: 0x0883 size: 8 bit */</span></td></tr>
<tr name="4034" id="4034">
<td>4034</td><td>        <a id="4034c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4034c26" class="tk">GPDI132</a>;      <span class="ct">/* offset: 0x0884 size: 8 bit */</span></td></tr>
<tr name="4035" id="4035">
<td>4035</td><td>        <a id="4035c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4035c26" class="tk">GPDI133</a>;      <span class="ct">/* offset: 0x0885 size: 8 bit */</span></td></tr>
<tr name="4036" id="4036">
<td>4036</td><td>        <a id="4036c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4036c26" class="tk">GPDI134</a>;      <span class="ct">/* offset: 0x0886 size: 8 bit */</span></td></tr>
<tr name="4037" id="4037">
<td>4037</td><td>        <a id="4037c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4037c26" class="tk">GPDI135</a>;      <span class="ct">/* offset: 0x0887 size: 8 bit */</span></td></tr>
<tr name="4038" id="4038">
<td>4038</td><td>        <a id="4038c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4038c26" class="tk">GPDI136</a>;      <span class="ct">/* offset: 0x0888 size: 8 bit */</span></td></tr>
<tr name="4039" id="4039">
<td>4039</td><td>        <a id="4039c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4039c26" class="tk">GPDI137</a>;      <span class="ct">/* offset: 0x0889 size: 8 bit */</span></td></tr>
<tr name="4040" id="4040">
<td>4040</td><td>        <a id="4040c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4040c26" class="tk">GPDI138</a>;      <span class="ct">/* offset: 0x088A size: 8 bit */</span></td></tr>
<tr name="4041" id="4041">
<td>4041</td><td>        <a id="4041c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4041c26" class="tk">GPDI139</a>;      <span class="ct">/* offset: 0x088B size: 8 bit */</span></td></tr>
<tr name="4042" id="4042">
<td>4042</td><td>        <a id="4042c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4042c26" class="tk">GPDI140</a>;      <span class="ct">/* offset: 0x088C size: 8 bit */</span></td></tr>
<tr name="4043" id="4043">
<td>4043</td><td>        <a id="4043c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4043c26" class="tk">GPDI141</a>;      <span class="ct">/* offset: 0x088D size: 8 bit */</span></td></tr>
<tr name="4044" id="4044">
<td>4044</td><td>        <a id="4044c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4044c26" class="tk">GPDI142</a>;      <span class="ct">/* offset: 0x088E size: 8 bit */</span></td></tr>
<tr name="4045" id="4045">
<td>4045</td><td>        <a id="4045c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4045c26" class="tk">GPDI143</a>;      <span class="ct">/* offset: 0x088F size: 8 bit */</span></td></tr>
<tr name="4046" id="4046">
<td>4046</td><td>        <a id="4046c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4046c26" class="tk">GPDI144</a>;      <span class="ct">/* offset: 0x0890 size: 8 bit */</span></td></tr>
<tr name="4047" id="4047">
<td>4047</td><td>        <a id="4047c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4047c26" class="tk">GPDI145</a>;      <span class="ct">/* offset: 0x0891 size: 8 bit */</span></td></tr>
<tr name="4048" id="4048">
<td>4048</td><td>        <a id="4048c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4048c26" class="tk">GPDI146</a>;      <span class="ct">/* offset: 0x0892 size: 8 bit */</span></td></tr>
<tr name="4049" id="4049">
<td>4049</td><td>        <a id="4049c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4049c26" class="tk">GPDI147</a>;      <span class="ct">/* offset: 0x0893 size: 8 bit */</span></td></tr>
<tr name="4050" id="4050">
<td>4050</td><td>        <a id="4050c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4050c26" class="tk">GPDI148</a>;      <span class="ct">/* offset: 0x0894 size: 8 bit */</span></td></tr>
<tr name="4051" id="4051">
<td>4051</td><td>        <a id="4051c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4051c26" class="tk">GPDI149</a>;      <span class="ct">/* offset: 0x0895 size: 8 bit */</span></td></tr>
<tr name="4052" id="4052">
<td>4052</td><td>        <a id="4052c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4052c26" class="tk">GPDI150</a>;      <span class="ct">/* offset: 0x0896 size: 8 bit */</span></td></tr>
<tr name="4053" id="4053">
<td>4053</td><td>        <a id="4053c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4053c26" class="tk">GPDI151</a>;      <span class="ct">/* offset: 0x0897 size: 8 bit */</span></td></tr>
<tr name="4054" id="4054">
<td>4054</td><td>        <a id="4054c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4054c26" class="tk">GPDI152</a>;      <span class="ct">/* offset: 0x0898 size: 8 bit */</span></td></tr>
<tr name="4055" id="4055">
<td>4055</td><td>        <a id="4055c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4055c26" class="tk">GPDI153</a>;      <span class="ct">/* offset: 0x0899 size: 8 bit */</span></td></tr>
<tr name="4056" id="4056">
<td>4056</td><td>        <a id="4056c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4056c26" class="tk">GPDI154</a>;      <span class="ct">/* offset: 0x089A size: 8 bit */</span></td></tr>
<tr name="4057" id="4057">
<td>4057</td><td>        <a id="4057c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4057c26" class="tk">GPDI155</a>;      <span class="ct">/* offset: 0x089B size: 8 bit */</span></td></tr>
<tr name="4058" id="4058">
<td>4058</td><td>        <a id="4058c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4058c26" class="tk">GPDI156</a>;      <span class="ct">/* offset: 0x089C size: 8 bit */</span></td></tr>
<tr name="4059" id="4059">
<td>4059</td><td>        <a id="4059c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4059c26" class="tk">GPDI157</a>;      <span class="ct">/* offset: 0x089D size: 8 bit */</span></td></tr>
<tr name="4060" id="4060">
<td>4060</td><td>        <a id="4060c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4060c26" class="tk">GPDI158</a>;      <span class="ct">/* offset: 0x089E size: 8 bit */</span></td></tr>
<tr name="4061" id="4061">
<td>4061</td><td>        <a id="4061c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4061c26" class="tk">GPDI159</a>;      <span class="ct">/* offset: 0x089F size: 8 bit */</span></td></tr>
<tr name="4062" id="4062">
<td>4062</td><td>        <a id="4062c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4062c26" class="tk">GPDI160</a>;      <span class="ct">/* offset: 0x08A0 size: 8 bit */</span></td></tr>
<tr name="4063" id="4063">
<td>4063</td><td>        <a id="4063c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4063c26" class="tk">GPDI161</a>;      <span class="ct">/* offset: 0x08A1 size: 8 bit */</span></td></tr>
<tr name="4064" id="4064">
<td>4064</td><td>        <a id="4064c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4064c26" class="tk">GPDI162</a>;      <span class="ct">/* offset: 0x08A2 size: 8 bit */</span></td></tr>
<tr name="4065" id="4065">
<td>4065</td><td>        <a id="4065c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4065c26" class="tk">GPDI163</a>;      <span class="ct">/* offset: 0x08A3 size: 8 bit */</span></td></tr>
<tr name="4066" id="4066">
<td>4066</td><td>        <a id="4066c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4066c26" class="tk">GPDI164</a>;      <span class="ct">/* offset: 0x08A4 size: 8 bit */</span></td></tr>
<tr name="4067" id="4067">
<td>4067</td><td>        <a id="4067c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4067c26" class="tk">GPDI165</a>;      <span class="ct">/* offset: 0x08A5 size: 8 bit */</span></td></tr>
<tr name="4068" id="4068">
<td>4068</td><td>        <a id="4068c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4068c26" class="tk">GPDI166</a>;      <span class="ct">/* offset: 0x08A6 size: 8 bit */</span></td></tr>
<tr name="4069" id="4069">
<td>4069</td><td>        <a id="4069c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4069c26" class="tk">GPDI167</a>;      <span class="ct">/* offset: 0x08A7 size: 8 bit */</span></td></tr>
<tr name="4070" id="4070">
<td>4070</td><td>        <a id="4070c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4070c26" class="tk">GPDI168</a>;      <span class="ct">/* offset: 0x08A8 size: 8 bit */</span></td></tr>
<tr name="4071" id="4071">
<td>4071</td><td>        <a id="4071c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4071c26" class="tk">GPDI169</a>;      <span class="ct">/* offset: 0x08A9 size: 8 bit */</span></td></tr>
<tr name="4072" id="4072">
<td>4072</td><td>        <a id="4072c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4072c26" class="tk">GPDI170</a>;      <span class="ct">/* offset: 0x08AA size: 8 bit */</span></td></tr>
<tr name="4073" id="4073">
<td>4073</td><td>        <a id="4073c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4073c26" class="tk">GPDI171</a>;      <span class="ct">/* offset: 0x08AB size: 8 bit */</span></td></tr>
<tr name="4074" id="4074">
<td>4074</td><td>        <a id="4074c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4074c26" class="tk">GPDI172</a>;      <span class="ct">/* offset: 0x08AC size: 8 bit */</span></td></tr>
<tr name="4075" id="4075">
<td>4075</td><td>        <a id="4075c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4075c26" class="tk">GPDI173</a>;      <span class="ct">/* offset: 0x08AD size: 8 bit */</span></td></tr>
<tr name="4076" id="4076">
<td>4076</td><td>        <a id="4076c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4076c26" class="tk">GPDI174</a>;      <span class="ct">/* offset: 0x08AE size: 8 bit */</span></td></tr>
<tr name="4077" id="4077">
<td>4077</td><td>        <a id="4077c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4077c26" class="tk">GPDI175</a>;      <span class="ct">/* offset: 0x08AF size: 8 bit */</span></td></tr>
<tr name="4078" id="4078">
<td>4078</td><td>        <a id="4078c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4078c26" class="tk">GPDI176</a>;      <span class="ct">/* offset: 0x08B0 size: 8 bit */</span></td></tr>
<tr name="4079" id="4079">
<td>4079</td><td>        <a id="4079c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4079c26" class="tk">GPDI177</a>;      <span class="ct">/* offset: 0x08B1 size: 8 bit */</span></td></tr>
<tr name="4080" id="4080">
<td>4080</td><td>        <a id="4080c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4080c26" class="tk">GPDI178</a>;      <span class="ct">/* offset: 0x08B2 size: 8 bit */</span></td></tr>
<tr name="4081" id="4081">
<td>4081</td><td>        <a id="4081c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4081c26" class="tk">GPDI179</a>;      <span class="ct">/* offset: 0x08B3 size: 8 bit */</span></td></tr>
<tr name="4082" id="4082">
<td>4082</td><td>        <a id="4082c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4082c26" class="tk">GPDI180</a>;      <span class="ct">/* offset: 0x08B4 size: 8 bit */</span></td></tr>
<tr name="4083" id="4083">
<td>4083</td><td>        <a id="4083c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4083c26" class="tk">GPDI181</a>;      <span class="ct">/* offset: 0x08B5 size: 8 bit */</span></td></tr>
<tr name="4084" id="4084">
<td>4084</td><td>        <a id="4084c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4084c26" class="tk">GPDI182</a>;      <span class="ct">/* offset: 0x08B6 size: 8 bit */</span></td></tr>
<tr name="4085" id="4085">
<td>4085</td><td>        <a id="4085c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4085c26" class="tk">GPDI183</a>;      <span class="ct">/* offset: 0x08B7 size: 8 bit */</span></td></tr>
<tr name="4086" id="4086">
<td>4086</td><td>        <a id="4086c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4086c26" class="tk">GPDI184</a>;      <span class="ct">/* offset: 0x08B8 size: 8 bit */</span></td></tr>
<tr name="4087" id="4087">
<td>4087</td><td>        <a id="4087c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4087c26" class="tk">GPDI185</a>;      <span class="ct">/* offset: 0x08B9 size: 8 bit */</span></td></tr>
<tr name="4088" id="4088">
<td>4088</td><td>        <a id="4088c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4088c26" class="tk">GPDI186</a>;      <span class="ct">/* offset: 0x08BA size: 8 bit */</span></td></tr>
<tr name="4089" id="4089">
<td>4089</td><td>        <a id="4089c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4089c26" class="tk">GPDI187</a>;      <span class="ct">/* offset: 0x08BB size: 8 bit */</span></td></tr>
<tr name="4090" id="4090">
<td>4090</td><td>        <a id="4090c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4090c26" class="tk">GPDI188</a>;      <span class="ct">/* offset: 0x08BC size: 8 bit */</span></td></tr>
<tr name="4091" id="4091">
<td>4091</td><td>        <a id="4091c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4091c26" class="tk">GPDI189</a>;      <span class="ct">/* offset: 0x08BD size: 8 bit */</span></td></tr>
<tr name="4092" id="4092">
<td>4092</td><td>        <a id="4092c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4092c26" class="tk">GPDI190</a>;      <span class="ct">/* offset: 0x08BE size: 8 bit */</span></td></tr>
<tr name="4093" id="4093">
<td>4093</td><td>        <a id="4093c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4093c26" class="tk">GPDI191</a>;      <span class="ct">/* offset: 0x08BF size: 8 bit */</span></td></tr>
<tr name="4094" id="4094">
<td>4094</td><td>        <a id="4094c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4094c26" class="tk">GPDI192</a>;      <span class="ct">/* offset: 0x08C0 size: 8 bit */</span></td></tr>
<tr name="4095" id="4095">
<td>4095</td><td>        <a id="4095c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4095c26" class="tk">GPDI193</a>;      <span class="ct">/* offset: 0x08C1 size: 8 bit */</span></td></tr>
<tr name="4096" id="4096">
<td>4096</td><td>        <a id="4096c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4096c26" class="tk">GPDI194</a>;      <span class="ct">/* offset: 0x08C2 size: 8 bit */</span></td></tr>
<tr name="4097" id="4097">
<td>4097</td><td>        <a id="4097c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4097c26" class="tk">GPDI195</a>;      <span class="ct">/* offset: 0x08C3 size: 8 bit */</span></td></tr>
<tr name="4098" id="4098">
<td>4098</td><td>        <a id="4098c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4098c26" class="tk">GPDI196</a>;      <span class="ct">/* offset: 0x08C4 size: 8 bit */</span></td></tr>
<tr name="4099" id="4099">
<td>4099</td><td>        <a id="4099c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4099c26" class="tk">GPDI197</a>;      <span class="ct">/* offset: 0x08C5 size: 8 bit */</span></td></tr>
<tr name="4100" id="4100">
<td>4100</td><td>        <a id="4100c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4100c26" class="tk">GPDI198</a>;      <span class="ct">/* offset: 0x08C6 size: 8 bit */</span></td></tr>
<tr name="4101" id="4101">
<td>4101</td><td>        <a id="4101c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4101c26" class="tk">GPDI199</a>;      <span class="ct">/* offset: 0x08C7 size: 8 bit */</span></td></tr>
<tr name="4102" id="4102">
<td>4102</td><td>        <a id="4102c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4102c26" class="tk">GPDI200</a>;      <span class="ct">/* offset: 0x08C8 size: 8 bit */</span></td></tr>
<tr name="4103" id="4103">
<td>4103</td><td>        <a id="4103c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4103c26" class="tk">GPDI201</a>;      <span class="ct">/* offset: 0x08C9 size: 8 bit */</span></td></tr>
<tr name="4104" id="4104">
<td>4104</td><td>        <a id="4104c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4104c26" class="tk">GPDI202</a>;      <span class="ct">/* offset: 0x08CA size: 8 bit */</span></td></tr>
<tr name="4105" id="4105">
<td>4105</td><td>        <a id="4105c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4105c26" class="tk">GPDI203</a>;      <span class="ct">/* offset: 0x08CB size: 8 bit */</span></td></tr>
<tr name="4106" id="4106">
<td>4106</td><td>        <a id="4106c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4106c26" class="tk">GPDI204</a>;      <span class="ct">/* offset: 0x08CC size: 8 bit */</span></td></tr>
<tr name="4107" id="4107">
<td>4107</td><td>        <a id="4107c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4107c26" class="tk">GPDI205</a>;      <span class="ct">/* offset: 0x08CD size: 8 bit */</span></td></tr>
<tr name="4108" id="4108">
<td>4108</td><td>        <a id="4108c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4108c26" class="tk">GPDI206</a>;      <span class="ct">/* offset: 0x08CE size: 8 bit */</span></td></tr>
<tr name="4109" id="4109">
<td>4109</td><td>        <a id="4109c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4109c26" class="tk">GPDI207</a>;      <span class="ct">/* offset: 0x08CF size: 8 bit */</span></td></tr>
<tr name="4110" id="4110">
<td>4110</td><td>        <a id="4110c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4110c26" class="tk">GPDI208</a>;      <span class="ct">/* offset: 0x08D0 size: 8 bit */</span></td></tr>
<tr name="4111" id="4111">
<td>4111</td><td>        <a id="4111c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4111c26" class="tk">GPDI209</a>;      <span class="ct">/* offset: 0x08D1 size: 8 bit */</span></td></tr>
<tr name="4112" id="4112">
<td>4112</td><td>        <a id="4112c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4112c26" class="tk">GPDI210</a>;      <span class="ct">/* offset: 0x08D2 size: 8 bit */</span></td></tr>
<tr name="4113" id="4113">
<td>4113</td><td>        <a id="4113c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4113c26" class="tk">GPDI211</a>;      <span class="ct">/* offset: 0x08D3 size: 8 bit */</span></td></tr>
<tr name="4114" id="4114">
<td>4114</td><td>        <a id="4114c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4114c26" class="tk">GPDI212</a>;      <span class="ct">/* offset: 0x08D4 size: 8 bit */</span></td></tr>
<tr name="4115" id="4115">
<td>4115</td><td>        <a id="4115c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4115c26" class="tk">GPDI213</a>;      <span class="ct">/* offset: 0x08D5 size: 8 bit */</span></td></tr>
<tr name="4116" id="4116">
<td>4116</td><td>        <a id="4116c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4116c26" class="tk">GPDI214</a>;      <span class="ct">/* offset: 0x08D6 size: 8 bit */</span></td></tr>
<tr name="4117" id="4117">
<td>4117</td><td>        <a id="4117c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4117c26" class="tk">GPDI215</a>;      <span class="ct">/* offset: 0x08D7 size: 8 bit */</span></td></tr>
<tr name="4118" id="4118">
<td>4118</td><td>        <a id="4118c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4118c26" class="tk">GPDI216</a>;      <span class="ct">/* offset: 0x08D8 size: 8 bit */</span></td></tr>
<tr name="4119" id="4119">
<td>4119</td><td>        <a id="4119c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4119c26" class="tk">GPDI217</a>;      <span class="ct">/* offset: 0x08D9 size: 8 bit */</span></td></tr>
<tr name="4120" id="4120">
<td>4120</td><td>        <a id="4120c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4120c26" class="tk">GPDI218</a>;      <span class="ct">/* offset: 0x08DA size: 8 bit */</span></td></tr>
<tr name="4121" id="4121">
<td>4121</td><td>        <a id="4121c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4121c26" class="tk">GPDI219</a>;      <span class="ct">/* offset: 0x08DB size: 8 bit */</span></td></tr>
<tr name="4122" id="4122">
<td>4122</td><td>        <a id="4122c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4122c26" class="tk">GPDI220</a>;      <span class="ct">/* offset: 0x08DC size: 8 bit */</span></td></tr>
<tr name="4123" id="4123">
<td>4123</td><td>        <a id="4123c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4123c26" class="tk">GPDI221</a>;      <span class="ct">/* offset: 0x08DD size: 8 bit */</span></td></tr>
<tr name="4124" id="4124">
<td>4124</td><td>        <a id="4124c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4124c26" class="tk">GPDI222</a>;      <span class="ct">/* offset: 0x08DE size: 8 bit */</span></td></tr>
<tr name="4125" id="4125">
<td>4125</td><td>        <a id="4125c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4125c26" class="tk">GPDI223</a>;      <span class="ct">/* offset: 0x08DF size: 8 bit */</span></td></tr>
<tr name="4126" id="4126">
<td>4126</td><td>        <a id="4126c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4126c26" class="tk">GPDI224</a>;      <span class="ct">/* offset: 0x08E0 size: 8 bit */</span></td></tr>
<tr name="4127" id="4127">
<td>4127</td><td>        <a id="4127c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4127c26" class="tk">GPDI225</a>;      <span class="ct">/* offset: 0x08E1 size: 8 bit */</span></td></tr>
<tr name="4128" id="4128">
<td>4128</td><td>        <a id="4128c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4128c26" class="tk">GPDI226</a>;      <span class="ct">/* offset: 0x08E2 size: 8 bit */</span></td></tr>
<tr name="4129" id="4129">
<td>4129</td><td>        <a id="4129c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4129c26" class="tk">GPDI227</a>;      <span class="ct">/* offset: 0x08E3 size: 8 bit */</span></td></tr>
<tr name="4130" id="4130">
<td>4130</td><td>        <a id="4130c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4130c26" class="tk">GPDI228</a>;      <span class="ct">/* offset: 0x08E4 size: 8 bit */</span></td></tr>
<tr name="4131" id="4131">
<td>4131</td><td>        <a id="4131c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4131c26" class="tk">GPDI229</a>;      <span class="ct">/* offset: 0x08E5 size: 8 bit */</span></td></tr>
<tr name="4132" id="4132">
<td>4132</td><td>        <a id="4132c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4132c26" class="tk">GPDI230</a>;      <span class="ct">/* offset: 0x08E6 size: 8 bit */</span></td></tr>
<tr name="4133" id="4133">
<td>4133</td><td>        <a id="4133c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4133c26" class="tk">GPDI231</a>;      <span class="ct">/* offset: 0x08E7 size: 8 bit */</span></td></tr>
<tr name="4134" id="4134">
<td>4134</td><td>        <a id="4134c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4134c26" class="tk">GPDI232</a>;      <span class="ct">/* offset: 0x08E8 size: 8 bit */</span></td></tr>
<tr name="4135" id="4135">
<td>4135</td><td>        <a id="4135c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4135c26" class="tk">GPDI233</a>;      <span class="ct">/* offset: 0x08E9 size: 8 bit */</span></td></tr>
<tr name="4136" id="4136">
<td>4136</td><td>        <a id="4136c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4136c26" class="tk">GPDI234</a>;      <span class="ct">/* offset: 0x08EA size: 8 bit */</span></td></tr>
<tr name="4137" id="4137">
<td>4137</td><td>        <a id="4137c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4137c26" class="tk">GPDI235</a>;      <span class="ct">/* offset: 0x08EB size: 8 bit */</span></td></tr>
<tr name="4138" id="4138">
<td>4138</td><td>        <a id="4138c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4138c26" class="tk">GPDI236</a>;      <span class="ct">/* offset: 0x08EC size: 8 bit */</span></td></tr>
<tr name="4139" id="4139">
<td>4139</td><td>        <a id="4139c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4139c26" class="tk">GPDI237</a>;      <span class="ct">/* offset: 0x08ED size: 8 bit */</span></td></tr>
<tr name="4140" id="4140">
<td>4140</td><td>        <a id="4140c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4140c26" class="tk">GPDI238</a>;      <span class="ct">/* offset: 0x08EE size: 8 bit */</span></td></tr>
<tr name="4141" id="4141">
<td>4141</td><td>        <a id="4141c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4141c26" class="tk">GPDI239</a>;      <span class="ct">/* offset: 0x08EF size: 8 bit */</span></td></tr>
<tr name="4142" id="4142">
<td>4142</td><td>        <a id="4142c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4142c26" class="tk">GPDI240</a>;      <span class="ct">/* offset: 0x08F0 size: 8 bit */</span></td></tr>
<tr name="4143" id="4143">
<td>4143</td><td>        <a id="4143c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4143c26" class="tk">GPDI241</a>;      <span class="ct">/* offset: 0x08F1 size: 8 bit */</span></td></tr>
<tr name="4144" id="4144">
<td>4144</td><td>        <a id="4144c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4144c26" class="tk">GPDI242</a>;      <span class="ct">/* offset: 0x08F2 size: 8 bit */</span></td></tr>
<tr name="4145" id="4145">
<td>4145</td><td>        <a id="4145c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4145c26" class="tk">GPDI243</a>;      <span class="ct">/* offset: 0x08F3 size: 8 bit */</span></td></tr>
<tr name="4146" id="4146">
<td>4146</td><td>        <a id="4146c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4146c26" class="tk">GPDI244</a>;      <span class="ct">/* offset: 0x08F4 size: 8 bit */</span></td></tr>
<tr name="4147" id="4147">
<td>4147</td><td>        <a id="4147c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4147c26" class="tk">GPDI245</a>;      <span class="ct">/* offset: 0x08F5 size: 8 bit */</span></td></tr>
<tr name="4148" id="4148">
<td>4148</td><td>        <a id="4148c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4148c26" class="tk">GPDI246</a>;      <span class="ct">/* offset: 0x08F6 size: 8 bit */</span></td></tr>
<tr name="4149" id="4149">
<td>4149</td><td>        <a id="4149c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4149c26" class="tk">GPDI247</a>;      <span class="ct">/* offset: 0x08F7 size: 8 bit */</span></td></tr>
<tr name="4150" id="4150">
<td>4150</td><td>        <a id="4150c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4150c26" class="tk">GPDI248</a>;      <span class="ct">/* offset: 0x08F8 size: 8 bit */</span></td></tr>
<tr name="4151" id="4151">
<td>4151</td><td>        <a id="4151c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4151c26" class="tk">GPDI249</a>;      <span class="ct">/* offset: 0x08F9 size: 8 bit */</span></td></tr>
<tr name="4152" id="4152">
<td>4152</td><td>        <a id="4152c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4152c26" class="tk">GPDI250</a>;      <span class="ct">/* offset: 0x08FA size: 8 bit */</span></td></tr>
<tr name="4153" id="4153">
<td>4153</td><td>        <a id="4153c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4153c26" class="tk">GPDI251</a>;      <span class="ct">/* offset: 0x08FB size: 8 bit */</span></td></tr>
<tr name="4154" id="4154">
<td>4154</td><td>        <a id="4154c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4154c26" class="tk">GPDI252</a>;      <span class="ct">/* offset: 0x08FC size: 8 bit */</span></td></tr>
<tr name="4155" id="4155">
<td>4155</td><td>        <a id="4155c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4155c26" class="tk">GPDI253</a>;      <span class="ct">/* offset: 0x08FD size: 8 bit */</span></td></tr>
<tr name="4156" id="4156">
<td>4156</td><td>        <a id="4156c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4156c26" class="tk">GPDI254</a>;      <span class="ct">/* offset: 0x08FE size: 8 bit */</span></td></tr>
<tr name="4157" id="4157">
<td>4157</td><td>        <a id="4157c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4157c26" class="tk">GPDI255</a>;      <span class="ct">/* offset: 0x08FF size: 8 bit */</span></td></tr>
<tr name="4158" id="4158">
<td>4158</td><td>        <a id="4158c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4158c26" class="tk">GPDI256</a>;      <span class="ct">/* offset: 0x0900 size: 8 bit */</span></td></tr>
<tr name="4159" id="4159">
<td>4159</td><td>        <a id="4159c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4159c26" class="tk">GPDI257</a>;      <span class="ct">/* offset: 0x0901 size: 8 bit */</span></td></tr>
<tr name="4160" id="4160">
<td>4160</td><td>        <a id="4160c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4160c26" class="tk">GPDI258</a>;      <span class="ct">/* offset: 0x0902 size: 8 bit */</span></td></tr>
<tr name="4161" id="4161">
<td>4161</td><td>        <a id="4161c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4161c26" class="tk">GPDI259</a>;      <span class="ct">/* offset: 0x0903 size: 8 bit */</span></td></tr>
<tr name="4162" id="4162">
<td>4162</td><td>        <a id="4162c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4162c26" class="tk">GPDI260</a>;      <span class="ct">/* offset: 0x0904 size: 8 bit */</span></td></tr>
<tr name="4163" id="4163">
<td>4163</td><td>        <a id="4163c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4163c26" class="tk">GPDI261</a>;      <span class="ct">/* offset: 0x0905 size: 8 bit */</span></td></tr>
<tr name="4164" id="4164">
<td>4164</td><td>        <a id="4164c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4164c26" class="tk">GPDI262</a>;      <span class="ct">/* offset: 0x0906 size: 8 bit */</span></td></tr>
<tr name="4165" id="4165">
<td>4165</td><td>        <a id="4165c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4165c26" class="tk">GPDI263</a>;      <span class="ct">/* offset: 0x0907 size: 8 bit */</span></td></tr>
<tr name="4166" id="4166">
<td>4166</td><td>        <a id="4166c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4166c26" class="tk">GPDI264</a>;      <span class="ct">/* offset: 0x0908 size: 8 bit */</span></td></tr>
<tr name="4167" id="4167">
<td>4167</td><td>        <a id="4167c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4167c26" class="tk">GPDI265</a>;      <span class="ct">/* offset: 0x0909 size: 8 bit */</span></td></tr>
<tr name="4168" id="4168">
<td>4168</td><td>        <a id="4168c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4168c26" class="tk">GPDI266</a>;      <span class="ct">/* offset: 0x090A size: 8 bit */</span></td></tr>
<tr name="4169" id="4169">
<td>4169</td><td>        <a id="4169c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4169c26" class="tk">GPDI267</a>;      <span class="ct">/* offset: 0x090B size: 8 bit */</span></td></tr>
<tr name="4170" id="4170">
<td>4170</td><td>        <a id="4170c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4170c26" class="tk">GPDI268</a>;      <span class="ct">/* offset: 0x090C size: 8 bit */</span></td></tr>
<tr name="4171" id="4171">
<td>4171</td><td>        <a id="4171c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4171c26" class="tk">GPDI269</a>;      <span class="ct">/* offset: 0x090D size: 8 bit */</span></td></tr>
<tr name="4172" id="4172">
<td>4172</td><td>        <a id="4172c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4172c26" class="tk">GPDI270</a>;      <span class="ct">/* offset: 0x090E size: 8 bit */</span></td></tr>
<tr name="4173" id="4173">
<td>4173</td><td>        <a id="4173c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4173c26" class="tk">GPDI271</a>;      <span class="ct">/* offset: 0x090F size: 8 bit */</span></td></tr>
<tr name="4174" id="4174">
<td>4174</td><td>        <a id="4174c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4174c26" class="tk">GPDI272</a>;      <span class="ct">/* offset: 0x0910 size: 8 bit */</span></td></tr>
<tr name="4175" id="4175">
<td>4175</td><td>        <a id="4175c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4175c26" class="tk">GPDI273</a>;      <span class="ct">/* offset: 0x0911 size: 8 bit */</span></td></tr>
<tr name="4176" id="4176">
<td>4176</td><td>        <a id="4176c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4176c26" class="tk">GPDI274</a>;      <span class="ct">/* offset: 0x0912 size: 8 bit */</span></td></tr>
<tr name="4177" id="4177">
<td>4177</td><td>        <a id="4177c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4177c26" class="tk">GPDI275</a>;      <span class="ct">/* offset: 0x0913 size: 8 bit */</span></td></tr>
<tr name="4178" id="4178">
<td>4178</td><td>        <a id="4178c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4178c26" class="tk">GPDI276</a>;      <span class="ct">/* offset: 0x0914 size: 8 bit */</span></td></tr>
<tr name="4179" id="4179">
<td>4179</td><td>        <a id="4179c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4179c26" class="tk">GPDI277</a>;      <span class="ct">/* offset: 0x0915 size: 8 bit */</span></td></tr>
<tr name="4180" id="4180">
<td>4180</td><td>        <a id="4180c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4180c26" class="tk">GPDI278</a>;      <span class="ct">/* offset: 0x0916 size: 8 bit */</span></td></tr>
<tr name="4181" id="4181">
<td>4181</td><td>        <a id="4181c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4181c26" class="tk">GPDI279</a>;      <span class="ct">/* offset: 0x0917 size: 8 bit */</span></td></tr>
<tr name="4182" id="4182">
<td>4182</td><td>        <a id="4182c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4182c26" class="tk">GPDI280</a>;      <span class="ct">/* offset: 0x0918 size: 8 bit */</span></td></tr>
<tr name="4183" id="4183">
<td>4183</td><td>        <a id="4183c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4183c26" class="tk">GPDI281</a>;      <span class="ct">/* offset: 0x0919 size: 8 bit */</span></td></tr>
<tr name="4184" id="4184">
<td>4184</td><td>        <a id="4184c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4184c26" class="tk">GPDI282</a>;      <span class="ct">/* offset: 0x091A size: 8 bit */</span></td></tr>
<tr name="4185" id="4185">
<td>4185</td><td>        <a id="4185c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4185c26" class="tk">GPDI283</a>;      <span class="ct">/* offset: 0x091B size: 8 bit */</span></td></tr>
<tr name="4186" id="4186">
<td>4186</td><td>        <a id="4186c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4186c26" class="tk">GPDI284</a>;      <span class="ct">/* offset: 0x091C size: 8 bit */</span></td></tr>
<tr name="4187" id="4187">
<td>4187</td><td>        <a id="4187c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4187c26" class="tk">GPDI285</a>;      <span class="ct">/* offset: 0x091D size: 8 bit */</span></td></tr>
<tr name="4188" id="4188">
<td>4188</td><td>        <a id="4188c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4188c26" class="tk">GPDI286</a>;      <span class="ct">/* offset: 0x091E size: 8 bit */</span></td></tr>
<tr name="4189" id="4189">
<td>4189</td><td>        <a id="4189c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4189c26" class="tk">GPDI287</a>;      <span class="ct">/* offset: 0x091F size: 8 bit */</span></td></tr>
<tr name="4190" id="4190">
<td>4190</td><td>        <a id="4190c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4190c26" class="tk">GPDI288</a>;      <span class="ct">/* offset: 0x0920 size: 8 bit */</span></td></tr>
<tr name="4191" id="4191">
<td>4191</td><td>        <a id="4191c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4191c26" class="tk">GPDI289</a>;      <span class="ct">/* offset: 0x0921 size: 8 bit */</span></td></tr>
<tr name="4192" id="4192">
<td>4192</td><td>        <a id="4192c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4192c26" class="tk">GPDI290</a>;      <span class="ct">/* offset: 0x0922 size: 8 bit */</span></td></tr>
<tr name="4193" id="4193">
<td>4193</td><td>        <a id="4193c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4193c26" class="tk">GPDI291</a>;      <span class="ct">/* offset: 0x0923 size: 8 bit */</span></td></tr>
<tr name="4194" id="4194">
<td>4194</td><td>        <a id="4194c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4194c26" class="tk">GPDI292</a>;      <span class="ct">/* offset: 0x0924 size: 8 bit */</span></td></tr>
<tr name="4195" id="4195">
<td>4195</td><td>        <a id="4195c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4195c26" class="tk">GPDI293</a>;      <span class="ct">/* offset: 0x0925 size: 8 bit */</span></td></tr>
<tr name="4196" id="4196">
<td>4196</td><td>        <a id="4196c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4196c26" class="tk">GPDI294</a>;      <span class="ct">/* offset: 0x0926 size: 8 bit */</span></td></tr>
<tr name="4197" id="4197">
<td>4197</td><td>        <a id="4197c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4197c26" class="tk">GPDI295</a>;      <span class="ct">/* offset: 0x0927 size: 8 bit */</span></td></tr>
<tr name="4198" id="4198">
<td>4198</td><td>        <a id="4198c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4198c26" class="tk">GPDI296</a>;      <span class="ct">/* offset: 0x0928 size: 8 bit */</span></td></tr>
<tr name="4199" id="4199">
<td>4199</td><td>        <a id="4199c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4199c26" class="tk">GPDI297</a>;      <span class="ct">/* offset: 0x0929 size: 8 bit */</span></td></tr>
<tr name="4200" id="4200">
<td>4200</td><td>        <a id="4200c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4200c26" class="tk">GPDI298</a>;      <span class="ct">/* offset: 0x092A size: 8 bit */</span></td></tr>
<tr name="4201" id="4201">
<td>4201</td><td>        <a id="4201c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4201c26" class="tk">GPDI299</a>;      <span class="ct">/* offset: 0x092B size: 8 bit */</span></td></tr>
<tr name="4202" id="4202">
<td>4202</td><td>        <a id="4202c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4202c26" class="tk">GPDI300</a>;      <span class="ct">/* offset: 0x092C size: 8 bit */</span></td></tr>
<tr name="4203" id="4203">
<td>4203</td><td>        <a id="4203c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4203c26" class="tk">GPDI301</a>;      <span class="ct">/* offset: 0x092D size: 8 bit */</span></td></tr>
<tr name="4204" id="4204">
<td>4204</td><td>        <a id="4204c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4204c26" class="tk">GPDI302</a>;      <span class="ct">/* offset: 0x092E size: 8 bit */</span></td></tr>
<tr name="4205" id="4205">
<td>4205</td><td>        <a id="4205c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4205c26" class="tk">GPDI303</a>;      <span class="ct">/* offset: 0x092F size: 8 bit */</span></td></tr>
<tr name="4206" id="4206">
<td>4206</td><td>        <a id="4206c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4206c26" class="tk">GPDI304</a>;      <span class="ct">/* offset: 0x0930 size: 8 bit */</span></td></tr>
<tr name="4207" id="4207">
<td>4207</td><td>        <a id="4207c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4207c26" class="tk">GPDI305</a>;      <span class="ct">/* offset: 0x0931 size: 8 bit */</span></td></tr>
<tr name="4208" id="4208">
<td>4208</td><td>        <a id="4208c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4208c26" class="tk">GPDI306</a>;      <span class="ct">/* offset: 0x0932 size: 8 bit */</span></td></tr>
<tr name="4209" id="4209">
<td>4209</td><td>        <a id="4209c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4209c26" class="tk">GPDI307</a>;      <span class="ct">/* offset: 0x0933 size: 8 bit */</span></td></tr>
<tr name="4210" id="4210">
<td>4210</td><td>        <a id="4210c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4210c26" class="tk">GPDI308</a>;      <span class="ct">/* offset: 0x0934 size: 8 bit */</span></td></tr>
<tr name="4211" id="4211">
<td>4211</td><td>        <a id="4211c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4211c26" class="tk">GPDI309</a>;      <span class="ct">/* offset: 0x0935 size: 8 bit */</span></td></tr>
<tr name="4212" id="4212">
<td>4212</td><td>        <a id="4212c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4212c26" class="tk">GPDI310</a>;      <span class="ct">/* offset: 0x0936 size: 8 bit */</span></td></tr>
<tr name="4213" id="4213">
<td>4213</td><td>        <a id="4213c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4213c26" class="tk">GPDI311</a>;      <span class="ct">/* offset: 0x0937 size: 8 bit */</span></td></tr>
<tr name="4214" id="4214">
<td>4214</td><td>        <a id="4214c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4214c26" class="tk">GPDI312</a>;      <span class="ct">/* offset: 0x0938 size: 8 bit */</span></td></tr>
<tr name="4215" id="4215">
<td>4215</td><td>        <a id="4215c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4215c26" class="tk">GPDI313</a>;      <span class="ct">/* offset: 0x0939 size: 8 bit */</span></td></tr>
<tr name="4216" id="4216">
<td>4216</td><td>        <a id="4216c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4216c26" class="tk">GPDI314</a>;      <span class="ct">/* offset: 0x093A size: 8 bit */</span></td></tr>
<tr name="4217" id="4217">
<td>4217</td><td>        <a id="4217c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4217c26" class="tk">GPDI315</a>;      <span class="ct">/* offset: 0x093B size: 8 bit */</span></td></tr>
<tr name="4218" id="4218">
<td>4218</td><td>        <a id="4218c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4218c26" class="tk">GPDI316</a>;      <span class="ct">/* offset: 0x093C size: 8 bit */</span></td></tr>
<tr name="4219" id="4219">
<td>4219</td><td>        <a id="4219c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4219c26" class="tk">GPDI317</a>;      <span class="ct">/* offset: 0x093D size: 8 bit */</span></td></tr>
<tr name="4220" id="4220">
<td>4220</td><td>        <a id="4220c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4220c26" class="tk">GPDI318</a>;      <span class="ct">/* offset: 0x093E size: 8 bit */</span></td></tr>
<tr name="4221" id="4221">
<td>4221</td><td>        <a id="4221c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4221c26" class="tk">GPDI319</a>;      <span class="ct">/* offset: 0x093F size: 8 bit */</span></td></tr>
<tr name="4222" id="4222">
<td>4222</td><td>        <a id="4222c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4222c26" class="tk">GPDI320</a>;      <span class="ct">/* offset: 0x0940 size: 8 bit */</span></td></tr>
<tr name="4223" id="4223">
<td>4223</td><td>        <a id="4223c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4223c26" class="tk">GPDI321</a>;      <span class="ct">/* offset: 0x0941 size: 8 bit */</span></td></tr>
<tr name="4224" id="4224">
<td>4224</td><td>        <a id="4224c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4224c26" class="tk">GPDI322</a>;      <span class="ct">/* offset: 0x0942 size: 8 bit */</span></td></tr>
<tr name="4225" id="4225">
<td>4225</td><td>        <a id="4225c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4225c26" class="tk">GPDI323</a>;      <span class="ct">/* offset: 0x0943 size: 8 bit */</span></td></tr>
<tr name="4226" id="4226">
<td>4226</td><td>        <a id="4226c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4226c26" class="tk">GPDI324</a>;      <span class="ct">/* offset: 0x0944 size: 8 bit */</span></td></tr>
<tr name="4227" id="4227">
<td>4227</td><td>        <a id="4227c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4227c26" class="tk">GPDI325</a>;      <span class="ct">/* offset: 0x0945 size: 8 bit */</span></td></tr>
<tr name="4228" id="4228">
<td>4228</td><td>        <a id="4228c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4228c26" class="tk">GPDI326</a>;      <span class="ct">/* offset: 0x0946 size: 8 bit */</span></td></tr>
<tr name="4229" id="4229">
<td>4229</td><td>        <a id="4229c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4229c26" class="tk">GPDI327</a>;      <span class="ct">/* offset: 0x0947 size: 8 bit */</span></td></tr>
<tr name="4230" id="4230">
<td>4230</td><td>        <a id="4230c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4230c26" class="tk">GPDI328</a>;      <span class="ct">/* offset: 0x0948 size: 8 bit */</span></td></tr>
<tr name="4231" id="4231">
<td>4231</td><td>        <a id="4231c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4231c26" class="tk">GPDI329</a>;      <span class="ct">/* offset: 0x0949 size: 8 bit */</span></td></tr>
<tr name="4232" id="4232">
<td>4232</td><td>        <a id="4232c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4232c26" class="tk">GPDI330</a>;      <span class="ct">/* offset: 0x094A size: 8 bit */</span></td></tr>
<tr name="4233" id="4233">
<td>4233</td><td>        <a id="4233c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4233c26" class="tk">GPDI331</a>;      <span class="ct">/* offset: 0x094B size: 8 bit */</span></td></tr>
<tr name="4234" id="4234">
<td>4234</td><td>        <a id="4234c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4234c26" class="tk">GPDI332</a>;      <span class="ct">/* offset: 0x094C size: 8 bit */</span></td></tr>
<tr name="4235" id="4235">
<td>4235</td><td>        <a id="4235c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4235c26" class="tk">GPDI333</a>;      <span class="ct">/* offset: 0x094D size: 8 bit */</span></td></tr>
<tr name="4236" id="4236">
<td>4236</td><td>        <a id="4236c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4236c26" class="tk">GPDI334</a>;      <span class="ct">/* offset: 0x094E size: 8 bit */</span></td></tr>
<tr name="4237" id="4237">
<td>4237</td><td>        <a id="4237c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4237c26" class="tk">GPDI335</a>;      <span class="ct">/* offset: 0x094F size: 8 bit */</span></td></tr>
<tr name="4238" id="4238">
<td>4238</td><td>        <a id="4238c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4238c26" class="tk">GPDI336</a>;      <span class="ct">/* offset: 0x0950 size: 8 bit */</span></td></tr>
<tr name="4239" id="4239">
<td>4239</td><td>        <a id="4239c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4239c26" class="tk">GPDI337</a>;      <span class="ct">/* offset: 0x0951 size: 8 bit */</span></td></tr>
<tr name="4240" id="4240">
<td>4240</td><td>        <a id="4240c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4240c26" class="tk">GPDI338</a>;      <span class="ct">/* offset: 0x0952 size: 8 bit */</span></td></tr>
<tr name="4241" id="4241">
<td>4241</td><td>        <a id="4241c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4241c26" class="tk">GPDI339</a>;      <span class="ct">/* offset: 0x0953 size: 8 bit */</span></td></tr>
<tr name="4242" id="4242">
<td>4242</td><td>        <a id="4242c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4242c26" class="tk">GPDI340</a>;      <span class="ct">/* offset: 0x0954 size: 8 bit */</span></td></tr>
<tr name="4243" id="4243">
<td>4243</td><td>        <a id="4243c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4243c26" class="tk">GPDI341</a>;      <span class="ct">/* offset: 0x0955 size: 8 bit */</span></td></tr>
<tr name="4244" id="4244">
<td>4244</td><td>        <a id="4244c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4244c26" class="tk">GPDI342</a>;      <span class="ct">/* offset: 0x0956 size: 8 bit */</span></td></tr>
<tr name="4245" id="4245">
<td>4245</td><td>        <a id="4245c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4245c26" class="tk">GPDI343</a>;      <span class="ct">/* offset: 0x0957 size: 8 bit */</span></td></tr>
<tr name="4246" id="4246">
<td>4246</td><td>        <a id="4246c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4246c26" class="tk">GPDI344</a>;      <span class="ct">/* offset: 0x0958 size: 8 bit */</span></td></tr>
<tr name="4247" id="4247">
<td>4247</td><td>        <a id="4247c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4247c26" class="tk">GPDI345</a>;      <span class="ct">/* offset: 0x0959 size: 8 bit */</span></td></tr>
<tr name="4248" id="4248">
<td>4248</td><td>        <a id="4248c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4248c26" class="tk">GPDI346</a>;      <span class="ct">/* offset: 0x095A size: 8 bit */</span></td></tr>
<tr name="4249" id="4249">
<td>4249</td><td>        <a id="4249c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4249c26" class="tk">GPDI347</a>;      <span class="ct">/* offset: 0x095B size: 8 bit */</span></td></tr>
<tr name="4250" id="4250">
<td>4250</td><td>        <a id="4250c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4250c26" class="tk">GPDI348</a>;      <span class="ct">/* offset: 0x095C size: 8 bit */</span></td></tr>
<tr name="4251" id="4251">
<td>4251</td><td>        <a id="4251c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4251c26" class="tk">GPDI349</a>;      <span class="ct">/* offset: 0x095D size: 8 bit */</span></td></tr>
<tr name="4252" id="4252">
<td>4252</td><td>        <a id="4252c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4252c26" class="tk">GPDI350</a>;      <span class="ct">/* offset: 0x095E size: 8 bit */</span></td></tr>
<tr name="4253" id="4253">
<td>4253</td><td>        <a id="4253c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4253c26" class="tk">GPDI351</a>;      <span class="ct">/* offset: 0x095F size: 8 bit */</span></td></tr>
<tr name="4254" id="4254">
<td>4254</td><td>        <a id="4254c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4254c26" class="tk">GPDI352</a>;      <span class="ct">/* offset: 0x0960 size: 8 bit */</span></td></tr>
<tr name="4255" id="4255">
<td>4255</td><td>        <a id="4255c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4255c26" class="tk">GPDI353</a>;      <span class="ct">/* offset: 0x0961 size: 8 bit */</span></td></tr>
<tr name="4256" id="4256">
<td>4256</td><td>        <a id="4256c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4256c26" class="tk">GPDI354</a>;      <span class="ct">/* offset: 0x0962 size: 8 bit */</span></td></tr>
<tr name="4257" id="4257">
<td>4257</td><td>        <a id="4257c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4257c26" class="tk">GPDI355</a>;      <span class="ct">/* offset: 0x0963 size: 8 bit */</span></td></tr>
<tr name="4258" id="4258">
<td>4258</td><td>        <a id="4258c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4258c26" class="tk">GPDI356</a>;      <span class="ct">/* offset: 0x0964 size: 8 bit */</span></td></tr>
<tr name="4259" id="4259">
<td>4259</td><td>        <a id="4259c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4259c26" class="tk">GPDI357</a>;      <span class="ct">/* offset: 0x0965 size: 8 bit */</span></td></tr>
<tr name="4260" id="4260">
<td>4260</td><td>        <a id="4260c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4260c26" class="tk">GPDI358</a>;      <span class="ct">/* offset: 0x0966 size: 8 bit */</span></td></tr>
<tr name="4261" id="4261">
<td>4261</td><td>        <a id="4261c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4261c26" class="tk">GPDI359</a>;      <span class="ct">/* offset: 0x0967 size: 8 bit */</span></td></tr>
<tr name="4262" id="4262">
<td>4262</td><td>        <a id="4262c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4262c26" class="tk">GPDI360</a>;      <span class="ct">/* offset: 0x0968 size: 8 bit */</span></td></tr>
<tr name="4263" id="4263">
<td>4263</td><td>        <a id="4263c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4263c26" class="tk">GPDI361</a>;      <span class="ct">/* offset: 0x0969 size: 8 bit */</span></td></tr>
<tr name="4264" id="4264">
<td>4264</td><td>        <a id="4264c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4264c26" class="tk">GPDI362</a>;      <span class="ct">/* offset: 0x096A size: 8 bit */</span></td></tr>
<tr name="4265" id="4265">
<td>4265</td><td>        <a id="4265c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4265c26" class="tk">GPDI363</a>;      <span class="ct">/* offset: 0x096B size: 8 bit */</span></td></tr>
<tr name="4266" id="4266">
<td>4266</td><td>        <a id="4266c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4266c26" class="tk">GPDI364</a>;      <span class="ct">/* offset: 0x096C size: 8 bit */</span></td></tr>
<tr name="4267" id="4267">
<td>4267</td><td>        <a id="4267c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4267c26" class="tk">GPDI365</a>;      <span class="ct">/* offset: 0x096D size: 8 bit */</span></td></tr>
<tr name="4268" id="4268">
<td>4268</td><td>        <a id="4268c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4268c26" class="tk">GPDI366</a>;      <span class="ct">/* offset: 0x096E size: 8 bit */</span></td></tr>
<tr name="4269" id="4269">
<td>4269</td><td>        <a id="4269c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4269c26" class="tk">GPDI367</a>;      <span class="ct">/* offset: 0x096F size: 8 bit */</span></td></tr>
<tr name="4270" id="4270">
<td>4270</td><td>        <a id="4270c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4270c26" class="tk">GPDI368</a>;      <span class="ct">/* offset: 0x0970 size: 8 bit */</span></td></tr>
<tr name="4271" id="4271">
<td>4271</td><td>        <a id="4271c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4271c26" class="tk">GPDI369</a>;      <span class="ct">/* offset: 0x0971 size: 8 bit */</span></td></tr>
<tr name="4272" id="4272">
<td>4272</td><td>        <a id="4272c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4272c26" class="tk">GPDI370</a>;      <span class="ct">/* offset: 0x0972 size: 8 bit */</span></td></tr>
<tr name="4273" id="4273">
<td>4273</td><td>        <a id="4273c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4273c26" class="tk">GPDI371</a>;      <span class="ct">/* offset: 0x0973 size: 8 bit */</span></td></tr>
<tr name="4274" id="4274">
<td>4274</td><td>        <a id="4274c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4274c26" class="tk">GPDI372</a>;      <span class="ct">/* offset: 0x0974 size: 8 bit */</span></td></tr>
<tr name="4275" id="4275">
<td>4275</td><td>        <a id="4275c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4275c26" class="tk">GPDI373</a>;      <span class="ct">/* offset: 0x0975 size: 8 bit */</span></td></tr>
<tr name="4276" id="4276">
<td>4276</td><td>        <a id="4276c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4276c26" class="tk">GPDI374</a>;      <span class="ct">/* offset: 0x0976 size: 8 bit */</span></td></tr>
<tr name="4277" id="4277">
<td>4277</td><td>        <a id="4277c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4277c26" class="tk">GPDI375</a>;      <span class="ct">/* offset: 0x0977 size: 8 bit */</span></td></tr>
<tr name="4278" id="4278">
<td>4278</td><td>        <a id="4278c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4278c26" class="tk">GPDI376</a>;      <span class="ct">/* offset: 0x0978 size: 8 bit */</span></td></tr>
<tr name="4279" id="4279">
<td>4279</td><td>        <a id="4279c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4279c26" class="tk">GPDI377</a>;      <span class="ct">/* offset: 0x0979 size: 8 bit */</span></td></tr>
<tr name="4280" id="4280">
<td>4280</td><td>        <a id="4280c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4280c26" class="tk">GPDI378</a>;      <span class="ct">/* offset: 0x097A size: 8 bit */</span></td></tr>
<tr name="4281" id="4281">
<td>4281</td><td>        <a id="4281c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4281c26" class="tk">GPDI379</a>;      <span class="ct">/* offset: 0x097B size: 8 bit */</span></td></tr>
<tr name="4282" id="4282">
<td>4282</td><td>        <a id="4282c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4282c26" class="tk">GPDI380</a>;      <span class="ct">/* offset: 0x097C size: 8 bit */</span></td></tr>
<tr name="4283" id="4283">
<td>4283</td><td>        <a id="4283c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4283c26" class="tk">GPDI381</a>;      <span class="ct">/* offset: 0x097D size: 8 bit */</span></td></tr>
<tr name="4284" id="4284">
<td>4284</td><td>        <a id="4284c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4284c26" class="tk">GPDI382</a>;      <span class="ct">/* offset: 0x097E size: 8 bit */</span></td></tr>
<tr name="4285" id="4285">
<td>4285</td><td>        <a id="4285c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4285c26" class="tk">GPDI383</a>;      <span class="ct">/* offset: 0x097F size: 8 bit */</span></td></tr>
<tr name="4286" id="4286">
<td>4286</td><td>        <a id="4286c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4286c26" class="tk">GPDI384</a>;      <span class="ct">/* offset: 0x0980 size: 8 bit */</span></td></tr>
<tr name="4287" id="4287">
<td>4287</td><td>        <a id="4287c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4287c26" class="tk">GPDI385</a>;      <span class="ct">/* offset: 0x0981 size: 8 bit */</span></td></tr>
<tr name="4288" id="4288">
<td>4288</td><td>        <a id="4288c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4288c26" class="tk">GPDI386</a>;      <span class="ct">/* offset: 0x0982 size: 8 bit */</span></td></tr>
<tr name="4289" id="4289">
<td>4289</td><td>        <a id="4289c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4289c26" class="tk">GPDI387</a>;      <span class="ct">/* offset: 0x0983 size: 8 bit */</span></td></tr>
<tr name="4290" id="4290">
<td>4290</td><td>        <a id="4290c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4290c26" class="tk">GPDI388</a>;      <span class="ct">/* offset: 0x0984 size: 8 bit */</span></td></tr>
<tr name="4291" id="4291">
<td>4291</td><td>        <a id="4291c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4291c26" class="tk">GPDI389</a>;      <span class="ct">/* offset: 0x0985 size: 8 bit */</span></td></tr>
<tr name="4292" id="4292">
<td>4292</td><td>        <a id="4292c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4292c26" class="tk">GPDI390</a>;      <span class="ct">/* offset: 0x0986 size: 8 bit */</span></td></tr>
<tr name="4293" id="4293">
<td>4293</td><td>        <a id="4293c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4293c26" class="tk">GPDI391</a>;      <span class="ct">/* offset: 0x0987 size: 8 bit */</span></td></tr>
<tr name="4294" id="4294">
<td>4294</td><td>        <a id="4294c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4294c26" class="tk">GPDI392</a>;      <span class="ct">/* offset: 0x0988 size: 8 bit */</span></td></tr>
<tr name="4295" id="4295">
<td>4295</td><td>        <a id="4295c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4295c26" class="tk">GPDI393</a>;      <span class="ct">/* offset: 0x0989 size: 8 bit */</span></td></tr>
<tr name="4296" id="4296">
<td>4296</td><td>        <a id="4296c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4296c26" class="tk">GPDI394</a>;      <span class="ct">/* offset: 0x098A size: 8 bit */</span></td></tr>
<tr name="4297" id="4297">
<td>4297</td><td>        <a id="4297c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4297c26" class="tk">GPDI395</a>;      <span class="ct">/* offset: 0x098B size: 8 bit */</span></td></tr>
<tr name="4298" id="4298">
<td>4298</td><td>        <a id="4298c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4298c26" class="tk">GPDI396</a>;      <span class="ct">/* offset: 0x098C size: 8 bit */</span></td></tr>
<tr name="4299" id="4299">
<td>4299</td><td>        <a id="4299c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4299c26" class="tk">GPDI397</a>;      <span class="ct">/* offset: 0x098D size: 8 bit */</span></td></tr>
<tr name="4300" id="4300">
<td>4300</td><td>        <a id="4300c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4300c26" class="tk">GPDI398</a>;      <span class="ct">/* offset: 0x098E size: 8 bit */</span></td></tr>
<tr name="4301" id="4301">
<td>4301</td><td>        <a id="4301c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4301c26" class="tk">GPDI399</a>;      <span class="ct">/* offset: 0x098F size: 8 bit */</span></td></tr>
<tr name="4302" id="4302">
<td>4302</td><td>        <a id="4302c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4302c26" class="tk">GPDI400</a>;      <span class="ct">/* offset: 0x0990 size: 8 bit */</span></td></tr>
<tr name="4303" id="4303">
<td>4303</td><td>        <a id="4303c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4303c26" class="tk">GPDI401</a>;      <span class="ct">/* offset: 0x0991 size: 8 bit */</span></td></tr>
<tr name="4304" id="4304">
<td>4304</td><td>        <a id="4304c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4304c26" class="tk">GPDI402</a>;      <span class="ct">/* offset: 0x0992 size: 8 bit */</span></td></tr>
<tr name="4305" id="4305">
<td>4305</td><td>        <a id="4305c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4305c26" class="tk">GPDI403</a>;      <span class="ct">/* offset: 0x0993 size: 8 bit */</span></td></tr>
<tr name="4306" id="4306">
<td>4306</td><td>        <a id="4306c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4306c26" class="tk">GPDI404</a>;      <span class="ct">/* offset: 0x0994 size: 8 bit */</span></td></tr>
<tr name="4307" id="4307">
<td>4307</td><td>        <a id="4307c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4307c26" class="tk">GPDI405</a>;      <span class="ct">/* offset: 0x0995 size: 8 bit */</span></td></tr>
<tr name="4308" id="4308">
<td>4308</td><td>        <a id="4308c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4308c26" class="tk">GPDI406</a>;      <span class="ct">/* offset: 0x0996 size: 8 bit */</span></td></tr>
<tr name="4309" id="4309">
<td>4309</td><td>        <a id="4309c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4309c26" class="tk">GPDI407</a>;      <span class="ct">/* offset: 0x0997 size: 8 bit */</span></td></tr>
<tr name="4310" id="4310">
<td>4310</td><td>        <a id="4310c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4310c26" class="tk">GPDI408</a>;      <span class="ct">/* offset: 0x0998 size: 8 bit */</span></td></tr>
<tr name="4311" id="4311">
<td>4311</td><td>        <a id="4311c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4311c26" class="tk">GPDI409</a>;      <span class="ct">/* offset: 0x0999 size: 8 bit */</span></td></tr>
<tr name="4312" id="4312">
<td>4312</td><td>        <a id="4312c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4312c26" class="tk">GPDI410</a>;      <span class="ct">/* offset: 0x099A size: 8 bit */</span></td></tr>
<tr name="4313" id="4313">
<td>4313</td><td>        <a id="4313c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4313c26" class="tk">GPDI411</a>;      <span class="ct">/* offset: 0x099B size: 8 bit */</span></td></tr>
<tr name="4314" id="4314">
<td>4314</td><td>        <a id="4314c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4314c26" class="tk">GPDI412</a>;      <span class="ct">/* offset: 0x099C size: 8 bit */</span></td></tr>
<tr name="4315" id="4315">
<td>4315</td><td>        <a id="4315c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4315c26" class="tk">GPDI413</a>;      <span class="ct">/* offset: 0x099D size: 8 bit */</span></td></tr>
<tr name="4316" id="4316">
<td>4316</td><td>        <a id="4316c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4316c26" class="tk">GPDI414</a>;      <span class="ct">/* offset: 0x099E size: 8 bit */</span></td></tr>
<tr name="4317" id="4317">
<td>4317</td><td>        <a id="4317c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4317c26" class="tk">GPDI415</a>;      <span class="ct">/* offset: 0x099F size: 8 bit */</span></td></tr>
<tr name="4318" id="4318">
<td>4318</td><td>        <a id="4318c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4318c26" class="tk">GPDI416</a>;      <span class="ct">/* offset: 0x09A0 size: 8 bit */</span></td></tr>
<tr name="4319" id="4319">
<td>4319</td><td>        <a id="4319c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4319c26" class="tk">GPDI417</a>;      <span class="ct">/* offset: 0x09A1 size: 8 bit */</span></td></tr>
<tr name="4320" id="4320">
<td>4320</td><td>        <a id="4320c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4320c26" class="tk">GPDI418</a>;      <span class="ct">/* offset: 0x09A2 size: 8 bit */</span></td></tr>
<tr name="4321" id="4321">
<td>4321</td><td>        <a id="4321c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4321c26" class="tk">GPDI419</a>;      <span class="ct">/* offset: 0x09A3 size: 8 bit */</span></td></tr>
<tr name="4322" id="4322">
<td>4322</td><td>        <a id="4322c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4322c26" class="tk">GPDI420</a>;      <span class="ct">/* offset: 0x09A4 size: 8 bit */</span></td></tr>
<tr name="4323" id="4323">
<td>4323</td><td>        <a id="4323c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4323c26" class="tk">GPDI421</a>;      <span class="ct">/* offset: 0x09A5 size: 8 bit */</span></td></tr>
<tr name="4324" id="4324">
<td>4324</td><td>        <a id="4324c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4324c26" class="tk">GPDI422</a>;      <span class="ct">/* offset: 0x09A6 size: 8 bit */</span></td></tr>
<tr name="4325" id="4325">
<td>4325</td><td>        <a id="4325c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4325c26" class="tk">GPDI423</a>;      <span class="ct">/* offset: 0x09A7 size: 8 bit */</span></td></tr>
<tr name="4326" id="4326">
<td>4326</td><td>        <a id="4326c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4326c26" class="tk">GPDI424</a>;      <span class="ct">/* offset: 0x09A8 size: 8 bit */</span></td></tr>
<tr name="4327" id="4327">
<td>4327</td><td>        <a id="4327c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4327c26" class="tk">GPDI425</a>;      <span class="ct">/* offset: 0x09A9 size: 8 bit */</span></td></tr>
<tr name="4328" id="4328">
<td>4328</td><td>        <a id="4328c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4328c26" class="tk">GPDI426</a>;      <span class="ct">/* offset: 0x09AA size: 8 bit */</span></td></tr>
<tr name="4329" id="4329">
<td>4329</td><td>        <a id="4329c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4329c26" class="tk">GPDI427</a>;      <span class="ct">/* offset: 0x09AB size: 8 bit */</span></td></tr>
<tr name="4330" id="4330">
<td>4330</td><td>        <a id="4330c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4330c26" class="tk">GPDI428</a>;      <span class="ct">/* offset: 0x09AC size: 8 bit */</span></td></tr>
<tr name="4331" id="4331">
<td>4331</td><td>        <a id="4331c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4331c26" class="tk">GPDI429</a>;      <span class="ct">/* offset: 0x09AD size: 8 bit */</span></td></tr>
<tr name="4332" id="4332">
<td>4332</td><td>        <a id="4332c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4332c26" class="tk">GPDI430</a>;      <span class="ct">/* offset: 0x09AE size: 8 bit */</span></td></tr>
<tr name="4333" id="4333">
<td>4333</td><td>        <a id="4333c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4333c26" class="tk">GPDI431</a>;      <span class="ct">/* offset: 0x09AF size: 8 bit */</span></td></tr>
<tr name="4334" id="4334">
<td>4334</td><td>        <a id="4334c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4334c26" class="tk">GPDI432</a>;      <span class="ct">/* offset: 0x09B0 size: 8 bit */</span></td></tr>
<tr name="4335" id="4335">
<td>4335</td><td>        <a id="4335c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4335c26" class="tk">GPDI433</a>;      <span class="ct">/* offset: 0x09B1 size: 8 bit */</span></td></tr>
<tr name="4336" id="4336">
<td>4336</td><td>        <a id="4336c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4336c26" class="tk">GPDI434</a>;      <span class="ct">/* offset: 0x09B2 size: 8 bit */</span></td></tr>
<tr name="4337" id="4337">
<td>4337</td><td>        <a id="4337c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4337c26" class="tk">GPDI435</a>;      <span class="ct">/* offset: 0x09B3 size: 8 bit */</span></td></tr>
<tr name="4338" id="4338">
<td>4338</td><td>        <a id="4338c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4338c26" class="tk">GPDI436</a>;      <span class="ct">/* offset: 0x09B4 size: 8 bit */</span></td></tr>
<tr name="4339" id="4339">
<td>4339</td><td>        <a id="4339c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4339c26" class="tk">GPDI437</a>;      <span class="ct">/* offset: 0x09B5 size: 8 bit */</span></td></tr>
<tr name="4340" id="4340">
<td>4340</td><td>        <a id="4340c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4340c26" class="tk">GPDI438</a>;      <span class="ct">/* offset: 0x09B6 size: 8 bit */</span></td></tr>
<tr name="4341" id="4341">
<td>4341</td><td>        <a id="4341c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4341c26" class="tk">GPDI439</a>;      <span class="ct">/* offset: 0x09B7 size: 8 bit */</span></td></tr>
<tr name="4342" id="4342">
<td>4342</td><td>        <a id="4342c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4342c26" class="tk">GPDI440</a>;      <span class="ct">/* offset: 0x09B8 size: 8 bit */</span></td></tr>
<tr name="4343" id="4343">
<td>4343</td><td>        <a id="4343c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4343c26" class="tk">GPDI441</a>;      <span class="ct">/* offset: 0x09B9 size: 8 bit */</span></td></tr>
<tr name="4344" id="4344">
<td>4344</td><td>        <a id="4344c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4344c26" class="tk">GPDI442</a>;      <span class="ct">/* offset: 0x09BA size: 8 bit */</span></td></tr>
<tr name="4345" id="4345">
<td>4345</td><td>        <a id="4345c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4345c26" class="tk">GPDI443</a>;      <span class="ct">/* offset: 0x09BB size: 8 bit */</span></td></tr>
<tr name="4346" id="4346">
<td>4346</td><td>        <a id="4346c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4346c26" class="tk">GPDI444</a>;      <span class="ct">/* offset: 0x09BC size: 8 bit */</span></td></tr>
<tr name="4347" id="4347">
<td>4347</td><td>        <a id="4347c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4347c26" class="tk">GPDI445</a>;      <span class="ct">/* offset: 0x09BD size: 8 bit */</span></td></tr>
<tr name="4348" id="4348">
<td>4348</td><td>        <a id="4348c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4348c26" class="tk">GPDI446</a>;      <span class="ct">/* offset: 0x09BE size: 8 bit */</span></td></tr>
<tr name="4349" id="4349">
<td>4349</td><td>        <a id="4349c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4349c26" class="tk">GPDI447</a>;      <span class="ct">/* offset: 0x09BF size: 8 bit */</span></td></tr>
<tr name="4350" id="4350">
<td>4350</td><td>        <a id="4350c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4350c26" class="tk">GPDI448</a>;      <span class="ct">/* offset: 0x09C0 size: 8 bit */</span></td></tr>
<tr name="4351" id="4351">
<td>4351</td><td>        <a id="4351c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4351c26" class="tk">GPDI449</a>;      <span class="ct">/* offset: 0x09C1 size: 8 bit */</span></td></tr>
<tr name="4352" id="4352">
<td>4352</td><td>        <a id="4352c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4352c26" class="tk">GPDI450</a>;      <span class="ct">/* offset: 0x09C2 size: 8 bit */</span></td></tr>
<tr name="4353" id="4353">
<td>4353</td><td>        <a id="4353c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4353c26" class="tk">GPDI451</a>;      <span class="ct">/* offset: 0x09C3 size: 8 bit */</span></td></tr>
<tr name="4354" id="4354">
<td>4354</td><td>        <a id="4354c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4354c26" class="tk">GPDI452</a>;      <span class="ct">/* offset: 0x09C4 size: 8 bit */</span></td></tr>
<tr name="4355" id="4355">
<td>4355</td><td>        <a id="4355c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4355c26" class="tk">GPDI453</a>;      <span class="ct">/* offset: 0x09C5 size: 8 bit */</span></td></tr>
<tr name="4356" id="4356">
<td>4356</td><td>        <a id="4356c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4356c26" class="tk">GPDI454</a>;      <span class="ct">/* offset: 0x09C6 size: 8 bit */</span></td></tr>
<tr name="4357" id="4357">
<td>4357</td><td>        <a id="4357c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4357c26" class="tk">GPDI455</a>;      <span class="ct">/* offset: 0x09C7 size: 8 bit */</span></td></tr>
<tr name="4358" id="4358">
<td>4358</td><td>        <a id="4358c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4358c26" class="tk">GPDI456</a>;      <span class="ct">/* offset: 0x09C8 size: 8 bit */</span></td></tr>
<tr name="4359" id="4359">
<td>4359</td><td>        <a id="4359c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4359c26" class="tk">GPDI457</a>;      <span class="ct">/* offset: 0x09C9 size: 8 bit */</span></td></tr>
<tr name="4360" id="4360">
<td>4360</td><td>        <a id="4360c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4360c26" class="tk">GPDI458</a>;      <span class="ct">/* offset: 0x09CA size: 8 bit */</span></td></tr>
<tr name="4361" id="4361">
<td>4361</td><td>        <a id="4361c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4361c26" class="tk">GPDI459</a>;      <span class="ct">/* offset: 0x09CB size: 8 bit */</span></td></tr>
<tr name="4362" id="4362">
<td>4362</td><td>        <a id="4362c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4362c26" class="tk">GPDI460</a>;      <span class="ct">/* offset: 0x09CC size: 8 bit */</span></td></tr>
<tr name="4363" id="4363">
<td>4363</td><td>        <a id="4363c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4363c26" class="tk">GPDI461</a>;      <span class="ct">/* offset: 0x09CD size: 8 bit */</span></td></tr>
<tr name="4364" id="4364">
<td>4364</td><td>        <a id="4364c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4364c26" class="tk">GPDI462</a>;      <span class="ct">/* offset: 0x09CE size: 8 bit */</span></td></tr>
<tr name="4365" id="4365">
<td>4365</td><td>        <a id="4365c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4365c26" class="tk">GPDI463</a>;      <span class="ct">/* offset: 0x09CF size: 8 bit */</span></td></tr>
<tr name="4366" id="4366">
<td>4366</td><td>        <a id="4366c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4366c26" class="tk">GPDI464</a>;      <span class="ct">/* offset: 0x09D0 size: 8 bit */</span></td></tr>
<tr name="4367" id="4367">
<td>4367</td><td>        <a id="4367c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4367c26" class="tk">GPDI465</a>;      <span class="ct">/* offset: 0x09D1 size: 8 bit */</span></td></tr>
<tr name="4368" id="4368">
<td>4368</td><td>        <a id="4368c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4368c26" class="tk">GPDI466</a>;      <span class="ct">/* offset: 0x09D2 size: 8 bit */</span></td></tr>
<tr name="4369" id="4369">
<td>4369</td><td>        <a id="4369c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4369c26" class="tk">GPDI467</a>;      <span class="ct">/* offset: 0x09D3 size: 8 bit */</span></td></tr>
<tr name="4370" id="4370">
<td>4370</td><td>        <a id="4370c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4370c26" class="tk">GPDI468</a>;      <span class="ct">/* offset: 0x09D4 size: 8 bit */</span></td></tr>
<tr name="4371" id="4371">
<td>4371</td><td>        <a id="4371c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4371c26" class="tk">GPDI469</a>;      <span class="ct">/* offset: 0x09D5 size: 8 bit */</span></td></tr>
<tr name="4372" id="4372">
<td>4372</td><td>        <a id="4372c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4372c26" class="tk">GPDI470</a>;      <span class="ct">/* offset: 0x09D6 size: 8 bit */</span></td></tr>
<tr name="4373" id="4373">
<td>4373</td><td>        <a id="4373c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4373c26" class="tk">GPDI471</a>;      <span class="ct">/* offset: 0x09D7 size: 8 bit */</span></td></tr>
<tr name="4374" id="4374">
<td>4374</td><td>        <a id="4374c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4374c26" class="tk">GPDI472</a>;      <span class="ct">/* offset: 0x09D8 size: 8 bit */</span></td></tr>
<tr name="4375" id="4375">
<td>4375</td><td>        <a id="4375c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4375c26" class="tk">GPDI473</a>;      <span class="ct">/* offset: 0x09D9 size: 8 bit */</span></td></tr>
<tr name="4376" id="4376">
<td>4376</td><td>        <a id="4376c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4376c26" class="tk">GPDI474</a>;      <span class="ct">/* offset: 0x09DA size: 8 bit */</span></td></tr>
<tr name="4377" id="4377">
<td>4377</td><td>        <a id="4377c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4377c26" class="tk">GPDI475</a>;      <span class="ct">/* offset: 0x09DB size: 8 bit */</span></td></tr>
<tr name="4378" id="4378">
<td>4378</td><td>        <a id="4378c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4378c26" class="tk">GPDI476</a>;      <span class="ct">/* offset: 0x09DC size: 8 bit */</span></td></tr>
<tr name="4379" id="4379">
<td>4379</td><td>        <a id="4379c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4379c26" class="tk">GPDI477</a>;      <span class="ct">/* offset: 0x09DD size: 8 bit */</span></td></tr>
<tr name="4380" id="4380">
<td>4380</td><td>        <a id="4380c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4380c26" class="tk">GPDI478</a>;      <span class="ct">/* offset: 0x09DE size: 8 bit */</span></td></tr>
<tr name="4381" id="4381">
<td>4381</td><td>        <a id="4381c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4381c26" class="tk">GPDI479</a>;      <span class="ct">/* offset: 0x09DF size: 8 bit */</span></td></tr>
<tr name="4382" id="4382">
<td>4382</td><td>        <a id="4382c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4382c26" class="tk">GPDI480</a>;      <span class="ct">/* offset: 0x09E0 size: 8 bit */</span></td></tr>
<tr name="4383" id="4383">
<td>4383</td><td>        <a id="4383c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4383c26" class="tk">GPDI481</a>;      <span class="ct">/* offset: 0x09E1 size: 8 bit */</span></td></tr>
<tr name="4384" id="4384">
<td>4384</td><td>        <a id="4384c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4384c26" class="tk">GPDI482</a>;      <span class="ct">/* offset: 0x09E2 size: 8 bit */</span></td></tr>
<tr name="4385" id="4385">
<td>4385</td><td>        <a id="4385c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4385c26" class="tk">GPDI483</a>;      <span class="ct">/* offset: 0x09E3 size: 8 bit */</span></td></tr>
<tr name="4386" id="4386">
<td>4386</td><td>        <a id="4386c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4386c26" class="tk">GPDI484</a>;      <span class="ct">/* offset: 0x09E4 size: 8 bit */</span></td></tr>
<tr name="4387" id="4387">
<td>4387</td><td>        <a id="4387c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4387c26" class="tk">GPDI485</a>;      <span class="ct">/* offset: 0x09E5 size: 8 bit */</span></td></tr>
<tr name="4388" id="4388">
<td>4388</td><td>        <a id="4388c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4388c26" class="tk">GPDI486</a>;      <span class="ct">/* offset: 0x09E6 size: 8 bit */</span></td></tr>
<tr name="4389" id="4389">
<td>4389</td><td>        <a id="4389c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4389c26" class="tk">GPDI487</a>;      <span class="ct">/* offset: 0x09E7 size: 8 bit */</span></td></tr>
<tr name="4390" id="4390">
<td>4390</td><td>        <a id="4390c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4390c26" class="tk">GPDI488</a>;      <span class="ct">/* offset: 0x09E8 size: 8 bit */</span></td></tr>
<tr name="4391" id="4391">
<td>4391</td><td>        <a id="4391c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4391c26" class="tk">GPDI489</a>;      <span class="ct">/* offset: 0x09E9 size: 8 bit */</span></td></tr>
<tr name="4392" id="4392">
<td>4392</td><td>        <a id="4392c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4392c26" class="tk">GPDI490</a>;      <span class="ct">/* offset: 0x09EA size: 8 bit */</span></td></tr>
<tr name="4393" id="4393">
<td>4393</td><td>        <a id="4393c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4393c26" class="tk">GPDI491</a>;      <span class="ct">/* offset: 0x09EB size: 8 bit */</span></td></tr>
<tr name="4394" id="4394">
<td>4394</td><td>        <a id="4394c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4394c26" class="tk">GPDI492</a>;      <span class="ct">/* offset: 0x09EC size: 8 bit */</span></td></tr>
<tr name="4395" id="4395">
<td>4395</td><td>        <a id="4395c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4395c26" class="tk">GPDI493</a>;      <span class="ct">/* offset: 0x09ED size: 8 bit */</span></td></tr>
<tr name="4396" id="4396">
<td>4396</td><td>        <a id="4396c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4396c26" class="tk">GPDI494</a>;      <span class="ct">/* offset: 0x09EE size: 8 bit */</span></td></tr>
<tr name="4397" id="4397">
<td>4397</td><td>        <a id="4397c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4397c26" class="tk">GPDI495</a>;      <span class="ct">/* offset: 0x09EF size: 8 bit */</span></td></tr>
<tr name="4398" id="4398">
<td>4398</td><td>        <a id="4398c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4398c26" class="tk">GPDI496</a>;      <span class="ct">/* offset: 0x09F0 size: 8 bit */</span></td></tr>
<tr name="4399" id="4399">
<td>4399</td><td>        <a id="4399c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4399c26" class="tk">GPDI497</a>;      <span class="ct">/* offset: 0x09F1 size: 8 bit */</span></td></tr>
<tr name="4400" id="4400">
<td>4400</td><td>        <a id="4400c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4400c26" class="tk">GPDI498</a>;      <span class="ct">/* offset: 0x09F2 size: 8 bit */</span></td></tr>
<tr name="4401" id="4401">
<td>4401</td><td>        <a id="4401c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4401c26" class="tk">GPDI499</a>;      <span class="ct">/* offset: 0x09F3 size: 8 bit */</span></td></tr>
<tr name="4402" id="4402">
<td>4402</td><td>        <a id="4402c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4402c26" class="tk">GPDI500</a>;      <span class="ct">/* offset: 0x09F4 size: 8 bit */</span></td></tr>
<tr name="4403" id="4403">
<td>4403</td><td>        <a id="4403c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4403c26" class="tk">GPDI501</a>;      <span class="ct">/* offset: 0x09F5 size: 8 bit */</span></td></tr>
<tr name="4404" id="4404">
<td>4404</td><td>        <a id="4404c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4404c26" class="tk">GPDI502</a>;      <span class="ct">/* offset: 0x09F6 size: 8 bit */</span></td></tr>
<tr name="4405" id="4405">
<td>4405</td><td>        <a id="4405c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4405c26" class="tk">GPDI503</a>;      <span class="ct">/* offset: 0x09F7 size: 8 bit */</span></td></tr>
<tr name="4406" id="4406">
<td>4406</td><td>        <a id="4406c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4406c26" class="tk">GPDI504</a>;      <span class="ct">/* offset: 0x09F8 size: 8 bit */</span></td></tr>
<tr name="4407" id="4407">
<td>4407</td><td>        <a id="4407c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4407c26" class="tk">GPDI505</a>;      <span class="ct">/* offset: 0x09F9 size: 8 bit */</span></td></tr>
<tr name="4408" id="4408">
<td>4408</td><td>        <a id="4408c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4408c26" class="tk">GPDI506</a>;      <span class="ct">/* offset: 0x09FA size: 8 bit */</span></td></tr>
<tr name="4409" id="4409">
<td>4409</td><td>        <a id="4409c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4409c26" class="tk">GPDI507</a>;      <span class="ct">/* offset: 0x09FB size: 8 bit */</span></td></tr>
<tr name="4410" id="4410">
<td>4410</td><td>        <a id="4410c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4410c26" class="tk">GPDI508</a>;      <span class="ct">/* offset: 0x09FC size: 8 bit */</span></td></tr>
<tr name="4411" id="4411">
<td>4411</td><td>        <a id="4411c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4411c26" class="tk">GPDI509</a>;      <span class="ct">/* offset: 0x09FD size: 8 bit */</span></td></tr>
<tr name="4412" id="4412">
<td>4412</td><td>        <a id="4412c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4412c26" class="tk">GPDI510</a>;      <span class="ct">/* offset: 0x09FE size: 8 bit */</span></td></tr>
<tr name="4413" id="4413">
<td>4413</td><td>        <a id="4413c9" class="tk">SIUL_GPDI_8B_tag</a> <a id="4413c26" class="tk">GPDI511</a>;      <span class="ct">/* offset: 0x09FF size: 8 bit */</span></td></tr>
<tr name="4414" id="4414">
<td>4414</td><td>      <span class="br">}</span>;</td></tr>
<tr name="4415" id="4415">
<td>4415</td><td>    <span class="br">}</span>;</td></tr>
<tr name="4416" id="4416">
<td>4416</td><td></td></tr>
<tr name="4417" id="4417">
<td>4417</td><td>    <a id="4417c5" class="tk">int8_t</a> <a id="4417c12" class="tk">SIUL_reserved_0A00</a>[512];</td></tr>
<tr name="4418" id="4418">
<td>4418</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="4419" id="4419">
<td>4419</td><td>      <span class="ct">/* PGPDO - Parallel GPIO Pad Data Out Register */</span></td></tr>
<tr name="4420" id="4420">
<td>4420</td><td>      <a id="4420c7" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4420c26" class="tk">PGPDO</a>[32];    <span class="ct">/* offset: 0x0C00  (0x0002 x 32) */</span></td></tr>
<tr name="4421" id="4421">
<td>4421</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="4422" id="4422">
<td>4422</td><td>        <span class="ct">/* PGPDO - Parallel GPIO Pad Data Out Register */</span></td></tr>
<tr name="4423" id="4423">
<td>4423</td><td>        <a id="4423c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4423c28" class="tk">PGPDO0</a>;     <span class="ct">/* offset: 0x0C00 size: 16 bit */</span></td></tr>
<tr name="4424" id="4424">
<td>4424</td><td>        <a id="4424c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4424c28" class="tk">PGPDO1</a>;     <span class="ct">/* offset: 0x0C02 size: 16 bit */</span></td></tr>
<tr name="4425" id="4425">
<td>4425</td><td>        <a id="4425c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4425c28" class="tk">PGPDO2</a>;     <span class="ct">/* offset: 0x0C04 size: 16 bit */</span></td></tr>
<tr name="4426" id="4426">
<td>4426</td><td>        <a id="4426c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4426c28" class="tk">PGPDO3</a>;     <span class="ct">/* offset: 0x0C06 size: 16 bit */</span></td></tr>
<tr name="4427" id="4427">
<td>4427</td><td>        <a id="4427c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4427c28" class="tk">PGPDO4</a>;     <span class="ct">/* offset: 0x0C08 size: 16 bit */</span></td></tr>
<tr name="4428" id="4428">
<td>4428</td><td>        <a id="4428c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4428c28" class="tk">PGPDO5</a>;     <span class="ct">/* offset: 0x0C0A size: 16 bit */</span></td></tr>
<tr name="4429" id="4429">
<td>4429</td><td>        <a id="4429c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4429c28" class="tk">PGPDO6</a>;     <span class="ct">/* offset: 0x0C0C size: 16 bit */</span></td></tr>
<tr name="4430" id="4430">
<td>4430</td><td>        <a id="4430c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4430c28" class="tk">PGPDO7</a>;     <span class="ct">/* offset: 0x0C0E size: 16 bit */</span></td></tr>
<tr name="4431" id="4431">
<td>4431</td><td>        <a id="4431c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4431c28" class="tk">PGPDO8</a>;     <span class="ct">/* offset: 0x0C10 size: 16 bit */</span></td></tr>
<tr name="4432" id="4432">
<td>4432</td><td>        <a id="4432c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4432c28" class="tk">PGPDO9</a>;     <span class="ct">/* offset: 0x0C12 size: 16 bit */</span></td></tr>
<tr name="4433" id="4433">
<td>4433</td><td>        <a id="4433c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4433c28" class="tk">PGPDO10</a>;    <span class="ct">/* offset: 0x0C14 size: 16 bit */</span></td></tr>
<tr name="4434" id="4434">
<td>4434</td><td>        <a id="4434c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4434c28" class="tk">PGPDO11</a>;    <span class="ct">/* offset: 0x0C16 size: 16 bit */</span></td></tr>
<tr name="4435" id="4435">
<td>4435</td><td>        <a id="4435c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4435c28" class="tk">PGPDO12</a>;    <span class="ct">/* offset: 0x0C18 size: 16 bit */</span></td></tr>
<tr name="4436" id="4436">
<td>4436</td><td>        <a id="4436c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4436c28" class="tk">PGPDO13</a>;    <span class="ct">/* offset: 0x0C1A size: 16 bit */</span></td></tr>
<tr name="4437" id="4437">
<td>4437</td><td>        <a id="4437c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4437c28" class="tk">PGPDO14</a>;    <span class="ct">/* offset: 0x0C1C size: 16 bit */</span></td></tr>
<tr name="4438" id="4438">
<td>4438</td><td>        <a id="4438c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4438c28" class="tk">PGPDO15</a>;    <span class="ct">/* offset: 0x0C1E size: 16 bit */</span></td></tr>
<tr name="4439" id="4439">
<td>4439</td><td>        <a id="4439c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4439c28" class="tk">PGPDO16</a>;    <span class="ct">/* offset: 0x0C20 size: 16 bit */</span></td></tr>
<tr name="4440" id="4440">
<td>4440</td><td>        <a id="4440c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4440c28" class="tk">PGPDO17</a>;    <span class="ct">/* offset: 0x0C22 size: 16 bit */</span></td></tr>
<tr name="4441" id="4441">
<td>4441</td><td>        <a id="4441c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4441c28" class="tk">PGPDO18</a>;    <span class="ct">/* offset: 0x0C24 size: 16 bit */</span></td></tr>
<tr name="4442" id="4442">
<td>4442</td><td>        <a id="4442c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4442c28" class="tk">PGPDO19</a>;    <span class="ct">/* offset: 0x0C26 size: 16 bit */</span></td></tr>
<tr name="4443" id="4443">
<td>4443</td><td>        <a id="4443c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4443c28" class="tk">PGPDO20</a>;    <span class="ct">/* offset: 0x0C28 size: 16 bit */</span></td></tr>
<tr name="4444" id="4444">
<td>4444</td><td>        <a id="4444c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4444c28" class="tk">PGPDO21</a>;    <span class="ct">/* offset: 0x0C2A size: 16 bit */</span></td></tr>
<tr name="4445" id="4445">
<td>4445</td><td>        <a id="4445c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4445c28" class="tk">PGPDO22</a>;    <span class="ct">/* offset: 0x0C2C size: 16 bit */</span></td></tr>
<tr name="4446" id="4446">
<td>4446</td><td>        <a id="4446c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4446c28" class="tk">PGPDO23</a>;    <span class="ct">/* offset: 0x0C2E size: 16 bit */</span></td></tr>
<tr name="4447" id="4447">
<td>4447</td><td>        <a id="4447c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4447c28" class="tk">PGPDO24</a>;    <span class="ct">/* offset: 0x0C30 size: 16 bit */</span></td></tr>
<tr name="4448" id="4448">
<td>4448</td><td>        <a id="4448c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4448c28" class="tk">PGPDO25</a>;    <span class="ct">/* offset: 0x0C32 size: 16 bit */</span></td></tr>
<tr name="4449" id="4449">
<td>4449</td><td>        <a id="4449c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4449c28" class="tk">PGPDO26</a>;    <span class="ct">/* offset: 0x0C34 size: 16 bit */</span></td></tr>
<tr name="4450" id="4450">
<td>4450</td><td>        <a id="4450c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4450c28" class="tk">PGPDO27</a>;    <span class="ct">/* offset: 0x0C36 size: 16 bit */</span></td></tr>
<tr name="4451" id="4451">
<td>4451</td><td>        <a id="4451c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4451c28" class="tk">PGPDO28</a>;    <span class="ct">/* offset: 0x0C38 size: 16 bit */</span></td></tr>
<tr name="4452" id="4452">
<td>4452</td><td>        <a id="4452c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4452c28" class="tk">PGPDO29</a>;    <span class="ct">/* offset: 0x0C3A size: 16 bit */</span></td></tr>
<tr name="4453" id="4453">
<td>4453</td><td>        <a id="4453c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4453c28" class="tk">PGPDO30</a>;    <span class="ct">/* offset: 0x0C3C size: 16 bit */</span></td></tr>
<tr name="4454" id="4454">
<td>4454</td><td>        <a id="4454c9" class="tk">SIUL_PGPDO_16B_tag</a> <a id="4454c28" class="tk">PGPDO31</a>;    <span class="ct">/* offset: 0x0C3E size: 16 bit */</span></td></tr>
<tr name="4455" id="4455">
<td>4455</td><td>      <span class="br">}</span>;</td></tr>
<tr name="4456" id="4456">
<td>4456</td><td>    <span class="br">}</span>;</td></tr>
<tr name="4457" id="4457">
<td>4457</td><td></td></tr>
<tr name="4458" id="4458">
<td>4458</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="4459" id="4459">
<td>4459</td><td>      <span class="ct">/* PGPDI - Parallel GPIO Pad Data In Register */</span></td></tr>
<tr name="4460" id="4460">
<td>4460</td><td>      <a id="4460c7" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4460c26" class="tk">PGPDI</a>[32];    <span class="ct">/* offset: 0x0C40  (0x0002 x 32) */</span></td></tr>
<tr name="4461" id="4461">
<td>4461</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="4462" id="4462">
<td>4462</td><td>        <span class="ct">/* PGPDI - Parallel GPIO Pad Data In Register */</span></td></tr>
<tr name="4463" id="4463">
<td>4463</td><td>        <a id="4463c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4463c28" class="tk">PGPDI0</a>;     <span class="ct">/* offset: 0x0C40 size: 16 bit */</span></td></tr>
<tr name="4464" id="4464">
<td>4464</td><td>        <a id="4464c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4464c28" class="tk">PGPDI1</a>;     <span class="ct">/* offset: 0x0C42 size: 16 bit */</span></td></tr>
<tr name="4465" id="4465">
<td>4465</td><td>        <a id="4465c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4465c28" class="tk">PGPDI2</a>;     <span class="ct">/* offset: 0x0C44 size: 16 bit */</span></td></tr>
<tr name="4466" id="4466">
<td>4466</td><td>        <a id="4466c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4466c28" class="tk">PGPDI3</a>;     <span class="ct">/* offset: 0x0C46 size: 16 bit */</span></td></tr>
<tr name="4467" id="4467">
<td>4467</td><td>        <a id="4467c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4467c28" class="tk">PGPDI4</a>;     <span class="ct">/* offset: 0x0C48 size: 16 bit */</span></td></tr>
<tr name="4468" id="4468">
<td>4468</td><td>        <a id="4468c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4468c28" class="tk">PGPDI5</a>;     <span class="ct">/* offset: 0x0C4A size: 16 bit */</span></td></tr>
<tr name="4469" id="4469">
<td>4469</td><td>        <a id="4469c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4469c28" class="tk">PGPDI6</a>;     <span class="ct">/* offset: 0x0C4C size: 16 bit */</span></td></tr>
<tr name="4470" id="4470">
<td>4470</td><td>        <a id="4470c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4470c28" class="tk">PGPDI7</a>;     <span class="ct">/* offset: 0x0C4E size: 16 bit */</span></td></tr>
<tr name="4471" id="4471">
<td>4471</td><td>        <a id="4471c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4471c28" class="tk">PGPDI8</a>;     <span class="ct">/* offset: 0x0C50 size: 16 bit */</span></td></tr>
<tr name="4472" id="4472">
<td>4472</td><td>        <a id="4472c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4472c28" class="tk">PGPDI9</a>;     <span class="ct">/* offset: 0x0C52 size: 16 bit */</span></td></tr>
<tr name="4473" id="4473">
<td>4473</td><td>        <a id="4473c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4473c28" class="tk">PGPDI10</a>;    <span class="ct">/* offset: 0x0C54 size: 16 bit */</span></td></tr>
<tr name="4474" id="4474">
<td>4474</td><td>        <a id="4474c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4474c28" class="tk">PGPDI11</a>;    <span class="ct">/* offset: 0x0C56 size: 16 bit */</span></td></tr>
<tr name="4475" id="4475">
<td>4475</td><td>        <a id="4475c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4475c28" class="tk">PGPDI12</a>;    <span class="ct">/* offset: 0x0C58 size: 16 bit */</span></td></tr>
<tr name="4476" id="4476">
<td>4476</td><td>        <a id="4476c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4476c28" class="tk">PGPDI13</a>;    <span class="ct">/* offset: 0x0C5A size: 16 bit */</span></td></tr>
<tr name="4477" id="4477">
<td>4477</td><td>        <a id="4477c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4477c28" class="tk">PGPDI14</a>;    <span class="ct">/* offset: 0x0C5C size: 16 bit */</span></td></tr>
<tr name="4478" id="4478">
<td>4478</td><td>        <a id="4478c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4478c28" class="tk">PGPDI15</a>;    <span class="ct">/* offset: 0x0C5E size: 16 bit */</span></td></tr>
<tr name="4479" id="4479">
<td>4479</td><td>        <a id="4479c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4479c28" class="tk">PGPDI16</a>;    <span class="ct">/* offset: 0x0C60 size: 16 bit */</span></td></tr>
<tr name="4480" id="4480">
<td>4480</td><td>        <a id="4480c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4480c28" class="tk">PGPDI17</a>;    <span class="ct">/* offset: 0x0C62 size: 16 bit */</span></td></tr>
<tr name="4481" id="4481">
<td>4481</td><td>        <a id="4481c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4481c28" class="tk">PGPDI18</a>;    <span class="ct">/* offset: 0x0C64 size: 16 bit */</span></td></tr>
<tr name="4482" id="4482">
<td>4482</td><td>        <a id="4482c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4482c28" class="tk">PGPDI19</a>;    <span class="ct">/* offset: 0x0C66 size: 16 bit */</span></td></tr>
<tr name="4483" id="4483">
<td>4483</td><td>        <a id="4483c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4483c28" class="tk">PGPDI20</a>;    <span class="ct">/* offset: 0x0C68 size: 16 bit */</span></td></tr>
<tr name="4484" id="4484">
<td>4484</td><td>        <a id="4484c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4484c28" class="tk">PGPDI21</a>;    <span class="ct">/* offset: 0x0C6A size: 16 bit */</span></td></tr>
<tr name="4485" id="4485">
<td>4485</td><td>        <a id="4485c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4485c28" class="tk">PGPDI22</a>;    <span class="ct">/* offset: 0x0C6C size: 16 bit */</span></td></tr>
<tr name="4486" id="4486">
<td>4486</td><td>        <a id="4486c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4486c28" class="tk">PGPDI23</a>;    <span class="ct">/* offset: 0x0C6E size: 16 bit */</span></td></tr>
<tr name="4487" id="4487">
<td>4487</td><td>        <a id="4487c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4487c28" class="tk">PGPDI24</a>;    <span class="ct">/* offset: 0x0C70 size: 16 bit */</span></td></tr>
<tr name="4488" id="4488">
<td>4488</td><td>        <a id="4488c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4488c28" class="tk">PGPDI25</a>;    <span class="ct">/* offset: 0x0C72 size: 16 bit */</span></td></tr>
<tr name="4489" id="4489">
<td>4489</td><td>        <a id="4489c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4489c28" class="tk">PGPDI26</a>;    <span class="ct">/* offset: 0x0C74 size: 16 bit */</span></td></tr>
<tr name="4490" id="4490">
<td>4490</td><td>        <a id="4490c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4490c28" class="tk">PGPDI27</a>;    <span class="ct">/* offset: 0x0C76 size: 16 bit */</span></td></tr>
<tr name="4491" id="4491">
<td>4491</td><td>        <a id="4491c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4491c28" class="tk">PGPDI28</a>;    <span class="ct">/* offset: 0x0C78 size: 16 bit */</span></td></tr>
<tr name="4492" id="4492">
<td>4492</td><td>        <a id="4492c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4492c28" class="tk">PGPDI29</a>;    <span class="ct">/* offset: 0x0C7A size: 16 bit */</span></td></tr>
<tr name="4493" id="4493">
<td>4493</td><td>        <a id="4493c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4493c28" class="tk">PGPDI30</a>;    <span class="ct">/* offset: 0x0C7C size: 16 bit */</span></td></tr>
<tr name="4494" id="4494">
<td>4494</td><td>        <a id="4494c9" class="tk">SIUL_PGPDI_16B_tag</a> <a id="4494c28" class="tk">PGPDI31</a>;    <span class="ct">/* offset: 0x0C7E size: 16 bit */</span></td></tr>
<tr name="4495" id="4495">
<td>4495</td><td>      <span class="br">}</span>;</td></tr>
<tr name="4496" id="4496">
<td>4496</td><td>    <span class="br">}</span>;</td></tr>
<tr name="4497" id="4497">
<td>4497</td><td></td></tr>
<tr name="4498" id="4498">
<td>4498</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="4499" id="4499">
<td>4499</td><td>      <span class="ct">/* MPGPDO - Masked Parallel GPIO Pad Data Out Register */</span></td></tr>
<tr name="4500" id="4500">
<td>4500</td><td>      <a id="4500c7" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4500c27" class="tk">MPGPDO</a>[32];  <span class="ct">/* offset: 0x0C80  (0x0004 x 32) */</span></td></tr>
<tr name="4501" id="4501">
<td>4501</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="4502" id="4502">
<td>4502</td><td>        <span class="ct">/* MPGPDO - Masked Parallel GPIO Pad Data Out Register */</span></td></tr>
<tr name="4503" id="4503">
<td>4503</td><td>        <a id="4503c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4503c29" class="tk">MPGPDO0</a>;   <span class="ct">/* offset: 0x0C80 size: 32 bit */</span></td></tr>
<tr name="4504" id="4504">
<td>4504</td><td>        <a id="4504c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4504c29" class="tk">MPGPDO1</a>;   <span class="ct">/* offset: 0x0C84 size: 32 bit */</span></td></tr>
<tr name="4505" id="4505">
<td>4505</td><td>        <a id="4505c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4505c29" class="tk">MPGPDO2</a>;   <span class="ct">/* offset: 0x0C88 size: 32 bit */</span></td></tr>
<tr name="4506" id="4506">
<td>4506</td><td>        <a id="4506c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4506c29" class="tk">MPGPDO3</a>;   <span class="ct">/* offset: 0x0C8C size: 32 bit */</span></td></tr>
<tr name="4507" id="4507">
<td>4507</td><td>        <a id="4507c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4507c29" class="tk">MPGPDO4</a>;   <span class="ct">/* offset: 0x0C90 size: 32 bit */</span></td></tr>
<tr name="4508" id="4508">
<td>4508</td><td>        <a id="4508c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4508c29" class="tk">MPGPDO5</a>;   <span class="ct">/* offset: 0x0C94 size: 32 bit */</span></td></tr>
<tr name="4509" id="4509">
<td>4509</td><td>        <a id="4509c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4509c29" class="tk">MPGPDO6</a>;   <span class="ct">/* offset: 0x0C98 size: 32 bit */</span></td></tr>
<tr name="4510" id="4510">
<td>4510</td><td>        <a id="4510c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4510c29" class="tk">MPGPDO7</a>;   <span class="ct">/* offset: 0x0C9C size: 32 bit */</span></td></tr>
<tr name="4511" id="4511">
<td>4511</td><td>        <a id="4511c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4511c29" class="tk">MPGPDO8</a>;   <span class="ct">/* offset: 0x0CA0 size: 32 bit */</span></td></tr>
<tr name="4512" id="4512">
<td>4512</td><td>        <a id="4512c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4512c29" class="tk">MPGPDO9</a>;   <span class="ct">/* offset: 0x0CA4 size: 32 bit */</span></td></tr>
<tr name="4513" id="4513">
<td>4513</td><td>        <a id="4513c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4513c29" class="tk">MPGPDO10</a>;  <span class="ct">/* offset: 0x0CA8 size: 32 bit */</span></td></tr>
<tr name="4514" id="4514">
<td>4514</td><td>        <a id="4514c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4514c29" class="tk">MPGPDO11</a>;  <span class="ct">/* offset: 0x0CAC size: 32 bit */</span></td></tr>
<tr name="4515" id="4515">
<td>4515</td><td>        <a id="4515c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4515c29" class="tk">MPGPDO12</a>;  <span class="ct">/* offset: 0x0CB0 size: 32 bit */</span></td></tr>
<tr name="4516" id="4516">
<td>4516</td><td>        <a id="4516c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4516c29" class="tk">MPGPDO13</a>;  <span class="ct">/* offset: 0x0CB4 size: 32 bit */</span></td></tr>
<tr name="4517" id="4517">
<td>4517</td><td>        <a id="4517c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4517c29" class="tk">MPGPDO14</a>;  <span class="ct">/* offset: 0x0CB8 size: 32 bit */</span></td></tr>
<tr name="4518" id="4518">
<td>4518</td><td>        <a id="4518c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4518c29" class="tk">MPGPDO15</a>;  <span class="ct">/* offset: 0x0CBC size: 32 bit */</span></td></tr>
<tr name="4519" id="4519">
<td>4519</td><td>        <a id="4519c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4519c29" class="tk">MPGPDO16</a>;  <span class="ct">/* offset: 0x0CC0 size: 32 bit */</span></td></tr>
<tr name="4520" id="4520">
<td>4520</td><td>        <a id="4520c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4520c29" class="tk">MPGPDO17</a>;  <span class="ct">/* offset: 0x0CC4 size: 32 bit */</span></td></tr>
<tr name="4521" id="4521">
<td>4521</td><td>        <a id="4521c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4521c29" class="tk">MPGPDO18</a>;  <span class="ct">/* offset: 0x0CC8 size: 32 bit */</span></td></tr>
<tr name="4522" id="4522">
<td>4522</td><td>        <a id="4522c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4522c29" class="tk">MPGPDO19</a>;  <span class="ct">/* offset: 0x0CCC size: 32 bit */</span></td></tr>
<tr name="4523" id="4523">
<td>4523</td><td>        <a id="4523c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4523c29" class="tk">MPGPDO20</a>;  <span class="ct">/* offset: 0x0CD0 size: 32 bit */</span></td></tr>
<tr name="4524" id="4524">
<td>4524</td><td>        <a id="4524c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4524c29" class="tk">MPGPDO21</a>;  <span class="ct">/* offset: 0x0CD4 size: 32 bit */</span></td></tr>
<tr name="4525" id="4525">
<td>4525</td><td>        <a id="4525c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4525c29" class="tk">MPGPDO22</a>;  <span class="ct">/* offset: 0x0CD8 size: 32 bit */</span></td></tr>
<tr name="4526" id="4526">
<td>4526</td><td>        <a id="4526c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4526c29" class="tk">MPGPDO23</a>;  <span class="ct">/* offset: 0x0CDC size: 32 bit */</span></td></tr>
<tr name="4527" id="4527">
<td>4527</td><td>        <a id="4527c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4527c29" class="tk">MPGPDO24</a>;  <span class="ct">/* offset: 0x0CE0 size: 32 bit */</span></td></tr>
<tr name="4528" id="4528">
<td>4528</td><td>        <a id="4528c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4528c29" class="tk">MPGPDO25</a>;  <span class="ct">/* offset: 0x0CE4 size: 32 bit */</span></td></tr>
<tr name="4529" id="4529">
<td>4529</td><td>        <a id="4529c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4529c29" class="tk">MPGPDO26</a>;  <span class="ct">/* offset: 0x0CE8 size: 32 bit */</span></td></tr>
<tr name="4530" id="4530">
<td>4530</td><td>        <a id="4530c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4530c29" class="tk">MPGPDO27</a>;  <span class="ct">/* offset: 0x0CEC size: 32 bit */</span></td></tr>
<tr name="4531" id="4531">
<td>4531</td><td>        <a id="4531c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4531c29" class="tk">MPGPDO28</a>;  <span class="ct">/* offset: 0x0CF0 size: 32 bit */</span></td></tr>
<tr name="4532" id="4532">
<td>4532</td><td>        <a id="4532c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4532c29" class="tk">MPGPDO29</a>;  <span class="ct">/* offset: 0x0CF4 size: 32 bit */</span></td></tr>
<tr name="4533" id="4533">
<td>4533</td><td>        <a id="4533c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4533c29" class="tk">MPGPDO30</a>;  <span class="ct">/* offset: 0x0CF8 size: 32 bit */</span></td></tr>
<tr name="4534" id="4534">
<td>4534</td><td>        <a id="4534c9" class="tk">SIUL_MPGPDO_32B_tag</a> <a id="4534c29" class="tk">MPGPDO31</a>;  <span class="ct">/* offset: 0x0CFC size: 32 bit */</span></td></tr>
<tr name="4535" id="4535">
<td>4535</td><td>      <span class="br">}</span>;</td></tr>
<tr name="4536" id="4536">
<td>4536</td><td>    <span class="br">}</span>;</td></tr>
<tr name="4537" id="4537">
<td>4537</td><td></td></tr>
<tr name="4538" id="4538">
<td>4538</td><td>    <a id="4538c5" class="tk">int8_t</a> <a id="4538c12" class="tk">SIUL_reserved_0D00</a>[768];</td></tr>
<tr name="4539" id="4539">
<td>4539</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="4540" id="4540">
<td>4540</td><td>      <span class="ct">/* IFMC - Interrupt Filter Maximum Counter Register */</span></td></tr>
<tr name="4541" id="4541">
<td>4541</td><td>      <a id="4541c7" class="tk">SIUL_IFMC_32B_tag</a> <a id="4541c25" class="tk">IFMC</a>[32];      <span class="ct">/* offset: 0x1000  (0x0004 x 32) */</span></td></tr>
<tr name="4542" id="4542">
<td>4542</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="4543" id="4543">
<td>4543</td><td>        <span class="ct">/* IFMC - Interrupt Filter Maximum Counter Register */</span></td></tr>
<tr name="4544" id="4544">
<td>4544</td><td>        <a id="4544c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4544c27" class="tk">IFMC0</a>;       <span class="ct">/* offset: 0x1000 size: 32 bit */</span></td></tr>
<tr name="4545" id="4545">
<td>4545</td><td>        <a id="4545c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4545c27" class="tk">IFMC1</a>;       <span class="ct">/* offset: 0x1004 size: 32 bit */</span></td></tr>
<tr name="4546" id="4546">
<td>4546</td><td>        <a id="4546c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4546c27" class="tk">IFMC2</a>;       <span class="ct">/* offset: 0x1008 size: 32 bit */</span></td></tr>
<tr name="4547" id="4547">
<td>4547</td><td>        <a id="4547c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4547c27" class="tk">IFMC3</a>;       <span class="ct">/* offset: 0x100C size: 32 bit */</span></td></tr>
<tr name="4548" id="4548">
<td>4548</td><td>        <a id="4548c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4548c27" class="tk">IFMC4</a>;       <span class="ct">/* offset: 0x1010 size: 32 bit */</span></td></tr>
<tr name="4549" id="4549">
<td>4549</td><td>        <a id="4549c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4549c27" class="tk">IFMC5</a>;       <span class="ct">/* offset: 0x1014 size: 32 bit */</span></td></tr>
<tr name="4550" id="4550">
<td>4550</td><td>        <a id="4550c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4550c27" class="tk">IFMC6</a>;       <span class="ct">/* offset: 0x1018 size: 32 bit */</span></td></tr>
<tr name="4551" id="4551">
<td>4551</td><td>        <a id="4551c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4551c27" class="tk">IFMC7</a>;       <span class="ct">/* offset: 0x101C size: 32 bit */</span></td></tr>
<tr name="4552" id="4552">
<td>4552</td><td>        <a id="4552c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4552c27" class="tk">IFMC8</a>;       <span class="ct">/* offset: 0x1020 size: 32 bit */</span></td></tr>
<tr name="4553" id="4553">
<td>4553</td><td>        <a id="4553c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4553c27" class="tk">IFMC9</a>;       <span class="ct">/* offset: 0x1024 size: 32 bit */</span></td></tr>
<tr name="4554" id="4554">
<td>4554</td><td>        <a id="4554c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4554c27" class="tk">IFMC10</a>;      <span class="ct">/* offset: 0x1028 size: 32 bit */</span></td></tr>
<tr name="4555" id="4555">
<td>4555</td><td>        <a id="4555c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4555c27" class="tk">IFMC11</a>;      <span class="ct">/* offset: 0x102C size: 32 bit */</span></td></tr>
<tr name="4556" id="4556">
<td>4556</td><td>        <a id="4556c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4556c27" class="tk">IFMC12</a>;      <span class="ct">/* offset: 0x1030 size: 32 bit */</span></td></tr>
<tr name="4557" id="4557">
<td>4557</td><td>        <a id="4557c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4557c27" class="tk">IFMC13</a>;      <span class="ct">/* offset: 0x1034 size: 32 bit */</span></td></tr>
<tr name="4558" id="4558">
<td>4558</td><td>        <a id="4558c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4558c27" class="tk">IFMC14</a>;      <span class="ct">/* offset: 0x1038 size: 32 bit */</span></td></tr>
<tr name="4559" id="4559">
<td>4559</td><td>        <a id="4559c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4559c27" class="tk">IFMC15</a>;      <span class="ct">/* offset: 0x103C size: 32 bit */</span></td></tr>
<tr name="4560" id="4560">
<td>4560</td><td>        <a id="4560c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4560c27" class="tk">IFMC16</a>;      <span class="ct">/* offset: 0x1040 size: 32 bit */</span></td></tr>
<tr name="4561" id="4561">
<td>4561</td><td>        <a id="4561c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4561c27" class="tk">IFMC17</a>;      <span class="ct">/* offset: 0x1044 size: 32 bit */</span></td></tr>
<tr name="4562" id="4562">
<td>4562</td><td>        <a id="4562c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4562c27" class="tk">IFMC18</a>;      <span class="ct">/* offset: 0x1048 size: 32 bit */</span></td></tr>
<tr name="4563" id="4563">
<td>4563</td><td>        <a id="4563c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4563c27" class="tk">IFMC19</a>;      <span class="ct">/* offset: 0x104C size: 32 bit */</span></td></tr>
<tr name="4564" id="4564">
<td>4564</td><td>        <a id="4564c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4564c27" class="tk">IFMC20</a>;      <span class="ct">/* offset: 0x1050 size: 32 bit */</span></td></tr>
<tr name="4565" id="4565">
<td>4565</td><td>        <a id="4565c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4565c27" class="tk">IFMC21</a>;      <span class="ct">/* offset: 0x1054 size: 32 bit */</span></td></tr>
<tr name="4566" id="4566">
<td>4566</td><td>        <a id="4566c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4566c27" class="tk">IFMC22</a>;      <span class="ct">/* offset: 0x1058 size: 32 bit */</span></td></tr>
<tr name="4567" id="4567">
<td>4567</td><td>        <a id="4567c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4567c27" class="tk">IFMC23</a>;      <span class="ct">/* offset: 0x105C size: 32 bit */</span></td></tr>
<tr name="4568" id="4568">
<td>4568</td><td>        <a id="4568c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4568c27" class="tk">IFMC24</a>;      <span class="ct">/* offset: 0x1060 size: 32 bit */</span></td></tr>
<tr name="4569" id="4569">
<td>4569</td><td>        <a id="4569c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4569c27" class="tk">IFMC25</a>;      <span class="ct">/* offset: 0x1064 size: 32 bit */</span></td></tr>
<tr name="4570" id="4570">
<td>4570</td><td>        <a id="4570c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4570c27" class="tk">IFMC26</a>;      <span class="ct">/* offset: 0x1068 size: 32 bit */</span></td></tr>
<tr name="4571" id="4571">
<td>4571</td><td>        <a id="4571c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4571c27" class="tk">IFMC27</a>;      <span class="ct">/* offset: 0x106C size: 32 bit */</span></td></tr>
<tr name="4572" id="4572">
<td>4572</td><td>        <a id="4572c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4572c27" class="tk">IFMC28</a>;      <span class="ct">/* offset: 0x1070 size: 32 bit */</span></td></tr>
<tr name="4573" id="4573">
<td>4573</td><td>        <a id="4573c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4573c27" class="tk">IFMC29</a>;      <span class="ct">/* offset: 0x1074 size: 32 bit */</span></td></tr>
<tr name="4574" id="4574">
<td>4574</td><td>        <a id="4574c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4574c27" class="tk">IFMC30</a>;      <span class="ct">/* offset: 0x1078 size: 32 bit */</span></td></tr>
<tr name="4575" id="4575">
<td>4575</td><td>        <a id="4575c9" class="tk">SIUL_IFMC_32B_tag</a> <a id="4575c27" class="tk">IFMC31</a>;      <span class="ct">/* offset: 0x107C size: 32 bit */</span></td></tr>
<tr name="4576" id="4576">
<td>4576</td><td>      <span class="br">}</span>;</td></tr>
<tr name="4577" id="4577">
<td>4577</td><td>    <span class="br">}</span>;</td></tr>
<tr name="4578" id="4578">
<td>4578</td><td></td></tr>
<tr name="4579" id="4579">
<td>4579</td><td>    <span class="ct">/* IFCPR - Inerrupt Filter Clock Prescaler Register */</span></td></tr>
<tr name="4580" id="4580">
<td>4580</td><td>    <a id="4580c5" class="tk">SIUL_IFCPR_32B_tag</a> <a id="4580c24" class="tk">IFCPR</a>;          <span class="ct">/* offset: 0x1080 size: 32 bit */</span></td></tr>
<tr name="4581" id="4581">
<td>4581</td><td>    <a id="4581c5" class="tk">int8_t</a> <a id="4581c12" class="tk">SIUL_reserved_1084</a>[12156];</td></tr>
<tr name="4582" id="4582">
<td>4582</td><td>  <span class="br">}</span> <a id="4582c5" class="tk">SIUL_tag</a>;</td></tr>
<tr name="4583" id="4583">
<td>4583</td><td></td></tr>
<tr name="4584" id="4584">
<td>4584</td><td><span class="pp">#define</span> <a id="4584c9" class="tk">SIUL</a>                           (<a id="4584c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="4584c52" class="tk">SIUL_tag</a> <a id="4584c61" class="tk">*</a>) 0xC3F90000UL)</td></tr>
<tr name="4585" id="4585">
<td>4585</td><td></td></tr>
<tr name="4586" id="4586">
<td>4586</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="4587" id="4587">
<td>4587</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="4588" id="4588">
<td>4588</td><td>  <span class="ct">/* Module: WKPU  */</span></td></tr>
<tr name="4589" id="4589">
<td>4589</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="4590" id="4590">
<td>4590</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="4591" id="4591">
<td>4591</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* WKPU_NSR - NMI Status Flag Register */</span></td></tr>
<tr name="4592" id="4592">
<td>4592</td><td>    <a id="4592c5" class="tk">vuint32_t</a> <a id="4592c15" class="tk">R</a>;</td></tr>
<tr name="4593" id="4593">
<td>4593</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="4594" id="4594">
<td>4594</td><td>      <a id="4594c7" class="tk">vuint32_t</a> <a id="4594c17" class="tk">NIF0</a><a id="4594c21" class="tk">:</a>1;                <span class="ct">/* NMI Status Flag 0 */</span></td></tr>
<tr name="4595" id="4595">
<td>4595</td><td>      <a id="4595c7" class="tk">vuint32_t</a> <a id="4595c17" class="tk">NOVF0</a><a id="4595c22" class="tk">:</a>1;               <span class="ct">/* NMI Overrun Status Flag 0 */</span></td></tr>
<tr name="4596" id="4596">
<td>4596</td><td>     <a id="4596c6" class="tk">vuint32_t</a><a id="4596c15" class="tk">:</a></td></tr>
<tr name="4597" id="4597">
<td>4597</td><td>      30;</td></tr>
<tr name="4598" id="4598">
<td>4598</td><td>    <span class="br">}</span> <a id="4598c7" class="tk">B</a>;</td></tr>
<tr name="4599" id="4599">
<td>4599</td><td>  <span class="br">}</span> <a id="4599c5" class="tk">WKPU_NSR_32B_tag</a>;</td></tr>
<tr name="4600" id="4600">
<td>4600</td><td></td></tr>
<tr name="4601" id="4601">
<td>4601</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* WKPU_NCR - NMI Configuration Register */</span></td></tr>
<tr name="4602" id="4602">
<td>4602</td><td>    <a id="4602c5" class="tk">vuint32_t</a> <a id="4602c15" class="tk">R</a>;</td></tr>
<tr name="4603" id="4603">
<td>4603</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="4604" id="4604">
<td>4604</td><td>      <a id="4604c7" class="tk">vuint32_t</a> <a id="4604c17" class="tk">NLOCK0</a><a id="4604c23" class="tk">:</a>1;              <span class="ct">/* NMI Configuration Lock Register 0 */</span></td></tr>
<tr name="4605" id="4605">
<td>4605</td><td>      <a id="4605c7" class="tk">vuint32_t</a> <a id="4605c17" class="tk">NDSS0</a><a id="4605c22" class="tk">:</a>2;               <span class="ct">/* NMI Destination Source Select 0 */</span></td></tr>
<tr name="4606" id="4606">
<td>4606</td><td>      <a id="4606c7" class="tk">vuint32_t</a> <a id="4606c17" class="tk">NWRE0</a><a id="4606c22" class="tk">:</a>1;               <span class="ct">/* NMI Wakeup Request Enable 0 */</span></td></tr>
<tr name="4607" id="4607">
<td>4607</td><td>     <a id="4607c6" class="tk">vuint32_t</a><a id="4607c15" class="tk">:</a></td></tr>
<tr name="4608" id="4608">
<td>4608</td><td>      1;</td></tr>
<tr name="4609" id="4609">
<td>4609</td><td>      <a id="4609c7" class="tk">vuint32_t</a> <a id="4609c17" class="tk">NREE0</a><a id="4609c22" class="tk">:</a>1;               <span class="ct">/* NMI Rising Edge Events Enable 0 */</span></td></tr>
<tr name="4610" id="4610">
<td>4610</td><td>      <a id="4610c7" class="tk">vuint32_t</a> <a id="4610c17" class="tk">NFEE0</a><a id="4610c22" class="tk">:</a>1;               <span class="ct">/* NMI Falling Edge Events Enable 0 */</span></td></tr>
<tr name="4611" id="4611">
<td>4611</td><td>      <a id="4611c7" class="tk">vuint32_t</a> <a id="4611c17" class="tk">NFE0</a><a id="4611c21" class="tk">:</a>1;                <span class="ct">/* NMI Filter Enable 0 */</span></td></tr>
<tr name="4612" id="4612">
<td>4612</td><td>     <a id="4612c6" class="tk">vuint32_t</a><a id="4612c15" class="tk">:</a></td></tr>
<tr name="4613" id="4613">
<td>4613</td><td>      24;</td></tr>
<tr name="4614" id="4614">
<td>4614</td><td>    <span class="br">}</span> <a id="4614c7" class="tk">B</a>;</td></tr>
<tr name="4615" id="4615">
<td>4615</td><td>  <span class="br">}</span> <a id="4615c5" class="tk">WKPU_NCR_32B_tag</a>;</td></tr>
<tr name="4616" id="4616">
<td>4616</td><td></td></tr>
<tr name="4617" id="4617">
<td>4617</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="4617c18" class="tk">WKPU_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="4618" id="4618">
<td>4618</td><td>    <span class="ct">/* WKPU_NSR - NMI Status Flag Register */</span></td></tr>
<tr name="4619" id="4619">
<td>4619</td><td>    <a id="4619c5" class="tk">WKPU_NSR_32B_tag</a> <a id="4619c22" class="tk">NSR</a>;              <span class="ct">/* offset: 0x0000 size: 32 bit */</span></td></tr>
<tr name="4620" id="4620">
<td>4620</td><td>    <a id="4620c5" class="tk">int8_t</a> <a id="4620c12" class="tk">WKPU_reserved_0004</a>[4];</td></tr>
<tr name="4621" id="4621">
<td>4621</td><td></td></tr>
<tr name="4622" id="4622">
<td>4622</td><td>    <span class="ct">/* WKPU_NCR - NMI Configuration Register */</span></td></tr>
<tr name="4623" id="4623">
<td>4623</td><td>    <a id="4623c5" class="tk">WKPU_NCR_32B_tag</a> <a id="4623c22" class="tk">NCR</a>;              <span class="ct">/* offset: 0x0008 size: 32 bit */</span></td></tr>
<tr name="4624" id="4624">
<td>4624</td><td>    <a id="4624c5" class="tk">int8_t</a> <a id="4624c12" class="tk">WKPU_reserved_000C</a>[16372];</td></tr>
<tr name="4625" id="4625">
<td>4625</td><td>  <span class="br">}</span> <a id="4625c5" class="tk">WKPU_tag</a>;</td></tr>
<tr name="4626" id="4626">
<td>4626</td><td></td></tr>
<tr name="4627" id="4627">
<td>4627</td><td><span class="pp">#define</span> <a id="4627c9" class="tk">WKPU</a>                           (<a id="4627c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="4627c52" class="tk">WKPU_tag</a> <a id="4627c61" class="tk">*</a>) 0xC3F94000UL)</td></tr>
<tr name="4628" id="4628">
<td>4628</td><td></td></tr>
<tr name="4629" id="4629">
<td>4629</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="4630" id="4630">
<td>4630</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="4631" id="4631">
<td>4631</td><td>  <span class="ct">/* Module: SSCM  */</span></td></tr>
<tr name="4632" id="4632">
<td>4632</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="4633" id="4633">
<td>4633</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="4634" id="4634">
<td>4634</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SSCM_STATUS - System Status Register */</span></td></tr>
<tr name="4635" id="4635">
<td>4635</td><td>    <a id="4635c5" class="tk">vuint16_t</a> <a id="4635c15" class="tk">R</a>;</td></tr>
<tr name="4636" id="4636">
<td>4636</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="4637" id="4637">
<td>4637</td><td>      <a id="4637c7" class="tk">vuint16_t</a> <a id="4637c17" class="tk">LSM</a><a id="4637c20" class="tk">:</a>1;                 <span class="ct">/* Lock Step Mode */</span></td></tr>
<tr name="4638" id="4638">
<td>4638</td><td>      <a id="4638c7" class="tk">vuint16_t</a> <a id="4638c17" class="tk">CER</a><a id="4638c20" class="tk">:</a>1;                 <span class="ct">/* Configuration Error */</span></td></tr>
<tr name="4639" id="4639">
<td>4639</td><td>     <a id="4639c6" class="tk">vuint16_t</a><a id="4639c15" class="tk">:</a></td></tr>
<tr name="4640" id="4640">
<td>4640</td><td>      1;</td></tr>
<tr name="4641" id="4641">
<td>4641</td><td>      <a id="4641c7" class="tk">vuint16_t</a> <a id="4641c17" class="tk">NXEN1</a><a id="4641c22" class="tk">:</a>1;               <span class="ct">/* Processor 1 Nexus enabled */</span></td></tr>
<tr name="4642" id="4642">
<td>4642</td><td>      <a id="4642c7" class="tk">vuint16_t</a> <a id="4642c17" class="tk">NXEN</a><a id="4642c21" class="tk">:</a>1;                <span class="ct">/* Processor 0 Nexus enabled */</span></td></tr>
<tr name="4643" id="4643">
<td>4643</td><td>      <a id="4643c7" class="tk">vuint16_t</a> <a id="4643c17" class="tk">PUB</a><a id="4643c20" class="tk">:</a>1;                 <span class="ct">/* Public Serial Access Status */</span></td></tr>
<tr name="4644" id="4644">
<td>4644</td><td>      <a id="4644c7" class="tk">vuint16_t</a> <a id="4644c17" class="tk">SEC</a><a id="4644c20" class="tk">:</a>1;                 <span class="ct">/* Security Status */</span></td></tr>
<tr name="4645" id="4645">
<td>4645</td><td>     <a id="4645c6" class="tk">vuint16_t</a><a id="4645c15" class="tk">:</a></td></tr>
<tr name="4646" id="4646">
<td>4646</td><td>      1;</td></tr>
<tr name="4647" id="4647">
<td>4647</td><td>      <a id="4647c7" class="tk">vuint16_t</a> <a id="4647c17" class="tk">BMODE</a><a id="4647c22" class="tk">:</a>3;               <span class="ct">/* Device Boot Mode */</span></td></tr>
<tr name="4648" id="4648">
<td>4648</td><td>      <a id="4648c7" class="tk">vuint16_t</a> <a id="4648c17" class="tk">VLE</a><a id="4648c20" class="tk">:</a>1;                 <span class="ct">/* Variable Length Instruction Mode */</span></td></tr>
<tr name="4649" id="4649">
<td>4649</td><td>      <a id="4649c7" class="tk">vuint16_t</a> <a id="4649c17" class="tk">ABD</a><a id="4649c20" class="tk">:</a>1;                 <span class="ct">/* Autobaud detection */</span></td></tr>
<tr name="4650" id="4650">
<td>4650</td><td>     <a id="4650c6" class="tk">vuint16_t</a><a id="4650c15" class="tk">:</a></td></tr>
<tr name="4651" id="4651">
<td>4651</td><td>      3;</td></tr>
<tr name="4652" id="4652">
<td>4652</td><td>    <span class="br">}</span> <a id="4652c7" class="tk">B</a>;</td></tr>
<tr name="4653" id="4653">
<td>4653</td><td>  <span class="br">}</span> <a id="4653c5" class="tk">SSCM_STATUS_16B_tag</a>;</td></tr>
<tr name="4654" id="4654">
<td>4654</td><td></td></tr>
<tr name="4655" id="4655">
<td>4655</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SSCM_MEMCONFIG - System Memory Configuration Register */</span></td></tr>
<tr name="4656" id="4656">
<td>4656</td><td>    <a id="4656c5" class="tk">vuint16_t</a> <a id="4656c15" class="tk">R</a>;</td></tr>
<tr name="4657" id="4657">
<td>4657</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="4658" id="4658">
<td>4658</td><td>      <a id="4658c7" class="tk">vuint16_t</a> <a id="4658c17" class="tk">JPIN</a><a id="4658c21" class="tk">:</a>10;               <span class="ct">/* JTAG Part ID Number */</span></td></tr>
<tr name="4659" id="4659">
<td>4659</td><td>      <a id="4659c7" class="tk">vuint16_t</a> <a id="4659c17" class="tk">IVLD</a><a id="4659c21" class="tk">:</a>1;                <span class="ct">/* Instruction Flash Valid */</span></td></tr>
<tr name="4660" id="4660">
<td>4660</td><td>      <a id="4660c7" class="tk">vuint16_t</a> <a id="4660c17" class="tk">MREV</a><a id="4660c21" class="tk">:</a>4;                <span class="ct">/* Minor Mask Revision */</span></td></tr>
<tr name="4661" id="4661">
<td>4661</td><td>      <a id="4661c7" class="tk">vuint16_t</a> <a id="4661c17" class="tk">DVLD</a><a id="4661c21" class="tk">:</a>1;                <span class="ct">/* Data Flash Valid */</span></td></tr>
<tr name="4662" id="4662">
<td>4662</td><td>    <span class="br">}</span> <a id="4662c7" class="tk">B</a>;</td></tr>
<tr name="4663" id="4663">
<td>4663</td><td>  <span class="br">}</span> <a id="4663c5" class="tk">SSCM_MEMCONFIG_16B_tag</a>;</td></tr>
<tr name="4664" id="4664">
<td>4664</td><td></td></tr>
<tr name="4665" id="4665">
<td>4665</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SSCM_ERROR - Error Configuration */</span></td></tr>
<tr name="4666" id="4666">
<td>4666</td><td>    <a id="4666c5" class="tk">vuint16_t</a> <a id="4666c15" class="tk">R</a>;</td></tr>
<tr name="4667" id="4667">
<td>4667</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="4668" id="4668">
<td>4668</td><td>     <a id="4668c6" class="tk">vuint16_t</a><a id="4668c15" class="tk">:</a></td></tr>
<tr name="4669" id="4669">
<td>4669</td><td>      14;</td></tr>
<tr name="4670" id="4670">
<td>4670</td><td>      <a id="4670c7" class="tk">vuint16_t</a> <a id="4670c17" class="tk">PAE</a><a id="4670c20" class="tk">:</a>1;                 <span class="ct">/* Peripheral Bus Abort Enable */</span></td></tr>
<tr name="4671" id="4671">
<td>4671</td><td>      <a id="4671c7" class="tk">vuint16_t</a> <a id="4671c17" class="tk">RAE</a><a id="4671c20" class="tk">:</a>1;                 <span class="ct">/* Register Bus Abort Enable */</span></td></tr>
<tr name="4672" id="4672">
<td>4672</td><td>    <span class="br">}</span> <a id="4672c7" class="tk">B</a>;</td></tr>
<tr name="4673" id="4673">
<td>4673</td><td>  <span class="br">}</span> <a id="4673c5" class="tk">SSCM_ERROR_16B_tag</a>;</td></tr>
<tr name="4674" id="4674">
<td>4674</td><td></td></tr>
<tr name="4675" id="4675">
<td>4675</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SSCM_DEBUGPORT - Debug Status Port Register */</span></td></tr>
<tr name="4676" id="4676">
<td>4676</td><td>    <a id="4676c5" class="tk">vuint16_t</a> <a id="4676c15" class="tk">R</a>;</td></tr>
<tr name="4677" id="4677">
<td>4677</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="4678" id="4678">
<td>4678</td><td>     <a id="4678c6" class="tk">vuint16_t</a><a id="4678c15" class="tk">:</a></td></tr>
<tr name="4679" id="4679">
<td>4679</td><td>      13;</td></tr>
<tr name="4680" id="4680">
<td>4680</td><td>      <a id="4680c7" class="tk">vuint16_t</a> <a id="4680c17" class="tk">DEBUG_MODE</a><a id="4680c27" class="tk">:</a>3;          <span class="ct">/* Debug Status Port Mode */</span></td></tr>
<tr name="4681" id="4681">
<td>4681</td><td>    <span class="br">}</span> <a id="4681c7" class="tk">B</a>;</td></tr>
<tr name="4682" id="4682">
<td>4682</td><td>  <span class="br">}</span> <a id="4682c5" class="tk">SSCM_DEBUGPORT_16B_tag</a>;</td></tr>
<tr name="4683" id="4683">
<td>4683</td><td></td></tr>
<tr name="4684" id="4684">
<td>4684</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SSCM_PWCMPH - Password Comparison Register High */</span></td></tr>
<tr name="4685" id="4685">
<td>4685</td><td>    <a id="4685c5" class="tk">vuint32_t</a> <a id="4685c15" class="tk">R</a>;</td></tr>
<tr name="4686" id="4686">
<td>4686</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="4687" id="4687">
<td>4687</td><td>      <a id="4687c7" class="tk">vuint32_t</a> <a id="4687c17" class="tk">PWD_HI</a><a id="4687c23" class="tk">:</a>32;             <span class="ct">/* Password High */</span></td></tr>
<tr name="4688" id="4688">
<td>4688</td><td>    <span class="br">}</span> <a id="4688c7" class="tk">B</a>;</td></tr>
<tr name="4689" id="4689">
<td>4689</td><td>  <span class="br">}</span> <a id="4689c5" class="tk">SSCM_PWCMPH_32B_tag</a>;</td></tr>
<tr name="4690" id="4690">
<td>4690</td><td></td></tr>
<tr name="4691" id="4691">
<td>4691</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SSCM_PWCMPL - Password Comparison Register Low */</span></td></tr>
<tr name="4692" id="4692">
<td>4692</td><td>    <a id="4692c5" class="tk">vuint32_t</a> <a id="4692c15" class="tk">R</a>;</td></tr>
<tr name="4693" id="4693">
<td>4693</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="4694" id="4694">
<td>4694</td><td>      <a id="4694c7" class="tk">vuint32_t</a> <a id="4694c17" class="tk">PWD_LO</a><a id="4694c23" class="tk">:</a>32;             <span class="ct">/* Password Low */</span></td></tr>
<tr name="4695" id="4695">
<td>4695</td><td>    <span class="br">}</span> <a id="4695c7" class="tk">B</a>;</td></tr>
<tr name="4696" id="4696">
<td>4696</td><td>  <span class="br">}</span> <a id="4696c5" class="tk">SSCM_PWCMPL_32B_tag</a>;</td></tr>
<tr name="4697" id="4697">
<td>4697</td><td></td></tr>
<tr name="4698" id="4698">
<td>4698</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SSCM_DPMBOOT - Decoupled Parallel Boot Register */</span></td></tr>
<tr name="4699" id="4699">
<td>4699</td><td>    <a id="4699c5" class="tk">vuint32_t</a> <a id="4699c15" class="tk">R</a>;</td></tr>
<tr name="4700" id="4700">
<td>4700</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="4701" id="4701">
<td>4701</td><td>      <a id="4701c7" class="tk">vuint32_t</a> <a id="4701c17" class="tk">P2BOOT</a><a id="4701c23" class="tk">:</a>30;             <span class="ct">/* boot location 2nd processor */</span></td></tr>
<tr name="4702" id="4702">
<td>4702</td><td>      <a id="4702c7" class="tk">vuint32_t</a> <a id="4702c17" class="tk">DVLE</a><a id="4702c21" class="tk">:</a>1;                <span class="ct">/* VLE mode for 2nd processor */</span></td></tr>
<tr name="4703" id="4703">
<td>4703</td><td>     <a id="4703c6" class="tk">vuint32_t</a><a id="4703c15" class="tk">:</a></td></tr>
<tr name="4704" id="4704">
<td>4704</td><td>      1;</td></tr>
<tr name="4705" id="4705">
<td>4705</td><td>    <span class="br">}</span> <a id="4705c7" class="tk">B</a>;</td></tr>
<tr name="4706" id="4706">
<td>4706</td><td>  <span class="br">}</span> <a id="4706c5" class="tk">SSCM_DPMBOOT_32B_tag</a>;</td></tr>
<tr name="4707" id="4707">
<td>4707</td><td></td></tr>
<tr name="4708" id="4708">
<td>4708</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SSCM_DPMKEY - Boot Key Register */</span></td></tr>
<tr name="4709" id="4709">
<td>4709</td><td>    <a id="4709c5" class="tk">vuint32_t</a> <a id="4709c15" class="tk">R</a>;</td></tr>
<tr name="4710" id="4710">
<td>4710</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="4711" id="4711">
<td>4711</td><td>      <a id="4711c7" class="tk">vuint32_t</a> <a id="4711c17" class="tk">KEY</a><a id="4711c20" class="tk">:</a>32;                <span class="ct">/* Boot Control Key */</span></td></tr>
<tr name="4712" id="4712">
<td>4712</td><td>    <span class="br">}</span> <a id="4712c7" class="tk">B</a>;</td></tr>
<tr name="4713" id="4713">
<td>4713</td><td>  <span class="br">}</span> <a id="4713c5" class="tk">SSCM_DPMKEY_32B_tag</a>;</td></tr>
<tr name="4714" id="4714">
<td>4714</td><td></td></tr>
<tr name="4715" id="4715">
<td>4715</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SSCM_UOPS - User Option Status Register */</span></td></tr>
<tr name="4716" id="4716">
<td>4716</td><td>    <a id="4716c5" class="tk">vuint32_t</a> <a id="4716c15" class="tk">R</a>;</td></tr>
<tr name="4717" id="4717">
<td>4717</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="4718" id="4718">
<td>4718</td><td>      <a id="4718c7" class="tk">vuint32_t</a> <a id="4718c17" class="tk">UOPT</a><a id="4718c21" class="tk">:</a>32;               <span class="ct">/* User Option Bits */</span></td></tr>
<tr name="4719" id="4719">
<td>4719</td><td>    <span class="br">}</span> <a id="4719c7" class="tk">B</a>;</td></tr>
<tr name="4720" id="4720">
<td>4720</td><td>  <span class="br">}</span> <a id="4720c5" class="tk">SSCM_UOPS_32B_tag</a>;</td></tr>
<tr name="4721" id="4721">
<td>4721</td><td></td></tr>
<tr name="4722" id="4722">
<td>4722</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SSCM_SCTR - SSCM Control Register */</span></td></tr>
<tr name="4723" id="4723">
<td>4723</td><td>    <a id="4723c5" class="tk">vuint32_t</a> <a id="4723c15" class="tk">R</a>;</td></tr>
<tr name="4724" id="4724">
<td>4724</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="4725" id="4725">
<td>4725</td><td>     <a id="4725c6" class="tk">vuint32_t</a><a id="4725c15" class="tk">:</a></td></tr>
<tr name="4726" id="4726">
<td>4726</td><td>      29;</td></tr>
<tr name="4727" id="4727">
<td>4727</td><td>      <a id="4727c7" class="tk">vuint32_t</a> <a id="4727c17" class="tk">TFE</a><a id="4727c20" class="tk">:</a>1;                 <span class="ct">/* Test Flash Enable */</span></td></tr>
<tr name="4728" id="4728">
<td>4728</td><td>      <a id="4728c7" class="tk">vuint32_t</a> <a id="4728c17" class="tk">DSL</a><a id="4728c20" class="tk">:</a>1;                 <span class="ct">/* Disable Software-Controlled MBIST */</span></td></tr>
<tr name="4729" id="4729">
<td>4729</td><td>      <a id="4729c7" class="tk">vuint32_t</a> <a id="4729c17" class="tk">DSM</a><a id="4729c20" class="tk">:</a>1;                 <span class="ct">/* Disable Software-Controlled LBIST */</span></td></tr>
<tr name="4730" id="4730">
<td>4730</td><td>    <span class="br">}</span> <a id="4730c7" class="tk">B</a>;</td></tr>
<tr name="4731" id="4731">
<td>4731</td><td>  <span class="br">}</span> <a id="4731c5" class="tk">SSCM_SCTR_32B_tag</a>;</td></tr>
<tr name="4732" id="4732">
<td>4732</td><td></td></tr>
<tr name="4733" id="4733">
<td>4733</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SSCM_PSA - Processor Start Address Register */</span></td></tr>
<tr name="4734" id="4734">
<td>4734</td><td>    <a id="4734c5" class="tk">vuint32_t</a> <a id="4734c15" class="tk">R</a>;</td></tr>
<tr name="4735" id="4735">
<td>4735</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="4736" id="4736">
<td>4736</td><td>      <a id="4736c7" class="tk">vuint32_t</a> <a id="4736c17" class="tk">SADR</a><a id="4736c21" class="tk">:</a>32;               <span class="ct">/* Start Address */</span></td></tr>
<tr name="4737" id="4737">
<td>4737</td><td>    <span class="br">}</span> <a id="4737c7" class="tk">B</a>;</td></tr>
<tr name="4738" id="4738">
<td>4738</td><td>  <span class="br">}</span> <a id="4738c5" class="tk">SSCM_PSA_32B_tag</a>;</td></tr>
<tr name="4739" id="4739">
<td>4739</td><td></td></tr>
<tr name="4740" id="4740">
<td>4740</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SSCM_CLEN - Code Length Register */</span></td></tr>
<tr name="4741" id="4741">
<td>4741</td><td>    <a id="4741c5" class="tk">vuint32_t</a> <a id="4741c15" class="tk">R</a>;</td></tr>
<tr name="4742" id="4742">
<td>4742</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="4743" id="4743">
<td>4743</td><td>      <a id="4743c7" class="tk">vuint32_t</a> <a id="4743c17" class="tk">CL</a><a id="4743c19" class="tk">:</a>32;                 <span class="ct">/* Length of the code for the identified boot sector */</span></td></tr>
<tr name="4744" id="4744">
<td>4744</td><td>    <span class="br">}</span> <a id="4744c7" class="tk">B</a>;</td></tr>
<tr name="4745" id="4745">
<td>4745</td><td>  <span class="br">}</span> <a id="4745c5" class="tk">SSCM_CLEN_32B_tag</a>;</td></tr>
<tr name="4746" id="4746">
<td>4746</td><td></td></tr>
<tr name="4747" id="4747">
<td>4747</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="4747c18" class="tk">SSCM_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="4748" id="4748">
<td>4748</td><td>    <span class="ct">/* SSCM_STATUS - System Status Register */</span></td></tr>
<tr name="4749" id="4749">
<td>4749</td><td>    <a id="4749c5" class="tk">SSCM_STATUS_16B_tag</a> <a id="4749c25" class="tk">STATUS</a>;        <span class="ct">/* offset: 0x0000 size: 16 bit */</span></td></tr>
<tr name="4750" id="4750">
<td>4750</td><td></td></tr>
<tr name="4751" id="4751">
<td>4751</td><td>    <span class="ct">/* SSCM_MEMCONFIG - System Memory Configuration Register */</span></td></tr>
<tr name="4752" id="4752">
<td>4752</td><td>    <a id="4752c5" class="tk">SSCM_MEMCONFIG_16B_tag</a> <a id="4752c28" class="tk">MEMCONFIG</a>;  <span class="ct">/* offset: 0x0002 size: 16 bit */</span></td></tr>
<tr name="4753" id="4753">
<td>4753</td><td>    <a id="4753c5" class="tk">int8_t</a> <a id="4753c12" class="tk">SSCM_reserved_0004</a>[2];</td></tr>
<tr name="4754" id="4754">
<td>4754</td><td></td></tr>
<tr name="4755" id="4755">
<td>4755</td><td>    <span class="ct">/* SSCM_ERROR - Error Configuration */</span></td></tr>
<tr name="4756" id="4756">
<td>4756</td><td>    <a id="4756c5" class="tk">SSCM_ERROR_16B_tag</a> <a id="4756c24" class="tk">ERROR</a>;          <span class="ct">/* offset: 0x0006 size: 16 bit */</span></td></tr>
<tr name="4757" id="4757">
<td>4757</td><td></td></tr>
<tr name="4758" id="4758">
<td>4758</td><td>    <span class="ct">/* SSCM_DEBUGPORT - Debug Status Port Register */</span></td></tr>
<tr name="4759" id="4759">
<td>4759</td><td>    <a id="4759c5" class="tk">SSCM_DEBUGPORT_16B_tag</a> <a id="4759c28" class="tk">DEBUGPORT</a>;  <span class="ct">/* offset: 0x0008 size: 16 bit */</span></td></tr>
<tr name="4760" id="4760">
<td>4760</td><td>    <a id="4760c5" class="tk">int8_t</a> <a id="4760c12" class="tk">SSCM_reserved_000A</a>[2];</td></tr>
<tr name="4761" id="4761">
<td>4761</td><td></td></tr>
<tr name="4762" id="4762">
<td>4762</td><td>    <span class="ct">/* SSCM_PWCMPH - Password Comparison Register High */</span></td></tr>
<tr name="4763" id="4763">
<td>4763</td><td>    <a id="4763c5" class="tk">SSCM_PWCMPH_32B_tag</a> <a id="4763c25" class="tk">PWCMPH</a>;        <span class="ct">/* offset: 0x000C size: 32 bit */</span></td></tr>
<tr name="4764" id="4764">
<td>4764</td><td></td></tr>
<tr name="4765" id="4765">
<td>4765</td><td>    <span class="ct">/* SSCM_PWCMPL - Password Comparison Register Low */</span></td></tr>
<tr name="4766" id="4766">
<td>4766</td><td>    <a id="4766c5" class="tk">SSCM_PWCMPL_32B_tag</a> <a id="4766c25" class="tk">PWCMPL</a>;        <span class="ct">/* offset: 0x0010 size: 32 bit */</span></td></tr>
<tr name="4767" id="4767">
<td>4767</td><td>    <a id="4767c5" class="tk">int8_t</a> <a id="4767c12" class="tk">SSCM_reserved_0014</a>[4];</td></tr>
<tr name="4768" id="4768">
<td>4768</td><td></td></tr>
<tr name="4769" id="4769">
<td>4769</td><td>    <span class="ct">/* SSCM_DPMBOOT - Decoupled Parallel Boot Register */</span></td></tr>
<tr name="4770" id="4770">
<td>4770</td><td>    <a id="4770c5" class="tk">SSCM_DPMBOOT_32B_tag</a> <a id="4770c26" class="tk">DPMBOOT</a>;      <span class="ct">/* offset: 0x0018 size: 32 bit */</span></td></tr>
<tr name="4771" id="4771">
<td>4771</td><td></td></tr>
<tr name="4772" id="4772">
<td>4772</td><td>    <span class="ct">/* SSCM_DPMKEY - Boot Key Register */</span></td></tr>
<tr name="4773" id="4773">
<td>4773</td><td>    <a id="4773c5" class="tk">SSCM_DPMKEY_32B_tag</a> <a id="4773c25" class="tk">DPMKEY</a>;        <span class="ct">/* offset: 0x001C size: 32 bit */</span></td></tr>
<tr name="4774" id="4774">
<td>4774</td><td></td></tr>
<tr name="4775" id="4775">
<td>4775</td><td>    <span class="ct">/* SSCM_UOPS - User Option Status Register */</span></td></tr>
<tr name="4776" id="4776">
<td>4776</td><td>    <a id="4776c5" class="tk">SSCM_UOPS_32B_tag</a> <a id="4776c23" class="tk">UOPS</a>;            <span class="ct">/* offset: 0x0020 size: 32 bit */</span></td></tr>
<tr name="4777" id="4777">
<td>4777</td><td></td></tr>
<tr name="4778" id="4778">
<td>4778</td><td>    <span class="ct">/* SSCM_SCTR - SSCM Control Register */</span></td></tr>
<tr name="4779" id="4779">
<td>4779</td><td>    <a id="4779c5" class="tk">SSCM_SCTR_32B_tag</a> <a id="4779c23" class="tk">SCTR</a>;            <span class="ct">/* offset: 0x0024 size: 32 bit */</span></td></tr>
<tr name="4780" id="4780">
<td>4780</td><td></td></tr>
<tr name="4781" id="4781">
<td>4781</td><td>    <span class="ct">/* SSCM_PSA - Processor Start Address Register */</span></td></tr>
<tr name="4782" id="4782">
<td>4782</td><td>    <a id="4782c5" class="tk">SSCM_PSA_32B_tag</a> <a id="4782c22" class="tk">PSA</a>;              <span class="ct">/* offset: 0x0028 size: 32 bit */</span></td></tr>
<tr name="4783" id="4783">
<td>4783</td><td></td></tr>
<tr name="4784" id="4784">
<td>4784</td><td>    <span class="ct">/* SSCM_CLEN - Code Length Register */</span></td></tr>
<tr name="4785" id="4785">
<td>4785</td><td>    <a id="4785c5" class="tk">SSCM_CLEN_32B_tag</a> <a id="4785c23" class="tk">CLEN</a>;            <span class="ct">/* offset: 0x002C size: 32 bit */</span></td></tr>
<tr name="4786" id="4786">
<td>4786</td><td>    <a id="4786c5" class="tk">int8_t</a> <a id="4786c12" class="tk">SSCM_reserved_0030</a>[16336];</td></tr>
<tr name="4787" id="4787">
<td>4787</td><td>  <span class="br">}</span> <a id="4787c5" class="tk">SSCM_tag</a>;</td></tr>
<tr name="4788" id="4788">
<td>4788</td><td></td></tr>
<tr name="4789" id="4789">
<td>4789</td><td><span class="pp">#define</span> <a id="4789c9" class="tk">SSCM</a>                           (<a id="4789c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="4789c52" class="tk">SSCM_tag</a> <a id="4789c61" class="tk">*</a>) 0xC3FD8000UL)</td></tr>
<tr name="4790" id="4790">
<td>4790</td><td></td></tr>
<tr name="4791" id="4791">
<td>4791</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="4792" id="4792">
<td>4792</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="4793" id="4793">
<td>4793</td><td>  <span class="ct">/* Module: ME  */</span></td></tr>
<tr name="4794" id="4794">
<td>4794</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="4795" id="4795">
<td>4795</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="4796" id="4796">
<td>4796</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ME_GS - Global Status Register */</span></td></tr>
<tr name="4797" id="4797">
<td>4797</td><td>    <a id="4797c5" class="tk">vuint32_t</a> <a id="4797c15" class="tk">R</a>;</td></tr>
<tr name="4798" id="4798">
<td>4798</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="4799" id="4799">
<td>4799</td><td></td></tr>
<tr name="4800" id="4800">
<td>4800</td><td><span class="pp">#ifndef</span> <a id="4800c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="4801" id="4801">
<td>4801</td><td></td></tr>
<tr name="4802" id="4802">
<td>4802</td><td>      <a id="4802c7" class="tk">vuint32_t</a> <a id="4802c17" class="tk">S_CURRENT_MODE</a><a id="4802c31" class="tk">:</a>4;      <span class="ct">/* Current device mode status */</span></td></tr>
<tr name="4803" id="4803">
<td>4803</td><td></td></tr>
<tr name="4804" id="4804">
<td>4804</td><td><span class="pp">#else</span></td></tr>
<tr name="4805" id="4805">
<td>4805</td><td></td></tr>
<tr name="4806" id="4806">
<td>4806</td><td>      <a id="4806c7" class="tk">vuint32_t</a> <a id="4806c17" class="tk">S_CURRENTMODE</a><a id="4806c30" class="tk">:</a>4;       <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="4807" id="4807">
<td>4807</td><td></td></tr>
<tr name="4808" id="4808">
<td>4808</td><td><span class="pp">#endif</span></td></tr>
<tr name="4809" id="4809">
<td>4809</td><td></td></tr>
<tr name="4810" id="4810">
<td>4810</td><td>      <a id="4810c7" class="tk">vuint32_t</a> <a id="4810c17" class="tk">S_MTRANS</a><a id="4810c25" class="tk">:</a>1;            <span class="ct">/* Mode transition status */</span></td></tr>
<tr name="4811" id="4811">
<td>4811</td><td>     <a id="4811c6" class="tk">vuint32_t</a><a id="4811c15" class="tk">:</a></td></tr>
<tr name="4812" id="4812">
<td>4812</td><td>      3;</td></tr>
<tr name="4813" id="4813">
<td>4813</td><td>      <a id="4813c7" class="tk">vuint32_t</a> <a id="4813c17" class="tk">S_PDO</a><a id="4813c22" class="tk">:</a>1;               <span class="ct">/* Output power-down status */</span></td></tr>
<tr name="4814" id="4814">
<td>4814</td><td>     <a id="4814c6" class="tk">vuint32_t</a><a id="4814c15" class="tk">:</a></td></tr>
<tr name="4815" id="4815">
<td>4815</td><td>      2;</td></tr>
<tr name="4816" id="4816">
<td>4816</td><td>      <a id="4816c7" class="tk">vuint32_t</a> <a id="4816c17" class="tk">S_MVR</a><a id="4816c22" class="tk">:</a>1;               <span class="ct">/* Main voltage regulator status */</span></td></tr>
<tr name="4817" id="4817">
<td>4817</td><td>     <a id="4817c6" class="tk">vuint32_t</a><a id="4817c15" class="tk">:</a></td></tr>
<tr name="4818" id="4818">
<td>4818</td><td>      2;</td></tr>
<tr name="4819" id="4819">
<td>4819</td><td></td></tr>
<tr name="4820" id="4820">
<td>4820</td><td><span class="pp">#ifndef</span> <a id="4820c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="4821" id="4821">
<td>4821</td><td></td></tr>
<tr name="4822" id="4822">
<td>4822</td><td>      <a id="4822c7" class="tk">vuint32_t</a> <a id="4822c17" class="tk">S_FLA</a><a id="4822c22" class="tk">:</a>2;               <span class="ct">/* Flash availability status */</span></td></tr>
<tr name="4823" id="4823">
<td>4823</td><td></td></tr>
<tr name="4824" id="4824">
<td>4824</td><td><span class="pp">#else</span></td></tr>
<tr name="4825" id="4825">
<td>4825</td><td></td></tr>
<tr name="4826" id="4826">
<td>4826</td><td>      <a id="4826c7" class="tk">vuint32_t</a> <a id="4826c17" class="tk">S_CFLA</a><a id="4826c23" class="tk">:</a>2;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="4827" id="4827">
<td>4827</td><td></td></tr>
<tr name="4828" id="4828">
<td>4828</td><td><span class="pp">#endif</span></td></tr>
<tr name="4829" id="4829">
<td>4829</td><td></td></tr>
<tr name="4830" id="4830">
<td>4830</td><td>     <a id="4830c6" class="tk">vuint32_t</a><a id="4830c15" class="tk">:</a></td></tr>
<tr name="4831" id="4831">
<td>4831</td><td>      8;</td></tr>
<tr name="4832" id="4832">
<td>4832</td><td>      <a id="4832c7" class="tk">vuint32_t</a> <a id="4832c17" class="tk">S_PLL1</a><a id="4832c23" class="tk">:</a>1;              <span class="ct">/* Secondary PLL status */</span></td></tr>
<tr name="4833" id="4833">
<td>4833</td><td>      <a id="4833c7" class="tk">vuint32_t</a> <a id="4833c17" class="tk">S_PLL0</a><a id="4833c23" class="tk">:</a>1;              <span class="ct">/* System PLL status */</span></td></tr>
<tr name="4834" id="4834">
<td>4834</td><td></td></tr>
<tr name="4835" id="4835">
<td>4835</td><td><span class="pp">#ifndef</span> <a id="4835c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="4836" id="4836">
<td>4836</td><td></td></tr>
<tr name="4837" id="4837">
<td>4837</td><td>      <a id="4837c7" class="tk">vuint32_t</a> <a id="4837c17" class="tk">S_XOSC</a><a id="4837c23" class="tk">:</a>1;              <span class="ct">/* System crystal oscillator status */</span></td></tr>
<tr name="4838" id="4838">
<td>4838</td><td></td></tr>
<tr name="4839" id="4839">
<td>4839</td><td><span class="pp">#else</span></td></tr>
<tr name="4840" id="4840">
<td>4840</td><td></td></tr>
<tr name="4841" id="4841">
<td>4841</td><td>      <a id="4841c7" class="tk">vuint32_t</a> <a id="4841c17" class="tk">S_OSC</a><a id="4841c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="4842" id="4842">
<td>4842</td><td></td></tr>
<tr name="4843" id="4843">
<td>4843</td><td><span class="pp">#endif</span></td></tr>
<tr name="4844" id="4844">
<td>4844</td><td></td></tr>
<tr name="4845" id="4845">
<td>4845</td><td><span class="pp">#ifndef</span> <a id="4845c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="4846" id="4846">
<td>4846</td><td></td></tr>
<tr name="4847" id="4847">
<td>4847</td><td>      <a id="4847c7" class="tk">vuint32_t</a> <a id="4847c17" class="tk">S_IRCOSC</a><a id="4847c25" class="tk">:</a>1;            <span class="ct">/* System RC oscillator status */</span></td></tr>
<tr name="4848" id="4848">
<td>4848</td><td></td></tr>
<tr name="4849" id="4849">
<td>4849</td><td><span class="pp">#else</span></td></tr>
<tr name="4850" id="4850">
<td>4850</td><td></td></tr>
<tr name="4851" id="4851">
<td>4851</td><td>      <a id="4851c7" class="tk">vuint32_t</a> <a id="4851c17" class="tk">S_RC</a><a id="4851c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="4852" id="4852">
<td>4852</td><td></td></tr>
<tr name="4853" id="4853">
<td>4853</td><td><span class="pp">#endif</span></td></tr>
<tr name="4854" id="4854">
<td>4854</td><td></td></tr>
<tr name="4855" id="4855">
<td>4855</td><td>      <a id="4855c7" class="tk">vuint32_t</a> <a id="4855c17" class="tk">S_SYSCLK</a><a id="4855c25" class="tk">:</a>4;            <span class="ct">/* System clock switch status */</span></td></tr>
<tr name="4856" id="4856">
<td>4856</td><td>    <span class="br">}</span> <a id="4856c7" class="tk">B</a>;</td></tr>
<tr name="4857" id="4857">
<td>4857</td><td>  <span class="br">}</span> <a id="4857c5" class="tk">ME_GS_32B_tag</a>;</td></tr>
<tr name="4858" id="4858">
<td>4858</td><td></td></tr>
<tr name="4859" id="4859">
<td>4859</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ME_MCTL - Mode Control Register */</span></td></tr>
<tr name="4860" id="4860">
<td>4860</td><td>    <a id="4860c5" class="tk">vuint32_t</a> <a id="4860c15" class="tk">R</a>;</td></tr>
<tr name="4861" id="4861">
<td>4861</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="4862" id="4862">
<td>4862</td><td>      <a id="4862c7" class="tk">vuint32_t</a> <a id="4862c17" class="tk">TARGET_MODE</a><a id="4862c28" class="tk">:</a>4;         <span class="ct">/* Target device mode */</span></td></tr>
<tr name="4863" id="4863">
<td>4863</td><td>     <a id="4863c6" class="tk">vuint32_t</a><a id="4863c15" class="tk">:</a></td></tr>
<tr name="4864" id="4864">
<td>4864</td><td>      12;</td></tr>
<tr name="4865" id="4865">
<td>4865</td><td>      <a id="4865c7" class="tk">vuint32_t</a> <a id="4865c17" class="tk">KEY</a><a id="4865c20" class="tk">:</a>16;                <span class="ct">/* Control key */</span></td></tr>
<tr name="4866" id="4866">
<td>4866</td><td>    <span class="br">}</span> <a id="4866c7" class="tk">B</a>;</td></tr>
<tr name="4867" id="4867">
<td>4867</td><td>  <span class="br">}</span> <a id="4867c5" class="tk">ME_MCTL_32B_tag</a>;</td></tr>
<tr name="4868" id="4868">
<td>4868</td><td></td></tr>
<tr name="4869" id="4869">
<td>4869</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ME_MEN - Mode Enable Register */</span></td></tr>
<tr name="4870" id="4870">
<td>4870</td><td>    <a id="4870c5" class="tk">vuint32_t</a> <a id="4870c15" class="tk">R</a>;</td></tr>
<tr name="4871" id="4871">
<td>4871</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="4872" id="4872">
<td>4872</td><td>     <a id="4872c6" class="tk">vuint32_t</a><a id="4872c15" class="tk">:</a></td></tr>
<tr name="4873" id="4873">
<td>4873</td><td>      16;</td></tr>
<tr name="4874" id="4874">
<td>4874</td><td>      <a id="4874c7" class="tk">vuint32_t</a> <a id="4874c17" class="tk">RESET_DEST</a><a id="4874c27" class="tk">:</a>1;          <span class="ct">/* Destructive RESET mode enable */</span></td></tr>
<tr name="4875" id="4875">
<td>4875</td><td>     <a id="4875c6" class="tk">vuint32_t</a><a id="4875c15" class="tk">:</a></td></tr>
<tr name="4876" id="4876">
<td>4876</td><td>      4;</td></tr>
<tr name="4877" id="4877">
<td>4877</td><td>      <a id="4877c7" class="tk">vuint32_t</a> <a id="4877c17" class="tk">STOP0</a><a id="4877c22" class="tk">:</a>1;               <span class="ct">/* STOP0 mode enable */</span></td></tr>
<tr name="4878" id="4878">
<td>4878</td><td>     <a id="4878c6" class="tk">vuint32_t</a><a id="4878c15" class="tk">:</a></td></tr>
<tr name="4879" id="4879">
<td>4879</td><td>      1;</td></tr>
<tr name="4880" id="4880">
<td>4880</td><td>      <a id="4880c7" class="tk">vuint32_t</a> <a id="4880c17" class="tk">HALT0</a><a id="4880c22" class="tk">:</a>1;               <span class="ct">/* HALT0 mode enable */</span></td></tr>
<tr name="4881" id="4881">
<td>4881</td><td>      <a id="4881c7" class="tk">vuint32_t</a> <a id="4881c17" class="tk">RUN3</a><a id="4881c21" class="tk">:</a>1;                <span class="ct">/* RUN3 mode enable */</span></td></tr>
<tr name="4882" id="4882">
<td>4882</td><td>      <a id="4882c7" class="tk">vuint32_t</a> <a id="4882c17" class="tk">RUN2</a><a id="4882c21" class="tk">:</a>1;                <span class="ct">/* RUN2 mode enable */</span></td></tr>
<tr name="4883" id="4883">
<td>4883</td><td>      <a id="4883c7" class="tk">vuint32_t</a> <a id="4883c17" class="tk">RUN1</a><a id="4883c21" class="tk">:</a>1;                <span class="ct">/* RUN1 mode enable */</span></td></tr>
<tr name="4884" id="4884">
<td>4884</td><td>      <a id="4884c7" class="tk">vuint32_t</a> <a id="4884c17" class="tk">RUN0</a><a id="4884c21" class="tk">:</a>1;                <span class="ct">/* RUN0 mode enable */</span></td></tr>
<tr name="4885" id="4885">
<td>4885</td><td>      <a id="4885c7" class="tk">vuint32_t</a> <a id="4885c17" class="tk">DRUN</a><a id="4885c21" class="tk">:</a>1;                <span class="ct">/* DRUN mode enable */</span></td></tr>
<tr name="4886" id="4886">
<td>4886</td><td>      <a id="4886c7" class="tk">vuint32_t</a> <a id="4886c17" class="tk">SAFE</a><a id="4886c21" class="tk">:</a>1;                <span class="ct">/* SAFE mode enable */</span></td></tr>
<tr name="4887" id="4887">
<td>4887</td><td>      <a id="4887c7" class="tk">vuint32_t</a> <a id="4887c17" class="tk">TEST</a><a id="4887c21" class="tk">:</a>1;                <span class="ct">/* TEST mode enable */</span></td></tr>
<tr name="4888" id="4888">
<td>4888</td><td>      <a id="4888c7" class="tk">vuint32_t</a> <a id="4888c17" class="tk">RESET_FUNC</a><a id="4888c27" class="tk">:</a>1;          <span class="ct">/* Functional RESET mode enable */</span></td></tr>
<tr name="4889" id="4889">
<td>4889</td><td>    <span class="br">}</span> <a id="4889c7" class="tk">B</a>;</td></tr>
<tr name="4890" id="4890">
<td>4890</td><td>  <span class="br">}</span> <a id="4890c5" class="tk">ME_MEN_32B_tag</a>;</td></tr>
<tr name="4891" id="4891">
<td>4891</td><td></td></tr>
<tr name="4892" id="4892">
<td>4892</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ME_IS - Interrupt Status Register */</span></td></tr>
<tr name="4893" id="4893">
<td>4893</td><td>    <a id="4893c5" class="tk">vuint32_t</a> <a id="4893c15" class="tk">R</a>;</td></tr>
<tr name="4894" id="4894">
<td>4894</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="4895" id="4895">
<td>4895</td><td>     <a id="4895c6" class="tk">vuint32_t</a><a id="4895c15" class="tk">:</a></td></tr>
<tr name="4896" id="4896">
<td>4896</td><td>      27;</td></tr>
<tr name="4897" id="4897">
<td>4897</td><td>      <a id="4897c7" class="tk">vuint32_t</a> <a id="4897c17" class="tk">I_ICONF_CU</a><a id="4897c27" class="tk">:</a>1;          <span class="ct">/* Invalid clock usage interrupt */</span></td></tr>
<tr name="4898" id="4898">
<td>4898</td><td></td></tr>
<tr name="4899" id="4899">
<td>4899</td><td><span class="pp">#ifndef</span> <a id="4899c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="4900" id="4900">
<td>4900</td><td></td></tr>
<tr name="4901" id="4901">
<td>4901</td><td>      <a id="4901c7" class="tk">vuint32_t</a> <a id="4901c17" class="tk">I_ICONF</a><a id="4901c24" class="tk">:</a>1;             <span class="ct">/* Invalid mode config interrupt */</span></td></tr>
<tr name="4902" id="4902">
<td>4902</td><td></td></tr>
<tr name="4903" id="4903">
<td>4903</td><td><span class="pp">#else</span></td></tr>
<tr name="4904" id="4904">
<td>4904</td><td></td></tr>
<tr name="4905" id="4905">
<td>4905</td><td>      <a id="4905c7" class="tk">vuint32_t</a> <a id="4905c17" class="tk">I_CONF</a><a id="4905c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="4906" id="4906">
<td>4906</td><td></td></tr>
<tr name="4907" id="4907">
<td>4907</td><td><span class="pp">#endif</span></td></tr>
<tr name="4908" id="4908">
<td>4908</td><td></td></tr>
<tr name="4909" id="4909">
<td>4909</td><td><span class="pp">#ifndef</span> <a id="4909c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="4910" id="4910">
<td>4910</td><td></td></tr>
<tr name="4911" id="4911">
<td>4911</td><td>      <a id="4911c7" class="tk">vuint32_t</a> <a id="4911c17" class="tk">I_IMODE</a><a id="4911c24" class="tk">:</a>1;             <span class="ct">/* Invalid mode interrupt */</span></td></tr>
<tr name="4912" id="4912">
<td>4912</td><td></td></tr>
<tr name="4913" id="4913">
<td>4913</td><td><span class="pp">#else</span></td></tr>
<tr name="4914" id="4914">
<td>4914</td><td></td></tr>
<tr name="4915" id="4915">
<td>4915</td><td>      <a id="4915c7" class="tk">vuint32_t</a> <a id="4915c17" class="tk">I_MODE</a><a id="4915c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="4916" id="4916">
<td>4916</td><td></td></tr>
<tr name="4917" id="4917">
<td>4917</td><td><span class="pp">#endif</span></td></tr>
<tr name="4918" id="4918">
<td>4918</td><td></td></tr>
<tr name="4919" id="4919">
<td>4919</td><td>      <a id="4919c7" class="tk">vuint32_t</a> <a id="4919c17" class="tk">I_SAFE</a><a id="4919c23" class="tk">:</a>1;              <span class="ct">/* SAFE mode interrupt */</span></td></tr>
<tr name="4920" id="4920">
<td>4920</td><td></td></tr>
<tr name="4921" id="4921">
<td>4921</td><td><span class="pp">#ifndef</span> <a id="4921c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="4922" id="4922">
<td>4922</td><td></td></tr>
<tr name="4923" id="4923">
<td>4923</td><td>      <a id="4923c7" class="tk">vuint32_t</a> <a id="4923c17" class="tk">I_MTC</a><a id="4923c22" class="tk">:</a>1;               <span class="ct">/* Mode transition complete interrupt */</span></td></tr>
<tr name="4924" id="4924">
<td>4924</td><td></td></tr>
<tr name="4925" id="4925">
<td>4925</td><td><span class="pp">#else</span></td></tr>
<tr name="4926" id="4926">
<td>4926</td><td></td></tr>
<tr name="4927" id="4927">
<td>4927</td><td>      <a id="4927c7" class="tk">vuint32_t</a> <a id="4927c17" class="tk">I_TC</a><a id="4927c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="4928" id="4928">
<td>4928</td><td></td></tr>
<tr name="4929" id="4929">
<td>4929</td><td><span class="pp">#endif</span></td></tr>
<tr name="4930" id="4930">
<td>4930</td><td></td></tr>
<tr name="4931" id="4931">
<td>4931</td><td>    <span class="br">}</span> <a id="4931c7" class="tk">B</a>;</td></tr>
<tr name="4932" id="4932">
<td>4932</td><td>  <span class="br">}</span> <a id="4932c5" class="tk">ME_IS_32B_tag</a>;</td></tr>
<tr name="4933" id="4933">
<td>4933</td><td></td></tr>
<tr name="4934" id="4934">
<td>4934</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ME_IM - Interrupt Mask Register */</span></td></tr>
<tr name="4935" id="4935">
<td>4935</td><td>    <a id="4935c5" class="tk">vuint32_t</a> <a id="4935c15" class="tk">R</a>;</td></tr>
<tr name="4936" id="4936">
<td>4936</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="4937" id="4937">
<td>4937</td><td>     <a id="4937c6" class="tk">vuint32_t</a><a id="4937c15" class="tk">:</a></td></tr>
<tr name="4938" id="4938">
<td>4938</td><td>      27;</td></tr>
<tr name="4939" id="4939">
<td>4939</td><td>      <a id="4939c7" class="tk">vuint32_t</a> <a id="4939c17" class="tk">M_ICONF_CU</a><a id="4939c27" class="tk">:</a>1;          <span class="ct">/* Invalid clock usage interrupt mask */</span></td></tr>
<tr name="4940" id="4940">
<td>4940</td><td></td></tr>
<tr name="4941" id="4941">
<td>4941</td><td><span class="pp">#ifndef</span> <a id="4941c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="4942" id="4942">
<td>4942</td><td></td></tr>
<tr name="4943" id="4943">
<td>4943</td><td>      <a id="4943c7" class="tk">vuint32_t</a> <a id="4943c17" class="tk">M_ICONF</a><a id="4943c24" class="tk">:</a>1;             <span class="ct">/* Invalid mode config interrupt mask */</span></td></tr>
<tr name="4944" id="4944">
<td>4944</td><td></td></tr>
<tr name="4945" id="4945">
<td>4945</td><td><span class="pp">#else</span></td></tr>
<tr name="4946" id="4946">
<td>4946</td><td></td></tr>
<tr name="4947" id="4947">
<td>4947</td><td>      <a id="4947c7" class="tk">vuint32_t</a> <a id="4947c17" class="tk">M_CONF</a><a id="4947c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="4948" id="4948">
<td>4948</td><td></td></tr>
<tr name="4949" id="4949">
<td>4949</td><td><span class="pp">#endif</span></td></tr>
<tr name="4950" id="4950">
<td>4950</td><td></td></tr>
<tr name="4951" id="4951">
<td>4951</td><td><span class="pp">#ifndef</span> <a id="4951c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="4952" id="4952">
<td>4952</td><td></td></tr>
<tr name="4953" id="4953">
<td>4953</td><td>      <a id="4953c7" class="tk">vuint32_t</a> <a id="4953c17" class="tk">M_IMODE</a><a id="4953c24" class="tk">:</a>1;             <span class="ct">/* Invalid mode interrupt mask */</span></td></tr>
<tr name="4954" id="4954">
<td>4954</td><td></td></tr>
<tr name="4955" id="4955">
<td>4955</td><td><span class="pp">#else</span></td></tr>
<tr name="4956" id="4956">
<td>4956</td><td></td></tr>
<tr name="4957" id="4957">
<td>4957</td><td>      <a id="4957c7" class="tk">vuint32_t</a> <a id="4957c17" class="tk">M_MODE</a><a id="4957c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="4958" id="4958">
<td>4958</td><td></td></tr>
<tr name="4959" id="4959">
<td>4959</td><td><span class="pp">#endif</span></td></tr>
<tr name="4960" id="4960">
<td>4960</td><td></td></tr>
<tr name="4961" id="4961">
<td>4961</td><td>      <a id="4961c7" class="tk">vuint32_t</a> <a id="4961c17" class="tk">M_SAFE</a><a id="4961c23" class="tk">:</a>1;              <span class="ct">/* SAFE mode interrupt mask */</span></td></tr>
<tr name="4962" id="4962">
<td>4962</td><td></td></tr>
<tr name="4963" id="4963">
<td>4963</td><td><span class="pp">#ifndef</span> <a id="4963c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="4964" id="4964">
<td>4964</td><td></td></tr>
<tr name="4965" id="4965">
<td>4965</td><td>      <a id="4965c7" class="tk">vuint32_t</a> <a id="4965c17" class="tk">M_MTC</a><a id="4965c22" class="tk">:</a>1;               <span class="ct">/* Mode transition complete interrupt mask */</span></td></tr>
<tr name="4966" id="4966">
<td>4966</td><td></td></tr>
<tr name="4967" id="4967">
<td>4967</td><td><span class="pp">#else</span></td></tr>
<tr name="4968" id="4968">
<td>4968</td><td></td></tr>
<tr name="4969" id="4969">
<td>4969</td><td>      <a id="4969c7" class="tk">vuint32_t</a> <a id="4969c17" class="tk">M_TC</a><a id="4969c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="4970" id="4970">
<td>4970</td><td></td></tr>
<tr name="4971" id="4971">
<td>4971</td><td><span class="pp">#endif</span></td></tr>
<tr name="4972" id="4972">
<td>4972</td><td></td></tr>
<tr name="4973" id="4973">
<td>4973</td><td>    <span class="br">}</span> <a id="4973c7" class="tk">B</a>;</td></tr>
<tr name="4974" id="4974">
<td>4974</td><td>  <span class="br">}</span> <a id="4974c5" class="tk">ME_IM_32B_tag</a>;</td></tr>
<tr name="4975" id="4975">
<td>4975</td><td></td></tr>
<tr name="4976" id="4976">
<td>4976</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ME_IMTS - Invalid Mode Transition Status Register */</span></td></tr>
<tr name="4977" id="4977">
<td>4977</td><td>    <a id="4977c5" class="tk">vuint32_t</a> <a id="4977c15" class="tk">R</a>;</td></tr>
<tr name="4978" id="4978">
<td>4978</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="4979" id="4979">
<td>4979</td><td>     <a id="4979c6" class="tk">vuint32_t</a><a id="4979c15" class="tk">:</a></td></tr>
<tr name="4980" id="4980">
<td>4980</td><td>      27;</td></tr>
<tr name="4981" id="4981">
<td>4981</td><td>      <a id="4981c7" class="tk">vuint32_t</a> <a id="4981c17" class="tk">S_MTI</a><a id="4981c22" class="tk">:</a>1;               <span class="ct">/* Mode Transition Illegal status */</span></td></tr>
<tr name="4982" id="4982">
<td>4982</td><td>      <a id="4982c7" class="tk">vuint32_t</a> <a id="4982c17" class="tk">S_MRI</a><a id="4982c22" class="tk">:</a>1;               <span class="ct">/* Mode Request Illegal status */</span></td></tr>
<tr name="4983" id="4983">
<td>4983</td><td>      <a id="4983c7" class="tk">vuint32_t</a> <a id="4983c17" class="tk">S_DMA</a><a id="4983c22" class="tk">:</a>1;               <span class="ct">/* Disabled Mode Access status */</span></td></tr>
<tr name="4984" id="4984">
<td>4984</td><td>      <a id="4984c7" class="tk">vuint32_t</a> <a id="4984c17" class="tk">S_NMA</a><a id="4984c22" class="tk">:</a>1;               <span class="ct">/* Non-existing Mode Access status */</span></td></tr>
<tr name="4985" id="4985">
<td>4985</td><td>      <a id="4985c7" class="tk">vuint32_t</a> <a id="4985c17" class="tk">S_SEA</a><a id="4985c22" class="tk">:</a>1;               <span class="ct">/* Safe Event Active status */</span></td></tr>
<tr name="4986" id="4986">
<td>4986</td><td>    <span class="br">}</span> <a id="4986c7" class="tk">B</a>;</td></tr>
<tr name="4987" id="4987">
<td>4987</td><td>  <span class="br">}</span> <a id="4987c5" class="tk">ME_IMTS_32B_tag</a>;</td></tr>
<tr name="4988" id="4988">
<td>4988</td><td></td></tr>
<tr name="4989" id="4989">
<td>4989</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ME_DMTS - Debug Mode Transition Status Register */</span></td></tr>
<tr name="4990" id="4990">
<td>4990</td><td>    <a id="4990c5" class="tk">vuint32_t</a> <a id="4990c15" class="tk">R</a>;</td></tr>
<tr name="4991" id="4991">
<td>4991</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="4992" id="4992">
<td>4992</td><td>      <a id="4992c7" class="tk">vuint32_t</a> <a id="4992c17" class="tk">PREVIOUS_MODE</a><a id="4992c30" class="tk">:</a>4;       <span class="ct">/* Previous Device Mode */</span></td></tr>
<tr name="4993" id="4993">
<td>4993</td><td>     <a id="4993c6" class="tk">vuint32_t</a><a id="4993c15" class="tk">:</a></td></tr>
<tr name="4994" id="4994">
<td>4994</td><td>      4;</td></tr>
<tr name="4995" id="4995">
<td>4995</td><td>      <a id="4995c7" class="tk">vuint32_t</a> <a id="4995c17" class="tk">MPH_BUSY</a><a id="4995c25" class="tk">:</a>1;            <span class="ct">/* MC_ME/MC_PCU Handshake Busy Indicator */</span></td></tr>
<tr name="4996" id="4996">
<td>4996</td><td>     <a id="4996c6" class="tk">vuint32_t</a><a id="4996c15" class="tk">:</a></td></tr>
<tr name="4997" id="4997">
<td>4997</td><td>      2;</td></tr>
<tr name="4998" id="4998">
<td>4998</td><td>      <a id="4998c7" class="tk">vuint32_t</a> <a id="4998c17" class="tk">PMC_PROG</a><a id="4998c25" class="tk">:</a>1;            <span class="ct">/* MC_PCU Mode Change in Process Indicator */</span></td></tr>
<tr name="4999" id="4999">
<td>4999</td><td>      <a id="4999c7" class="tk">vuint32_t</a> <a id="4999c17" class="tk">CORE_DBG</a><a id="4999c25" class="tk">:</a>1;            <span class="ct">/* Processor is in Debug Mode Indicator */</span></td></tr>
<tr name="5000" id="5000">
<td>5000</td><td>     <a id="5000c6" class="tk">vuint32_t</a><a id="5000c15" class="tk">:</a></td></tr>
<tr name="5001" id="5001">
<td>5001</td><td>      2;</td></tr>
<tr name="5002" id="5002">
<td>5002</td><td>      <a id="5002c7" class="tk">vuint32_t</a> <a id="5002c17" class="tk">SMR</a><a id="5002c20" class="tk">:</a>1;                 <span class="ct">/* SAFE Mode Request */</span></td></tr>
<tr name="5003" id="5003">
<td>5003</td><td>     <a id="5003c6" class="tk">vuint32_t</a><a id="5003c15" class="tk">:</a></td></tr>
<tr name="5004" id="5004">
<td>5004</td><td>      1;</td></tr>
<tr name="5005" id="5005">
<td>5005</td><td>      <a id="5005c7" class="tk">vuint32_t</a> <a id="5005c17" class="tk">VREG_CSRC_SC</a><a id="5005c29" class="tk">:</a>1;        <span class="ct">/* Main VREG Clock Source State Change Indicator */</span></td></tr>
<tr name="5006" id="5006">
<td>5006</td><td>      <a id="5006c7" class="tk">vuint32_t</a> <a id="5006c17" class="tk">CSRC_CSRC_SC</a><a id="5006c29" class="tk">:</a>1;        <span class="ct">/* Other Clock Source State Change Indicator */</span></td></tr>
<tr name="5007" id="5007">
<td>5007</td><td>      <a id="5007c7" class="tk">vuint32_t</a> <a id="5007c17" class="tk">IRCOSC_SC</a><a id="5007c26" class="tk">:</a>1;           <span class="ct">/* IRCOSC State Change Indicator */</span></td></tr>
<tr name="5008" id="5008">
<td>5008</td><td>      <a id="5008c7" class="tk">vuint32_t</a> <a id="5008c17" class="tk">SCSRC_SC</a><a id="5008c25" class="tk">:</a>1;            <span class="ct">/* Secondary System Clock Sources State Change Indicator */</span></td></tr>
<tr name="5009" id="5009">
<td>5009</td><td>      <a id="5009c7" class="tk">vuint32_t</a> <a id="5009c17" class="tk">SYSCLK_SW</a><a id="5009c26" class="tk">:</a>1;           <span class="ct">/* System Clock Switching pending Status Indicator */</span></td></tr>
<tr name="5010" id="5010">
<td>5010</td><td>     <a id="5010c6" class="tk">vuint32_t</a><a id="5010c15" class="tk">:</a></td></tr>
<tr name="5011" id="5011">
<td>5011</td><td>      1;</td></tr>
<tr name="5012" id="5012">
<td>5012</td><td>      <a id="5012c7" class="tk">vuint32_t</a> <a id="5012c17" class="tk">FLASH_SC</a><a id="5012c25" class="tk">:</a>1;            <span class="ct">/* FLASH State Change Indicator */</span></td></tr>
<tr name="5013" id="5013">
<td>5013</td><td>      <a id="5013c7" class="tk">vuint32_t</a> <a id="5013c17" class="tk">CDP_PRPH_0_143</a><a id="5013c31" class="tk">:</a>1;      <span class="ct">/* Clock Disable Process Pending Status for Periph. 0-143 */</span></td></tr>
<tr name="5014" id="5014">
<td>5014</td><td>     <a id="5014c6" class="tk">vuint32_t</a><a id="5014c15" class="tk">:</a></td></tr>
<tr name="5015" id="5015">
<td>5015</td><td>      4;</td></tr>
<tr name="5016" id="5016">
<td>5016</td><td>      <a id="5016c7" class="tk">vuint32_t</a> <a id="5016c17" class="tk">CDP_PRPH_64_95</a><a id="5016c31" class="tk">:</a>1;      <span class="ct">/* Clock Disable Process Pending Status for Periph. 64-95 */</span></td></tr>
<tr name="5017" id="5017">
<td>5017</td><td>      <a id="5017c7" class="tk">vuint32_t</a> <a id="5017c17" class="tk">CDP_PRPH_32_63</a><a id="5017c31" class="tk">:</a>1;      <span class="ct">/* Clock Disable Process Pending Status for Periph. 32-63 */</span></td></tr>
<tr name="5018" id="5018">
<td>5018</td><td>      <a id="5018c7" class="tk">vuint32_t</a> <a id="5018c17" class="tk">CDP_PRPH_0_31</a><a id="5018c30" class="tk">:</a>1;       <span class="ct">/* Clock Disable Process Pending Status for Periph. 0-31 */</span></td></tr>
<tr name="5019" id="5019">
<td>5019</td><td>    <span class="br">}</span> <a id="5019c7" class="tk">B</a>;</td></tr>
<tr name="5020" id="5020">
<td>5020</td><td>  <span class="br">}</span> <a id="5020c5" class="tk">ME_DMTS_32B_tag</a>;</td></tr>
<tr name="5021" id="5021">
<td>5021</td><td></td></tr>
<tr name="5022" id="5022">
<td>5022</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ME_RESET_MC - RESET Mode Configuration Register */</span></td></tr>
<tr name="5023" id="5023">
<td>5023</td><td>    <a id="5023c5" class="tk">vuint32_t</a> <a id="5023c15" class="tk">R</a>;</td></tr>
<tr name="5024" id="5024">
<td>5024</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="5025" id="5025">
<td>5025</td><td>     <a id="5025c6" class="tk">vuint32_t</a><a id="5025c15" class="tk">:</a></td></tr>
<tr name="5026" id="5026">
<td>5026</td><td>      8;</td></tr>
<tr name="5027" id="5027">
<td>5027</td><td>      <a id="5027c7" class="tk">vuint32_t</a> <a id="5027c17" class="tk">PDO</a><a id="5027c20" class="tk">:</a>1;                 <span class="ct">/* IOs output power-down control */</span></td></tr>
<tr name="5028" id="5028">
<td>5028</td><td>     <a id="5028c6" class="tk">vuint32_t</a><a id="5028c15" class="tk">:</a></td></tr>
<tr name="5029" id="5029">
<td>5029</td><td>      2;</td></tr>
<tr name="5030" id="5030">
<td>5030</td><td>      <a id="5030c7" class="tk">vuint32_t</a> <a id="5030c17" class="tk">MVRON</a><a id="5030c22" class="tk">:</a>1;               <span class="ct">/* Main voltage regulator control */</span></td></tr>
<tr name="5031" id="5031">
<td>5031</td><td>     <a id="5031c6" class="tk">vuint32_t</a><a id="5031c15" class="tk">:</a></td></tr>
<tr name="5032" id="5032">
<td>5032</td><td>      2;</td></tr>
<tr name="5033" id="5033">
<td>5033</td><td>      <a id="5033c7" class="tk">vuint32_t</a> <a id="5033c17" class="tk">FLAON</a><a id="5033c22" class="tk">:</a>2;               <span class="ct">/* Flash power-down control */</span></td></tr>
<tr name="5034" id="5034">
<td>5034</td><td>     <a id="5034c6" class="tk">vuint32_t</a><a id="5034c15" class="tk">:</a></td></tr>
<tr name="5035" id="5035">
<td>5035</td><td>      8;</td></tr>
<tr name="5036" id="5036">
<td>5036</td><td></td></tr>
<tr name="5037" id="5037">
<td>5037</td><td><span class="pp">#ifndef</span> <a id="5037c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="5038" id="5038">
<td>5038</td><td></td></tr>
<tr name="5039" id="5039">
<td>5039</td><td>      <a id="5039c7" class="tk">vuint32_t</a> <a id="5039c17" class="tk">PLL1ON</a><a id="5039c23" class="tk">:</a>1;              <span class="ct">/* Secondary system clock source [8..0] control */</span></td></tr>
<tr name="5040" id="5040">
<td>5040</td><td></td></tr>
<tr name="5041" id="5041">
<td>5041</td><td><span class="pp">#else</span></td></tr>
<tr name="5042" id="5042">
<td>5042</td><td></td></tr>
<tr name="5043" id="5043">
<td>5043</td><td>      <a id="5043c7" class="tk">vuint32_t</a> <a id="5043c17" class="tk">PLL2ON</a><a id="5043c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5044" id="5044">
<td>5044</td><td></td></tr>
<tr name="5045" id="5045">
<td>5045</td><td><span class="pp">#endif</span></td></tr>
<tr name="5046" id="5046">
<td>5046</td><td></td></tr>
<tr name="5047" id="5047">
<td>5047</td><td><span class="pp">#ifndef</span> <a id="5047c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="5048" id="5048">
<td>5048</td><td></td></tr>
<tr name="5049" id="5049">
<td>5049</td><td>      <a id="5049c7" class="tk">vuint32_t</a> <a id="5049c17" class="tk">PLL0ON</a><a id="5049c23" class="tk">:</a>1;              <span class="ct">/* System PLL control */</span></td></tr>
<tr name="5050" id="5050">
<td>5050</td><td></td></tr>
<tr name="5051" id="5051">
<td>5051</td><td><span class="pp">#else</span></td></tr>
<tr name="5052" id="5052">
<td>5052</td><td></td></tr>
<tr name="5053" id="5053">
<td>5053</td><td>      <a id="5053c7" class="tk">vuint32_t</a> <a id="5053c17" class="tk">PLL1ON</a><a id="5053c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5054" id="5054">
<td>5054</td><td></td></tr>
<tr name="5055" id="5055">
<td>5055</td><td><span class="pp">#endif</span></td></tr>
<tr name="5056" id="5056">
<td>5056</td><td></td></tr>
<tr name="5057" id="5057">
<td>5057</td><td><span class="pp">#ifndef</span> <a id="5057c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="5058" id="5058">
<td>5058</td><td></td></tr>
<tr name="5059" id="5059">
<td>5059</td><td>      <a id="5059c7" class="tk">vuint32_t</a> <a id="5059c17" class="tk">XOSCON</a><a id="5059c23" class="tk">:</a>1;              <span class="ct">/* System crystal oscillator control */</span></td></tr>
<tr name="5060" id="5060">
<td>5060</td><td></td></tr>
<tr name="5061" id="5061">
<td>5061</td><td><span class="pp">#else</span></td></tr>
<tr name="5062" id="5062">
<td>5062</td><td></td></tr>
<tr name="5063" id="5063">
<td>5063</td><td>      <a id="5063c7" class="tk">vuint32_t</a> <a id="5063c17" class="tk">XOSC0ON</a><a id="5063c24" class="tk">:</a>1;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5064" id="5064">
<td>5064</td><td></td></tr>
<tr name="5065" id="5065">
<td>5065</td><td><span class="pp">#endif</span></td></tr>
<tr name="5066" id="5066">
<td>5066</td><td></td></tr>
<tr name="5067" id="5067">
<td>5067</td><td><span class="pp">#ifndef</span> <a id="5067c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="5068" id="5068">
<td>5068</td><td></td></tr>
<tr name="5069" id="5069">
<td>5069</td><td>      <a id="5069c7" class="tk">vuint32_t</a> <a id="5069c17" class="tk">IRCOSCON</a><a id="5069c25" class="tk">:</a>1;            <span class="ct">/* System RC oscillator control */</span></td></tr>
<tr name="5070" id="5070">
<td>5070</td><td></td></tr>
<tr name="5071" id="5071">
<td>5071</td><td><span class="pp">#else</span></td></tr>
<tr name="5072" id="5072">
<td>5072</td><td></td></tr>
<tr name="5073" id="5073">
<td>5073</td><td>      <a id="5073c7" class="tk">vuint32_t</a> <a id="5073c17" class="tk">IRCON</a><a id="5073c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5074" id="5074">
<td>5074</td><td></td></tr>
<tr name="5075" id="5075">
<td>5075</td><td><span class="pp">#endif</span></td></tr>
<tr name="5076" id="5076">
<td>5076</td><td></td></tr>
<tr name="5077" id="5077">
<td>5077</td><td>      <a id="5077c7" class="tk">vuint32_t</a> <a id="5077c17" class="tk">SYSCLK</a><a id="5077c23" class="tk">:</a>4;              <span class="ct">/* System clock switch control */</span></td></tr>
<tr name="5078" id="5078">
<td>5078</td><td>    <span class="br">}</span> <a id="5078c7" class="tk">B</a>;</td></tr>
<tr name="5079" id="5079">
<td>5079</td><td>  <span class="br">}</span> <a id="5079c5" class="tk">ME_RESET_MC_32B_tag</a>;</td></tr>
<tr name="5080" id="5080">
<td>5080</td><td></td></tr>
<tr name="5081" id="5081">
<td>5081</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ME_TEST_MC - TEST Mode Configuration Register */</span></td></tr>
<tr name="5082" id="5082">
<td>5082</td><td>    <a id="5082c5" class="tk">vuint32_t</a> <a id="5082c15" class="tk">R</a>;</td></tr>
<tr name="5083" id="5083">
<td>5083</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="5084" id="5084">
<td>5084</td><td>     <a id="5084c6" class="tk">vuint32_t</a><a id="5084c15" class="tk">:</a></td></tr>
<tr name="5085" id="5085">
<td>5085</td><td>      8;</td></tr>
<tr name="5086" id="5086">
<td>5086</td><td>      <a id="5086c7" class="tk">vuint32_t</a> <a id="5086c17" class="tk">PDO</a><a id="5086c20" class="tk">:</a>1;                 <span class="ct">/* IOs output power-down control */</span></td></tr>
<tr name="5087" id="5087">
<td>5087</td><td>     <a id="5087c6" class="tk">vuint32_t</a><a id="5087c15" class="tk">:</a></td></tr>
<tr name="5088" id="5088">
<td>5088</td><td>      2;</td></tr>
<tr name="5089" id="5089">
<td>5089</td><td>      <a id="5089c7" class="tk">vuint32_t</a> <a id="5089c17" class="tk">MVRON</a><a id="5089c22" class="tk">:</a>1;               <span class="ct">/* Main voltage regulator control */</span></td></tr>
<tr name="5090" id="5090">
<td>5090</td><td>     <a id="5090c6" class="tk">vuint32_t</a><a id="5090c15" class="tk">:</a></td></tr>
<tr name="5091" id="5091">
<td>5091</td><td>      2;</td></tr>
<tr name="5092" id="5092">
<td>5092</td><td>      <a id="5092c7" class="tk">vuint32_t</a> <a id="5092c17" class="tk">FLAON</a><a id="5092c22" class="tk">:</a>2;               <span class="ct">/* Flash power-down control */</span></td></tr>
<tr name="5093" id="5093">
<td>5093</td><td>     <a id="5093c6" class="tk">vuint32_t</a><a id="5093c15" class="tk">:</a></td></tr>
<tr name="5094" id="5094">
<td>5094</td><td>      8;</td></tr>
<tr name="5095" id="5095">
<td>5095</td><td></td></tr>
<tr name="5096" id="5096">
<td>5096</td><td><span class="pp">#ifndef</span> <a id="5096c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="5097" id="5097">
<td>5097</td><td></td></tr>
<tr name="5098" id="5098">
<td>5098</td><td>      <a id="5098c7" class="tk">vuint32_t</a> <a id="5098c17" class="tk">PLL1ON</a><a id="5098c23" class="tk">:</a>1;              <span class="ct">/* Secondary system clock source [8..0] control */</span></td></tr>
<tr name="5099" id="5099">
<td>5099</td><td></td></tr>
<tr name="5100" id="5100">
<td>5100</td><td><span class="pp">#else</span></td></tr>
<tr name="5101" id="5101">
<td>5101</td><td></td></tr>
<tr name="5102" id="5102">
<td>5102</td><td>      <a id="5102c7" class="tk">vuint32_t</a> <a id="5102c17" class="tk">PLL2ON</a><a id="5102c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5103" id="5103">
<td>5103</td><td></td></tr>
<tr name="5104" id="5104">
<td>5104</td><td><span class="pp">#endif</span></td></tr>
<tr name="5105" id="5105">
<td>5105</td><td></td></tr>
<tr name="5106" id="5106">
<td>5106</td><td><span class="pp">#ifndef</span> <a id="5106c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="5107" id="5107">
<td>5107</td><td></td></tr>
<tr name="5108" id="5108">
<td>5108</td><td>      <a id="5108c7" class="tk">vuint32_t</a> <a id="5108c17" class="tk">PLL0ON</a><a id="5108c23" class="tk">:</a>1;              <span class="ct">/* System PLL control */</span></td></tr>
<tr name="5109" id="5109">
<td>5109</td><td></td></tr>
<tr name="5110" id="5110">
<td>5110</td><td><span class="pp">#else</span></td></tr>
<tr name="5111" id="5111">
<td>5111</td><td></td></tr>
<tr name="5112" id="5112">
<td>5112</td><td>      <a id="5112c7" class="tk">vuint32_t</a> <a id="5112c17" class="tk">PLL1ON</a><a id="5112c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5113" id="5113">
<td>5113</td><td></td></tr>
<tr name="5114" id="5114">
<td>5114</td><td><span class="pp">#endif</span></td></tr>
<tr name="5115" id="5115">
<td>5115</td><td></td></tr>
<tr name="5116" id="5116">
<td>5116</td><td><span class="pp">#ifndef</span> <a id="5116c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="5117" id="5117">
<td>5117</td><td></td></tr>
<tr name="5118" id="5118">
<td>5118</td><td>      <a id="5118c7" class="tk">vuint32_t</a> <a id="5118c17" class="tk">XOSCON</a><a id="5118c23" class="tk">:</a>1;              <span class="ct">/* System crystal oscillator control */</span></td></tr>
<tr name="5119" id="5119">
<td>5119</td><td></td></tr>
<tr name="5120" id="5120">
<td>5120</td><td><span class="pp">#else</span></td></tr>
<tr name="5121" id="5121">
<td>5121</td><td></td></tr>
<tr name="5122" id="5122">
<td>5122</td><td>      <a id="5122c7" class="tk">vuint32_t</a> <a id="5122c17" class="tk">XOSC0ON</a><a id="5122c24" class="tk">:</a>1;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5123" id="5123">
<td>5123</td><td></td></tr>
<tr name="5124" id="5124">
<td>5124</td><td><span class="pp">#endif</span></td></tr>
<tr name="5125" id="5125">
<td>5125</td><td></td></tr>
<tr name="5126" id="5126">
<td>5126</td><td><span class="pp">#ifndef</span> <a id="5126c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="5127" id="5127">
<td>5127</td><td></td></tr>
<tr name="5128" id="5128">
<td>5128</td><td>      <a id="5128c7" class="tk">vuint32_t</a> <a id="5128c17" class="tk">IRCOSCON</a><a id="5128c25" class="tk">:</a>1;            <span class="ct">/* System RC oscillator control */</span></td></tr>
<tr name="5129" id="5129">
<td>5129</td><td></td></tr>
<tr name="5130" id="5130">
<td>5130</td><td><span class="pp">#else</span></td></tr>
<tr name="5131" id="5131">
<td>5131</td><td></td></tr>
<tr name="5132" id="5132">
<td>5132</td><td>      <a id="5132c7" class="tk">vuint32_t</a> <a id="5132c17" class="tk">IRCON</a><a id="5132c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5133" id="5133">
<td>5133</td><td></td></tr>
<tr name="5134" id="5134">
<td>5134</td><td><span class="pp">#endif</span></td></tr>
<tr name="5135" id="5135">
<td>5135</td><td></td></tr>
<tr name="5136" id="5136">
<td>5136</td><td>      <a id="5136c7" class="tk">vuint32_t</a> <a id="5136c17" class="tk">SYSCLK</a><a id="5136c23" class="tk">:</a>4;              <span class="ct">/* System clock switch control */</span></td></tr>
<tr name="5137" id="5137">
<td>5137</td><td>    <span class="br">}</span> <a id="5137c7" class="tk">B</a>;</td></tr>
<tr name="5138" id="5138">
<td>5138</td><td>  <span class="br">}</span> <a id="5138c5" class="tk">ME_TEST_MC_32B_tag</a>;</td></tr>
<tr name="5139" id="5139">
<td>5139</td><td></td></tr>
<tr name="5140" id="5140">
<td>5140</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ME_SAFE_MC - Mode Configuration Register */</span></td></tr>
<tr name="5141" id="5141">
<td>5141</td><td>    <a id="5141c5" class="tk">vuint32_t</a> <a id="5141c15" class="tk">R</a>;</td></tr>
<tr name="5142" id="5142">
<td>5142</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="5143" id="5143">
<td>5143</td><td>     <a id="5143c6" class="tk">vuint32_t</a><a id="5143c15" class="tk">:</a></td></tr>
<tr name="5144" id="5144">
<td>5144</td><td>      8;</td></tr>
<tr name="5145" id="5145">
<td>5145</td><td>      <a id="5145c7" class="tk">vuint32_t</a> <a id="5145c17" class="tk">PDO</a><a id="5145c20" class="tk">:</a>1;                 <span class="ct">/* IOs output power-down control */</span></td></tr>
<tr name="5146" id="5146">
<td>5146</td><td>     <a id="5146c6" class="tk">vuint32_t</a><a id="5146c15" class="tk">:</a></td></tr>
<tr name="5147" id="5147">
<td>5147</td><td>      2;</td></tr>
<tr name="5148" id="5148">
<td>5148</td><td>      <a id="5148c7" class="tk">vuint32_t</a> <a id="5148c17" class="tk">MVRON</a><a id="5148c22" class="tk">:</a>1;               <span class="ct">/* Main voltage regulator control */</span></td></tr>
<tr name="5149" id="5149">
<td>5149</td><td>     <a id="5149c6" class="tk">vuint32_t</a><a id="5149c15" class="tk">:</a></td></tr>
<tr name="5150" id="5150">
<td>5150</td><td>      2;</td></tr>
<tr name="5151" id="5151">
<td>5151</td><td>      <a id="5151c7" class="tk">vuint32_t</a> <a id="5151c17" class="tk">FLAON</a><a id="5151c22" class="tk">:</a>2;               <span class="ct">/* Flash power-down control */</span></td></tr>
<tr name="5152" id="5152">
<td>5152</td><td>     <a id="5152c6" class="tk">vuint32_t</a><a id="5152c15" class="tk">:</a></td></tr>
<tr name="5153" id="5153">
<td>5153</td><td>      8;</td></tr>
<tr name="5154" id="5154">
<td>5154</td><td></td></tr>
<tr name="5155" id="5155">
<td>5155</td><td><span class="pp">#ifndef</span> <a id="5155c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="5156" id="5156">
<td>5156</td><td></td></tr>
<tr name="5157" id="5157">
<td>5157</td><td>      <a id="5157c7" class="tk">vuint32_t</a> <a id="5157c17" class="tk">PLL1ON</a><a id="5157c23" class="tk">:</a>1;              <span class="ct">/* Secondary system clock source [8..0] control */</span></td></tr>
<tr name="5158" id="5158">
<td>5158</td><td></td></tr>
<tr name="5159" id="5159">
<td>5159</td><td><span class="pp">#else</span></td></tr>
<tr name="5160" id="5160">
<td>5160</td><td></td></tr>
<tr name="5161" id="5161">
<td>5161</td><td>      <a id="5161c7" class="tk">vuint32_t</a> <a id="5161c17" class="tk">PLL2ON</a><a id="5161c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5162" id="5162">
<td>5162</td><td></td></tr>
<tr name="5163" id="5163">
<td>5163</td><td><span class="pp">#endif</span></td></tr>
<tr name="5164" id="5164">
<td>5164</td><td></td></tr>
<tr name="5165" id="5165">
<td>5165</td><td><span class="pp">#ifndef</span> <a id="5165c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="5166" id="5166">
<td>5166</td><td></td></tr>
<tr name="5167" id="5167">
<td>5167</td><td>      <a id="5167c7" class="tk">vuint32_t</a> <a id="5167c17" class="tk">PLL0ON</a><a id="5167c23" class="tk">:</a>1;              <span class="ct">/* System PLL control */</span></td></tr>
<tr name="5168" id="5168">
<td>5168</td><td></td></tr>
<tr name="5169" id="5169">
<td>5169</td><td><span class="pp">#else</span></td></tr>
<tr name="5170" id="5170">
<td>5170</td><td></td></tr>
<tr name="5171" id="5171">
<td>5171</td><td>      <a id="5171c7" class="tk">vuint32_t</a> <a id="5171c17" class="tk">PLL1ON</a><a id="5171c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5172" id="5172">
<td>5172</td><td></td></tr>
<tr name="5173" id="5173">
<td>5173</td><td><span class="pp">#endif</span></td></tr>
<tr name="5174" id="5174">
<td>5174</td><td></td></tr>
<tr name="5175" id="5175">
<td>5175</td><td><span class="pp">#ifndef</span> <a id="5175c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="5176" id="5176">
<td>5176</td><td></td></tr>
<tr name="5177" id="5177">
<td>5177</td><td>      <a id="5177c7" class="tk">vuint32_t</a> <a id="5177c17" class="tk">XOSCON</a><a id="5177c23" class="tk">:</a>1;              <span class="ct">/* System crystal oscillator control */</span></td></tr>
<tr name="5178" id="5178">
<td>5178</td><td></td></tr>
<tr name="5179" id="5179">
<td>5179</td><td><span class="pp">#else</span></td></tr>
<tr name="5180" id="5180">
<td>5180</td><td></td></tr>
<tr name="5181" id="5181">
<td>5181</td><td>      <a id="5181c7" class="tk">vuint32_t</a> <a id="5181c17" class="tk">XOSC0ON</a><a id="5181c24" class="tk">:</a>1;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5182" id="5182">
<td>5182</td><td></td></tr>
<tr name="5183" id="5183">
<td>5183</td><td><span class="pp">#endif</span></td></tr>
<tr name="5184" id="5184">
<td>5184</td><td></td></tr>
<tr name="5185" id="5185">
<td>5185</td><td><span class="pp">#ifndef</span> <a id="5185c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="5186" id="5186">
<td>5186</td><td></td></tr>
<tr name="5187" id="5187">
<td>5187</td><td>      <a id="5187c7" class="tk">vuint32_t</a> <a id="5187c17" class="tk">IRCOSCON</a><a id="5187c25" class="tk">:</a>1;            <span class="ct">/* System RC oscillator control */</span></td></tr>
<tr name="5188" id="5188">
<td>5188</td><td></td></tr>
<tr name="5189" id="5189">
<td>5189</td><td><span class="pp">#else</span></td></tr>
<tr name="5190" id="5190">
<td>5190</td><td></td></tr>
<tr name="5191" id="5191">
<td>5191</td><td>      <a id="5191c7" class="tk">vuint32_t</a> <a id="5191c17" class="tk">IRCON</a><a id="5191c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5192" id="5192">
<td>5192</td><td></td></tr>
<tr name="5193" id="5193">
<td>5193</td><td><span class="pp">#endif</span></td></tr>
<tr name="5194" id="5194">
<td>5194</td><td></td></tr>
<tr name="5195" id="5195">
<td>5195</td><td>      <a id="5195c7" class="tk">vuint32_t</a> <a id="5195c17" class="tk">SYSCLK</a><a id="5195c23" class="tk">:</a>4;              <span class="ct">/* System clock switch control */</span></td></tr>
<tr name="5196" id="5196">
<td>5196</td><td>    <span class="br">}</span> <a id="5196c7" class="tk">B</a>;</td></tr>
<tr name="5197" id="5197">
<td>5197</td><td>  <span class="br">}</span> <a id="5197c5" class="tk">ME_SAFE_MC_32B_tag</a>;</td></tr>
<tr name="5198" id="5198">
<td>5198</td><td></td></tr>
<tr name="5199" id="5199">
<td>5199</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ME_DRUN_MC - DRUN Mode Configuration Register */</span></td></tr>
<tr name="5200" id="5200">
<td>5200</td><td>    <a id="5200c5" class="tk">vuint32_t</a> <a id="5200c15" class="tk">R</a>;</td></tr>
<tr name="5201" id="5201">
<td>5201</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="5202" id="5202">
<td>5202</td><td>     <a id="5202c6" class="tk">vuint32_t</a><a id="5202c15" class="tk">:</a></td></tr>
<tr name="5203" id="5203">
<td>5203</td><td>      8;</td></tr>
<tr name="5204" id="5204">
<td>5204</td><td>      <a id="5204c7" class="tk">vuint32_t</a> <a id="5204c17" class="tk">PDO</a><a id="5204c20" class="tk">:</a>1;                 <span class="ct">/* IOs output power-down control */</span></td></tr>
<tr name="5205" id="5205">
<td>5205</td><td>     <a id="5205c6" class="tk">vuint32_t</a><a id="5205c15" class="tk">:</a></td></tr>
<tr name="5206" id="5206">
<td>5206</td><td>      2;</td></tr>
<tr name="5207" id="5207">
<td>5207</td><td>      <a id="5207c7" class="tk">vuint32_t</a> <a id="5207c17" class="tk">MVRON</a><a id="5207c22" class="tk">:</a>1;               <span class="ct">/* Main voltage regulator control */</span></td></tr>
<tr name="5208" id="5208">
<td>5208</td><td>     <a id="5208c6" class="tk">vuint32_t</a><a id="5208c15" class="tk">:</a></td></tr>
<tr name="5209" id="5209">
<td>5209</td><td>      2;</td></tr>
<tr name="5210" id="5210">
<td>5210</td><td>      <a id="5210c7" class="tk">vuint32_t</a> <a id="5210c17" class="tk">FLAON</a><a id="5210c22" class="tk">:</a>2;               <span class="ct">/* Flash power-down control */</span></td></tr>
<tr name="5211" id="5211">
<td>5211</td><td>     <a id="5211c6" class="tk">vuint32_t</a><a id="5211c15" class="tk">:</a></td></tr>
<tr name="5212" id="5212">
<td>5212</td><td>      8;</td></tr>
<tr name="5213" id="5213">
<td>5213</td><td></td></tr>
<tr name="5214" id="5214">
<td>5214</td><td><span class="pp">#ifndef</span> <a id="5214c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="5215" id="5215">
<td>5215</td><td></td></tr>
<tr name="5216" id="5216">
<td>5216</td><td>      <a id="5216c7" class="tk">vuint32_t</a> <a id="5216c17" class="tk">PLL1ON</a><a id="5216c23" class="tk">:</a>1;              <span class="ct">/* Secondary system clock source [8..0] control */</span></td></tr>
<tr name="5217" id="5217">
<td>5217</td><td></td></tr>
<tr name="5218" id="5218">
<td>5218</td><td><span class="pp">#else</span></td></tr>
<tr name="5219" id="5219">
<td>5219</td><td></td></tr>
<tr name="5220" id="5220">
<td>5220</td><td>      <a id="5220c7" class="tk">vuint32_t</a> <a id="5220c17" class="tk">PLL2ON</a><a id="5220c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5221" id="5221">
<td>5221</td><td></td></tr>
<tr name="5222" id="5222">
<td>5222</td><td><span class="pp">#endif</span></td></tr>
<tr name="5223" id="5223">
<td>5223</td><td></td></tr>
<tr name="5224" id="5224">
<td>5224</td><td><span class="pp">#ifndef</span> <a id="5224c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="5225" id="5225">
<td>5225</td><td></td></tr>
<tr name="5226" id="5226">
<td>5226</td><td>      <a id="5226c7" class="tk">vuint32_t</a> <a id="5226c17" class="tk">PLL0ON</a><a id="5226c23" class="tk">:</a>1;              <span class="ct">/* System PLL control */</span></td></tr>
<tr name="5227" id="5227">
<td>5227</td><td></td></tr>
<tr name="5228" id="5228">
<td>5228</td><td><span class="pp">#else</span></td></tr>
<tr name="5229" id="5229">
<td>5229</td><td></td></tr>
<tr name="5230" id="5230">
<td>5230</td><td>      <a id="5230c7" class="tk">vuint32_t</a> <a id="5230c17" class="tk">PLL1ON</a><a id="5230c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5231" id="5231">
<td>5231</td><td></td></tr>
<tr name="5232" id="5232">
<td>5232</td><td><span class="pp">#endif</span></td></tr>
<tr name="5233" id="5233">
<td>5233</td><td></td></tr>
<tr name="5234" id="5234">
<td>5234</td><td><span class="pp">#ifndef</span> <a id="5234c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="5235" id="5235">
<td>5235</td><td></td></tr>
<tr name="5236" id="5236">
<td>5236</td><td>      <a id="5236c7" class="tk">vuint32_t</a> <a id="5236c17" class="tk">XOSCON</a><a id="5236c23" class="tk">:</a>1;              <span class="ct">/* System crystal oscillator control */</span></td></tr>
<tr name="5237" id="5237">
<td>5237</td><td></td></tr>
<tr name="5238" id="5238">
<td>5238</td><td><span class="pp">#else</span></td></tr>
<tr name="5239" id="5239">
<td>5239</td><td></td></tr>
<tr name="5240" id="5240">
<td>5240</td><td>      <a id="5240c7" class="tk">vuint32_t</a> <a id="5240c17" class="tk">XOSC0ON</a><a id="5240c24" class="tk">:</a>1;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5241" id="5241">
<td>5241</td><td></td></tr>
<tr name="5242" id="5242">
<td>5242</td><td><span class="pp">#endif</span></td></tr>
<tr name="5243" id="5243">
<td>5243</td><td></td></tr>
<tr name="5244" id="5244">
<td>5244</td><td><span class="pp">#ifndef</span> <a id="5244c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="5245" id="5245">
<td>5245</td><td></td></tr>
<tr name="5246" id="5246">
<td>5246</td><td>      <a id="5246c7" class="tk">vuint32_t</a> <a id="5246c17" class="tk">IRCOSCON</a><a id="5246c25" class="tk">:</a>1;            <span class="ct">/* System RC oscillator control */</span></td></tr>
<tr name="5247" id="5247">
<td>5247</td><td></td></tr>
<tr name="5248" id="5248">
<td>5248</td><td><span class="pp">#else</span></td></tr>
<tr name="5249" id="5249">
<td>5249</td><td></td></tr>
<tr name="5250" id="5250">
<td>5250</td><td>      <a id="5250c7" class="tk">vuint32_t</a> <a id="5250c17" class="tk">IRCON</a><a id="5250c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5251" id="5251">
<td>5251</td><td></td></tr>
<tr name="5252" id="5252">
<td>5252</td><td><span class="pp">#endif</span></td></tr>
<tr name="5253" id="5253">
<td>5253</td><td></td></tr>
<tr name="5254" id="5254">
<td>5254</td><td>      <a id="5254c7" class="tk">vuint32_t</a> <a id="5254c17" class="tk">SYSCLK</a><a id="5254c23" class="tk">:</a>4;              <span class="ct">/* System clock switch control */</span></td></tr>
<tr name="5255" id="5255">
<td>5255</td><td>    <span class="br">}</span> <a id="5255c7" class="tk">B</a>;</td></tr>
<tr name="5256" id="5256">
<td>5256</td><td>  <span class="br">}</span> <a id="5256c5" class="tk">ME_DRUN_MC_32B_tag</a>;</td></tr>
<tr name="5257" id="5257">
<td>5257</td><td></td></tr>
<tr name="5258" id="5258">
<td>5258</td><td>  <span class="ct">/* Register layout for all registers RUN_MC ... */</span></td></tr>
<tr name="5259" id="5259">
<td>5259</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ME_RUN[0..3]_MC - RUN[0..3] Mode Configuration Registers */</span></td></tr>
<tr name="5260" id="5260">
<td>5260</td><td>    <a id="5260c5" class="tk">vuint32_t</a> <a id="5260c15" class="tk">R</a>;</td></tr>
<tr name="5261" id="5261">
<td>5261</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="5262" id="5262">
<td>5262</td><td>     <a id="5262c6" class="tk">vuint32_t</a><a id="5262c15" class="tk">:</a></td></tr>
<tr name="5263" id="5263">
<td>5263</td><td>      8;</td></tr>
<tr name="5264" id="5264">
<td>5264</td><td>      <a id="5264c7" class="tk">vuint32_t</a> <a id="5264c17" class="tk">PDO</a><a id="5264c20" class="tk">:</a>1;                 <span class="ct">/* IOs output power-down control */</span></td></tr>
<tr name="5265" id="5265">
<td>5265</td><td>     <a id="5265c6" class="tk">vuint32_t</a><a id="5265c15" class="tk">:</a></td></tr>
<tr name="5266" id="5266">
<td>5266</td><td>      2;</td></tr>
<tr name="5267" id="5267">
<td>5267</td><td>      <a id="5267c7" class="tk">vuint32_t</a> <a id="5267c17" class="tk">MVRON</a><a id="5267c22" class="tk">:</a>1;               <span class="ct">/* Main voltage regulator control */</span></td></tr>
<tr name="5268" id="5268">
<td>5268</td><td>     <a id="5268c6" class="tk">vuint32_t</a><a id="5268c15" class="tk">:</a></td></tr>
<tr name="5269" id="5269">
<td>5269</td><td>      2;</td></tr>
<tr name="5270" id="5270">
<td>5270</td><td>      <a id="5270c7" class="tk">vuint32_t</a> <a id="5270c17" class="tk">FLAON</a><a id="5270c22" class="tk">:</a>2;               <span class="ct">/* Flash power-down control */</span></td></tr>
<tr name="5271" id="5271">
<td>5271</td><td>     <a id="5271c6" class="tk">vuint32_t</a><a id="5271c15" class="tk">:</a></td></tr>
<tr name="5272" id="5272">
<td>5272</td><td>      8;</td></tr>
<tr name="5273" id="5273">
<td>5273</td><td></td></tr>
<tr name="5274" id="5274">
<td>5274</td><td><span class="pp">#ifndef</span> <a id="5274c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="5275" id="5275">
<td>5275</td><td></td></tr>
<tr name="5276" id="5276">
<td>5276</td><td>      <a id="5276c7" class="tk">vuint32_t</a> <a id="5276c17" class="tk">PLL1ON</a><a id="5276c23" class="tk">:</a>1;              <span class="ct">/* Secondary system clock source [8..0] control */</span></td></tr>
<tr name="5277" id="5277">
<td>5277</td><td></td></tr>
<tr name="5278" id="5278">
<td>5278</td><td><span class="pp">#else</span></td></tr>
<tr name="5279" id="5279">
<td>5279</td><td></td></tr>
<tr name="5280" id="5280">
<td>5280</td><td>      <a id="5280c7" class="tk">vuint32_t</a> <a id="5280c17" class="tk">PLL2ON</a><a id="5280c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5281" id="5281">
<td>5281</td><td></td></tr>
<tr name="5282" id="5282">
<td>5282</td><td><span class="pp">#endif</span></td></tr>
<tr name="5283" id="5283">
<td>5283</td><td></td></tr>
<tr name="5284" id="5284">
<td>5284</td><td><span class="pp">#ifndef</span> <a id="5284c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="5285" id="5285">
<td>5285</td><td></td></tr>
<tr name="5286" id="5286">
<td>5286</td><td>      <a id="5286c7" class="tk">vuint32_t</a> <a id="5286c17" class="tk">PLL0ON</a><a id="5286c23" class="tk">:</a>1;              <span class="ct">/* System PLL control */</span></td></tr>
<tr name="5287" id="5287">
<td>5287</td><td></td></tr>
<tr name="5288" id="5288">
<td>5288</td><td><span class="pp">#else</span></td></tr>
<tr name="5289" id="5289">
<td>5289</td><td></td></tr>
<tr name="5290" id="5290">
<td>5290</td><td>      <a id="5290c7" class="tk">vuint32_t</a> <a id="5290c17" class="tk">PLL1ON</a><a id="5290c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5291" id="5291">
<td>5291</td><td></td></tr>
<tr name="5292" id="5292">
<td>5292</td><td><span class="pp">#endif</span></td></tr>
<tr name="5293" id="5293">
<td>5293</td><td></td></tr>
<tr name="5294" id="5294">
<td>5294</td><td><span class="pp">#ifndef</span> <a id="5294c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="5295" id="5295">
<td>5295</td><td></td></tr>
<tr name="5296" id="5296">
<td>5296</td><td>      <a id="5296c7" class="tk">vuint32_t</a> <a id="5296c17" class="tk">XOSCON</a><a id="5296c23" class="tk">:</a>1;              <span class="ct">/* System crystal oscillator control */</span></td></tr>
<tr name="5297" id="5297">
<td>5297</td><td></td></tr>
<tr name="5298" id="5298">
<td>5298</td><td><span class="pp">#else</span></td></tr>
<tr name="5299" id="5299">
<td>5299</td><td></td></tr>
<tr name="5300" id="5300">
<td>5300</td><td>      <a id="5300c7" class="tk">vuint32_t</a> <a id="5300c17" class="tk">XOSC0ON</a><a id="5300c24" class="tk">:</a>1;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5301" id="5301">
<td>5301</td><td></td></tr>
<tr name="5302" id="5302">
<td>5302</td><td><span class="pp">#endif</span></td></tr>
<tr name="5303" id="5303">
<td>5303</td><td></td></tr>
<tr name="5304" id="5304">
<td>5304</td><td><span class="pp">#ifndef</span> <a id="5304c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="5305" id="5305">
<td>5305</td><td></td></tr>
<tr name="5306" id="5306">
<td>5306</td><td>      <a id="5306c7" class="tk">vuint32_t</a> <a id="5306c17" class="tk">IRCOSCON</a><a id="5306c25" class="tk">:</a>1;            <span class="ct">/* System RC oscillator control */</span></td></tr>
<tr name="5307" id="5307">
<td>5307</td><td></td></tr>
<tr name="5308" id="5308">
<td>5308</td><td><span class="pp">#else</span></td></tr>
<tr name="5309" id="5309">
<td>5309</td><td></td></tr>
<tr name="5310" id="5310">
<td>5310</td><td>      <a id="5310c7" class="tk">vuint32_t</a> <a id="5310c17" class="tk">IRCON</a><a id="5310c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5311" id="5311">
<td>5311</td><td></td></tr>
<tr name="5312" id="5312">
<td>5312</td><td><span class="pp">#endif</span></td></tr>
<tr name="5313" id="5313">
<td>5313</td><td></td></tr>
<tr name="5314" id="5314">
<td>5314</td><td>      <a id="5314c7" class="tk">vuint32_t</a> <a id="5314c17" class="tk">SYSCLK</a><a id="5314c23" class="tk">:</a>4;              <span class="ct">/* System clock switch control */</span></td></tr>
<tr name="5315" id="5315">
<td>5315</td><td>    <span class="br">}</span> <a id="5315c7" class="tk">B</a>;</td></tr>
<tr name="5316" id="5316">
<td>5316</td><td>  <span class="br">}</span> <a id="5316c5" class="tk">ME_RUN_MC_32B_tag</a>;</td></tr>
<tr name="5317" id="5317">
<td>5317</td><td></td></tr>
<tr name="5318" id="5318">
<td>5318</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ME_HALT0_MC - HALT0 Mode Configuration Register */</span></td></tr>
<tr name="5319" id="5319">
<td>5319</td><td>    <a id="5319c5" class="tk">vuint32_t</a> <a id="5319c15" class="tk">R</a>;</td></tr>
<tr name="5320" id="5320">
<td>5320</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="5321" id="5321">
<td>5321</td><td>     <a id="5321c6" class="tk">vuint32_t</a><a id="5321c15" class="tk">:</a></td></tr>
<tr name="5322" id="5322">
<td>5322</td><td>      8;</td></tr>
<tr name="5323" id="5323">
<td>5323</td><td>      <a id="5323c7" class="tk">vuint32_t</a> <a id="5323c17" class="tk">PDO</a><a id="5323c20" class="tk">:</a>1;                 <span class="ct">/* IOs output power-down control */</span></td></tr>
<tr name="5324" id="5324">
<td>5324</td><td>     <a id="5324c6" class="tk">vuint32_t</a><a id="5324c15" class="tk">:</a></td></tr>
<tr name="5325" id="5325">
<td>5325</td><td>      2;</td></tr>
<tr name="5326" id="5326">
<td>5326</td><td>      <a id="5326c7" class="tk">vuint32_t</a> <a id="5326c17" class="tk">MVRON</a><a id="5326c22" class="tk">:</a>1;               <span class="ct">/* Main voltage regulator control */</span></td></tr>
<tr name="5327" id="5327">
<td>5327</td><td>     <a id="5327c6" class="tk">vuint32_t</a><a id="5327c15" class="tk">:</a></td></tr>
<tr name="5328" id="5328">
<td>5328</td><td>      2;</td></tr>
<tr name="5329" id="5329">
<td>5329</td><td>      <a id="5329c7" class="tk">vuint32_t</a> <a id="5329c17" class="tk">FLAON</a><a id="5329c22" class="tk">:</a>2;               <span class="ct">/* Flash power-down control */</span></td></tr>
<tr name="5330" id="5330">
<td>5330</td><td>     <a id="5330c6" class="tk">vuint32_t</a><a id="5330c15" class="tk">:</a></td></tr>
<tr name="5331" id="5331">
<td>5331</td><td>      8;</td></tr>
<tr name="5332" id="5332">
<td>5332</td><td></td></tr>
<tr name="5333" id="5333">
<td>5333</td><td><span class="pp">#ifndef</span> <a id="5333c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="5334" id="5334">
<td>5334</td><td></td></tr>
<tr name="5335" id="5335">
<td>5335</td><td>      <a id="5335c7" class="tk">vuint32_t</a> <a id="5335c17" class="tk">PLL1ON</a><a id="5335c23" class="tk">:</a>1;              <span class="ct">/* Secondary system clock source [8..0] control */</span></td></tr>
<tr name="5336" id="5336">
<td>5336</td><td></td></tr>
<tr name="5337" id="5337">
<td>5337</td><td><span class="pp">#else</span></td></tr>
<tr name="5338" id="5338">
<td>5338</td><td></td></tr>
<tr name="5339" id="5339">
<td>5339</td><td>      <a id="5339c7" class="tk">vuint32_t</a> <a id="5339c17" class="tk">PLL2ON</a><a id="5339c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5340" id="5340">
<td>5340</td><td></td></tr>
<tr name="5341" id="5341">
<td>5341</td><td><span class="pp">#endif</span></td></tr>
<tr name="5342" id="5342">
<td>5342</td><td></td></tr>
<tr name="5343" id="5343">
<td>5343</td><td><span class="pp">#ifndef</span> <a id="5343c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="5344" id="5344">
<td>5344</td><td></td></tr>
<tr name="5345" id="5345">
<td>5345</td><td>      <a id="5345c7" class="tk">vuint32_t</a> <a id="5345c17" class="tk">PLL0ON</a><a id="5345c23" class="tk">:</a>1;              <span class="ct">/* System PLL control */</span></td></tr>
<tr name="5346" id="5346">
<td>5346</td><td></td></tr>
<tr name="5347" id="5347">
<td>5347</td><td><span class="pp">#else</span></td></tr>
<tr name="5348" id="5348">
<td>5348</td><td></td></tr>
<tr name="5349" id="5349">
<td>5349</td><td>      <a id="5349c7" class="tk">vuint32_t</a> <a id="5349c17" class="tk">PLL1ON</a><a id="5349c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5350" id="5350">
<td>5350</td><td></td></tr>
<tr name="5351" id="5351">
<td>5351</td><td><span class="pp">#endif</span></td></tr>
<tr name="5352" id="5352">
<td>5352</td><td></td></tr>
<tr name="5353" id="5353">
<td>5353</td><td><span class="pp">#ifndef</span> <a id="5353c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="5354" id="5354">
<td>5354</td><td></td></tr>
<tr name="5355" id="5355">
<td>5355</td><td>      <a id="5355c7" class="tk">vuint32_t</a> <a id="5355c17" class="tk">XOSCON</a><a id="5355c23" class="tk">:</a>1;              <span class="ct">/* System crystal oscillator control */</span></td></tr>
<tr name="5356" id="5356">
<td>5356</td><td></td></tr>
<tr name="5357" id="5357">
<td>5357</td><td><span class="pp">#else</span></td></tr>
<tr name="5358" id="5358">
<td>5358</td><td></td></tr>
<tr name="5359" id="5359">
<td>5359</td><td>      <a id="5359c7" class="tk">vuint32_t</a> <a id="5359c17" class="tk">XOSC0ON</a><a id="5359c24" class="tk">:</a>1;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5360" id="5360">
<td>5360</td><td></td></tr>
<tr name="5361" id="5361">
<td>5361</td><td><span class="pp">#endif</span></td></tr>
<tr name="5362" id="5362">
<td>5362</td><td></td></tr>
<tr name="5363" id="5363">
<td>5363</td><td><span class="pp">#ifndef</span> <a id="5363c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="5364" id="5364">
<td>5364</td><td></td></tr>
<tr name="5365" id="5365">
<td>5365</td><td>      <a id="5365c7" class="tk">vuint32_t</a> <a id="5365c17" class="tk">IRCOSCON</a><a id="5365c25" class="tk">:</a>1;            <span class="ct">/* System RC oscillator control */</span></td></tr>
<tr name="5366" id="5366">
<td>5366</td><td></td></tr>
<tr name="5367" id="5367">
<td>5367</td><td><span class="pp">#else</span></td></tr>
<tr name="5368" id="5368">
<td>5368</td><td></td></tr>
<tr name="5369" id="5369">
<td>5369</td><td>      <a id="5369c7" class="tk">vuint32_t</a> <a id="5369c17" class="tk">IRCON</a><a id="5369c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5370" id="5370">
<td>5370</td><td></td></tr>
<tr name="5371" id="5371">
<td>5371</td><td><span class="pp">#endif</span></td></tr>
<tr name="5372" id="5372">
<td>5372</td><td></td></tr>
<tr name="5373" id="5373">
<td>5373</td><td>      <a id="5373c7" class="tk">vuint32_t</a> <a id="5373c17" class="tk">SYSCLK</a><a id="5373c23" class="tk">:</a>4;              <span class="ct">/* System clock switch control */</span></td></tr>
<tr name="5374" id="5374">
<td>5374</td><td>    <span class="br">}</span> <a id="5374c7" class="tk">B</a>;</td></tr>
<tr name="5375" id="5375">
<td>5375</td><td>  <span class="br">}</span> <a id="5375c5" class="tk">ME_HALT0_MC_32B_tag</a>;</td></tr>
<tr name="5376" id="5376">
<td>5376</td><td></td></tr>
<tr name="5377" id="5377">
<td>5377</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ME_STOP0_MC - STOP0 Mode Configration Register */</span></td></tr>
<tr name="5378" id="5378">
<td>5378</td><td>    <a id="5378c5" class="tk">vuint32_t</a> <a id="5378c15" class="tk">R</a>;</td></tr>
<tr name="5379" id="5379">
<td>5379</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="5380" id="5380">
<td>5380</td><td>     <a id="5380c6" class="tk">vuint32_t</a><a id="5380c15" class="tk">:</a></td></tr>
<tr name="5381" id="5381">
<td>5381</td><td>      8;</td></tr>
<tr name="5382" id="5382">
<td>5382</td><td>      <a id="5382c7" class="tk">vuint32_t</a> <a id="5382c17" class="tk">PDO</a><a id="5382c20" class="tk">:</a>1;                 <span class="ct">/* IOs output power-down control */</span></td></tr>
<tr name="5383" id="5383">
<td>5383</td><td>     <a id="5383c6" class="tk">vuint32_t</a><a id="5383c15" class="tk">:</a></td></tr>
<tr name="5384" id="5384">
<td>5384</td><td>      2;</td></tr>
<tr name="5385" id="5385">
<td>5385</td><td>      <a id="5385c7" class="tk">vuint32_t</a> <a id="5385c17" class="tk">MVRON</a><a id="5385c22" class="tk">:</a>1;               <span class="ct">/* Main voltage regulator control */</span></td></tr>
<tr name="5386" id="5386">
<td>5386</td><td>     <a id="5386c6" class="tk">vuint32_t</a><a id="5386c15" class="tk">:</a></td></tr>
<tr name="5387" id="5387">
<td>5387</td><td>      2;</td></tr>
<tr name="5388" id="5388">
<td>5388</td><td>      <a id="5388c7" class="tk">vuint32_t</a> <a id="5388c17" class="tk">FLAON</a><a id="5388c22" class="tk">:</a>2;               <span class="ct">/* Flash power-down control */</span></td></tr>
<tr name="5389" id="5389">
<td>5389</td><td>     <a id="5389c6" class="tk">vuint32_t</a><a id="5389c15" class="tk">:</a></td></tr>
<tr name="5390" id="5390">
<td>5390</td><td>      8;</td></tr>
<tr name="5391" id="5391">
<td>5391</td><td></td></tr>
<tr name="5392" id="5392">
<td>5392</td><td><span class="pp">#ifndef</span> <a id="5392c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="5393" id="5393">
<td>5393</td><td></td></tr>
<tr name="5394" id="5394">
<td>5394</td><td>      <a id="5394c7" class="tk">vuint32_t</a> <a id="5394c17" class="tk">PLL1ON</a><a id="5394c23" class="tk">:</a>1;              <span class="ct">/* Secondary system clock source [8..0] control */</span></td></tr>
<tr name="5395" id="5395">
<td>5395</td><td></td></tr>
<tr name="5396" id="5396">
<td>5396</td><td><span class="pp">#else</span></td></tr>
<tr name="5397" id="5397">
<td>5397</td><td></td></tr>
<tr name="5398" id="5398">
<td>5398</td><td>      <a id="5398c7" class="tk">vuint32_t</a> <a id="5398c17" class="tk">PLL2ON</a><a id="5398c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5399" id="5399">
<td>5399</td><td></td></tr>
<tr name="5400" id="5400">
<td>5400</td><td><span class="pp">#endif</span></td></tr>
<tr name="5401" id="5401">
<td>5401</td><td></td></tr>
<tr name="5402" id="5402">
<td>5402</td><td><span class="pp">#ifndef</span> <a id="5402c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="5403" id="5403">
<td>5403</td><td></td></tr>
<tr name="5404" id="5404">
<td>5404</td><td>      <a id="5404c7" class="tk">vuint32_t</a> <a id="5404c17" class="tk">PLL0ON</a><a id="5404c23" class="tk">:</a>1;              <span class="ct">/* System PLL control */</span></td></tr>
<tr name="5405" id="5405">
<td>5405</td><td></td></tr>
<tr name="5406" id="5406">
<td>5406</td><td><span class="pp">#else</span></td></tr>
<tr name="5407" id="5407">
<td>5407</td><td></td></tr>
<tr name="5408" id="5408">
<td>5408</td><td>      <a id="5408c7" class="tk">vuint32_t</a> <a id="5408c17" class="tk">PLL1ON</a><a id="5408c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5409" id="5409">
<td>5409</td><td></td></tr>
<tr name="5410" id="5410">
<td>5410</td><td><span class="pp">#endif</span></td></tr>
<tr name="5411" id="5411">
<td>5411</td><td></td></tr>
<tr name="5412" id="5412">
<td>5412</td><td><span class="pp">#ifndef</span> <a id="5412c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="5413" id="5413">
<td>5413</td><td></td></tr>
<tr name="5414" id="5414">
<td>5414</td><td>      <a id="5414c7" class="tk">vuint32_t</a> <a id="5414c17" class="tk">XOSCON</a><a id="5414c23" class="tk">:</a>1;              <span class="ct">/* System crystal oscillator control */</span></td></tr>
<tr name="5415" id="5415">
<td>5415</td><td></td></tr>
<tr name="5416" id="5416">
<td>5416</td><td><span class="pp">#else</span></td></tr>
<tr name="5417" id="5417">
<td>5417</td><td></td></tr>
<tr name="5418" id="5418">
<td>5418</td><td>      <a id="5418c7" class="tk">vuint32_t</a> <a id="5418c17" class="tk">XOSC0ON</a><a id="5418c24" class="tk">:</a>1;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5419" id="5419">
<td>5419</td><td></td></tr>
<tr name="5420" id="5420">
<td>5420</td><td><span class="pp">#endif</span></td></tr>
<tr name="5421" id="5421">
<td>5421</td><td></td></tr>
<tr name="5422" id="5422">
<td>5422</td><td><span class="pp">#ifndef</span> <a id="5422c9" class="tk">USE_FIELD_ALIASES_ME</a></td></tr>
<tr name="5423" id="5423">
<td>5423</td><td></td></tr>
<tr name="5424" id="5424">
<td>5424</td><td>      <a id="5424c7" class="tk">vuint32_t</a> <a id="5424c17" class="tk">IRCOSCON</a><a id="5424c25" class="tk">:</a>1;            <span class="ct">/* System RC oscillator control */</span></td></tr>
<tr name="5425" id="5425">
<td>5425</td><td></td></tr>
<tr name="5426" id="5426">
<td>5426</td><td><span class="pp">#else</span></td></tr>
<tr name="5427" id="5427">
<td>5427</td><td></td></tr>
<tr name="5428" id="5428">
<td>5428</td><td>      <a id="5428c7" class="tk">vuint32_t</a> <a id="5428c17" class="tk">IRCON</a><a id="5428c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5429" id="5429">
<td>5429</td><td></td></tr>
<tr name="5430" id="5430">
<td>5430</td><td><span class="pp">#endif</span></td></tr>
<tr name="5431" id="5431">
<td>5431</td><td></td></tr>
<tr name="5432" id="5432">
<td>5432</td><td>      <a id="5432c7" class="tk">vuint32_t</a> <a id="5432c17" class="tk">SYSCLK</a><a id="5432c23" class="tk">:</a>4;              <span class="ct">/* System clock switch control */</span></td></tr>
<tr name="5433" id="5433">
<td>5433</td><td>    <span class="br">}</span> <a id="5433c7" class="tk">B</a>;</td></tr>
<tr name="5434" id="5434">
<td>5434</td><td>  <span class="br">}</span> <a id="5434c5" class="tk">ME_STOP0_MC_32B_tag</a>;</td></tr>
<tr name="5435" id="5435">
<td>5435</td><td></td></tr>
<tr name="5436" id="5436">
<td>5436</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ME_PS0 - Peripheral Status Register 0 */</span></td></tr>
<tr name="5437" id="5437">
<td>5437</td><td>    <a id="5437c5" class="tk">vuint32_t</a> <a id="5437c15" class="tk">R</a>;</td></tr>
<tr name="5438" id="5438">
<td>5438</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="5439" id="5439">
<td>5439</td><td>     <a id="5439c6" class="tk">vuint32_t</a><a id="5439c15" class="tk">:</a></td></tr>
<tr name="5440" id="5440">
<td>5440</td><td>      7;</td></tr>
<tr name="5441" id="5441">
<td>5441</td><td>      <a id="5441c7" class="tk">vuint32_t</a> <a id="5441c17" class="tk">S_FLEXRAY</a><a id="5441c26" class="tk">:</a>1;           <span class="ct">/* FlexRay status */</span></td></tr>
<tr name="5442" id="5442">
<td>5442</td><td>     <a id="5442c6" class="tk">vuint32_t</a><a id="5442c15" class="tk">:</a></td></tr>
<tr name="5443" id="5443">
<td>5443</td><td>      6;</td></tr>
<tr name="5444" id="5444">
<td>5444</td><td>      <a id="5444c7" class="tk">vuint32_t</a> <a id="5444c17" class="tk">S_FLEXCAN1</a><a id="5444c27" class="tk">:</a>1;          <span class="ct">/* FlexCAN1 status */</span></td></tr>
<tr name="5445" id="5445">
<td>5445</td><td>      <a id="5445c7" class="tk">vuint32_t</a> <a id="5445c17" class="tk">S_FLEXCAN0</a><a id="5445c27" class="tk">:</a>1;          <span class="ct">/* FlexCAN0 status */</span></td></tr>
<tr name="5446" id="5446">
<td>5446</td><td>     <a id="5446c6" class="tk">vuint32_t</a><a id="5446c15" class="tk">:</a></td></tr>
<tr name="5447" id="5447">
<td>5447</td><td>      9;</td></tr>
<tr name="5448" id="5448">
<td>5448</td><td>      <a id="5448c7" class="tk">vuint32_t</a> <a id="5448c17" class="tk">S_DSPI2</a><a id="5448c24" class="tk">:</a>1;             <span class="ct">/* DSPI2 status */</span></td></tr>
<tr name="5449" id="5449">
<td>5449</td><td>      <a id="5449c7" class="tk">vuint32_t</a> <a id="5449c17" class="tk">S_DSPI1</a><a id="5449c24" class="tk">:</a>1;             <span class="ct">/* DSPI1 status */</span></td></tr>
<tr name="5450" id="5450">
<td>5450</td><td>      <a id="5450c7" class="tk">vuint32_t</a> <a id="5450c17" class="tk">S_DSPI0</a><a id="5450c24" class="tk">:</a>1;             <span class="ct">/* DSPI0 status */</span></td></tr>
<tr name="5451" id="5451">
<td>5451</td><td>     <a id="5451c6" class="tk">vuint32_t</a><a id="5451c15" class="tk">:</a></td></tr>
<tr name="5452" id="5452">
<td>5452</td><td>      4;</td></tr>
<tr name="5453" id="5453">
<td>5453</td><td>    <span class="br">}</span> <a id="5453c7" class="tk">B</a>;</td></tr>
<tr name="5454" id="5454">
<td>5454</td><td>  <span class="br">}</span> <a id="5454c5" class="tk">ME_PS0_32B_tag</a>;</td></tr>
<tr name="5455" id="5455">
<td>5455</td><td></td></tr>
<tr name="5456" id="5456">
<td>5456</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ME_PS1 - Peripheral Status Register 1 */</span></td></tr>
<tr name="5457" id="5457">
<td>5457</td><td>    <a id="5457c5" class="tk">vuint32_t</a> <a id="5457c15" class="tk">R</a>;</td></tr>
<tr name="5458" id="5458">
<td>5458</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="5459" id="5459">
<td>5459</td><td>     <a id="5459c6" class="tk">vuint32_t</a><a id="5459c15" class="tk">:</a></td></tr>
<tr name="5460" id="5460">
<td>5460</td><td>      1;</td></tr>
<tr name="5461" id="5461">
<td>5461</td><td>      <a id="5461c7" class="tk">vuint32_t</a> <a id="5461c17" class="tk">S_SWG</a><a id="5461c22" class="tk">:</a>1;               <span class="ct">/* SWG status */</span></td></tr>
<tr name="5462" id="5462">
<td>5462</td><td>     <a id="5462c6" class="tk">vuint32_t</a><a id="5462c15" class="tk">:</a></td></tr>
<tr name="5463" id="5463">
<td>5463</td><td>      3;</td></tr>
<tr name="5464" id="5464">
<td>5464</td><td>      <a id="5464c7" class="tk">vuint32_t</a> <a id="5464c17" class="tk">S_CRC</a><a id="5464c22" class="tk">:</a>1;               <span class="ct">/* CRC status */</span></td></tr>
<tr name="5465" id="5465">
<td>5465</td><td>     <a id="5465c6" class="tk">vuint32_t</a><a id="5465c15" class="tk">:</a></td></tr>
<tr name="5466" id="5466">
<td>5466</td><td>      8;</td></tr>
<tr name="5467" id="5467">
<td>5467</td><td>      <a id="5467c7" class="tk">vuint32_t</a> <a id="5467c17" class="tk">S_LIN_FLEX1</a><a id="5467c28" class="tk">:</a>1;         <span class="ct">/* LinFlex1 status */</span></td></tr>
<tr name="5468" id="5468">
<td>5468</td><td>      <a id="5468c7" class="tk">vuint32_t</a> <a id="5468c17" class="tk">S_LIN_FLEX0</a><a id="5468c28" class="tk">:</a>1;         <span class="ct">/* LinFlex0 status */</span></td></tr>
<tr name="5469" id="5469">
<td>5469</td><td>     <a id="5469c6" class="tk">vuint32_t</a><a id="5469c15" class="tk">:</a></td></tr>
<tr name="5470" id="5470">
<td>5470</td><td>      5;</td></tr>
<tr name="5471" id="5471">
<td>5471</td><td>      <a id="5471c7" class="tk">vuint32_t</a> <a id="5471c17" class="tk">S_FLEXPWM1</a><a id="5471c27" class="tk">:</a>1;          <span class="ct">/* FlexPWM1 status */</span></td></tr>
<tr name="5472" id="5472">
<td>5472</td><td>      <a id="5472c7" class="tk">vuint32_t</a> <a id="5472c17" class="tk">S_FLEXPWM0</a><a id="5472c27" class="tk">:</a>1;          <span class="ct">/* FlexPWM0 status */</span></td></tr>
<tr name="5473" id="5473">
<td>5473</td><td>      <a id="5473c7" class="tk">vuint32_t</a> <a id="5473c17" class="tk">S_ETIMER2</a><a id="5473c26" class="tk">:</a>1;           <span class="ct">/* eTimer2 status */</span></td></tr>
<tr name="5474" id="5474">
<td>5474</td><td>      <a id="5474c7" class="tk">vuint32_t</a> <a id="5474c17" class="tk">S_ETIMER1</a><a id="5474c26" class="tk">:</a>1;           <span class="ct">/* eTimer1 status */</span></td></tr>
<tr name="5475" id="5475">
<td>5475</td><td>      <a id="5475c7" class="tk">vuint32_t</a> <a id="5475c17" class="tk">S_ETIMER0</a><a id="5475c26" class="tk">:</a>1;           <span class="ct">/* eTimer0 status */</span></td></tr>
<tr name="5476" id="5476">
<td>5476</td><td>     <a id="5476c6" class="tk">vuint32_t</a><a id="5476c15" class="tk">:</a></td></tr>
<tr name="5477" id="5477">
<td>5477</td><td>      2;</td></tr>
<tr name="5478" id="5478">
<td>5478</td><td>      <a id="5478c7" class="tk">vuint32_t</a> <a id="5478c17" class="tk">S_CTU</a><a id="5478c22" class="tk">:</a>1;               <span class="ct">/* CTU status */</span></td></tr>
<tr name="5479" id="5479">
<td>5479</td><td>     <a id="5479c6" class="tk">vuint32_t</a><a id="5479c15" class="tk">:</a></td></tr>
<tr name="5480" id="5480">
<td>5480</td><td>      1;</td></tr>
<tr name="5481" id="5481">
<td>5481</td><td>      <a id="5481c7" class="tk">vuint32_t</a> <a id="5481c17" class="tk">S_ADC1</a><a id="5481c23" class="tk">:</a>1;              <span class="ct">/* ADC1 status */</span></td></tr>
<tr name="5482" id="5482">
<td>5482</td><td>      <a id="5482c7" class="tk">vuint32_t</a> <a id="5482c17" class="tk">S_ADC0</a><a id="5482c23" class="tk">:</a>1;              <span class="ct">/* ADC0 status */</span></td></tr>
<tr name="5483" id="5483">
<td>5483</td><td>    <span class="br">}</span> <a id="5483c7" class="tk">B</a>;</td></tr>
<tr name="5484" id="5484">
<td>5484</td><td>  <span class="br">}</span> <a id="5484c5" class="tk">ME_PS1_32B_tag</a>;</td></tr>
<tr name="5485" id="5485">
<td>5485</td><td></td></tr>
<tr name="5486" id="5486">
<td>5486</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ME_PS2 - Peripheral Status Register 2 */</span></td></tr>
<tr name="5487" id="5487">
<td>5487</td><td>    <a id="5487c5" class="tk">vuint32_t</a> <a id="5487c15" class="tk">R</a>;</td></tr>
<tr name="5488" id="5488">
<td>5488</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="5489" id="5489">
<td>5489</td><td>     <a id="5489c6" class="tk">vuint32_t</a><a id="5489c15" class="tk">:</a></td></tr>
<tr name="5490" id="5490">
<td>5490</td><td>      3;</td></tr>
<tr name="5491" id="5491">
<td>5491</td><td>      <a id="5491c7" class="tk">vuint32_t</a> <a id="5491c17" class="tk">S_PIT</a><a id="5491c22" class="tk">:</a>1;               <span class="ct">/* PIT status */</span></td></tr>
<tr name="5492" id="5492">
<td>5492</td><td>     <a id="5492c6" class="tk">vuint32_t</a><a id="5492c15" class="tk">:</a></td></tr>
<tr name="5493" id="5493">
<td>5493</td><td>      28;</td></tr>
<tr name="5494" id="5494">
<td>5494</td><td>    <span class="br">}</span> <a id="5494c7" class="tk">B</a>;</td></tr>
<tr name="5495" id="5495">
<td>5495</td><td>  <span class="br">}</span> <a id="5495c5" class="tk">ME_PS2_32B_tag</a>;</td></tr>
<tr name="5496" id="5496">
<td>5496</td><td></td></tr>
<tr name="5497" id="5497">
<td>5497</td><td>  <span class="ct">/* Register layout for all registers RUN_PC ... */</span></td></tr>
<tr name="5498" id="5498">
<td>5498</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ME_RUN_PC[0...7] - RUN Peripheral Configuration Registers */</span></td></tr>
<tr name="5499" id="5499">
<td>5499</td><td>    <a id="5499c5" class="tk">vuint32_t</a> <a id="5499c15" class="tk">R</a>;</td></tr>
<tr name="5500" id="5500">
<td>5500</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="5501" id="5501">
<td>5501</td><td>     <a id="5501c6" class="tk">vuint32_t</a><a id="5501c15" class="tk">:</a></td></tr>
<tr name="5502" id="5502">
<td>5502</td><td>      24;</td></tr>
<tr name="5503" id="5503">
<td>5503</td><td>      <a id="5503c7" class="tk">vuint32_t</a> <a id="5503c17" class="tk">RUN3</a><a id="5503c21" class="tk">:</a>1;                <span class="ct">/* Peripheral control during RUN3 */</span></td></tr>
<tr name="5504" id="5504">
<td>5504</td><td>      <a id="5504c7" class="tk">vuint32_t</a> <a id="5504c17" class="tk">RUN2</a><a id="5504c21" class="tk">:</a>1;                <span class="ct">/* Peripheral control during RUN2 */</span></td></tr>
<tr name="5505" id="5505">
<td>5505</td><td>      <a id="5505c7" class="tk">vuint32_t</a> <a id="5505c17" class="tk">RUN1</a><a id="5505c21" class="tk">:</a>1;                <span class="ct">/* Peripheral control during RUN1 */</span></td></tr>
<tr name="5506" id="5506">
<td>5506</td><td>      <a id="5506c7" class="tk">vuint32_t</a> <a id="5506c17" class="tk">RUN0</a><a id="5506c21" class="tk">:</a>1;                <span class="ct">/* Peripheral control during RUN0 */</span></td></tr>
<tr name="5507" id="5507">
<td>5507</td><td>      <a id="5507c7" class="tk">vuint32_t</a> <a id="5507c17" class="tk">DRUN</a><a id="5507c21" class="tk">:</a>1;                <span class="ct">/* Peripheral control during DRUN */</span></td></tr>
<tr name="5508" id="5508">
<td>5508</td><td>      <a id="5508c7" class="tk">vuint32_t</a> <a id="5508c17" class="tk">SAFE</a><a id="5508c21" class="tk">:</a>1;                <span class="ct">/* Peripheral control during SAFE */</span></td></tr>
<tr name="5509" id="5509">
<td>5509</td><td>      <a id="5509c7" class="tk">vuint32_t</a> <a id="5509c17" class="tk">TEST</a><a id="5509c21" class="tk">:</a>1;                <span class="ct">/* Peripheral control during TEST */</span></td></tr>
<tr name="5510" id="5510">
<td>5510</td><td>      <a id="5510c7" class="tk">vuint32_t</a> <a id="5510c17" class="tk">RESET</a><a id="5510c22" class="tk">:</a>1;               <span class="ct">/* Peripheral control during RESET */</span></td></tr>
<tr name="5511" id="5511">
<td>5511</td><td>    <span class="br">}</span> <a id="5511c7" class="tk">B</a>;</td></tr>
<tr name="5512" id="5512">
<td>5512</td><td>  <span class="br">}</span> <a id="5512c5" class="tk">ME_RUN_PC_32B_tag</a>;</td></tr>
<tr name="5513" id="5513">
<td>5513</td><td></td></tr>
<tr name="5514" id="5514">
<td>5514</td><td>  <span class="ct">/* Register layout for all registers LP_PC ... */</span></td></tr>
<tr name="5515" id="5515">
<td>5515</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ME_LP_PC[0...7] - Low Power Peripheral Configuration Registers */</span></td></tr>
<tr name="5516" id="5516">
<td>5516</td><td>    <a id="5516c5" class="tk">vuint32_t</a> <a id="5516c15" class="tk">R</a>;</td></tr>
<tr name="5517" id="5517">
<td>5517</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="5518" id="5518">
<td>5518</td><td>     <a id="5518c6" class="tk">vuint32_t</a><a id="5518c15" class="tk">:</a></td></tr>
<tr name="5519" id="5519">
<td>5519</td><td>      21;</td></tr>
<tr name="5520" id="5520">
<td>5520</td><td>      <a id="5520c7" class="tk">vuint32_t</a> <a id="5520c17" class="tk">STOP0</a><a id="5520c22" class="tk">:</a>1;               <span class="ct">/* Peripheral control during STOP0 */</span></td></tr>
<tr name="5521" id="5521">
<td>5521</td><td>     <a id="5521c6" class="tk">vuint32_t</a><a id="5521c15" class="tk">:</a></td></tr>
<tr name="5522" id="5522">
<td>5522</td><td>      1;</td></tr>
<tr name="5523" id="5523">
<td>5523</td><td>      <a id="5523c7" class="tk">vuint32_t</a> <a id="5523c17" class="tk">HALT0</a><a id="5523c22" class="tk">:</a>1;               <span class="ct">/* Peripheral control during HALT0 */</span></td></tr>
<tr name="5524" id="5524">
<td>5524</td><td>     <a id="5524c6" class="tk">vuint32_t</a><a id="5524c15" class="tk">:</a></td></tr>
<tr name="5525" id="5525">
<td>5525</td><td>      8;</td></tr>
<tr name="5526" id="5526">
<td>5526</td><td>    <span class="br">}</span> <a id="5526c7" class="tk">B</a>;</td></tr>
<tr name="5527" id="5527">
<td>5527</td><td>  <span class="br">}</span> <a id="5527c5" class="tk">ME_LP_PC_32B_tag</a>;</td></tr>
<tr name="5528" id="5528">
<td>5528</td><td></td></tr>
<tr name="5529" id="5529">
<td>5529</td><td>  <span class="ct">/* Register layout for all registers PCTL ... */</span></td></tr>
<tr name="5530" id="5530">
<td>5530</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ME_PCTL[0...143] - Peripheral Control Registers */</span></td></tr>
<tr name="5531" id="5531">
<td>5531</td><td>    <a id="5531c5" class="tk">vuint8_t</a> <a id="5531c14" class="tk">R</a>;</td></tr>
<tr name="5532" id="5532">
<td>5532</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="5533" id="5533">
<td>5533</td><td>     <a id="5533c6" class="tk">vuint8_t</a><a id="5533c14" class="tk">:</a></td></tr>
<tr name="5534" id="5534">
<td>5534</td><td>      1;</td></tr>
<tr name="5535" id="5535">
<td>5535</td><td>      <a id="5535c7" class="tk">vuint8_t</a> <a id="5535c16" class="tk">DBG_F</a><a id="5535c21" class="tk">:</a>1;                <span class="ct">/* Peripheral control in debug mode */</span></td></tr>
<tr name="5536" id="5536">
<td>5536</td><td>      <a id="5536c7" class="tk">vuint8_t</a> <a id="5536c16" class="tk">LP_CFG</a><a id="5536c22" class="tk">:</a>3;               <span class="ct">/* Peripheral configuration select for non-RUN modes */</span></td></tr>
<tr name="5537" id="5537">
<td>5537</td><td>      <a id="5537c7" class="tk">vuint8_t</a> <a id="5537c16" class="tk">RUN_CFG</a><a id="5537c23" class="tk">:</a>3;              <span class="ct">/* Peripheral configuration select for RUN modes */</span></td></tr>
<tr name="5538" id="5538">
<td>5538</td><td>    <span class="br">}</span> <a id="5538c7" class="tk">B</a>;</td></tr>
<tr name="5539" id="5539">
<td>5539</td><td>  <span class="br">}</span> <a id="5539c5" class="tk">ME_PCTL_8B_tag</a>;</td></tr>
<tr name="5540" id="5540">
<td>5540</td><td></td></tr>
<tr name="5541" id="5541">
<td>5541</td><td>  <span class="ct">/* Register layout for generated register(s) PS... */</span></td></tr>
<tr name="5542" id="5542">
<td>5542</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/*  */</span></td></tr>
<tr name="5543" id="5543">
<td>5543</td><td>    <a id="5543c5" class="tk">vuint32_t</a> <a id="5543c15" class="tk">R</a>;</td></tr>
<tr name="5544" id="5544">
<td>5544</td><td>  <span class="br">}</span> <a id="5544c5" class="tk">ME_PS_32B_tag</a>;</td></tr>
<tr name="5545" id="5545">
<td>5545</td><td></td></tr>
<tr name="5546" id="5546">
<td>5546</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="5546c18" class="tk">ME_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="5547" id="5547">
<td>5547</td><td>    <span class="ct">/* ME_GS - Global Status Register */</span></td></tr>
<tr name="5548" id="5548">
<td>5548</td><td>    <a id="5548c5" class="tk">ME_GS_32B_tag</a> <a id="5548c19" class="tk">GS</a>;                  <span class="ct">/* offset: 0x0000 size: 32 bit */</span></td></tr>
<tr name="5549" id="5549">
<td>5549</td><td></td></tr>
<tr name="5550" id="5550">
<td>5550</td><td>    <span class="ct">/* ME_MCTL - Mode Control Register */</span></td></tr>
<tr name="5551" id="5551">
<td>5551</td><td>    <a id="5551c5" class="tk">ME_MCTL_32B_tag</a> <a id="5551c21" class="tk">MCTL</a>;              <span class="ct">/* offset: 0x0004 size: 32 bit */</span></td></tr>
<tr name="5552" id="5552">
<td>5552</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="5553" id="5553">
<td>5553</td><td>      <span class="ct">/* ME_MEN - Mode Enable Register */</span></td></tr>
<tr name="5554" id="5554">
<td>5554</td><td>      <a id="5554c7" class="tk">ME_MEN_32B_tag</a> <a id="5554c22" class="tk">MEN</a>;              <span class="ct">/* offset: 0x0008 size: 32 bit */</span></td></tr>
<tr name="5555" id="5555">
<td>5555</td><td>      <a id="5555c7" class="tk">ME_MEN_32B_tag</a> <a id="5555c22" class="tk">MER</a>;              <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="5556" id="5556">
<td>5556</td><td>    <span class="br">}</span>;</td></tr>
<tr name="5557" id="5557">
<td>5557</td><td></td></tr>
<tr name="5558" id="5558">
<td>5558</td><td>    <span class="ct">/* ME_IS - Interrupt Status Register */</span></td></tr>
<tr name="5559" id="5559">
<td>5559</td><td>    <a id="5559c5" class="tk">ME_IS_32B_tag</a> <a id="5559c19" class="tk">IS</a>;                  <span class="ct">/* offset: 0x000C size: 32 bit */</span></td></tr>
<tr name="5560" id="5560">
<td>5560</td><td></td></tr>
<tr name="5561" id="5561">
<td>5561</td><td>    <span class="ct">/* ME_IM - Interrupt Mask Register */</span></td></tr>
<tr name="5562" id="5562">
<td>5562</td><td>    <a id="5562c5" class="tk">ME_IM_32B_tag</a> <a id="5562c19" class="tk">IM</a>;                  <span class="ct">/* offset: 0x0010 size: 32 bit */</span></td></tr>
<tr name="5563" id="5563">
<td>5563</td><td></td></tr>
<tr name="5564" id="5564">
<td>5564</td><td>    <span class="ct">/* ME_IMTS - Invalid Mode Transition Status Register */</span></td></tr>
<tr name="5565" id="5565">
<td>5565</td><td>    <a id="5565c5" class="tk">ME_IMTS_32B_tag</a> <a id="5565c21" class="tk">IMTS</a>;              <span class="ct">/* offset: 0x0014 size: 32 bit */</span></td></tr>
<tr name="5566" id="5566">
<td>5566</td><td></td></tr>
<tr name="5567" id="5567">
<td>5567</td><td>    <span class="ct">/* ME_DMTS - Debug Mode Transition Status Register */</span></td></tr>
<tr name="5568" id="5568">
<td>5568</td><td>    <a id="5568c5" class="tk">ME_DMTS_32B_tag</a> <a id="5568c21" class="tk">DMTS</a>;              <span class="ct">/* offset: 0x0018 size: 32 bit */</span></td></tr>
<tr name="5569" id="5569">
<td>5569</td><td>    <a id="5569c5" class="tk">int8_t</a> <a id="5569c12" class="tk">ME_reserved_001C</a>[4];</td></tr>
<tr name="5570" id="5570">
<td>5570</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="5571" id="5571">
<td>5571</td><td>      <span class="ct">/* ME_RESET_MC - RESET Mode Configuration Register */</span></td></tr>
<tr name="5572" id="5572">
<td>5572</td><td>      <a id="5572c7" class="tk">ME_RESET_MC_32B_tag</a> <a id="5572c27" class="tk">RESET_MC</a>;    <span class="ct">/* offset: 0x0020 size: 32 bit */</span></td></tr>
<tr name="5573" id="5573">
<td>5573</td><td>      <a id="5573c7" class="tk">ME_RESET_MC_32B_tag</a> <a id="5573c27" class="tk">RESET</a>;       <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="5574" id="5574">
<td>5574</td><td>    <span class="br">}</span>;</td></tr>
<tr name="5575" id="5575">
<td>5575</td><td></td></tr>
<tr name="5576" id="5576">
<td>5576</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="5577" id="5577">
<td>5577</td><td>      <span class="ct">/* ME_TEST_MC - TEST Mode Configuration Register */</span></td></tr>
<tr name="5578" id="5578">
<td>5578</td><td>      <a id="5578c7" class="tk">ME_TEST_MC_32B_tag</a> <a id="5578c26" class="tk">TEST_MC</a>;      <span class="ct">/* offset: 0x0024 size: 32 bit */</span></td></tr>
<tr name="5579" id="5579">
<td>5579</td><td>      <a id="5579c7" class="tk">ME_TEST_MC_32B_tag</a> <a id="5579c26" class="tk">TEST</a>;         <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="5580" id="5580">
<td>5580</td><td>    <span class="br">}</span>;</td></tr>
<tr name="5581" id="5581">
<td>5581</td><td></td></tr>
<tr name="5582" id="5582">
<td>5582</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="5583" id="5583">
<td>5583</td><td>      <span class="ct">/* ME_SAFE_MC - Mode Configuration Register */</span></td></tr>
<tr name="5584" id="5584">
<td>5584</td><td>      <a id="5584c7" class="tk">ME_SAFE_MC_32B_tag</a> <a id="5584c26" class="tk">SAFE_MC</a>;      <span class="ct">/* offset: 0x0028 size: 32 bit */</span></td></tr>
<tr name="5585" id="5585">
<td>5585</td><td>      <a id="5585c7" class="tk">ME_SAFE_MC_32B_tag</a> <a id="5585c26" class="tk">SAFE</a>;         <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="5586" id="5586">
<td>5586</td><td>    <span class="br">}</span>;</td></tr>
<tr name="5587" id="5587">
<td>5587</td><td></td></tr>
<tr name="5588" id="5588">
<td>5588</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="5589" id="5589">
<td>5589</td><td>      <span class="ct">/* ME_DRUN_MC - DRUN Mode Configuration Register */</span></td></tr>
<tr name="5590" id="5590">
<td>5590</td><td>      <a id="5590c7" class="tk">ME_DRUN_MC_32B_tag</a> <a id="5590c26" class="tk">DRUN_MC</a>;      <span class="ct">/* offset: 0x002C size: 32 bit */</span></td></tr>
<tr name="5591" id="5591">
<td>5591</td><td>      <a id="5591c7" class="tk">ME_DRUN_MC_32B_tag</a> <a id="5591c26" class="tk">DRUN</a>;         <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="5592" id="5592">
<td>5592</td><td>    <span class="br">}</span>;</td></tr>
<tr name="5593" id="5593">
<td>5593</td><td></td></tr>
<tr name="5594" id="5594">
<td>5594</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="5595" id="5595">
<td>5595</td><td>      <span class="ct">/* ME_RUN[0..3]_MC - RUN[0..3] Mode Configuration Registers */</span></td></tr>
<tr name="5596" id="5596">
<td>5596</td><td>      <a id="5596c7" class="tk">ME_RUN_MC_32B_tag</a> <a id="5596c25" class="tk">RUN_MC</a>[4];     <span class="ct">/* offset: 0x0030  (0x0004 x 4) */</span></td></tr>
<tr name="5597" id="5597">
<td>5597</td><td>      <a id="5597c7" class="tk">ME_RUN_MC_32B_tag</a> <a id="5597c25" class="tk">RUN</a>[4];        <span class="ct">/* offset: 0x0030  (0x0004 x 4) */</span></td></tr>
<tr name="5598" id="5598">
<td>5598</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="5599" id="5599">
<td>5599</td><td>        <span class="ct">/* ME_RUN[0..3]_MC - RUN[0..3] Mode Configuration Registers */</span></td></tr>
<tr name="5600" id="5600">
<td>5600</td><td>        <a id="5600c9" class="tk">ME_RUN_MC_32B_tag</a> <a id="5600c27" class="tk">RUN0_MC</a>;     <span class="ct">/* offset: 0x0030 size: 32 bit */</span></td></tr>
<tr name="5601" id="5601">
<td>5601</td><td>        <a id="5601c9" class="tk">ME_RUN_MC_32B_tag</a> <a id="5601c27" class="tk">RUN1_MC</a>;     <span class="ct">/* offset: 0x0034 size: 32 bit */</span></td></tr>
<tr name="5602" id="5602">
<td>5602</td><td>        <a id="5602c9" class="tk">ME_RUN_MC_32B_tag</a> <a id="5602c27" class="tk">RUN2_MC</a>;     <span class="ct">/* offset: 0x0038 size: 32 bit */</span></td></tr>
<tr name="5603" id="5603">
<td>5603</td><td>        <a id="5603c9" class="tk">ME_RUN_MC_32B_tag</a> <a id="5603c27" class="tk">RUN3_MC</a>;     <span class="ct">/* offset: 0x003C size: 32 bit */</span></td></tr>
<tr name="5604" id="5604">
<td>5604</td><td>      <span class="br">}</span>;</td></tr>
<tr name="5605" id="5605">
<td>5605</td><td>    <span class="br">}</span>;</td></tr>
<tr name="5606" id="5606">
<td>5606</td><td></td></tr>
<tr name="5607" id="5607">
<td>5607</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="5608" id="5608">
<td>5608</td><td>      <span class="ct">/* ME_HALT0_MC - HALT0 Mode Configuration Register */</span></td></tr>
<tr name="5609" id="5609">
<td>5609</td><td>      <a id="5609c7" class="tk">ME_HALT0_MC_32B_tag</a> <a id="5609c27" class="tk">HALT0_MC</a>;    <span class="ct">/* offset: 0x0040 size: 32 bit */</span></td></tr>
<tr name="5610" id="5610">
<td>5610</td><td>      <a id="5610c7" class="tk">ME_HALT0_MC_32B_tag</a> <a id="5610c27" class="tk">HALT0</a>;       <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="5611" id="5611">
<td>5611</td><td>    <span class="br">}</span>;</td></tr>
<tr name="5612" id="5612">
<td>5612</td><td></td></tr>
<tr name="5613" id="5613">
<td>5613</td><td>    <a id="5613c5" class="tk">int8_t</a> <a id="5613c12" class="tk">ME_reserved_0044</a>[4];</td></tr>
<tr name="5614" id="5614">
<td>5614</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="5615" id="5615">
<td>5615</td><td>      <span class="ct">/* ME_STOP0_MC - STOP0 Mode Configration Register */</span></td></tr>
<tr name="5616" id="5616">
<td>5616</td><td>      <a id="5616c7" class="tk">ME_STOP0_MC_32B_tag</a> <a id="5616c27" class="tk">STOP0_MC</a>;    <span class="ct">/* offset: 0x0048 size: 32 bit */</span></td></tr>
<tr name="5617" id="5617">
<td>5617</td><td>      <a id="5617c7" class="tk">ME_STOP0_MC_32B_tag</a> <a id="5617c27" class="tk">STOP0</a>;       <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="5618" id="5618">
<td>5618</td><td>    <span class="br">}</span>;</td></tr>
<tr name="5619" id="5619">
<td>5619</td><td></td></tr>
<tr name="5620" id="5620">
<td>5620</td><td>    <a id="5620c5" class="tk">int8_t</a> <a id="5620c12" class="tk">ME_reserved_004C</a>[20];</td></tr>
<tr name="5621" id="5621">
<td>5621</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="5622" id="5622">
<td>5622</td><td>      <a id="5622c7" class="tk">ME_PS_32B_tag</a> <a id="5622c21" class="tk">PS</a>[3];             <span class="ct">/* offset: 0x0060  (0x0004 x 3) */</span></td></tr>
<tr name="5623" id="5623">
<td>5623</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="5624" id="5624">
<td>5624</td><td>        <span class="ct">/* ME_PS0 - Peripheral Status Register 0 */</span></td></tr>
<tr name="5625" id="5625">
<td>5625</td><td>        <a id="5625c9" class="tk">ME_PS0_32B_tag</a> <a id="5625c24" class="tk">PS0</a>;            <span class="ct">/* offset: 0x0060 size: 32 bit */</span></td></tr>
<tr name="5626" id="5626">
<td>5626</td><td></td></tr>
<tr name="5627" id="5627">
<td>5627</td><td>        <span class="ct">/* ME_PS1 - Peripheral Status Register 1 */</span></td></tr>
<tr name="5628" id="5628">
<td>5628</td><td>        <a id="5628c9" class="tk">ME_PS1_32B_tag</a> <a id="5628c24" class="tk">PS1</a>;            <span class="ct">/* offset: 0x0064 size: 32 bit */</span></td></tr>
<tr name="5629" id="5629">
<td>5629</td><td></td></tr>
<tr name="5630" id="5630">
<td>5630</td><td>        <span class="ct">/* ME_PS2 - Peripheral Status Register 2 */</span></td></tr>
<tr name="5631" id="5631">
<td>5631</td><td>        <a id="5631c9" class="tk">ME_PS2_32B_tag</a> <a id="5631c24" class="tk">PS2</a>;            <span class="ct">/* offset: 0x0068 size: 32 bit */</span></td></tr>
<tr name="5632" id="5632">
<td>5632</td><td>      <span class="br">}</span>;</td></tr>
<tr name="5633" id="5633">
<td>5633</td><td>    <span class="br">}</span>;</td></tr>
<tr name="5634" id="5634">
<td>5634</td><td></td></tr>
<tr name="5635" id="5635">
<td>5635</td><td>    <a id="5635c5" class="tk">int8_t</a> <a id="5635c12" class="tk">ME_reserved_006C</a>[20];</td></tr>
<tr name="5636" id="5636">
<td>5636</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="5637" id="5637">
<td>5637</td><td>      <a id="5637c7" class="tk">ME_RUN_PC_32B_tag</a> <a id="5637c25" class="tk">RUNPC</a>[8];      <span class="ct">/* offset: 0x0080  (0x0004 x 8) */</span></td></tr>
<tr name="5638" id="5638">
<td>5638</td><td></td></tr>
<tr name="5639" id="5639">
<td>5639</td><td>      <span class="ct">/* ME_RUN_PC[0...7] - RUN Peripheral Configuration Registers */</span></td></tr>
<tr name="5640" id="5640">
<td>5640</td><td>      <a id="5640c7" class="tk">ME_RUN_PC_32B_tag</a> <a id="5640c25" class="tk">RUN_PC</a>[8];     <span class="ct">/* offset: 0x0080  (0x0004 x 8) */</span></td></tr>
<tr name="5641" id="5641">
<td>5641</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="5642" id="5642">
<td>5642</td><td>        <span class="ct">/* ME_RUN_PC[0...7] - RUN Peripheral Configuration Registers */</span></td></tr>
<tr name="5643" id="5643">
<td>5643</td><td>        <a id="5643c9" class="tk">ME_RUN_PC_32B_tag</a> <a id="5643c27" class="tk">RUN_PC0</a>;     <span class="ct">/* offset: 0x0080 size: 32 bit */</span></td></tr>
<tr name="5644" id="5644">
<td>5644</td><td>        <a id="5644c9" class="tk">ME_RUN_PC_32B_tag</a> <a id="5644c27" class="tk">RUN_PC1</a>;     <span class="ct">/* offset: 0x0084 size: 32 bit */</span></td></tr>
<tr name="5645" id="5645">
<td>5645</td><td>        <a id="5645c9" class="tk">ME_RUN_PC_32B_tag</a> <a id="5645c27" class="tk">RUN_PC2</a>;     <span class="ct">/* offset: 0x0088 size: 32 bit */</span></td></tr>
<tr name="5646" id="5646">
<td>5646</td><td>        <a id="5646c9" class="tk">ME_RUN_PC_32B_tag</a> <a id="5646c27" class="tk">RUN_PC3</a>;     <span class="ct">/* offset: 0x008C size: 32 bit */</span></td></tr>
<tr name="5647" id="5647">
<td>5647</td><td>        <a id="5647c9" class="tk">ME_RUN_PC_32B_tag</a> <a id="5647c27" class="tk">RUN_PC4</a>;     <span class="ct">/* offset: 0x0090 size: 32 bit */</span></td></tr>
<tr name="5648" id="5648">
<td>5648</td><td>        <a id="5648c9" class="tk">ME_RUN_PC_32B_tag</a> <a id="5648c27" class="tk">RUN_PC5</a>;     <span class="ct">/* offset: 0x0094 size: 32 bit */</span></td></tr>
<tr name="5649" id="5649">
<td>5649</td><td>        <a id="5649c9" class="tk">ME_RUN_PC_32B_tag</a> <a id="5649c27" class="tk">RUN_PC6</a>;     <span class="ct">/* offset: 0x0098 size: 32 bit */</span></td></tr>
<tr name="5650" id="5650">
<td>5650</td><td>        <a id="5650c9" class="tk">ME_RUN_PC_32B_tag</a> <a id="5650c27" class="tk">RUN_PC7</a>;     <span class="ct">/* offset: 0x009C size: 32 bit */</span></td></tr>
<tr name="5651" id="5651">
<td>5651</td><td>      <span class="br">}</span>;</td></tr>
<tr name="5652" id="5652">
<td>5652</td><td>    <span class="br">}</span>;</td></tr>
<tr name="5653" id="5653">
<td>5653</td><td></td></tr>
<tr name="5654" id="5654">
<td>5654</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="5655" id="5655">
<td>5655</td><td>      <a id="5655c7" class="tk">ME_LP_PC_32B_tag</a> <a id="5655c24" class="tk">LPPC</a>[8];        <span class="ct">/* offset: 0x00A0  (0x0004 x 8) */</span></td></tr>
<tr name="5656" id="5656">
<td>5656</td><td></td></tr>
<tr name="5657" id="5657">
<td>5657</td><td>      <span class="ct">/* ME_LP_PC[0...7] - Low Power Peripheral Configuration Registers */</span></td></tr>
<tr name="5658" id="5658">
<td>5658</td><td>      <a id="5658c7" class="tk">ME_LP_PC_32B_tag</a> <a id="5658c24" class="tk">LP_PC</a>[8];       <span class="ct">/* offset: 0x00A0  (0x0004 x 8) */</span></td></tr>
<tr name="5659" id="5659">
<td>5659</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="5660" id="5660">
<td>5660</td><td>        <span class="ct">/* ME_LP_PC[0...7] - Low Power Peripheral Configuration Registers */</span></td></tr>
<tr name="5661" id="5661">
<td>5661</td><td>        <a id="5661c9" class="tk">ME_LP_PC_32B_tag</a> <a id="5661c26" class="tk">LP_PC0</a>;       <span class="ct">/* offset: 0x00A0 size: 32 bit */</span></td></tr>
<tr name="5662" id="5662">
<td>5662</td><td>        <a id="5662c9" class="tk">ME_LP_PC_32B_tag</a> <a id="5662c26" class="tk">LP_PC1</a>;       <span class="ct">/* offset: 0x00A4 size: 32 bit */</span></td></tr>
<tr name="5663" id="5663">
<td>5663</td><td>        <a id="5663c9" class="tk">ME_LP_PC_32B_tag</a> <a id="5663c26" class="tk">LP_PC2</a>;       <span class="ct">/* offset: 0x00A8 size: 32 bit */</span></td></tr>
<tr name="5664" id="5664">
<td>5664</td><td>        <a id="5664c9" class="tk">ME_LP_PC_32B_tag</a> <a id="5664c26" class="tk">LP_PC3</a>;       <span class="ct">/* offset: 0x00AC size: 32 bit */</span></td></tr>
<tr name="5665" id="5665">
<td>5665</td><td>        <a id="5665c9" class="tk">ME_LP_PC_32B_tag</a> <a id="5665c26" class="tk">LP_PC4</a>;       <span class="ct">/* offset: 0x00B0 size: 32 bit */</span></td></tr>
<tr name="5666" id="5666">
<td>5666</td><td>        <a id="5666c9" class="tk">ME_LP_PC_32B_tag</a> <a id="5666c26" class="tk">LP_PC5</a>;       <span class="ct">/* offset: 0x00B4 size: 32 bit */</span></td></tr>
<tr name="5667" id="5667">
<td>5667</td><td>        <a id="5667c9" class="tk">ME_LP_PC_32B_tag</a> <a id="5667c26" class="tk">LP_PC6</a>;       <span class="ct">/* offset: 0x00B8 size: 32 bit */</span></td></tr>
<tr name="5668" id="5668">
<td>5668</td><td>        <a id="5668c9" class="tk">ME_LP_PC_32B_tag</a> <a id="5668c26" class="tk">LP_PC7</a>;       <span class="ct">/* offset: 0x00BC size: 32 bit */</span></td></tr>
<tr name="5669" id="5669">
<td>5669</td><td>      <span class="br">}</span>;</td></tr>
<tr name="5670" id="5670">
<td>5670</td><td>    <span class="br">}</span>;</td></tr>
<tr name="5671" id="5671">
<td>5671</td><td></td></tr>
<tr name="5672" id="5672">
<td>5672</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="5673" id="5673">
<td>5673</td><td>      <span class="ct">/* ME_PCTL[0...143] - Peripheral Control Registers */</span></td></tr>
<tr name="5674" id="5674">
<td>5674</td><td>      <a id="5674c7" class="tk">ME_PCTL_8B_tag</a> <a id="5674c22" class="tk">PCTL</a>[144];        <span class="ct">/* offset: 0x00C0  (0x0001 x 144) */</span></td></tr>
<tr name="5675" id="5675">
<td>5675</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="5676" id="5676">
<td>5676</td><td>        <span class="ct">/* ME_PCTL[0...143] - Peripheral Control Registers */</span></td></tr>
<tr name="5677" id="5677">
<td>5677</td><td>        <a id="5677c9" class="tk">ME_PCTL_8B_tag</a> <a id="5677c24" class="tk">PCTL0</a>;          <span class="ct">/* offset: 0x00C0 size: 8 bit */</span></td></tr>
<tr name="5678" id="5678">
<td>5678</td><td>        <a id="5678c9" class="tk">ME_PCTL_8B_tag</a> <a id="5678c24" class="tk">PCTL1</a>;          <span class="ct">/* offset: 0x00C1 size: 8 bit */</span></td></tr>
<tr name="5679" id="5679">
<td>5679</td><td>        <a id="5679c9" class="tk">ME_PCTL_8B_tag</a> <a id="5679c24" class="tk">PCTL2</a>;          <span class="ct">/* offset: 0x00C2 size: 8 bit */</span></td></tr>
<tr name="5680" id="5680">
<td>5680</td><td>        <a id="5680c9" class="tk">ME_PCTL_8B_tag</a> <a id="5680c24" class="tk">PCTL3</a>;          <span class="ct">/* offset: 0x00C3 size: 8 bit */</span></td></tr>
<tr name="5681" id="5681">
<td>5681</td><td>        <a id="5681c9" class="tk">ME_PCTL_8B_tag</a> <a id="5681c24" class="tk">PCTL4</a>;          <span class="ct">/* offset: 0x00C4 size: 8 bit */</span></td></tr>
<tr name="5682" id="5682">
<td>5682</td><td>        <a id="5682c9" class="tk">ME_PCTL_8B_tag</a> <a id="5682c24" class="tk">PCTL5</a>;          <span class="ct">/* offset: 0x00C5 size: 8 bit */</span></td></tr>
<tr name="5683" id="5683">
<td>5683</td><td>        <a id="5683c9" class="tk">ME_PCTL_8B_tag</a> <a id="5683c24" class="tk">PCTL6</a>;          <span class="ct">/* offset: 0x00C6 size: 8 bit */</span></td></tr>
<tr name="5684" id="5684">
<td>5684</td><td>        <a id="5684c9" class="tk">ME_PCTL_8B_tag</a> <a id="5684c24" class="tk">PCTL7</a>;          <span class="ct">/* offset: 0x00C7 size: 8 bit */</span></td></tr>
<tr name="5685" id="5685">
<td>5685</td><td>        <a id="5685c9" class="tk">ME_PCTL_8B_tag</a> <a id="5685c24" class="tk">PCTL8</a>;          <span class="ct">/* offset: 0x00C8 size: 8 bit */</span></td></tr>
<tr name="5686" id="5686">
<td>5686</td><td>        <a id="5686c9" class="tk">ME_PCTL_8B_tag</a> <a id="5686c24" class="tk">PCTL9</a>;          <span class="ct">/* offset: 0x00C9 size: 8 bit */</span></td></tr>
<tr name="5687" id="5687">
<td>5687</td><td>        <a id="5687c9" class="tk">ME_PCTL_8B_tag</a> <a id="5687c24" class="tk">PCTL10</a>;         <span class="ct">/* offset: 0x00CA size: 8 bit */</span></td></tr>
<tr name="5688" id="5688">
<td>5688</td><td>        <a id="5688c9" class="tk">ME_PCTL_8B_tag</a> <a id="5688c24" class="tk">PCTL11</a>;         <span class="ct">/* offset: 0x00CB size: 8 bit */</span></td></tr>
<tr name="5689" id="5689">
<td>5689</td><td>        <a id="5689c9" class="tk">ME_PCTL_8B_tag</a> <a id="5689c24" class="tk">PCTL12</a>;         <span class="ct">/* offset: 0x00CC size: 8 bit */</span></td></tr>
<tr name="5690" id="5690">
<td>5690</td><td>        <a id="5690c9" class="tk">ME_PCTL_8B_tag</a> <a id="5690c24" class="tk">PCTL13</a>;         <span class="ct">/* offset: 0x00CD size: 8 bit */</span></td></tr>
<tr name="5691" id="5691">
<td>5691</td><td>        <a id="5691c9" class="tk">ME_PCTL_8B_tag</a> <a id="5691c24" class="tk">PCTL14</a>;         <span class="ct">/* offset: 0x00CE size: 8 bit */</span></td></tr>
<tr name="5692" id="5692">
<td>5692</td><td>        <a id="5692c9" class="tk">ME_PCTL_8B_tag</a> <a id="5692c24" class="tk">PCTL15</a>;         <span class="ct">/* offset: 0x00CF size: 8 bit */</span></td></tr>
<tr name="5693" id="5693">
<td>5693</td><td>        <a id="5693c9" class="tk">ME_PCTL_8B_tag</a> <a id="5693c24" class="tk">PCTL16</a>;         <span class="ct">/* offset: 0x00D0 size: 8 bit */</span></td></tr>
<tr name="5694" id="5694">
<td>5694</td><td>        <a id="5694c9" class="tk">ME_PCTL_8B_tag</a> <a id="5694c24" class="tk">PCTL17</a>;         <span class="ct">/* offset: 0x00D1 size: 8 bit */</span></td></tr>
<tr name="5695" id="5695">
<td>5695</td><td>        <a id="5695c9" class="tk">ME_PCTL_8B_tag</a> <a id="5695c24" class="tk">PCTL18</a>;         <span class="ct">/* offset: 0x00D2 size: 8 bit */</span></td></tr>
<tr name="5696" id="5696">
<td>5696</td><td>        <a id="5696c9" class="tk">ME_PCTL_8B_tag</a> <a id="5696c24" class="tk">PCTL19</a>;         <span class="ct">/* offset: 0x00D3 size: 8 bit */</span></td></tr>
<tr name="5697" id="5697">
<td>5697</td><td>        <a id="5697c9" class="tk">ME_PCTL_8B_tag</a> <a id="5697c24" class="tk">PCTL20</a>;         <span class="ct">/* offset: 0x00D4 size: 8 bit */</span></td></tr>
<tr name="5698" id="5698">
<td>5698</td><td>        <a id="5698c9" class="tk">ME_PCTL_8B_tag</a> <a id="5698c24" class="tk">PCTL21</a>;         <span class="ct">/* offset: 0x00D5 size: 8 bit */</span></td></tr>
<tr name="5699" id="5699">
<td>5699</td><td>        <a id="5699c9" class="tk">ME_PCTL_8B_tag</a> <a id="5699c24" class="tk">PCTL22</a>;         <span class="ct">/* offset: 0x00D6 size: 8 bit */</span></td></tr>
<tr name="5700" id="5700">
<td>5700</td><td>        <a id="5700c9" class="tk">ME_PCTL_8B_tag</a> <a id="5700c24" class="tk">PCTL23</a>;         <span class="ct">/* offset: 0x00D7 size: 8 bit */</span></td></tr>
<tr name="5701" id="5701">
<td>5701</td><td>        <a id="5701c9" class="tk">ME_PCTL_8B_tag</a> <a id="5701c24" class="tk">PCTL24</a>;         <span class="ct">/* offset: 0x00D8 size: 8 bit */</span></td></tr>
<tr name="5702" id="5702">
<td>5702</td><td>        <a id="5702c9" class="tk">ME_PCTL_8B_tag</a> <a id="5702c24" class="tk">PCTL25</a>;         <span class="ct">/* offset: 0x00D9 size: 8 bit */</span></td></tr>
<tr name="5703" id="5703">
<td>5703</td><td>        <a id="5703c9" class="tk">ME_PCTL_8B_tag</a> <a id="5703c24" class="tk">PCTL26</a>;         <span class="ct">/* offset: 0x00DA size: 8 bit */</span></td></tr>
<tr name="5704" id="5704">
<td>5704</td><td>        <a id="5704c9" class="tk">ME_PCTL_8B_tag</a> <a id="5704c24" class="tk">PCTL27</a>;         <span class="ct">/* offset: 0x00DB size: 8 bit */</span></td></tr>
<tr name="5705" id="5705">
<td>5705</td><td>        <a id="5705c9" class="tk">ME_PCTL_8B_tag</a> <a id="5705c24" class="tk">PCTL28</a>;         <span class="ct">/* offset: 0x00DC size: 8 bit */</span></td></tr>
<tr name="5706" id="5706">
<td>5706</td><td>        <a id="5706c9" class="tk">ME_PCTL_8B_tag</a> <a id="5706c24" class="tk">PCTL29</a>;         <span class="ct">/* offset: 0x00DD size: 8 bit */</span></td></tr>
<tr name="5707" id="5707">
<td>5707</td><td>        <a id="5707c9" class="tk">ME_PCTL_8B_tag</a> <a id="5707c24" class="tk">PCTL30</a>;         <span class="ct">/* offset: 0x00DE size: 8 bit */</span></td></tr>
<tr name="5708" id="5708">
<td>5708</td><td>        <a id="5708c9" class="tk">ME_PCTL_8B_tag</a> <a id="5708c24" class="tk">PCTL31</a>;         <span class="ct">/* offset: 0x00DF size: 8 bit */</span></td></tr>
<tr name="5709" id="5709">
<td>5709</td><td>        <a id="5709c9" class="tk">ME_PCTL_8B_tag</a> <a id="5709c24" class="tk">PCTL32</a>;         <span class="ct">/* offset: 0x00E0 size: 8 bit */</span></td></tr>
<tr name="5710" id="5710">
<td>5710</td><td>        <a id="5710c9" class="tk">ME_PCTL_8B_tag</a> <a id="5710c24" class="tk">PCTL33</a>;         <span class="ct">/* offset: 0x00E1 size: 8 bit */</span></td></tr>
<tr name="5711" id="5711">
<td>5711</td><td>        <a id="5711c9" class="tk">ME_PCTL_8B_tag</a> <a id="5711c24" class="tk">PCTL34</a>;         <span class="ct">/* offset: 0x00E2 size: 8 bit */</span></td></tr>
<tr name="5712" id="5712">
<td>5712</td><td>        <a id="5712c9" class="tk">ME_PCTL_8B_tag</a> <a id="5712c24" class="tk">PCTL35</a>;         <span class="ct">/* offset: 0x00E3 size: 8 bit */</span></td></tr>
<tr name="5713" id="5713">
<td>5713</td><td>        <a id="5713c9" class="tk">ME_PCTL_8B_tag</a> <a id="5713c24" class="tk">PCTL36</a>;         <span class="ct">/* offset: 0x00E4 size: 8 bit */</span></td></tr>
<tr name="5714" id="5714">
<td>5714</td><td>        <a id="5714c9" class="tk">ME_PCTL_8B_tag</a> <a id="5714c24" class="tk">PCTL37</a>;         <span class="ct">/* offset: 0x00E5 size: 8 bit */</span></td></tr>
<tr name="5715" id="5715">
<td>5715</td><td>        <a id="5715c9" class="tk">ME_PCTL_8B_tag</a> <a id="5715c24" class="tk">PCTL38</a>;         <span class="ct">/* offset: 0x00E6 size: 8 bit */</span></td></tr>
<tr name="5716" id="5716">
<td>5716</td><td>        <a id="5716c9" class="tk">ME_PCTL_8B_tag</a> <a id="5716c24" class="tk">PCTL39</a>;         <span class="ct">/* offset: 0x00E7 size: 8 bit */</span></td></tr>
<tr name="5717" id="5717">
<td>5717</td><td>        <a id="5717c9" class="tk">ME_PCTL_8B_tag</a> <a id="5717c24" class="tk">PCTL40</a>;         <span class="ct">/* offset: 0x00E8 size: 8 bit */</span></td></tr>
<tr name="5718" id="5718">
<td>5718</td><td>        <a id="5718c9" class="tk">ME_PCTL_8B_tag</a> <a id="5718c24" class="tk">PCTL41</a>;         <span class="ct">/* offset: 0x00E9 size: 8 bit */</span></td></tr>
<tr name="5719" id="5719">
<td>5719</td><td>        <a id="5719c9" class="tk">ME_PCTL_8B_tag</a> <a id="5719c24" class="tk">PCTL42</a>;         <span class="ct">/* offset: 0x00EA size: 8 bit */</span></td></tr>
<tr name="5720" id="5720">
<td>5720</td><td>        <a id="5720c9" class="tk">ME_PCTL_8B_tag</a> <a id="5720c24" class="tk">PCTL43</a>;         <span class="ct">/* offset: 0x00EB size: 8 bit */</span></td></tr>
<tr name="5721" id="5721">
<td>5721</td><td>        <a id="5721c9" class="tk">ME_PCTL_8B_tag</a> <a id="5721c24" class="tk">PCTL44</a>;         <span class="ct">/* offset: 0x00EC size: 8 bit */</span></td></tr>
<tr name="5722" id="5722">
<td>5722</td><td>        <a id="5722c9" class="tk">ME_PCTL_8B_tag</a> <a id="5722c24" class="tk">PCTL45</a>;         <span class="ct">/* offset: 0x00ED size: 8 bit */</span></td></tr>
<tr name="5723" id="5723">
<td>5723</td><td>        <a id="5723c9" class="tk">ME_PCTL_8B_tag</a> <a id="5723c24" class="tk">PCTL46</a>;         <span class="ct">/* offset: 0x00EE size: 8 bit */</span></td></tr>
<tr name="5724" id="5724">
<td>5724</td><td>        <a id="5724c9" class="tk">ME_PCTL_8B_tag</a> <a id="5724c24" class="tk">PCTL47</a>;         <span class="ct">/* offset: 0x00EF size: 8 bit */</span></td></tr>
<tr name="5725" id="5725">
<td>5725</td><td>        <a id="5725c9" class="tk">ME_PCTL_8B_tag</a> <a id="5725c24" class="tk">PCTL48</a>;         <span class="ct">/* offset: 0x00F0 size: 8 bit */</span></td></tr>
<tr name="5726" id="5726">
<td>5726</td><td>        <a id="5726c9" class="tk">ME_PCTL_8B_tag</a> <a id="5726c24" class="tk">PCTL49</a>;         <span class="ct">/* offset: 0x00F1 size: 8 bit */</span></td></tr>
<tr name="5727" id="5727">
<td>5727</td><td>        <a id="5727c9" class="tk">ME_PCTL_8B_tag</a> <a id="5727c24" class="tk">PCTL50</a>;         <span class="ct">/* offset: 0x00F2 size: 8 bit */</span></td></tr>
<tr name="5728" id="5728">
<td>5728</td><td>        <a id="5728c9" class="tk">ME_PCTL_8B_tag</a> <a id="5728c24" class="tk">PCTL51</a>;         <span class="ct">/* offset: 0x00F3 size: 8 bit */</span></td></tr>
<tr name="5729" id="5729">
<td>5729</td><td>        <a id="5729c9" class="tk">ME_PCTL_8B_tag</a> <a id="5729c24" class="tk">PCTL52</a>;         <span class="ct">/* offset: 0x00F4 size: 8 bit */</span></td></tr>
<tr name="5730" id="5730">
<td>5730</td><td>        <a id="5730c9" class="tk">ME_PCTL_8B_tag</a> <a id="5730c24" class="tk">PCTL53</a>;         <span class="ct">/* offset: 0x00F5 size: 8 bit */</span></td></tr>
<tr name="5731" id="5731">
<td>5731</td><td>        <a id="5731c9" class="tk">ME_PCTL_8B_tag</a> <a id="5731c24" class="tk">PCTL54</a>;         <span class="ct">/* offset: 0x00F6 size: 8 bit */</span></td></tr>
<tr name="5732" id="5732">
<td>5732</td><td>        <a id="5732c9" class="tk">ME_PCTL_8B_tag</a> <a id="5732c24" class="tk">PCTL55</a>;         <span class="ct">/* offset: 0x00F7 size: 8 bit */</span></td></tr>
<tr name="5733" id="5733">
<td>5733</td><td>        <a id="5733c9" class="tk">ME_PCTL_8B_tag</a> <a id="5733c24" class="tk">PCTL56</a>;         <span class="ct">/* offset: 0x00F8 size: 8 bit */</span></td></tr>
<tr name="5734" id="5734">
<td>5734</td><td>        <a id="5734c9" class="tk">ME_PCTL_8B_tag</a> <a id="5734c24" class="tk">PCTL57</a>;         <span class="ct">/* offset: 0x00F9 size: 8 bit */</span></td></tr>
<tr name="5735" id="5735">
<td>5735</td><td>        <a id="5735c9" class="tk">ME_PCTL_8B_tag</a> <a id="5735c24" class="tk">PCTL58</a>;         <span class="ct">/* offset: 0x00FA size: 8 bit */</span></td></tr>
<tr name="5736" id="5736">
<td>5736</td><td>        <a id="5736c9" class="tk">ME_PCTL_8B_tag</a> <a id="5736c24" class="tk">PCTL59</a>;         <span class="ct">/* offset: 0x00FB size: 8 bit */</span></td></tr>
<tr name="5737" id="5737">
<td>5737</td><td>        <a id="5737c9" class="tk">ME_PCTL_8B_tag</a> <a id="5737c24" class="tk">PCTL60</a>;         <span class="ct">/* offset: 0x00FC size: 8 bit */</span></td></tr>
<tr name="5738" id="5738">
<td>5738</td><td>        <a id="5738c9" class="tk">ME_PCTL_8B_tag</a> <a id="5738c24" class="tk">PCTL61</a>;         <span class="ct">/* offset: 0x00FD size: 8 bit */</span></td></tr>
<tr name="5739" id="5739">
<td>5739</td><td>        <a id="5739c9" class="tk">ME_PCTL_8B_tag</a> <a id="5739c24" class="tk">PCTL62</a>;         <span class="ct">/* offset: 0x00FE size: 8 bit */</span></td></tr>
<tr name="5740" id="5740">
<td>5740</td><td>        <a id="5740c9" class="tk">ME_PCTL_8B_tag</a> <a id="5740c24" class="tk">PCTL63</a>;         <span class="ct">/* offset: 0x00FF size: 8 bit */</span></td></tr>
<tr name="5741" id="5741">
<td>5741</td><td>        <a id="5741c9" class="tk">ME_PCTL_8B_tag</a> <a id="5741c24" class="tk">PCTL64</a>;         <span class="ct">/* offset: 0x0100 size: 8 bit */</span></td></tr>
<tr name="5742" id="5742">
<td>5742</td><td>        <a id="5742c9" class="tk">ME_PCTL_8B_tag</a> <a id="5742c24" class="tk">PCTL65</a>;         <span class="ct">/* offset: 0x0101 size: 8 bit */</span></td></tr>
<tr name="5743" id="5743">
<td>5743</td><td>        <a id="5743c9" class="tk">ME_PCTL_8B_tag</a> <a id="5743c24" class="tk">PCTL66</a>;         <span class="ct">/* offset: 0x0102 size: 8 bit */</span></td></tr>
<tr name="5744" id="5744">
<td>5744</td><td>        <a id="5744c9" class="tk">ME_PCTL_8B_tag</a> <a id="5744c24" class="tk">PCTL67</a>;         <span class="ct">/* offset: 0x0103 size: 8 bit */</span></td></tr>
<tr name="5745" id="5745">
<td>5745</td><td>        <a id="5745c9" class="tk">ME_PCTL_8B_tag</a> <a id="5745c24" class="tk">PCTL68</a>;         <span class="ct">/* offset: 0x0104 size: 8 bit */</span></td></tr>
<tr name="5746" id="5746">
<td>5746</td><td>        <a id="5746c9" class="tk">ME_PCTL_8B_tag</a> <a id="5746c24" class="tk">PCTL69</a>;         <span class="ct">/* offset: 0x0105 size: 8 bit */</span></td></tr>
<tr name="5747" id="5747">
<td>5747</td><td>        <a id="5747c9" class="tk">ME_PCTL_8B_tag</a> <a id="5747c24" class="tk">PCTL70</a>;         <span class="ct">/* offset: 0x0106 size: 8 bit */</span></td></tr>
<tr name="5748" id="5748">
<td>5748</td><td>        <a id="5748c9" class="tk">ME_PCTL_8B_tag</a> <a id="5748c24" class="tk">PCTL71</a>;         <span class="ct">/* offset: 0x0107 size: 8 bit */</span></td></tr>
<tr name="5749" id="5749">
<td>5749</td><td>        <a id="5749c9" class="tk">ME_PCTL_8B_tag</a> <a id="5749c24" class="tk">PCTL72</a>;         <span class="ct">/* offset: 0x0108 size: 8 bit */</span></td></tr>
<tr name="5750" id="5750">
<td>5750</td><td>        <a id="5750c9" class="tk">ME_PCTL_8B_tag</a> <a id="5750c24" class="tk">PCTL73</a>;         <span class="ct">/* offset: 0x0109 size: 8 bit */</span></td></tr>
<tr name="5751" id="5751">
<td>5751</td><td>        <a id="5751c9" class="tk">ME_PCTL_8B_tag</a> <a id="5751c24" class="tk">PCTL74</a>;         <span class="ct">/* offset: 0x010A size: 8 bit */</span></td></tr>
<tr name="5752" id="5752">
<td>5752</td><td>        <a id="5752c9" class="tk">ME_PCTL_8B_tag</a> <a id="5752c24" class="tk">PCTL75</a>;         <span class="ct">/* offset: 0x010B size: 8 bit */</span></td></tr>
<tr name="5753" id="5753">
<td>5753</td><td>        <a id="5753c9" class="tk">ME_PCTL_8B_tag</a> <a id="5753c24" class="tk">PCTL76</a>;         <span class="ct">/* offset: 0x010C size: 8 bit */</span></td></tr>
<tr name="5754" id="5754">
<td>5754</td><td>        <a id="5754c9" class="tk">ME_PCTL_8B_tag</a> <a id="5754c24" class="tk">PCTL77</a>;         <span class="ct">/* offset: 0x010D size: 8 bit */</span></td></tr>
<tr name="5755" id="5755">
<td>5755</td><td>        <a id="5755c9" class="tk">ME_PCTL_8B_tag</a> <a id="5755c24" class="tk">PCTL78</a>;         <span class="ct">/* offset: 0x010E size: 8 bit */</span></td></tr>
<tr name="5756" id="5756">
<td>5756</td><td>        <a id="5756c9" class="tk">ME_PCTL_8B_tag</a> <a id="5756c24" class="tk">PCTL79</a>;         <span class="ct">/* offset: 0x010F size: 8 bit */</span></td></tr>
<tr name="5757" id="5757">
<td>5757</td><td>        <a id="5757c9" class="tk">ME_PCTL_8B_tag</a> <a id="5757c24" class="tk">PCTL80</a>;         <span class="ct">/* offset: 0x0110 size: 8 bit */</span></td></tr>
<tr name="5758" id="5758">
<td>5758</td><td>        <a id="5758c9" class="tk">ME_PCTL_8B_tag</a> <a id="5758c24" class="tk">PCTL81</a>;         <span class="ct">/* offset: 0x0111 size: 8 bit */</span></td></tr>
<tr name="5759" id="5759">
<td>5759</td><td>        <a id="5759c9" class="tk">ME_PCTL_8B_tag</a> <a id="5759c24" class="tk">PCTL82</a>;         <span class="ct">/* offset: 0x0112 size: 8 bit */</span></td></tr>
<tr name="5760" id="5760">
<td>5760</td><td>        <a id="5760c9" class="tk">ME_PCTL_8B_tag</a> <a id="5760c24" class="tk">PCTL83</a>;         <span class="ct">/* offset: 0x0113 size: 8 bit */</span></td></tr>
<tr name="5761" id="5761">
<td>5761</td><td>        <a id="5761c9" class="tk">ME_PCTL_8B_tag</a> <a id="5761c24" class="tk">PCTL84</a>;         <span class="ct">/* offset: 0x0114 size: 8 bit */</span></td></tr>
<tr name="5762" id="5762">
<td>5762</td><td>        <a id="5762c9" class="tk">ME_PCTL_8B_tag</a> <a id="5762c24" class="tk">PCTL85</a>;         <span class="ct">/* offset: 0x0115 size: 8 bit */</span></td></tr>
<tr name="5763" id="5763">
<td>5763</td><td>        <a id="5763c9" class="tk">ME_PCTL_8B_tag</a> <a id="5763c24" class="tk">PCTL86</a>;         <span class="ct">/* offset: 0x0116 size: 8 bit */</span></td></tr>
<tr name="5764" id="5764">
<td>5764</td><td>        <a id="5764c9" class="tk">ME_PCTL_8B_tag</a> <a id="5764c24" class="tk">PCTL87</a>;         <span class="ct">/* offset: 0x0117 size: 8 bit */</span></td></tr>
<tr name="5765" id="5765">
<td>5765</td><td>        <a id="5765c9" class="tk">ME_PCTL_8B_tag</a> <a id="5765c24" class="tk">PCTL88</a>;         <span class="ct">/* offset: 0x0118 size: 8 bit */</span></td></tr>
<tr name="5766" id="5766">
<td>5766</td><td>        <a id="5766c9" class="tk">ME_PCTL_8B_tag</a> <a id="5766c24" class="tk">PCTL89</a>;         <span class="ct">/* offset: 0x0119 size: 8 bit */</span></td></tr>
<tr name="5767" id="5767">
<td>5767</td><td>        <a id="5767c9" class="tk">ME_PCTL_8B_tag</a> <a id="5767c24" class="tk">PCTL90</a>;         <span class="ct">/* offset: 0x011A size: 8 bit */</span></td></tr>
<tr name="5768" id="5768">
<td>5768</td><td>        <a id="5768c9" class="tk">ME_PCTL_8B_tag</a> <a id="5768c24" class="tk">PCTL91</a>;         <span class="ct">/* offset: 0x011B size: 8 bit */</span></td></tr>
<tr name="5769" id="5769">
<td>5769</td><td>        <a id="5769c9" class="tk">ME_PCTL_8B_tag</a> <a id="5769c24" class="tk">PCTL92</a>;         <span class="ct">/* offset: 0x011C size: 8 bit */</span></td></tr>
<tr name="5770" id="5770">
<td>5770</td><td>        <a id="5770c9" class="tk">ME_PCTL_8B_tag</a> <a id="5770c24" class="tk">PCTL93</a>;         <span class="ct">/* offset: 0x011D size: 8 bit */</span></td></tr>
<tr name="5771" id="5771">
<td>5771</td><td>        <a id="5771c9" class="tk">ME_PCTL_8B_tag</a> <a id="5771c24" class="tk">PCTL94</a>;         <span class="ct">/* offset: 0x011E size: 8 bit */</span></td></tr>
<tr name="5772" id="5772">
<td>5772</td><td>        <a id="5772c9" class="tk">ME_PCTL_8B_tag</a> <a id="5772c24" class="tk">PCTL95</a>;         <span class="ct">/* offset: 0x011F size: 8 bit */</span></td></tr>
<tr name="5773" id="5773">
<td>5773</td><td>        <a id="5773c9" class="tk">ME_PCTL_8B_tag</a> <a id="5773c24" class="tk">PCTL96</a>;         <span class="ct">/* offset: 0x0120 size: 8 bit */</span></td></tr>
<tr name="5774" id="5774">
<td>5774</td><td>        <a id="5774c9" class="tk">ME_PCTL_8B_tag</a> <a id="5774c24" class="tk">PCTL97</a>;         <span class="ct">/* offset: 0x0121 size: 8 bit */</span></td></tr>
<tr name="5775" id="5775">
<td>5775</td><td>        <a id="5775c9" class="tk">ME_PCTL_8B_tag</a> <a id="5775c24" class="tk">PCTL98</a>;         <span class="ct">/* offset: 0x0122 size: 8 bit */</span></td></tr>
<tr name="5776" id="5776">
<td>5776</td><td>        <a id="5776c9" class="tk">ME_PCTL_8B_tag</a> <a id="5776c24" class="tk">PCTL99</a>;         <span class="ct">/* offset: 0x0123 size: 8 bit */</span></td></tr>
<tr name="5777" id="5777">
<td>5777</td><td>        <a id="5777c9" class="tk">ME_PCTL_8B_tag</a> <a id="5777c24" class="tk">PCTL100</a>;        <span class="ct">/* offset: 0x0124 size: 8 bit */</span></td></tr>
<tr name="5778" id="5778">
<td>5778</td><td>        <a id="5778c9" class="tk">ME_PCTL_8B_tag</a> <a id="5778c24" class="tk">PCTL101</a>;        <span class="ct">/* offset: 0x0125 size: 8 bit */</span></td></tr>
<tr name="5779" id="5779">
<td>5779</td><td>        <a id="5779c9" class="tk">ME_PCTL_8B_tag</a> <a id="5779c24" class="tk">PCTL102</a>;        <span class="ct">/* offset: 0x0126 size: 8 bit */</span></td></tr>
<tr name="5780" id="5780">
<td>5780</td><td>        <a id="5780c9" class="tk">ME_PCTL_8B_tag</a> <a id="5780c24" class="tk">PCTL103</a>;        <span class="ct">/* offset: 0x0127 size: 8 bit */</span></td></tr>
<tr name="5781" id="5781">
<td>5781</td><td>        <a id="5781c9" class="tk">ME_PCTL_8B_tag</a> <a id="5781c24" class="tk">PCTL104</a>;        <span class="ct">/* offset: 0x0128 size: 8 bit */</span></td></tr>
<tr name="5782" id="5782">
<td>5782</td><td>        <a id="5782c9" class="tk">ME_PCTL_8B_tag</a> <a id="5782c24" class="tk">PCTL105</a>;        <span class="ct">/* offset: 0x0129 size: 8 bit */</span></td></tr>
<tr name="5783" id="5783">
<td>5783</td><td>        <a id="5783c9" class="tk">ME_PCTL_8B_tag</a> <a id="5783c24" class="tk">PCTL106</a>;        <span class="ct">/* offset: 0x012A size: 8 bit */</span></td></tr>
<tr name="5784" id="5784">
<td>5784</td><td>        <a id="5784c9" class="tk">ME_PCTL_8B_tag</a> <a id="5784c24" class="tk">PCTL107</a>;        <span class="ct">/* offset: 0x012B size: 8 bit */</span></td></tr>
<tr name="5785" id="5785">
<td>5785</td><td>        <a id="5785c9" class="tk">ME_PCTL_8B_tag</a> <a id="5785c24" class="tk">PCTL108</a>;        <span class="ct">/* offset: 0x012C size: 8 bit */</span></td></tr>
<tr name="5786" id="5786">
<td>5786</td><td>        <a id="5786c9" class="tk">ME_PCTL_8B_tag</a> <a id="5786c24" class="tk">PCTL109</a>;        <span class="ct">/* offset: 0x012D size: 8 bit */</span></td></tr>
<tr name="5787" id="5787">
<td>5787</td><td>        <a id="5787c9" class="tk">ME_PCTL_8B_tag</a> <a id="5787c24" class="tk">PCTL110</a>;        <span class="ct">/* offset: 0x012E size: 8 bit */</span></td></tr>
<tr name="5788" id="5788">
<td>5788</td><td>        <a id="5788c9" class="tk">ME_PCTL_8B_tag</a> <a id="5788c24" class="tk">PCTL111</a>;        <span class="ct">/* offset: 0x012F size: 8 bit */</span></td></tr>
<tr name="5789" id="5789">
<td>5789</td><td>        <a id="5789c9" class="tk">ME_PCTL_8B_tag</a> <a id="5789c24" class="tk">PCTL112</a>;        <span class="ct">/* offset: 0x0130 size: 8 bit */</span></td></tr>
<tr name="5790" id="5790">
<td>5790</td><td>        <a id="5790c9" class="tk">ME_PCTL_8B_tag</a> <a id="5790c24" class="tk">PCTL113</a>;        <span class="ct">/* offset: 0x0131 size: 8 bit */</span></td></tr>
<tr name="5791" id="5791">
<td>5791</td><td>        <a id="5791c9" class="tk">ME_PCTL_8B_tag</a> <a id="5791c24" class="tk">PCTL114</a>;        <span class="ct">/* offset: 0x0132 size: 8 bit */</span></td></tr>
<tr name="5792" id="5792">
<td>5792</td><td>        <a id="5792c9" class="tk">ME_PCTL_8B_tag</a> <a id="5792c24" class="tk">PCTL115</a>;        <span class="ct">/* offset: 0x0133 size: 8 bit */</span></td></tr>
<tr name="5793" id="5793">
<td>5793</td><td>        <a id="5793c9" class="tk">ME_PCTL_8B_tag</a> <a id="5793c24" class="tk">PCTL116</a>;        <span class="ct">/* offset: 0x0134 size: 8 bit */</span></td></tr>
<tr name="5794" id="5794">
<td>5794</td><td>        <a id="5794c9" class="tk">ME_PCTL_8B_tag</a> <a id="5794c24" class="tk">PCTL117</a>;        <span class="ct">/* offset: 0x0135 size: 8 bit */</span></td></tr>
<tr name="5795" id="5795">
<td>5795</td><td>        <a id="5795c9" class="tk">ME_PCTL_8B_tag</a> <a id="5795c24" class="tk">PCTL118</a>;        <span class="ct">/* offset: 0x0136 size: 8 bit */</span></td></tr>
<tr name="5796" id="5796">
<td>5796</td><td>        <a id="5796c9" class="tk">ME_PCTL_8B_tag</a> <a id="5796c24" class="tk">PCTL119</a>;        <span class="ct">/* offset: 0x0137 size: 8 bit */</span></td></tr>
<tr name="5797" id="5797">
<td>5797</td><td>        <a id="5797c9" class="tk">ME_PCTL_8B_tag</a> <a id="5797c24" class="tk">PCTL120</a>;        <span class="ct">/* offset: 0x0138 size: 8 bit */</span></td></tr>
<tr name="5798" id="5798">
<td>5798</td><td>        <a id="5798c9" class="tk">ME_PCTL_8B_tag</a> <a id="5798c24" class="tk">PCTL121</a>;        <span class="ct">/* offset: 0x0139 size: 8 bit */</span></td></tr>
<tr name="5799" id="5799">
<td>5799</td><td>        <a id="5799c9" class="tk">ME_PCTL_8B_tag</a> <a id="5799c24" class="tk">PCTL122</a>;        <span class="ct">/* offset: 0x013A size: 8 bit */</span></td></tr>
<tr name="5800" id="5800">
<td>5800</td><td>        <a id="5800c9" class="tk">ME_PCTL_8B_tag</a> <a id="5800c24" class="tk">PCTL123</a>;        <span class="ct">/* offset: 0x013B size: 8 bit */</span></td></tr>
<tr name="5801" id="5801">
<td>5801</td><td>        <a id="5801c9" class="tk">ME_PCTL_8B_tag</a> <a id="5801c24" class="tk">PCTL124</a>;        <span class="ct">/* offset: 0x013C size: 8 bit */</span></td></tr>
<tr name="5802" id="5802">
<td>5802</td><td>        <a id="5802c9" class="tk">ME_PCTL_8B_tag</a> <a id="5802c24" class="tk">PCTL125</a>;        <span class="ct">/* offset: 0x013D size: 8 bit */</span></td></tr>
<tr name="5803" id="5803">
<td>5803</td><td>        <a id="5803c9" class="tk">ME_PCTL_8B_tag</a> <a id="5803c24" class="tk">PCTL126</a>;        <span class="ct">/* offset: 0x013E size: 8 bit */</span></td></tr>
<tr name="5804" id="5804">
<td>5804</td><td>        <a id="5804c9" class="tk">ME_PCTL_8B_tag</a> <a id="5804c24" class="tk">PCTL127</a>;        <span class="ct">/* offset: 0x013F size: 8 bit */</span></td></tr>
<tr name="5805" id="5805">
<td>5805</td><td>        <a id="5805c9" class="tk">ME_PCTL_8B_tag</a> <a id="5805c24" class="tk">PCTL128</a>;        <span class="ct">/* offset: 0x0140 size: 8 bit */</span></td></tr>
<tr name="5806" id="5806">
<td>5806</td><td>        <a id="5806c9" class="tk">ME_PCTL_8B_tag</a> <a id="5806c24" class="tk">PCTL129</a>;        <span class="ct">/* offset: 0x0141 size: 8 bit */</span></td></tr>
<tr name="5807" id="5807">
<td>5807</td><td>        <a id="5807c9" class="tk">ME_PCTL_8B_tag</a> <a id="5807c24" class="tk">PCTL130</a>;        <span class="ct">/* offset: 0x0142 size: 8 bit */</span></td></tr>
<tr name="5808" id="5808">
<td>5808</td><td>        <a id="5808c9" class="tk">ME_PCTL_8B_tag</a> <a id="5808c24" class="tk">PCTL131</a>;        <span class="ct">/* offset: 0x0143 size: 8 bit */</span></td></tr>
<tr name="5809" id="5809">
<td>5809</td><td>        <a id="5809c9" class="tk">ME_PCTL_8B_tag</a> <a id="5809c24" class="tk">PCTL132</a>;        <span class="ct">/* offset: 0x0144 size: 8 bit */</span></td></tr>
<tr name="5810" id="5810">
<td>5810</td><td>        <a id="5810c9" class="tk">ME_PCTL_8B_tag</a> <a id="5810c24" class="tk">PCTL133</a>;        <span class="ct">/* offset: 0x0145 size: 8 bit */</span></td></tr>
<tr name="5811" id="5811">
<td>5811</td><td>        <a id="5811c9" class="tk">ME_PCTL_8B_tag</a> <a id="5811c24" class="tk">PCTL134</a>;        <span class="ct">/* offset: 0x0146 size: 8 bit */</span></td></tr>
<tr name="5812" id="5812">
<td>5812</td><td>        <a id="5812c9" class="tk">ME_PCTL_8B_tag</a> <a id="5812c24" class="tk">PCTL135</a>;        <span class="ct">/* offset: 0x0147 size: 8 bit */</span></td></tr>
<tr name="5813" id="5813">
<td>5813</td><td>        <a id="5813c9" class="tk">ME_PCTL_8B_tag</a> <a id="5813c24" class="tk">PCTL136</a>;        <span class="ct">/* offset: 0x0148 size: 8 bit */</span></td></tr>
<tr name="5814" id="5814">
<td>5814</td><td>        <a id="5814c9" class="tk">ME_PCTL_8B_tag</a> <a id="5814c24" class="tk">PCTL137</a>;        <span class="ct">/* offset: 0x0149 size: 8 bit */</span></td></tr>
<tr name="5815" id="5815">
<td>5815</td><td>        <a id="5815c9" class="tk">ME_PCTL_8B_tag</a> <a id="5815c24" class="tk">PCTL138</a>;        <span class="ct">/* offset: 0x014A size: 8 bit */</span></td></tr>
<tr name="5816" id="5816">
<td>5816</td><td>        <a id="5816c9" class="tk">ME_PCTL_8B_tag</a> <a id="5816c24" class="tk">PCTL139</a>;        <span class="ct">/* offset: 0x014B size: 8 bit */</span></td></tr>
<tr name="5817" id="5817">
<td>5817</td><td>        <a id="5817c9" class="tk">ME_PCTL_8B_tag</a> <a id="5817c24" class="tk">PCTL140</a>;        <span class="ct">/* offset: 0x014C size: 8 bit */</span></td></tr>
<tr name="5818" id="5818">
<td>5818</td><td>        <a id="5818c9" class="tk">ME_PCTL_8B_tag</a> <a id="5818c24" class="tk">PCTL141</a>;        <span class="ct">/* offset: 0x014D size: 8 bit */</span></td></tr>
<tr name="5819" id="5819">
<td>5819</td><td>        <a id="5819c9" class="tk">ME_PCTL_8B_tag</a> <a id="5819c24" class="tk">PCTL142</a>;        <span class="ct">/* offset: 0x014E size: 8 bit */</span></td></tr>
<tr name="5820" id="5820">
<td>5820</td><td>        <a id="5820c9" class="tk">ME_PCTL_8B_tag</a> <a id="5820c24" class="tk">PCTL143</a>;        <span class="ct">/* offset: 0x014F size: 8 bit */</span></td></tr>
<tr name="5821" id="5821">
<td>5821</td><td>      <span class="br">}</span>;</td></tr>
<tr name="5822" id="5822">
<td>5822</td><td>    <span class="br">}</span>;</td></tr>
<tr name="5823" id="5823">
<td>5823</td><td></td></tr>
<tr name="5824" id="5824">
<td>5824</td><td>    <a id="5824c5" class="tk">int8_t</a> <a id="5824c12" class="tk">ME_reserved_0150</a>[16048];</td></tr>
<tr name="5825" id="5825">
<td>5825</td><td>  <span class="br">}</span> <a id="5825c5" class="tk">ME_tag</a>;</td></tr>
<tr name="5826" id="5826">
<td>5826</td><td></td></tr>
<tr name="5827" id="5827">
<td>5827</td><td><span class="pp">#define</span> <a id="5827c9" class="tk">ME</a>                             (<a id="5827c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="5827c52" class="tk">ME_tag</a> <a id="5827c59" class="tk">*</a>) 0xC3FDC000UL)</td></tr>
<tr name="5828" id="5828">
<td>5828</td><td></td></tr>
<tr name="5829" id="5829">
<td>5829</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="5830" id="5830">
<td>5830</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="5831" id="5831">
<td>5831</td><td>  <span class="ct">/* Module: OSC  */</span></td></tr>
<tr name="5832" id="5832">
<td>5832</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="5833" id="5833">
<td>5833</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="5834" id="5834">
<td>5834</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* OSC_CTL - Control Register */</span></td></tr>
<tr name="5835" id="5835">
<td>5835</td><td>    <a id="5835c5" class="tk">vuint32_t</a> <a id="5835c15" class="tk">R</a>;</td></tr>
<tr name="5836" id="5836">
<td>5836</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="5837" id="5837">
<td>5837</td><td>      <a id="5837c7" class="tk">vuint32_t</a> <a id="5837c17" class="tk">OSCBYP</a><a id="5837c23" class="tk">:</a>1;              <span class="ct">/* High Frequency Oscillator Bypass */</span></td></tr>
<tr name="5838" id="5838">
<td>5838</td><td>     <a id="5838c6" class="tk">vuint32_t</a><a id="5838c15" class="tk">:</a></td></tr>
<tr name="5839" id="5839">
<td>5839</td><td>      7;</td></tr>
<tr name="5840" id="5840">
<td>5840</td><td>      <a id="5840c7" class="tk">vuint32_t</a> <a id="5840c17" class="tk">EOCV</a><a id="5840c21" class="tk">:</a>8;                <span class="ct">/* End of Count Value */</span></td></tr>
<tr name="5841" id="5841">
<td>5841</td><td>      <a id="5841c7" class="tk">vuint32_t</a> <a id="5841c17" class="tk">M_OSC</a><a id="5841c22" class="tk">:</a>1;               <span class="ct">/* High Frequency Oscillator Clock Interrupt Mask */</span></td></tr>
<tr name="5842" id="5842">
<td>5842</td><td>     <a id="5842c6" class="tk">vuint32_t</a><a id="5842c15" class="tk">:</a></td></tr>
<tr name="5843" id="5843">
<td>5843</td><td>      2;</td></tr>
<tr name="5844" id="5844">
<td>5844</td><td>      <a id="5844c7" class="tk">vuint32_t</a> <a id="5844c17" class="tk">OSCDIV</a><a id="5844c23" class="tk">:</a>5;              <span class="ct">/* High Frequency Oscillator Division Factor */</span></td></tr>
<tr name="5845" id="5845">
<td>5845</td><td>      <a id="5845c7" class="tk">vuint32_t</a> <a id="5845c17" class="tk">I_OSC</a><a id="5845c22" class="tk">:</a>1;               <span class="ct">/* High Frequency Oscillator Clock Interrupt */</span></td></tr>
<tr name="5846" id="5846">
<td>5846</td><td></td></tr>
<tr name="5847" id="5847">
<td>5847</td><td><span class="pp">#if</span> 0</td></tr>
<tr name="5848" id="5848">
<td>5848</td><td></td></tr>
<tr name="5849" id="5849">
<td>5849</td><td>      <span class="ct">/* MJR Edited */</span></td></tr>
<tr name="5850" id="5850">
<td>5850</td><td>     <a id="5850c6" class="tk">vuint32_t</a><a id="5850c15" class="tk">:</a></td></tr>
<tr name="5851" id="5851">
<td>5851</td><td>      7;</td></tr>
<tr name="5852" id="5852">
<td>5852</td><td></td></tr>
<tr name="5853" id="5853">
<td>5853</td><td><span class="pp">#else</span></td></tr>
<tr name="5854" id="5854">
<td>5854</td><td></td></tr>
<tr name="5855" id="5855">
<td>5855</td><td>     <a id="5855c6" class="tk">vuint32_t</a><a id="5855c15" class="tk">:</a></td></tr>
<tr name="5856" id="5856">
<td>5856</td><td>      5;                               <span class="ct">/* MJR BUG bits are not generated from IP-XACT */</span></td></tr>
<tr name="5857" id="5857">
<td>5857</td><td>      <a id="5857c7" class="tk">vuint32_t</a> <a id="5857c17" class="tk">S_OSC</a><a id="5857c22" class="tk">:</a>1;</td></tr>
<tr name="5858" id="5858">
<td>5858</td><td>      <a id="5858c7" class="tk">vuint32_t</a> <a id="5858c17" class="tk">OSCON</a><a id="5858c22" class="tk">:</a>1;</td></tr>
<tr name="5859" id="5859">
<td>5859</td><td></td></tr>
<tr name="5860" id="5860">
<td>5860</td><td><span class="pp">#endif</span></td></tr>
<tr name="5861" id="5861">
<td>5861</td><td></td></tr>
<tr name="5862" id="5862">
<td>5862</td><td>    <span class="br">}</span> <a id="5862c7" class="tk">B</a>;</td></tr>
<tr name="5863" id="5863">
<td>5863</td><td>  <span class="br">}</span> <a id="5863c5" class="tk">OSC_CTL_32B_tag</a>;</td></tr>
<tr name="5864" id="5864">
<td>5864</td><td></td></tr>
<tr name="5865" id="5865">
<td>5865</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="5865c18" class="tk">OSC_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="5866" id="5866">
<td>5866</td><td>    <span class="ct">/* OSC_CTL - Control Register */</span></td></tr>
<tr name="5867" id="5867">
<td>5867</td><td>    <a id="5867c5" class="tk">OSC_CTL_32B_tag</a> <a id="5867c21" class="tk">CTL</a>;               <span class="ct">/* offset: 0x0000 size: 32 bit */</span></td></tr>
<tr name="5868" id="5868">
<td>5868</td><td>    <a id="5868c5" class="tk">int8_t</a> <a id="5868c12" class="tk">OSC_reserved_0004</a>[92];</td></tr>
<tr name="5869" id="5869">
<td>5869</td><td>  <span class="br">}</span> <a id="5869c5" class="tk">OSC_tag</a>;</td></tr>
<tr name="5870" id="5870">
<td>5870</td><td></td></tr>
<tr name="5871" id="5871">
<td>5871</td><td><span class="pp">#define</span> <a id="5871c9" class="tk">OSC</a>                            (<a id="5871c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="5871c52" class="tk">OSC_tag</a> <a id="5871c60" class="tk">*</a>) 0xC3FE0000UL)</td></tr>
<tr name="5872" id="5872">
<td>5872</td><td></td></tr>
<tr name="5873" id="5873">
<td>5873</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="5874" id="5874">
<td>5874</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="5875" id="5875">
<td>5875</td><td>  <span class="ct">/* Module: RC  */</span></td></tr>
<tr name="5876" id="5876">
<td>5876</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="5877" id="5877">
<td>5877</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="5878" id="5878">
<td>5878</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* RC_CTL - Control Register */</span></td></tr>
<tr name="5879" id="5879">
<td>5879</td><td>    <a id="5879c5" class="tk">vuint32_t</a> <a id="5879c15" class="tk">R</a>;</td></tr>
<tr name="5880" id="5880">
<td>5880</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="5881" id="5881">
<td>5881</td><td>     <a id="5881c6" class="tk">vuint32_t</a><a id="5881c15" class="tk">:</a></td></tr>
<tr name="5882" id="5882">
<td>5882</td><td>      10;</td></tr>
<tr name="5883" id="5883">
<td>5883</td><td>      <a id="5883c7" class="tk">vuint32_t</a> <a id="5883c17" class="tk">RCTRIM</a><a id="5883c23" class="tk">:</a>6;              <span class="ct">/* Main RC Trimming Bits */</span></td></tr>
<tr name="5884" id="5884">
<td>5884</td><td>     <a id="5884c6" class="tk">vuint32_t</a><a id="5884c15" class="tk">:</a></td></tr>
<tr name="5885" id="5885">
<td>5885</td><td>      3;</td></tr>
<tr name="5886" id="5886">
<td>5886</td><td>      <a id="5886c7" class="tk">vuint32_t</a> <a id="5886c17" class="tk">RCDIV</a><a id="5886c22" class="tk">:</a>5;               <span class="ct">/* Main RC Clock Division Factor */</span></td></tr>
<tr name="5887" id="5887">
<td>5887</td><td>     <a id="5887c6" class="tk">vuint32_t</a><a id="5887c15" class="tk">:</a></td></tr>
<tr name="5888" id="5888">
<td>5888</td><td>      2;</td></tr>
<tr name="5889" id="5889">
<td>5889</td><td>      <a id="5889c7" class="tk">vuint32_t</a> <a id="5889c17" class="tk">S_RC_STDBY</a><a id="5889c27" class="tk">:</a>1;          <span class="ct">/* MRC Oscillator Powerdown Status */</span></td></tr>
<tr name="5890" id="5890">
<td>5890</td><td>     <a id="5890c6" class="tk">vuint32_t</a><a id="5890c15" class="tk">:</a></td></tr>
<tr name="5891" id="5891">
<td>5891</td><td>      5;</td></tr>
<tr name="5892" id="5892">
<td>5892</td><td>    <span class="br">}</span> <a id="5892c7" class="tk">B</a>;</td></tr>
<tr name="5893" id="5893">
<td>5893</td><td>  <span class="br">}</span> <a id="5893c5" class="tk">RC_CTL_32B_tag</a>;</td></tr>
<tr name="5894" id="5894">
<td>5894</td><td></td></tr>
<tr name="5895" id="5895">
<td>5895</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="5895c18" class="tk">RC_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="5896" id="5896">
<td>5896</td><td>    <span class="ct">/* RC_CTL - Control Register */</span></td></tr>
<tr name="5897" id="5897">
<td>5897</td><td>    <a id="5897c5" class="tk">RC_CTL_32B_tag</a> <a id="5897c20" class="tk">CTL</a>;                <span class="ct">/* offset: 0x0000 size: 32 bit */</span></td></tr>
<tr name="5898" id="5898">
<td>5898</td><td>    <a id="5898c5" class="tk">int8_t</a> <a id="5898c12" class="tk">RC_reserved_0004</a>[16380];</td></tr>
<tr name="5899" id="5899">
<td>5899</td><td>  <span class="br">}</span> <a id="5899c5" class="tk">RC_tag</a>;</td></tr>
<tr name="5900" id="5900">
<td>5900</td><td></td></tr>
<tr name="5901" id="5901">
<td>5901</td><td><span class="pp">#define</span> <a id="5901c9" class="tk">RC</a>                             (<a id="5901c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="5901c52" class="tk">RC_tag</a> <a id="5901c59" class="tk">*</a>) 0xC3FE0060UL)</td></tr>
<tr name="5902" id="5902">
<td>5902</td><td></td></tr>
<tr name="5903" id="5903">
<td>5903</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="5904" id="5904">
<td>5904</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="5905" id="5905">
<td>5905</td><td>  <span class="ct">/* Module: PLLD  */</span></td></tr>
<tr name="5906" id="5906">
<td>5906</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="5907" id="5907">
<td>5907</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="5908" id="5908">
<td>5908</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PLLD_CR - Control Register */</span></td></tr>
<tr name="5909" id="5909">
<td>5909</td><td>    <a id="5909c5" class="tk">vuint32_t</a> <a id="5909c15" class="tk">R</a>;</td></tr>
<tr name="5910" id="5910">
<td>5910</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="5911" id="5911">
<td>5911</td><td>     <a id="5911c6" class="tk">vuint32_t</a><a id="5911c15" class="tk">:</a></td></tr>
<tr name="5912" id="5912">
<td>5912</td><td>      2;</td></tr>
<tr name="5913" id="5913">
<td>5913</td><td>      <a id="5913c7" class="tk">vuint32_t</a> <a id="5913c17" class="tk">IDF</a><a id="5913c20" class="tk">:</a>4;                 <span class="ct">/* PLL Input Division Factor */</span></td></tr>
<tr name="5914" id="5914">
<td>5914</td><td>      <a id="5914c7" class="tk">vuint32_t</a> <a id="5914c17" class="tk">ODF</a><a id="5914c20" class="tk">:</a>2;                 <span class="ct">/* PLL Output Division Factor */</span></td></tr>
<tr name="5915" id="5915">
<td>5915</td><td>     <a id="5915c6" class="tk">vuint32_t</a><a id="5915c15" class="tk">:</a></td></tr>
<tr name="5916" id="5916">
<td>5916</td><td>      1;</td></tr>
<tr name="5917" id="5917">
<td>5917</td><td>      <a id="5917c7" class="tk">vuint32_t</a> <a id="5917c17" class="tk">NDIV</a><a id="5917c21" class="tk">:</a>7;                <span class="ct">/* PLL Loop Division Factor */</span></td></tr>
<tr name="5918" id="5918">
<td>5918</td><td>     <a id="5918c6" class="tk">vuint32_t</a><a id="5918c15" class="tk">:</a></td></tr>
<tr name="5919" id="5919">
<td>5919</td><td>      7;</td></tr>
<tr name="5920" id="5920">
<td>5920</td><td>      <a id="5920c7" class="tk">vuint32_t</a> <a id="5920c17" class="tk">EN_PLL_SW</a><a id="5920c26" class="tk">:</a>1;           <span class="ct">/* Enable Progressive Clock Switching */</span></td></tr>
<tr name="5921" id="5921">
<td>5921</td><td>      <a id="5921c7" class="tk">vuint32_t</a> <a id="5921c17" class="tk">MODE</a><a id="5921c21" class="tk">:</a>1;                <span class="ct">/* Activate 1:1 Mode */</span></td></tr>
<tr name="5922" id="5922">
<td>5922</td><td>      <a id="5922c7" class="tk">vuint32_t</a> <a id="5922c17" class="tk">UNLOCK_ONCE</a><a id="5922c28" class="tk">:</a>1;         <span class="ct">/* PLL Loss of Lock */</span></td></tr>
<tr name="5923" id="5923">
<td>5923</td><td>      <a id="5923c7" class="tk">vuint32_t</a> <a id="5923c17" class="tk">M_LOCK</a><a id="5923c23" class="tk">:</a>1;              <span class="ct">/* Mask for the i_lock Output Interrupt */</span></td></tr>
<tr name="5924" id="5924">
<td>5924</td><td>      <a id="5924c7" class="tk">vuint32_t</a> <a id="5924c17" class="tk">I_LOCK</a><a id="5924c23" class="tk">:</a>1;              <span class="ct">/* PLL Lock Signal Toggle Indicator */</span></td></tr>
<tr name="5925" id="5925">
<td>5925</td><td>      <a id="5925c7" class="tk">vuint32_t</a> <a id="5925c17" class="tk">S_LOCK</a><a id="5925c23" class="tk">:</a>1;              <span class="ct">/* PLL has Aquired Lock */</span></td></tr>
<tr name="5926" id="5926">
<td>5926</td><td>      <a id="5926c7" class="tk">vuint32_t</a> <a id="5926c17" class="tk">PLL_FAIL_MASK</a><a id="5926c30" class="tk">:</a>1;       <span class="ct">/* PLL Fail Mask */</span></td></tr>
<tr name="5927" id="5927">
<td>5927</td><td>      <a id="5927c7" class="tk">vuint32_t</a> <a id="5927c17" class="tk">PLL_FAIL_FLAG</a><a id="5927c30" class="tk">:</a>1;       <span class="ct">/* PLL Fail Flag */</span></td></tr>
<tr name="5928" id="5928">
<td>5928</td><td>     <a id="5928c6" class="tk">vuint32_t</a><a id="5928c15" class="tk">:</a></td></tr>
<tr name="5929" id="5929">
<td>5929</td><td>      1;</td></tr>
<tr name="5930" id="5930">
<td>5930</td><td>    <span class="br">}</span> <a id="5930c7" class="tk">B</a>;</td></tr>
<tr name="5931" id="5931">
<td>5931</td><td>  <span class="br">}</span> <a id="5931c5" class="tk">PLLD_CR_32B_tag</a>;</td></tr>
<tr name="5932" id="5932">
<td>5932</td><td></td></tr>
<tr name="5933" id="5933">
<td>5933</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PLLD_MR - PLLD Modulation Register */</span></td></tr>
<tr name="5934" id="5934">
<td>5934</td><td>    <a id="5934c5" class="tk">vuint32_t</a> <a id="5934c15" class="tk">R</a>;</td></tr>
<tr name="5935" id="5935">
<td>5935</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="5936" id="5936">
<td>5936</td><td>      <a id="5936c7" class="tk">vuint32_t</a> <a id="5936c17" class="tk">STRB_BYPASS</a><a id="5936c28" class="tk">:</a>1;         <span class="ct">/* Strobe Bypass */</span></td></tr>
<tr name="5937" id="5937">
<td>5937</td><td>     <a id="5937c6" class="tk">vuint32_t</a><a id="5937c15" class="tk">:</a></td></tr>
<tr name="5938" id="5938">
<td>5938</td><td>      1;</td></tr>
<tr name="5939" id="5939">
<td>5939</td><td>      <a id="5939c7" class="tk">vuint32_t</a> <a id="5939c17" class="tk">SPRD_SEL</a><a id="5939c25" class="tk">:</a>1;            <span class="ct">/* Spread Type Selection */</span></td></tr>
<tr name="5940" id="5940">
<td>5940</td><td>      <a id="5940c7" class="tk">vuint32_t</a> <a id="5940c17" class="tk">MOD_PERIOD</a><a id="5940c27" class="tk">:</a>13;         <span class="ct">/* Modulation Period */</span></td></tr>
<tr name="5941" id="5941">
<td>5941</td><td></td></tr>
<tr name="5942" id="5942">
<td>5942</td><td><span class="pp">#ifndef</span> <a id="5942c9" class="tk">USE_FIELD_ALIASES_PLLD</a></td></tr>
<tr name="5943" id="5943">
<td>5943</td><td></td></tr>
<tr name="5944" id="5944">
<td>5944</td><td>      <a id="5944c7" class="tk">vuint32_t</a> <a id="5944c17" class="tk">SSCG_EN</a><a id="5944c24" class="tk">:</a>1;             <span class="ct">/* Spread Spectrum Clock Generation Enable */</span></td></tr>
<tr name="5945" id="5945">
<td>5945</td><td></td></tr>
<tr name="5946" id="5946">
<td>5946</td><td><span class="pp">#else</span></td></tr>
<tr name="5947" id="5947">
<td>5947</td><td></td></tr>
<tr name="5948" id="5948">
<td>5948</td><td>      <a id="5948c7" class="tk">vuint32_t</a> <a id="5948c17" class="tk">FM_EN</a><a id="5948c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5949" id="5949">
<td>5949</td><td></td></tr>
<tr name="5950" id="5950">
<td>5950</td><td><span class="pp">#endif</span></td></tr>
<tr name="5951" id="5951">
<td>5951</td><td></td></tr>
<tr name="5952" id="5952">
<td>5952</td><td>      <a id="5952c7" class="tk">vuint32_t</a> <a id="5952c17" class="tk">INC_STEP</a><a id="5952c25" class="tk">:</a>15;           <span class="ct">/* Increment Step */</span></td></tr>
<tr name="5953" id="5953">
<td>5953</td><td>    <span class="br">}</span> <a id="5953c7" class="tk">B</a>;</td></tr>
<tr name="5954" id="5954">
<td>5954</td><td>  <span class="br">}</span> <a id="5954c5" class="tk">PLLD_MR_32B_tag</a>;</td></tr>
<tr name="5955" id="5955">
<td>5955</td><td></td></tr>
<tr name="5956" id="5956">
<td>5956</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="5956c18" class="tk">PLLD_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="5957" id="5957">
<td>5957</td><td>    <span class="ct">/* PLLD_CR - Control Register */</span></td></tr>
<tr name="5958" id="5958">
<td>5958</td><td>    <a id="5958c5" class="tk">PLLD_CR_32B_tag</a> <a id="5958c21" class="tk">CR</a>;                <span class="ct">/* offset: 0x0000 size: 32 bit */</span></td></tr>
<tr name="5959" id="5959">
<td>5959</td><td></td></tr>
<tr name="5960" id="5960">
<td>5960</td><td>    <span class="ct">/* PLLD_MR - PLLD Modulation Register */</span></td></tr>
<tr name="5961" id="5961">
<td>5961</td><td>    <a id="5961c5" class="tk">PLLD_MR_32B_tag</a> <a id="5961c21" class="tk">MR</a>;                <span class="ct">/* offset: 0x0004 size: 32 bit */</span></td></tr>
<tr name="5962" id="5962">
<td>5962</td><td>    <a id="5962c5" class="tk">int8_t</a> <a id="5962c12" class="tk">PLLD_reserved_0008</a>[24];</td></tr>
<tr name="5963" id="5963">
<td>5963</td><td>  <span class="br">}</span> <a id="5963c5" class="tk">PLLD_tag</a>;</td></tr>
<tr name="5964" id="5964">
<td>5964</td><td></td></tr>
<tr name="5965" id="5965">
<td>5965</td><td><span class="pp">#define</span> <a id="5965c9" class="tk">PLLD0</a>                          (<a id="5965c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="5965c52" class="tk">PLLD_tag</a> <a id="5965c61" class="tk">*</a>) 0xC3FE00A0UL)</td></tr>
<tr name="5966" id="5966">
<td>5966</td><td><span class="pp">#define</span> <a id="5966c9" class="tk">PLLD1</a>                          (<a id="5966c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="5966c52" class="tk">PLLD_tag</a> <a id="5966c61" class="tk">*</a>) 0xC3FE00C0UL)</td></tr>
<tr name="5967" id="5967">
<td>5967</td><td></td></tr>
<tr name="5968" id="5968">
<td>5968</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="5969" id="5969">
<td>5969</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="5970" id="5970">
<td>5970</td><td>  <span class="ct">/* Module: CMU  */</span></td></tr>
<tr name="5971" id="5971">
<td>5971</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="5972" id="5972">
<td>5972</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="5973" id="5973">
<td>5973</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CMU_CSR - Control Status Register */</span></td></tr>
<tr name="5974" id="5974">
<td>5974</td><td>    <a id="5974c5" class="tk">vuint32_t</a> <a id="5974c15" class="tk">R</a>;</td></tr>
<tr name="5975" id="5975">
<td>5975</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="5976" id="5976">
<td>5976</td><td>     <a id="5976c6" class="tk">vuint32_t</a><a id="5976c15" class="tk">:</a></td></tr>
<tr name="5977" id="5977">
<td>5977</td><td>      8;</td></tr>
<tr name="5978" id="5978">
<td>5978</td><td>      <a id="5978c7" class="tk">vuint32_t</a> <a id="5978c17" class="tk">SFM</a><a id="5978c20" class="tk">:</a>1;                 <span class="ct">/* Start Frequency Measure */</span></td></tr>
<tr name="5979" id="5979">
<td>5979</td><td>     <a id="5979c6" class="tk">vuint32_t</a><a id="5979c15" class="tk">:</a></td></tr>
<tr name="5980" id="5980">
<td>5980</td><td>      13;</td></tr>
<tr name="5981" id="5981">
<td>5981</td><td></td></tr>
<tr name="5982" id="5982">
<td>5982</td><td><span class="pp">#ifndef</span> <a id="5982c9" class="tk">USE_FIELD_ALIASES_CMU</a></td></tr>
<tr name="5983" id="5983">
<td>5983</td><td></td></tr>
<tr name="5984" id="5984">
<td>5984</td><td>      <a id="5984c7" class="tk">vuint32_t</a> <a id="5984c17" class="tk">CKSEL1</a><a id="5984c23" class="tk">:</a>2;              <span class="ct">/* RC Oscillator(s) Selection Bit */</span></td></tr>
<tr name="5985" id="5985">
<td>5985</td><td></td></tr>
<tr name="5986" id="5986">
<td>5986</td><td><span class="pp">#else</span></td></tr>
<tr name="5987" id="5987">
<td>5987</td><td></td></tr>
<tr name="5988" id="5988">
<td>5988</td><td>      <a id="5988c7" class="tk">vuint32_t</a> <a id="5988c17" class="tk">CLKSEL1</a><a id="5988c24" class="tk">:</a>2;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="5989" id="5989">
<td>5989</td><td></td></tr>
<tr name="5990" id="5990">
<td>5990</td><td><span class="pp">#endif</span></td></tr>
<tr name="5991" id="5991">
<td>5991</td><td></td></tr>
<tr name="5992" id="5992">
<td>5992</td><td>     <a id="5992c6" class="tk">vuint32_t</a><a id="5992c15" class="tk">:</a></td></tr>
<tr name="5993" id="5993">
<td>5993</td><td>      5;</td></tr>
<tr name="5994" id="5994">
<td>5994</td><td>      <a id="5994c7" class="tk">vuint32_t</a> <a id="5994c17" class="tk">RCDIV</a><a id="5994c22" class="tk">:</a>2;               <span class="ct">/* RCfast Clock Division Factor */</span></td></tr>
<tr name="5995" id="5995">
<td>5995</td><td>      <a id="5995c7" class="tk">vuint32_t</a> <a id="5995c17" class="tk">CME_A</a><a id="5995c22" class="tk">:</a>1;               <span class="ct">/* PLL_A Clock Monitor Enable */</span></td></tr>
<tr name="5996" id="5996">
<td>5996</td><td>    <span class="br">}</span> <a id="5996c7" class="tk">B</a>;</td></tr>
<tr name="5997" id="5997">
<td>5997</td><td>  <span class="br">}</span> <a id="5997c5" class="tk">CMU_CSR_32B_tag</a>;</td></tr>
<tr name="5998" id="5998">
<td>5998</td><td></td></tr>
<tr name="5999" id="5999">
<td>5999</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CMU_FDR - Frequency Display Register */</span></td></tr>
<tr name="6000" id="6000">
<td>6000</td><td>    <a id="6000c5" class="tk">vuint32_t</a> <a id="6000c15" class="tk">R</a>;</td></tr>
<tr name="6001" id="6001">
<td>6001</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6002" id="6002">
<td>6002</td><td>     <a id="6002c6" class="tk">vuint32_t</a><a id="6002c15" class="tk">:</a></td></tr>
<tr name="6003" id="6003">
<td>6003</td><td>      12;</td></tr>
<tr name="6004" id="6004">
<td>6004</td><td>      <a id="6004c7" class="tk">vuint32_t</a> <a id="6004c17" class="tk">FD</a><a id="6004c19" class="tk">:</a>20;                 <span class="ct">/* Measured Frequency Bits */</span></td></tr>
<tr name="6005" id="6005">
<td>6005</td><td>    <span class="br">}</span> <a id="6005c7" class="tk">B</a>;</td></tr>
<tr name="6006" id="6006">
<td>6006</td><td>  <span class="br">}</span> <a id="6006c5" class="tk">CMU_FDR_32B_tag</a>;</td></tr>
<tr name="6007" id="6007">
<td>6007</td><td></td></tr>
<tr name="6008" id="6008">
<td>6008</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CMU_HFREFR_A - High Frequency Reference Register */</span></td></tr>
<tr name="6009" id="6009">
<td>6009</td><td>    <a id="6009c5" class="tk">vuint32_t</a> <a id="6009c15" class="tk">R</a>;</td></tr>
<tr name="6010" id="6010">
<td>6010</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6011" id="6011">
<td>6011</td><td>     <a id="6011c6" class="tk">vuint32_t</a><a id="6011c15" class="tk">:</a></td></tr>
<tr name="6012" id="6012">
<td>6012</td><td>      20;</td></tr>
<tr name="6013" id="6013">
<td>6013</td><td>      <a id="6013c7" class="tk">vuint32_t</a> <a id="6013c17" class="tk">HFREF_A</a><a id="6013c24" class="tk">:</a>12;            <span class="ct">/* High Frequency Reference Value */</span></td></tr>
<tr name="6014" id="6014">
<td>6014</td><td>    <span class="br">}</span> <a id="6014c7" class="tk">B</a>;</td></tr>
<tr name="6015" id="6015">
<td>6015</td><td>  <span class="br">}</span> <a id="6015c5" class="tk">CMU_HFREFR_A_32B_tag</a>;</td></tr>
<tr name="6016" id="6016">
<td>6016</td><td></td></tr>
<tr name="6017" id="6017">
<td>6017</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CMU_LFREFR_A - Low Frequency Reference Register */</span></td></tr>
<tr name="6018" id="6018">
<td>6018</td><td>    <a id="6018c5" class="tk">vuint32_t</a> <a id="6018c15" class="tk">R</a>;</td></tr>
<tr name="6019" id="6019">
<td>6019</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6020" id="6020">
<td>6020</td><td>     <a id="6020c6" class="tk">vuint32_t</a><a id="6020c15" class="tk">:</a></td></tr>
<tr name="6021" id="6021">
<td>6021</td><td>      20;</td></tr>
<tr name="6022" id="6022">
<td>6022</td><td>      <a id="6022c7" class="tk">vuint32_t</a> <a id="6022c17" class="tk">LFREF_A</a><a id="6022c24" class="tk">:</a>12;            <span class="ct">/* Low Frequency Reference Value */</span></td></tr>
<tr name="6023" id="6023">
<td>6023</td><td>    <span class="br">}</span> <a id="6023c7" class="tk">B</a>;</td></tr>
<tr name="6024" id="6024">
<td>6024</td><td>  <span class="br">}</span> <a id="6024c5" class="tk">CMU_LFREFR_A_32B_tag</a>;</td></tr>
<tr name="6025" id="6025">
<td>6025</td><td></td></tr>
<tr name="6026" id="6026">
<td>6026</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CMU_ISR - Interrupt Status Register */</span></td></tr>
<tr name="6027" id="6027">
<td>6027</td><td>    <a id="6027c5" class="tk">vuint32_t</a> <a id="6027c15" class="tk">R</a>;</td></tr>
<tr name="6028" id="6028">
<td>6028</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6029" id="6029">
<td>6029</td><td>     <a id="6029c6" class="tk">vuint32_t</a><a id="6029c15" class="tk">:</a></td></tr>
<tr name="6030" id="6030">
<td>6030</td><td>      28;</td></tr>
<tr name="6031" id="6031">
<td>6031</td><td>      <a id="6031c7" class="tk">vuint32_t</a> <a id="6031c17" class="tk">FLCI_A</a><a id="6031c23" class="tk">:</a>1;              <span class="ct">/* PLL_A Clock Frequency less than Reference Clock Interrupt */</span></td></tr>
<tr name="6032" id="6032">
<td>6032</td><td></td></tr>
<tr name="6033" id="6033">
<td>6033</td><td><span class="pp">#ifndef</span> <a id="6033c9" class="tk">USE_FIELD_ALIASES_CMU</a></td></tr>
<tr name="6034" id="6034">
<td>6034</td><td></td></tr>
<tr name="6035" id="6035">
<td>6035</td><td>      <a id="6035c7" class="tk">vuint32_t</a> <a id="6035c17" class="tk">FHH_AI</a><a id="6035c23" class="tk">:</a>1;              <span class="ct">/* PLL_A Clock Frequency higher than high Reference Interrupt */</span></td></tr>
<tr name="6036" id="6036">
<td>6036</td><td></td></tr>
<tr name="6037" id="6037">
<td>6037</td><td><span class="pp">#else</span></td></tr>
<tr name="6038" id="6038">
<td>6038</td><td></td></tr>
<tr name="6039" id="6039">
<td>6039</td><td>      <a id="6039c7" class="tk">vuint32_t</a> <a id="6039c17" class="tk">FHHI_A</a><a id="6039c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="6040" id="6040">
<td>6040</td><td></td></tr>
<tr name="6041" id="6041">
<td>6041</td><td><span class="pp">#endif</span></td></tr>
<tr name="6042" id="6042">
<td>6042</td><td></td></tr>
<tr name="6043" id="6043">
<td>6043</td><td>      <a id="6043c7" class="tk">vuint32_t</a> <a id="6043c17" class="tk">FLLI_A</a><a id="6043c23" class="tk">:</a>1;              <span class="ct">/* PLL_A Clock Frequency less than low Reference Interrupt */</span></td></tr>
<tr name="6044" id="6044">
<td>6044</td><td>      <a id="6044c7" class="tk">vuint32_t</a> <a id="6044c17" class="tk">OLRI</a><a id="6044c21" class="tk">:</a>1;                <span class="ct">/* Oscillator Frequency less than RC Frequency Interrupt */</span></td></tr>
<tr name="6045" id="6045">
<td>6045</td><td>    <span class="br">}</span> <a id="6045c7" class="tk">B</a>;</td></tr>
<tr name="6046" id="6046">
<td>6046</td><td>  <span class="br">}</span> <a id="6046c5" class="tk">CMU_ISR_32B_tag</a>;</td></tr>
<tr name="6047" id="6047">
<td>6047</td><td></td></tr>
<tr name="6048" id="6048">
<td>6048</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CMU_IMR - Interrupt Mask Register */</span></td></tr>
<tr name="6049" id="6049">
<td>6049</td><td>    <a id="6049c5" class="tk">vuint32_t</a> <a id="6049c15" class="tk">R</a>;</td></tr>
<tr name="6050" id="6050">
<td>6050</td><td>  <span class="br">}</span> <a id="6050c5" class="tk">CMU_IMR_32B_tag</a>;</td></tr>
<tr name="6051" id="6051">
<td>6051</td><td></td></tr>
<tr name="6052" id="6052">
<td>6052</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CMU_MDR - Measurement Duration Register */</span></td></tr>
<tr name="6053" id="6053">
<td>6053</td><td>    <a id="6053c5" class="tk">vuint32_t</a> <a id="6053c15" class="tk">R</a>;</td></tr>
<tr name="6054" id="6054">
<td>6054</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6055" id="6055">
<td>6055</td><td>     <a id="6055c6" class="tk">vuint32_t</a><a id="6055c15" class="tk">:</a></td></tr>
<tr name="6056" id="6056">
<td>6056</td><td>      12;</td></tr>
<tr name="6057" id="6057">
<td>6057</td><td>      <a id="6057c7" class="tk">vuint32_t</a> <a id="6057c17" class="tk">MD</a><a id="6057c19" class="tk">:</a>20;                 <span class="ct">/* Measurment Duration Bits */</span></td></tr>
<tr name="6058" id="6058">
<td>6058</td><td>    <span class="br">}</span> <a id="6058c7" class="tk">B</a>;</td></tr>
<tr name="6059" id="6059">
<td>6059</td><td>  <span class="br">}</span> <a id="6059c5" class="tk">CMU_MDR_32B_tag</a>;</td></tr>
<tr name="6060" id="6060">
<td>6060</td><td></td></tr>
<tr name="6061" id="6061">
<td>6061</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="6061c18" class="tk">CMU_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="6062" id="6062">
<td>6062</td><td>    <span class="ct">/* CMU_CSR - Control Status Register */</span></td></tr>
<tr name="6063" id="6063">
<td>6063</td><td>    <a id="6063c5" class="tk">CMU_CSR_32B_tag</a> <a id="6063c21" class="tk">CSR</a>;               <span class="ct">/* offset: 0x0000 size: 32 bit */</span></td></tr>
<tr name="6064" id="6064">
<td>6064</td><td></td></tr>
<tr name="6065" id="6065">
<td>6065</td><td>    <span class="ct">/* CMU_FDR - Frequency Display Register */</span></td></tr>
<tr name="6066" id="6066">
<td>6066</td><td>    <a id="6066c5" class="tk">CMU_FDR_32B_tag</a> <a id="6066c21" class="tk">FDR</a>;               <span class="ct">/* offset: 0x0004 size: 32 bit */</span></td></tr>
<tr name="6067" id="6067">
<td>6067</td><td></td></tr>
<tr name="6068" id="6068">
<td>6068</td><td>    <span class="ct">/* CMU_HFREFR_A - High Frequency Reference Register */</span></td></tr>
<tr name="6069" id="6069">
<td>6069</td><td>    <a id="6069c5" class="tk">CMU_HFREFR_A_32B_tag</a> <a id="6069c26" class="tk">HFREFR_A</a>;     <span class="ct">/* offset: 0x0008 size: 32 bit */</span></td></tr>
<tr name="6070" id="6070">
<td>6070</td><td></td></tr>
<tr name="6071" id="6071">
<td>6071</td><td>    <span class="ct">/* CMU_LFREFR_A - Low Frequency Reference Register */</span></td></tr>
<tr name="6072" id="6072">
<td>6072</td><td>    <a id="6072c5" class="tk">CMU_LFREFR_A_32B_tag</a> <a id="6072c26" class="tk">LFREFR_A</a>;     <span class="ct">/* offset: 0x000C size: 32 bit */</span></td></tr>
<tr name="6073" id="6073">
<td>6073</td><td></td></tr>
<tr name="6074" id="6074">
<td>6074</td><td>    <span class="ct">/* CMU_ISR - Interrupt Status Register */</span></td></tr>
<tr name="6075" id="6075">
<td>6075</td><td>    <a id="6075c5" class="tk">CMU_ISR_32B_tag</a> <a id="6075c21" class="tk">ISR</a>;               <span class="ct">/* offset: 0x0010 size: 32 bit */</span></td></tr>
<tr name="6076" id="6076">
<td>6076</td><td></td></tr>
<tr name="6077" id="6077">
<td>6077</td><td>    <span class="ct">/* CMU_IMR - Interrupt Mask Register */</span></td></tr>
<tr name="6078" id="6078">
<td>6078</td><td>    <a id="6078c5" class="tk">CMU_IMR_32B_tag</a> <a id="6078c21" class="tk">IMR</a>;               <span class="ct">/* offset: 0x0014 size: 32 bit */</span></td></tr>
<tr name="6079" id="6079">
<td>6079</td><td></td></tr>
<tr name="6080" id="6080">
<td>6080</td><td>    <span class="ct">/* CMU_MDR - Measurement Duration Register */</span></td></tr>
<tr name="6081" id="6081">
<td>6081</td><td>    <a id="6081c5" class="tk">CMU_MDR_32B_tag</a> <a id="6081c21" class="tk">MDR</a>;               <span class="ct">/* offset: 0x0018 size: 32 bit */</span></td></tr>
<tr name="6082" id="6082">
<td>6082</td><td>    <a id="6082c5" class="tk">int8_t</a> <a id="6082c12" class="tk">CMU_reserved_001C</a>[16356];</td></tr>
<tr name="6083" id="6083">
<td>6083</td><td>  <span class="br">}</span> <a id="6083c5" class="tk">CMU_tag</a>;</td></tr>
<tr name="6084" id="6084">
<td>6084</td><td></td></tr>
<tr name="6085" id="6085">
<td>6085</td><td><span class="pp">#define</span> <a id="6085c9" class="tk">CMU0</a>                           (<a id="6085c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="6085c52" class="tk">CMU_tag</a> <a id="6085c60" class="tk">*</a>) 0xC3FE0100UL)</td></tr>
<tr name="6086" id="6086">
<td>6086</td><td><span class="pp">#define</span> <a id="6086c9" class="tk">CMU1</a>                           (<a id="6086c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="6086c52" class="tk">CMU_tag</a> <a id="6086c60" class="tk">*</a>) 0xC3FE0120UL)</td></tr>
<tr name="6087" id="6087">
<td>6087</td><td><span class="pp">#define</span> <a id="6087c9" class="tk">CMU2</a>                           (<a id="6087c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="6087c52" class="tk">CMU_tag</a> <a id="6087c60" class="tk">*</a>) 0xC3FE0140UL)</td></tr>
<tr name="6088" id="6088">
<td>6088</td><td></td></tr>
<tr name="6089" id="6089">
<td>6089</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="6090" id="6090">
<td>6090</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="6091" id="6091">
<td>6091</td><td>  <span class="ct">/* Module: CGM  */</span></td></tr>
<tr name="6092" id="6092">
<td>6092</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="6093" id="6093">
<td>6093</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="6094" id="6094">
<td>6094</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Output Clock Enable Register */</span></td></tr>
<tr name="6095" id="6095">
<td>6095</td><td>    <a id="6095c5" class="tk">vuint32_t</a> <a id="6095c15" class="tk">R</a>;</td></tr>
<tr name="6096" id="6096">
<td>6096</td><td>    <a id="6096c5" class="tk">vuint8_t</a> <a id="6096c14" class="tk">BYTE</a>[4];                  <span class="ct">/* individual bytes can be accessed */</span></td></tr>
<tr name="6097" id="6097">
<td>6097</td><td>    <a id="6097c5" class="tk">vuint16_t</a> <a id="6097c15" class="tk">HALF</a>[2];                 <span class="ct">/* individual halfwords can be accessed */</span></td></tr>
<tr name="6098" id="6098">
<td>6098</td><td>    <a id="6098c5" class="tk">vuint32_t</a> <a id="6098c15" class="tk">WORD</a>;                    <span class="ct">/* individual words can be accessed */</span></td></tr>
<tr name="6099" id="6099">
<td>6099</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6100" id="6100">
<td>6100</td><td>     <a id="6100c6" class="tk">vuint32_t</a><a id="6100c15" class="tk">:</a></td></tr>
<tr name="6101" id="6101">
<td>6101</td><td>      31;</td></tr>
<tr name="6102" id="6102">
<td>6102</td><td>      <a id="6102c7" class="tk">vuint32_t</a> <a id="6102c17" class="tk">EN</a><a id="6102c19" class="tk">:</a>1;                  <span class="ct">/* Clock Enable Bit */</span></td></tr>
<tr name="6103" id="6103">
<td>6103</td><td>    <span class="br">}</span> <a id="6103c7" class="tk">B</a>;</td></tr>
<tr name="6104" id="6104">
<td>6104</td><td>  <span class="br">}</span> <a id="6104c5" class="tk">CGM_OC_EN_32B_tag</a>;</td></tr>
<tr name="6105" id="6105">
<td>6105</td><td></td></tr>
<tr name="6106" id="6106">
<td>6106</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Output Clock Division Select Register */</span></td></tr>
<tr name="6107" id="6107">
<td>6107</td><td>    <a id="6107c5" class="tk">vuint32_t</a> <a id="6107c15" class="tk">R</a>;</td></tr>
<tr name="6108" id="6108">
<td>6108</td><td>    <a id="6108c5" class="tk">vuint8_t</a> <a id="6108c14" class="tk">BYTE</a>[4];                  <span class="ct">/* individual bytes can be accessed */</span></td></tr>
<tr name="6109" id="6109">
<td>6109</td><td>    <a id="6109c5" class="tk">vuint16_t</a> <a id="6109c15" class="tk">HALF</a>[2];                 <span class="ct">/* individual halfwords can be accessed */</span></td></tr>
<tr name="6110" id="6110">
<td>6110</td><td>    <a id="6110c5" class="tk">vuint32_t</a> <a id="6110c15" class="tk">WORD</a>;                    <span class="ct">/* individual words can be accessed */</span></td></tr>
<tr name="6111" id="6111">
<td>6111</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6112" id="6112">
<td>6112</td><td>     <a id="6112c6" class="tk">vuint32_t</a><a id="6112c15" class="tk">:</a></td></tr>
<tr name="6113" id="6113">
<td>6113</td><td>      2;</td></tr>
<tr name="6114" id="6114">
<td>6114</td><td>      <a id="6114c7" class="tk">vuint32_t</a> <a id="6114c17" class="tk">SELDIV</a><a id="6114c23" class="tk">:</a>2;              <span class="ct">/* Output Clock Division Select */</span></td></tr>
<tr name="6115" id="6115">
<td>6115</td><td>      <a id="6115c7" class="tk">vuint32_t</a> <a id="6115c17" class="tk">SELCTL</a><a id="6115c23" class="tk">:</a>4;              <span class="ct">/* Output Clock Source Selection Control */</span></td></tr>
<tr name="6116" id="6116">
<td>6116</td><td>     <a id="6116c6" class="tk">vuint32_t</a><a id="6116c15" class="tk">:</a></td></tr>
<tr name="6117" id="6117">
<td>6117</td><td>      24;</td></tr>
<tr name="6118" id="6118">
<td>6118</td><td>    <span class="br">}</span> <a id="6118c7" class="tk">B</a>;</td></tr>
<tr name="6119" id="6119">
<td>6119</td><td>  <span class="br">}</span> <a id="6119c5" class="tk">CGM_OCDS_SC_32B_tag</a>;</td></tr>
<tr name="6120" id="6120">
<td>6120</td><td></td></tr>
<tr name="6121" id="6121">
<td>6121</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* System Clock Select Status Register */</span></td></tr>
<tr name="6122" id="6122">
<td>6122</td><td>    <a id="6122c5" class="tk">vuint32_t</a> <a id="6122c15" class="tk">R</a>;</td></tr>
<tr name="6123" id="6123">
<td>6123</td><td>    <a id="6123c5" class="tk">vuint8_t</a> <a id="6123c14" class="tk">BYTE</a>[4];                  <span class="ct">/* individual bytes can be accessed */</span></td></tr>
<tr name="6124" id="6124">
<td>6124</td><td>    <a id="6124c5" class="tk">vuint16_t</a> <a id="6124c15" class="tk">HALF</a>[2];                 <span class="ct">/* individual halfwords can be accessed */</span></td></tr>
<tr name="6125" id="6125">
<td>6125</td><td>    <a id="6125c5" class="tk">vuint32_t</a> <a id="6125c15" class="tk">WORD</a>;                    <span class="ct">/* individual words can be accessed */</span></td></tr>
<tr name="6126" id="6126">
<td>6126</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6127" id="6127">
<td>6127</td><td>     <a id="6127c6" class="tk">vuint32_t</a><a id="6127c15" class="tk">:</a></td></tr>
<tr name="6128" id="6128">
<td>6128</td><td>      4;</td></tr>
<tr name="6129" id="6129">
<td>6129</td><td>      <a id="6129c7" class="tk">vuint32_t</a> <a id="6129c17" class="tk">SELSTAT</a><a id="6129c24" class="tk">:</a>4;             <span class="ct">/* System Clock Source Selection Status */</span></td></tr>
<tr name="6130" id="6130">
<td>6130</td><td>     <a id="6130c6" class="tk">vuint32_t</a><a id="6130c15" class="tk">:</a></td></tr>
<tr name="6131" id="6131">
<td>6131</td><td>      24;</td></tr>
<tr name="6132" id="6132">
<td>6132</td><td>    <span class="br">}</span> <a id="6132c7" class="tk">B</a>;</td></tr>
<tr name="6133" id="6133">
<td>6133</td><td>  <span class="br">}</span> <a id="6133c5" class="tk">CGM_SC_SS_32B_tag</a>;</td></tr>
<tr name="6134" id="6134">
<td>6134</td><td></td></tr>
<tr name="6135" id="6135">
<td>6135</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* System Clock Divider Configuration Register */</span></td></tr>
<tr name="6136" id="6136">
<td>6136</td><td>    <a id="6136c5" class="tk">vuint32_t</a> <a id="6136c15" class="tk">R</a>;</td></tr>
<tr name="6137" id="6137">
<td>6137</td><td>    <a id="6137c5" class="tk">vuint8_t</a> <a id="6137c14" class="tk">BYTE</a>[4];                  <span class="ct">/* individual bytes can be accessed */</span></td></tr>
<tr name="6138" id="6138">
<td>6138</td><td>    <a id="6138c5" class="tk">vuint16_t</a> <a id="6138c15" class="tk">HALF</a>[2];                 <span class="ct">/* individual halfwords can be accessed */</span></td></tr>
<tr name="6139" id="6139">
<td>6139</td><td>    <a id="6139c5" class="tk">vuint32_t</a> <a id="6139c15" class="tk">WORD</a>;                    <span class="ct">/* individual words can be accessed */</span></td></tr>
<tr name="6140" id="6140">
<td>6140</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6141" id="6141">
<td>6141</td><td>      <a id="6141c7" class="tk">vuint32_t</a> <a id="6141c17" class="tk">DE0</a><a id="6141c20" class="tk">:</a>1;                 <span class="ct">/* Divider 0 Enable */</span></td></tr>
<tr name="6142" id="6142">
<td>6142</td><td>     <a id="6142c6" class="tk">vuint32_t</a><a id="6142c15" class="tk">:</a></td></tr>
<tr name="6143" id="6143">
<td>6143</td><td>      3;</td></tr>
<tr name="6144" id="6144">
<td>6144</td><td>      <a id="6144c7" class="tk">vuint32_t</a> <a id="6144c17" class="tk">DIV0</a><a id="6144c21" class="tk">:</a>4;                <span class="ct">/* Divider 0 Value */</span></td></tr>
<tr name="6145" id="6145">
<td>6145</td><td>     <a id="6145c6" class="tk">vuint32_t</a><a id="6145c15" class="tk">:</a></td></tr>
<tr name="6146" id="6146">
<td>6146</td><td>      24;</td></tr>
<tr name="6147" id="6147">
<td>6147</td><td>    <span class="br">}</span> <a id="6147c7" class="tk">B</a>;</td></tr>
<tr name="6148" id="6148">
<td>6148</td><td>  <span class="br">}</span> <a id="6148c5" class="tk">CGM_SC_DC0_3_32B_tag</a>;</td></tr>
<tr name="6149" id="6149">
<td>6149</td><td></td></tr>
<tr name="6150" id="6150">
<td>6150</td><td>  <span class="ct">/* Register layout for all registers SC_DC ... */</span></td></tr>
<tr name="6151" id="6151">
<td>6151</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* System Clock Divider Configuration Register */</span></td></tr>
<tr name="6152" id="6152">
<td>6152</td><td>    <a id="6152c5" class="tk">vuint8_t</a> <a id="6152c14" class="tk">R</a>;</td></tr>
<tr name="6153" id="6153">
<td>6153</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6154" id="6154">
<td>6154</td><td>      <a id="6154c7" class="tk">vuint8_t</a> <a id="6154c16" class="tk">DE</a><a id="6154c18" class="tk">:</a>1;                   <span class="ct">/* Divider Enable */</span></td></tr>
<tr name="6155" id="6155">
<td>6155</td><td>     <a id="6155c6" class="tk">vuint8_t</a><a id="6155c14" class="tk">:</a></td></tr>
<tr name="6156" id="6156">
<td>6156</td><td>      3;</td></tr>
<tr name="6157" id="6157">
<td>6157</td><td>      <a id="6157c7" class="tk">vuint8_t</a> <a id="6157c16" class="tk">DIV</a><a id="6157c19" class="tk">:</a>4;                  <span class="ct">/* Divider Division Value */</span></td></tr>
<tr name="6158" id="6158">
<td>6158</td><td>    <span class="br">}</span> <a id="6158c7" class="tk">B</a>;</td></tr>
<tr name="6159" id="6159">
<td>6159</td><td>  <span class="br">}</span> <a id="6159c5" class="tk">CGM_SC_DC_8B_tag</a>;</td></tr>
<tr name="6160" id="6160">
<td>6160</td><td></td></tr>
<tr name="6161" id="6161">
<td>6161</td><td>  <span class="ct">/* Register layout for all registers AC_SC ... */</span></td></tr>
<tr name="6162" id="6162">
<td>6162</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Auxiliary Clock Select Control Registers */</span></td></tr>
<tr name="6163" id="6163">
<td>6163</td><td>    <a id="6163c5" class="tk">vuint32_t</a> <a id="6163c15" class="tk">R</a>;</td></tr>
<tr name="6164" id="6164">
<td>6164</td><td>    <a id="6164c5" class="tk">vuint8_t</a> <a id="6164c14" class="tk">BYTE</a>[4];                  <span class="ct">/* individual bytes can be accessed */</span></td></tr>
<tr name="6165" id="6165">
<td>6165</td><td>    <a id="6165c5" class="tk">vuint16_t</a> <a id="6165c15" class="tk">HALF</a>[2];                 <span class="ct">/* individual halfwords can be accessed */</span></td></tr>
<tr name="6166" id="6166">
<td>6166</td><td>    <a id="6166c5" class="tk">vuint32_t</a> <a id="6166c15" class="tk">WORD</a>;                    <span class="ct">/* individual words can be accessed */</span></td></tr>
<tr name="6167" id="6167">
<td>6167</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6168" id="6168">
<td>6168</td><td>     <a id="6168c6" class="tk">vuint32_t</a><a id="6168c15" class="tk">:</a></td></tr>
<tr name="6169" id="6169">
<td>6169</td><td>      4;</td></tr>
<tr name="6170" id="6170">
<td>6170</td><td>      <a id="6170c7" class="tk">vuint32_t</a> <a id="6170c17" class="tk">SELCTL</a><a id="6170c23" class="tk">:</a>4;              <span class="ct">/* Auxliary Clock Source Selection Control */</span></td></tr>
<tr name="6171" id="6171">
<td>6171</td><td>     <a id="6171c6" class="tk">vuint32_t</a><a id="6171c15" class="tk">:</a></td></tr>
<tr name="6172" id="6172">
<td>6172</td><td>      24;</td></tr>
<tr name="6173" id="6173">
<td>6173</td><td>    <span class="br">}</span> <a id="6173c7" class="tk">B</a>;</td></tr>
<tr name="6174" id="6174">
<td>6174</td><td>  <span class="br">}</span> <a id="6174c5" class="tk">CGM_AC_SC_32B_tag</a>;</td></tr>
<tr name="6175" id="6175">
<td>6175</td><td></td></tr>
<tr name="6176" id="6176">
<td>6176</td><td>  <span class="ct">/* Register layout for all registers AC_DC0_3 ... */</span></td></tr>
<tr name="6177" id="6177">
<td>6177</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Auxiliary Clock Divider Configuration Registers */</span></td></tr>
<tr name="6178" id="6178">
<td>6178</td><td>    <a id="6178c5" class="tk">vuint32_t</a> <a id="6178c15" class="tk">R</a>;</td></tr>
<tr name="6179" id="6179">
<td>6179</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6180" id="6180">
<td>6180</td><td>      <a id="6180c7" class="tk">vuint32_t</a> <a id="6180c17" class="tk">DE0</a><a id="6180c20" class="tk">:</a>1;                 <span class="ct">/* Divider 0 Enable */</span></td></tr>
<tr name="6181" id="6181">
<td>6181</td><td>     <a id="6181c6" class="tk">vuint32_t</a><a id="6181c15" class="tk">:</a></td></tr>
<tr name="6182" id="6182">
<td>6182</td><td>      3;</td></tr>
<tr name="6183" id="6183">
<td>6183</td><td>      <a id="6183c7" class="tk">vuint32_t</a> <a id="6183c17" class="tk">DIV0</a><a id="6183c21" class="tk">:</a>4;                <span class="ct">/* Divider 0 Value */</span></td></tr>
<tr name="6184" id="6184">
<td>6184</td><td>      <a id="6184c7" class="tk">vuint32_t</a> <a id="6184c17" class="tk">DE1</a><a id="6184c20" class="tk">:</a>1;                 <span class="ct">/* Divider 1 Enable */</span></td></tr>
<tr name="6185" id="6185">
<td>6185</td><td>     <a id="6185c6" class="tk">vuint32_t</a><a id="6185c15" class="tk">:</a></td></tr>
<tr name="6186" id="6186">
<td>6186</td><td>      3;</td></tr>
<tr name="6187" id="6187">
<td>6187</td><td>      <a id="6187c7" class="tk">vuint32_t</a> <a id="6187c17" class="tk">DIV1</a><a id="6187c21" class="tk">:</a>4;                <span class="ct">/* Divider 1 Value */</span></td></tr>
<tr name="6188" id="6188">
<td>6188</td><td>     <a id="6188c6" class="tk">vuint32_t</a><a id="6188c15" class="tk">:</a></td></tr>
<tr name="6189" id="6189">
<td>6189</td><td>      16;</td></tr>
<tr name="6190" id="6190">
<td>6190</td><td>    <span class="br">}</span> <a id="6190c7" class="tk">B</a>;</td></tr>
<tr name="6191" id="6191">
<td>6191</td><td>  <span class="br">}</span> <a id="6191c5" class="tk">CGM_AC_DC0_3_32B_tag</a>;</td></tr>
<tr name="6192" id="6192">
<td>6192</td><td></td></tr>
<tr name="6193" id="6193">
<td>6193</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/*  */</span></td></tr>
<tr name="6194" id="6194">
<td>6194</td><td>    <a id="6194c5" class="tk">vuint8_t</a> <a id="6194c14" class="tk">R</a>;</td></tr>
<tr name="6195" id="6195">
<td>6195</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6196" id="6196">
<td>6196</td><td>      <a id="6196c7" class="tk">vuint8_t</a> <a id="6196c16" class="tk">DE</a><a id="6196c18" class="tk">:</a>1;                   <span class="ct">/* Divider Enable */</span></td></tr>
<tr name="6197" id="6197">
<td>6197</td><td>     <a id="6197c6" class="tk">vuint8_t</a><a id="6197c14" class="tk">:</a></td></tr>
<tr name="6198" id="6198">
<td>6198</td><td>      3;</td></tr>
<tr name="6199" id="6199">
<td>6199</td><td>      <a id="6199c7" class="tk">vuint8_t</a> <a id="6199c16" class="tk">DIV</a><a id="6199c19" class="tk">:</a>4;                  <span class="ct">/* Divider Value */</span></td></tr>
<tr name="6200" id="6200">
<td>6200</td><td>    <span class="br">}</span> <a id="6200c7" class="tk">B</a>;</td></tr>
<tr name="6201" id="6201">
<td>6201</td><td>  <span class="br">}</span> <a id="6201c5" class="tk">CGM_AC_DC_8B_tag</a>;</td></tr>
<tr name="6202" id="6202">
<td>6202</td><td></td></tr>
<tr name="6203" id="6203">
<td>6203</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="6203c18" class="tk">CGM_AUXCLK_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="6204" id="6204">
<td>6204</td><td>    <span class="ct">/* Auxiliary Clock Select Control Registers */</span></td></tr>
<tr name="6205" id="6205">
<td>6205</td><td>    <a id="6205c5" class="tk">CGM_AC_SC_32B_tag</a> <a id="6205c23" class="tk">AC_SC</a>;           <span class="ct">/* relative offset: 0x0000 */</span></td></tr>
<tr name="6206" id="6206">
<td>6206</td><td></td></tr>
<tr name="6207" id="6207">
<td>6207</td><td>    <span class="ct">/* Auxiliary Clock Divider Configuration Registers */</span></td></tr>
<tr name="6208" id="6208">
<td>6208</td><td>    <a id="6208c5" class="tk">CGM_AC_DC0_3_32B_tag</a> <a id="6208c26" class="tk">AC_DC0_3</a>;     <span class="ct">/* relative offset: 0x0004 */</span></td></tr>
<tr name="6209" id="6209">
<td>6209</td><td>  <span class="br">}</span> <a id="6209c5" class="tk">CGM_AUXCLK_tag</a>;</td></tr>
<tr name="6210" id="6210">
<td>6210</td><td></td></tr>
<tr name="6211" id="6211">
<td>6211</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="6211c18" class="tk">CGM_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="6212" id="6212">
<td>6212</td><td>    <a id="6212c5" class="tk">OSC_CTL_32B_tag</a> <a id="6212c21" class="tk">OSC_CTL</a>;           <span class="ct">/* offset: 0x0000 size: 32 bit */</span></td></tr>
<tr name="6213" id="6213">
<td>6213</td><td>    <a id="6213c5" class="tk">int8_t</a> <a id="6213c12" class="tk">CGM_reserved_0004</a>[92];</td></tr>
<tr name="6214" id="6214">
<td>6214</td><td>    <a id="6214c5" class="tk">RC_CTL_32B_tag</a> <a id="6214c20" class="tk">RC_CTL</a>;             <span class="ct">/* offset: 0x0060 size: 32 bit */</span></td></tr>
<tr name="6215" id="6215">
<td>6215</td><td>    <a id="6215c5" class="tk">int8_t</a> <a id="6215c12" class="tk">CGM_reserved_0064</a>[60];</td></tr>
<tr name="6216" id="6216">
<td>6216</td><td>    <a id="6216c5" class="tk">PLLD_tag</a> <a id="6216c14" class="tk">FMPLL</a>[2];                 <span class="ct">/* offset: 0x00A0  (0x0020 x 2) */</span></td></tr>
<tr name="6217" id="6217">
<td>6217</td><td>    <a id="6217c5" class="tk">int8_t</a> <a id="6217c12" class="tk">CGM_reserved_00E0</a>[32];</td></tr>
<tr name="6218" id="6218">
<td>6218</td><td>    <a id="6218c5" class="tk">CMU_CSR_32B_tag</a> <a id="6218c21" class="tk">CMU_0_CSR</a>;         <span class="ct">/* offset: 0x0100 size: 32 bit */</span></td></tr>
<tr name="6219" id="6219">
<td>6219</td><td>    <a id="6219c5" class="tk">CMU_FDR_32B_tag</a> <a id="6219c21" class="tk">CMU_0_FDR</a>;         <span class="ct">/* offset: 0x0104 size: 32 bit */</span></td></tr>
<tr name="6220" id="6220">
<td>6220</td><td>    <a id="6220c5" class="tk">CMU_HFREFR_A_32B_tag</a> <a id="6220c26" class="tk">CMU_0_HFREFR_A</a>;<span class="ct">/* offset: 0x0108 size: 32 bit */</span></td></tr>
<tr name="6221" id="6221">
<td>6221</td><td>    <a id="6221c5" class="tk">CMU_LFREFR_A_32B_tag</a> <a id="6221c26" class="tk">CMU_0_LFREFR_A</a>;<span class="ct">/* offset: 0x010C size: 32 bit */</span></td></tr>
<tr name="6222" id="6222">
<td>6222</td><td>    <a id="6222c5" class="tk">CMU_ISR_32B_tag</a> <a id="6222c21" class="tk">CMU_0_ISR</a>;         <span class="ct">/* offset: 0x0110 size: 32 bit */</span></td></tr>
<tr name="6223" id="6223">
<td>6223</td><td>    <a id="6223c5" class="tk">CMU_IMR_32B_tag</a> <a id="6223c21" class="tk">CMU_0_IMR</a>;         <span class="ct">/* offset: 0x0114 size: 32 bit */</span></td></tr>
<tr name="6224" id="6224">
<td>6224</td><td>    <a id="6224c5" class="tk">CMU_MDR_32B_tag</a> <a id="6224c21" class="tk">CMU_0_MDR</a>;         <span class="ct">/* offset: 0x0118 size: 32 bit */</span></td></tr>
<tr name="6225" id="6225">
<td>6225</td><td>    <a id="6225c5" class="tk">int8_t</a> <a id="6225c12" class="tk">CGM_reserved_011C</a>[4];</td></tr>
<tr name="6226" id="6226">
<td>6226</td><td>    <a id="6226c5" class="tk">CMU_CSR_32B_tag</a> <a id="6226c21" class="tk">CMU_1_CSR</a>;         <span class="ct">/* offset: 0x0120 size: 32 bit */</span></td></tr>
<tr name="6227" id="6227">
<td>6227</td><td>    <a id="6227c5" class="tk">int8_t</a> <a id="6227c12" class="tk">CGM_reserved_0124</a>[4];</td></tr>
<tr name="6228" id="6228">
<td>6228</td><td>    <a id="6228c5" class="tk">CMU_HFREFR_A_32B_tag</a> <a id="6228c26" class="tk">CMU_1_HFREFR_A</a>;<span class="ct">/* offset: 0x0128 size: 32 bit */</span></td></tr>
<tr name="6229" id="6229">
<td>6229</td><td>    <a id="6229c5" class="tk">CMU_LFREFR_A_32B_tag</a> <a id="6229c26" class="tk">CMU_1_LFREFR_A</a>;<span class="ct">/* offset: 0x012C size: 32 bit */</span></td></tr>
<tr name="6230" id="6230">
<td>6230</td><td>    <a id="6230c5" class="tk">CMU_ISR_32B_tag</a> <a id="6230c21" class="tk">CMU_1_ISR</a>;         <span class="ct">/* offset: 0x0130 size: 32 bit */</span></td></tr>
<tr name="6231" id="6231">
<td>6231</td><td>    <a id="6231c5" class="tk">int8_t</a> <a id="6231c12" class="tk">CGM_reserved_0134</a>[572];</td></tr>
<tr name="6232" id="6232">
<td>6232</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="6233" id="6233">
<td>6233</td><td>      <span class="ct">/* Output Clock Enable Register */</span></td></tr>
<tr name="6234" id="6234">
<td>6234</td><td>      <a id="6234c7" class="tk">CGM_OC_EN_32B_tag</a> <a id="6234c25" class="tk">OC_EN</a>;         <span class="ct">/* offset: 0x0370 size: 32 bit */</span></td></tr>
<tr name="6235" id="6235">
<td>6235</td><td>      <a id="6235c7" class="tk">CGM_OC_EN_32B_tag</a> <a id="6235c25" class="tk">OCEN</a>;          <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="6236" id="6236">
<td>6236</td><td>    <span class="br">}</span>;</td></tr>
<tr name="6237" id="6237">
<td>6237</td><td></td></tr>
<tr name="6238" id="6238">
<td>6238</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="6239" id="6239">
<td>6239</td><td>      <span class="ct">/* Output Clock Division Select Register */</span></td></tr>
<tr name="6240" id="6240">
<td>6240</td><td>      <a id="6240c7" class="tk">CGM_OCDS_SC_32B_tag</a> <a id="6240c27" class="tk">OCDS_SC</a>;     <span class="ct">/* offset: 0x0374 size: 32 bit */</span></td></tr>
<tr name="6241" id="6241">
<td>6241</td><td>      <a id="6241c7" class="tk">CGM_OCDS_SC_32B_tag</a> <a id="6241c27" class="tk">OCDSSC</a>;      <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="6242" id="6242">
<td>6242</td><td>    <span class="br">}</span>;</td></tr>
<tr name="6243" id="6243">
<td>6243</td><td></td></tr>
<tr name="6244" id="6244">
<td>6244</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="6245" id="6245">
<td>6245</td><td>      <span class="ct">/* System Clock Select Status Register */</span></td></tr>
<tr name="6246" id="6246">
<td>6246</td><td>      <a id="6246c7" class="tk">CGM_SC_SS_32B_tag</a> <a id="6246c25" class="tk">SC_SS</a>;         <span class="ct">/* offset: 0x0378 size: 32 bit */</span></td></tr>
<tr name="6247" id="6247">
<td>6247</td><td>      <a id="6247c7" class="tk">CGM_SC_SS_32B_tag</a> <a id="6247c25" class="tk">SCSS</a>;          <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="6248" id="6248">
<td>6248</td><td>    <span class="br">}</span>;</td></tr>
<tr name="6249" id="6249">
<td>6249</td><td></td></tr>
<tr name="6250" id="6250">
<td>6250</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="6251" id="6251">
<td>6251</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6252" id="6252">
<td>6252</td><td>        <span class="ct">/* System Clock Divider Configuration Register */</span></td></tr>
<tr name="6253" id="6253">
<td>6253</td><td>        <a id="6253c9" class="tk">CGM_SC_DC_8B_tag</a> <a id="6253c26" class="tk">SC_DC</a>;        <span class="ct">/* offset: 0x037C  (0x0001 x 1) */</span></td></tr>
<tr name="6254" id="6254">
<td>6254</td><td>        <a id="6254c9" class="tk">int8_t</a> <a id="6254c16" class="tk">CGM_reserved_037D_E0</a>[3];</td></tr>
<tr name="6255" id="6255">
<td>6255</td><td>      <span class="br">}</span>;</td></tr>
<tr name="6256" id="6256">
<td>6256</td><td></td></tr>
<tr name="6257" id="6257">
<td>6257</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6258" id="6258">
<td>6258</td><td>        <span class="ct">/* System Clock Divider Configuration Register */</span></td></tr>
<tr name="6259" id="6259">
<td>6259</td><td>        <a id="6259c9" class="tk">CGM_SC_DC_8B_tag</a> <a id="6259c26" class="tk">SC_DC0</a>;       <span class="ct">/* offset: 0x037C size: 8 bit */</span></td></tr>
<tr name="6260" id="6260">
<td>6260</td><td>        <a id="6260c9" class="tk">int8_t</a> <a id="6260c16" class="tk">CGM_reserved_037D_E1</a>[3];</td></tr>
<tr name="6261" id="6261">
<td>6261</td><td>      <span class="br">}</span>;</td></tr>
<tr name="6262" id="6262">
<td>6262</td><td></td></tr>
<tr name="6263" id="6263">
<td>6263</td><td>      <span class="ct">/* System Clock Divider Configuration Register */</span></td></tr>
<tr name="6264" id="6264">
<td>6264</td><td>      <a id="6264c7" class="tk">CGM_SC_DC0_3_32B_tag</a> <a id="6264c28" class="tk">SC_DC0_3</a>;   <span class="ct">/* offset: 0x037C size: 32 bit */</span></td></tr>
<tr name="6265" id="6265">
<td>6265</td><td>      <a id="6265c7" class="tk">CGM_SC_DC0_3_32B_tag</a> <a id="6265c28" class="tk">SCDC</a>;       <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="6266" id="6266">
<td>6266</td><td>    <span class="br">}</span>;</td></tr>
<tr name="6267" id="6267">
<td>6267</td><td></td></tr>
<tr name="6268" id="6268">
<td>6268</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="6269" id="6269">
<td>6269</td><td>      <span class="ct">/*  Register set AUXCLK */</span></td></tr>
<tr name="6270" id="6270">
<td>6270</td><td>      <a id="6270c7" class="tk">CGM_AUXCLK_tag</a> <a id="6270c22" class="tk">AUXCLK</a>[6];        <span class="ct">/* offset: 0x0380  (0x0008 x 6) */</span></td></tr>
<tr name="6271" id="6271">
<td>6271</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6272" id="6272">
<td>6272</td><td>        <span class="ct">/* Auxiliary Clock Select Control Registers */</span></td></tr>
<tr name="6273" id="6273">
<td>6273</td><td>        <a id="6273c9" class="tk">CGM_AC_SC_32B_tag</a> <a id="6273c27" class="tk">AC0_SC</a>;      <span class="ct">/* offset: 0x0380 size: 32 bit */</span></td></tr>
<tr name="6274" id="6274">
<td>6274</td><td></td></tr>
<tr name="6275" id="6275">
<td>6275</td><td>        <span class="ct">/* Auxiliary Clock Divider Configuration Registers */</span></td></tr>
<tr name="6276" id="6276">
<td>6276</td><td>        <a id="6276c9" class="tk">CGM_AC_DC0_3_32B_tag</a> <a id="6276c30" class="tk">AC0_DC0_3</a>;<span class="ct">/* offset: 0x0384 size: 32 bit */</span></td></tr>
<tr name="6277" id="6277">
<td>6277</td><td></td></tr>
<tr name="6278" id="6278">
<td>6278</td><td>        <span class="ct">/* Auxiliary Clock Select Control Registers */</span></td></tr>
<tr name="6279" id="6279">
<td>6279</td><td>        <a id="6279c9" class="tk">CGM_AC_SC_32B_tag</a> <a id="6279c27" class="tk">AC1_SC</a>;      <span class="ct">/* offset: 0x0388 size: 32 bit */</span></td></tr>
<tr name="6280" id="6280">
<td>6280</td><td></td></tr>
<tr name="6281" id="6281">
<td>6281</td><td>        <span class="ct">/* Auxiliary Clock Divider Configuration Registers */</span></td></tr>
<tr name="6282" id="6282">
<td>6282</td><td>        <a id="6282c9" class="tk">CGM_AC_DC0_3_32B_tag</a> <a id="6282c30" class="tk">AC1_DC0_3</a>;<span class="ct">/* offset: 0x038C size: 32 bit */</span></td></tr>
<tr name="6283" id="6283">
<td>6283</td><td></td></tr>
<tr name="6284" id="6284">
<td>6284</td><td>        <span class="ct">/* Auxiliary Clock Select Control Registers */</span></td></tr>
<tr name="6285" id="6285">
<td>6285</td><td>        <a id="6285c9" class="tk">CGM_AC_SC_32B_tag</a> <a id="6285c27" class="tk">AC2_SC</a>;      <span class="ct">/* offset: 0x0390 size: 32 bit */</span></td></tr>
<tr name="6286" id="6286">
<td>6286</td><td></td></tr>
<tr name="6287" id="6287">
<td>6287</td><td>        <span class="ct">/* Auxiliary Clock Divider Configuration Registers */</span></td></tr>
<tr name="6288" id="6288">
<td>6288</td><td>        <a id="6288c9" class="tk">CGM_AC_DC0_3_32B_tag</a> <a id="6288c30" class="tk">AC2_DC0_3</a>;<span class="ct">/* offset: 0x0394 size: 32 bit */</span></td></tr>
<tr name="6289" id="6289">
<td>6289</td><td></td></tr>
<tr name="6290" id="6290">
<td>6290</td><td>        <span class="ct">/* Auxiliary Clock Select Control Registers */</span></td></tr>
<tr name="6291" id="6291">
<td>6291</td><td>        <a id="6291c9" class="tk">CGM_AC_SC_32B_tag</a> <a id="6291c27" class="tk">AC3_SC</a>;      <span class="ct">/* offset: 0x0398 size: 32 bit */</span></td></tr>
<tr name="6292" id="6292">
<td>6292</td><td></td></tr>
<tr name="6293" id="6293">
<td>6293</td><td>        <span class="ct">/* Auxiliary Clock Divider Configuration Registers */</span></td></tr>
<tr name="6294" id="6294">
<td>6294</td><td>        <a id="6294c9" class="tk">CGM_AC_DC0_3_32B_tag</a> <a id="6294c30" class="tk">AC3_DC0_3</a>;<span class="ct">/* offset: 0x039C size: 32 bit */</span></td></tr>
<tr name="6295" id="6295">
<td>6295</td><td></td></tr>
<tr name="6296" id="6296">
<td>6296</td><td>        <span class="ct">/* Auxiliary Clock Select Control Registers */</span></td></tr>
<tr name="6297" id="6297">
<td>6297</td><td>        <a id="6297c9" class="tk">CGM_AC_SC_32B_tag</a> <a id="6297c27" class="tk">AC4_SC</a>;      <span class="ct">/* offset: 0x03A0 size: 32 bit */</span></td></tr>
<tr name="6298" id="6298">
<td>6298</td><td></td></tr>
<tr name="6299" id="6299">
<td>6299</td><td>        <span class="ct">/* Auxiliary Clock Divider Configuration Registers */</span></td></tr>
<tr name="6300" id="6300">
<td>6300</td><td>        <a id="6300c9" class="tk">CGM_AC_DC0_3_32B_tag</a> <a id="6300c30" class="tk">AC4_DC0_3</a>;<span class="ct">/* offset: 0x03A4 size: 32 bit */</span></td></tr>
<tr name="6301" id="6301">
<td>6301</td><td></td></tr>
<tr name="6302" id="6302">
<td>6302</td><td>        <span class="ct">/* Auxiliary Clock Select Control Registers */</span></td></tr>
<tr name="6303" id="6303">
<td>6303</td><td>        <a id="6303c9" class="tk">CGM_AC_SC_32B_tag</a> <a id="6303c27" class="tk">AC5_SC</a>;      <span class="ct">/* offset: 0x03A8 size: 32 bit */</span></td></tr>
<tr name="6304" id="6304">
<td>6304</td><td></td></tr>
<tr name="6305" id="6305">
<td>6305</td><td>        <span class="ct">/* Auxiliary Clock Divider Configuration Registers */</span></td></tr>
<tr name="6306" id="6306">
<td>6306</td><td>        <a id="6306c9" class="tk">CGM_AC_DC0_3_32B_tag</a> <a id="6306c30" class="tk">AC5_DC0_3</a>;<span class="ct">/* offset: 0x03AC size: 32 bit */</span></td></tr>
<tr name="6307" id="6307">
<td>6307</td><td>      <span class="br">}</span>;</td></tr>
<tr name="6308" id="6308">
<td>6308</td><td></td></tr>
<tr name="6309" id="6309">
<td>6309</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6310" id="6310">
<td>6310</td><td>        <a id="6310c9" class="tk">CGM_AC_SC_32B_tag</a> <a id="6310c27" class="tk">AC0SC</a>;       <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="6311" id="6311">
<td>6311</td><td>        <a id="6311c9" class="tk">CGM_AC_DC0_3_32B_tag</a> <a id="6311c30" class="tk">AC0DC</a>;    <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="6312" id="6312">
<td>6312</td><td>        <a id="6312c9" class="tk">CGM_AC_SC_32B_tag</a> <a id="6312c27" class="tk">AC1SC</a>;       <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="6313" id="6313">
<td>6313</td><td>        <a id="6313c9" class="tk">CGM_AC_DC0_3_32B_tag</a> <a id="6313c30" class="tk">AC1DC</a>;    <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="6314" id="6314">
<td>6314</td><td>        <a id="6314c9" class="tk">CGM_AC_SC_32B_tag</a> <a id="6314c27" class="tk">AC2SC</a>;       <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="6315" id="6315">
<td>6315</td><td>        <a id="6315c9" class="tk">CGM_AC_DC0_3_32B_tag</a> <a id="6315c30" class="tk">AC2DC</a>;    <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="6316" id="6316">
<td>6316</td><td>        <a id="6316c9" class="tk">CGM_AC_SC_32B_tag</a> <a id="6316c27" class="tk">AC3SC</a>;       <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="6317" id="6317">
<td>6317</td><td>        <a id="6317c9" class="tk">CGM_AC_DC0_3_32B_tag</a> <a id="6317c30" class="tk">AC3DC</a>;    <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="6318" id="6318">
<td>6318</td><td>        <a id="6318c9" class="tk">CGM_AC_SC_32B_tag</a> <a id="6318c27" class="tk">AC4SC</a>;       <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="6319" id="6319">
<td>6319</td><td>        <a id="6319c9" class="tk">CGM_AC_DC0_3_32B_tag</a> <a id="6319c30" class="tk">AC4DC</a>;    <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="6320" id="6320">
<td>6320</td><td>        <a id="6320c9" class="tk">CGM_AC_SC_32B_tag</a> <a id="6320c27" class="tk">AC5SC</a>;       <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="6321" id="6321">
<td>6321</td><td>        <a id="6321c9" class="tk">CGM_AC_DC0_3_32B_tag</a> <a id="6321c30" class="tk">AC5DC</a>;    <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="6322" id="6322">
<td>6322</td><td>      <span class="br">}</span>;</td></tr>
<tr name="6323" id="6323">
<td>6323</td><td></td></tr>
<tr name="6324" id="6324">
<td>6324</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6325" id="6325">
<td>6325</td><td>        <a id="6325c9" class="tk">int8_t</a> <a id="6325c16" class="tk">CGM_reserved_0380_I3</a>[4];</td></tr>
<tr name="6326" id="6326">
<td>6326</td><td>        <a id="6326c9" class="tk">CGM_AC_DC_8B_tag</a> <a id="6326c26" class="tk">AC0_DC0</a>;      <span class="ct">/* offset: 0x0384 size: 8 bit */</span></td></tr>
<tr name="6327" id="6327">
<td>6327</td><td>        <a id="6327c9" class="tk">CGM_AC_DC_8B_tag</a> <a id="6327c26" class="tk">AC0_DC1</a>;      <span class="ct">/* offset: 0x0385 size: 8 bit */</span></td></tr>
<tr name="6328" id="6328">
<td>6328</td><td>        <a id="6328c9" class="tk">int8_t</a> <a id="6328c16" class="tk">CGM_reserved_0386_I3</a>[6];</td></tr>
<tr name="6329" id="6329">
<td>6329</td><td>        <a id="6329c9" class="tk">CGM_AC_DC_8B_tag</a> <a id="6329c26" class="tk">AC1_DC0</a>;      <span class="ct">/* offset: 0x038C size: 8 bit */</span></td></tr>
<tr name="6330" id="6330">
<td>6330</td><td>        <a id="6330c9" class="tk">int8_t</a> <a id="6330c16" class="tk">CGM_reserved_038D_I3</a>[7];</td></tr>
<tr name="6331" id="6331">
<td>6331</td><td>        <a id="6331c9" class="tk">CGM_AC_DC_8B_tag</a> <a id="6331c26" class="tk">AC2_DC0</a>;      <span class="ct">/* offset: 0x0394 size: 8 bit */</span></td></tr>
<tr name="6332" id="6332">
<td>6332</td><td>        <a id="6332c9" class="tk">int8_t</a> <a id="6332c16" class="tk">CGM_reserved_0395_E3</a>[27];</td></tr>
<tr name="6333" id="6333">
<td>6333</td><td>      <span class="br">}</span>;</td></tr>
<tr name="6334" id="6334">
<td>6334</td><td>    <span class="br">}</span>;</td></tr>
<tr name="6335" id="6335">
<td>6335</td><td></td></tr>
<tr name="6336" id="6336">
<td>6336</td><td>    <a id="6336c5" class="tk">int8_t</a> <a id="6336c12" class="tk">CGM_reserved_03B0</a>[15440];</td></tr>
<tr name="6337" id="6337">
<td>6337</td><td>  <span class="br">}</span> <a id="6337c5" class="tk">CGM_tag</a>;</td></tr>
<tr name="6338" id="6338">
<td>6338</td><td></td></tr>
<tr name="6339" id="6339">
<td>6339</td><td><span class="pp">#define</span> <a id="6339c9" class="tk">CGM</a>                            (<a id="6339c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="6339c52" class="tk">CGM_tag</a> <a id="6339c60" class="tk">*</a>) 0xC3FE0000UL)</td></tr>
<tr name="6340" id="6340">
<td>6340</td><td></td></tr>
<tr name="6341" id="6341">
<td>6341</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="6342" id="6342">
<td>6342</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="6343" id="6343">
<td>6343</td><td>  <span class="ct">/* Module: RGM  */</span></td></tr>
<tr name="6344" id="6344">
<td>6344</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="6345" id="6345">
<td>6345</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="6346" id="6346">
<td>6346</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Functional Event Status Register */</span></td></tr>
<tr name="6347" id="6347">
<td>6347</td><td>    <a id="6347c5" class="tk">vuint16_t</a> <a id="6347c15" class="tk">R</a>;</td></tr>
<tr name="6348" id="6348">
<td>6348</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6349" id="6349">
<td>6349</td><td>      <a id="6349c7" class="tk">vuint16_t</a> <a id="6349c17" class="tk">F_EXR</a><a id="6349c22" class="tk">:</a>1;               <span class="ct">/* Flag for external reset */</span></td></tr>
<tr name="6350" id="6350">
<td>6350</td><td>      <a id="6350c7" class="tk">vuint16_t</a> <a id="6350c17" class="tk">F_FCCU_HARD</a><a id="6350c28" class="tk">:</a>1;         <span class="ct">/* Flag for FCCU hard reaction request */</span></td></tr>
<tr name="6351" id="6351">
<td>6351</td><td>      <a id="6351c7" class="tk">vuint16_t</a> <a id="6351c17" class="tk">F_FCCU_SOFT</a><a id="6351c28" class="tk">:</a>1;         <span class="ct">/* Flag for FCCU soft reaction request */</span></td></tr>
<tr name="6352" id="6352">
<td>6352</td><td>      <a id="6352c7" class="tk">vuint16_t</a> <a id="6352c17" class="tk">F_ST_DONE</a><a id="6352c26" class="tk">:</a>1;           <span class="ct">/* Flag for self-test completed */</span></td></tr>
<tr name="6353" id="6353">
<td>6353</td><td></td></tr>
<tr name="6354" id="6354">
<td>6354</td><td><span class="pp">#ifndef</span> <a id="6354c9" class="tk">USE_FIELD_ALIASES_RGM</a></td></tr>
<tr name="6355" id="6355">
<td>6355</td><td></td></tr>
<tr name="6356" id="6356">
<td>6356</td><td>      <a id="6356c7" class="tk">vuint16_t</a> <a id="6356c17" class="tk">F_CMU12_FHL</a><a id="6356c28" class="tk">:</a>1;         <span class="ct">/* Flag for motor control/FlexRay clock freq. too high/low */</span></td></tr>
<tr name="6357" id="6357">
<td>6357</td><td></td></tr>
<tr name="6358" id="6358">
<td>6358</td><td><span class="pp">#else</span></td></tr>
<tr name="6359" id="6359">
<td>6359</td><td></td></tr>
<tr name="6360" id="6360">
<td>6360</td><td>      <a id="6360c7" class="tk">vuint16_t</a> <a id="6360c17" class="tk">F_CMU1_FHL</a><a id="6360c27" class="tk">:</a>1;          <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="6361" id="6361">
<td>6361</td><td></td></tr>
<tr name="6362" id="6362">
<td>6362</td><td><span class="pp">#endif</span></td></tr>
<tr name="6363" id="6363">
<td>6363</td><td></td></tr>
<tr name="6364" id="6364">
<td>6364</td><td>      <a id="6364c7" class="tk">vuint16_t</a> <a id="6364c17" class="tk">F_FL_ECC_RCC</a><a id="6364c29" class="tk">:</a>1;        <span class="ct">/* Flag for Flash, ECC, or lock-step error */</span></td></tr>
<tr name="6365" id="6365">
<td>6365</td><td>      <a id="6365c7" class="tk">vuint16_t</a> <a id="6365c17" class="tk">F_PLL1</a><a id="6365c23" class="tk">:</a>1;              <span class="ct">/* Flag for PLL1 fail */</span></td></tr>
<tr name="6366" id="6366">
<td>6366</td><td>      <a id="6366c7" class="tk">vuint16_t</a> <a id="6366c17" class="tk">F_SWT</a><a id="6366c22" class="tk">:</a>1;               <span class="ct">/* Flag for software watchdog timer */</span></td></tr>
<tr name="6367" id="6367">
<td>6367</td><td>      <a id="6367c7" class="tk">vuint16_t</a> <a id="6367c17" class="tk">F_FCCU_SAFE</a><a id="6367c28" class="tk">:</a>1;         <span class="ct">/* Flag for FCCU SAFE mode request */</span></td></tr>
<tr name="6368" id="6368">
<td>6368</td><td>      <a id="6368c7" class="tk">vuint16_t</a> <a id="6368c17" class="tk">F_CMU0_FHL</a><a id="6368c27" class="tk">:</a>1;          <span class="ct">/* Flag for system clock freq. too high/low */</span></td></tr>
<tr name="6369" id="6369">
<td>6369</td><td>      <a id="6369c7" class="tk">vuint16_t</a> <a id="6369c17" class="tk">F_CMU0_OLR</a><a id="6369c27" class="tk">:</a>1;          <span class="ct">/* Flag for XOSC freq. too low */</span></td></tr>
<tr name="6370" id="6370">
<td>6370</td><td>      <a id="6370c7" class="tk">vuint16_t</a> <a id="6370c17" class="tk">F_PLL0</a><a id="6370c23" class="tk">:</a>1;              <span class="ct">/* Flag for PLL0 fail */</span></td></tr>
<tr name="6371" id="6371">
<td>6371</td><td>      <a id="6371c7" class="tk">vuint16_t</a> <a id="6371c17" class="tk">F_CWD</a><a id="6371c22" class="tk">:</a>1;               <span class="ct">/* Flag for core watchdog reset */</span></td></tr>
<tr name="6372" id="6372">
<td>6372</td><td>      <a id="6372c7" class="tk">vuint16_t</a> <a id="6372c17" class="tk">F_SOFT_FUNC</a><a id="6372c28" class="tk">:</a>1;         <span class="ct">/* Flag for software 'functional' reset */</span></td></tr>
<tr name="6373" id="6373">
<td>6373</td><td>      <a id="6373c7" class="tk">vuint16_t</a> <a id="6373c17" class="tk">F_CORE</a><a id="6373c23" class="tk">:</a>1;              <span class="ct">/* Flag for core reset */</span></td></tr>
<tr name="6374" id="6374">
<td>6374</td><td>      <a id="6374c7" class="tk">vuint16_t</a> <a id="6374c17" class="tk">F_JTAG</a><a id="6374c23" class="tk">:</a>1;              <span class="ct">/* Flag for JTAG initiated reset */</span></td></tr>
<tr name="6375" id="6375">
<td>6375</td><td>    <span class="br">}</span> <a id="6375c7" class="tk">B</a>;</td></tr>
<tr name="6376" id="6376">
<td>6376</td><td>  <span class="br">}</span> <a id="6376c5" class="tk">RGM_FES_16B_tag</a>;</td></tr>
<tr name="6377" id="6377">
<td>6377</td><td></td></tr>
<tr name="6378" id="6378">
<td>6378</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Destructive Event Status Register */</span></td></tr>
<tr name="6379" id="6379">
<td>6379</td><td>    <a id="6379c5" class="tk">vuint16_t</a> <a id="6379c15" class="tk">R</a>;</td></tr>
<tr name="6380" id="6380">
<td>6380</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6381" id="6381">
<td>6381</td><td></td></tr>
<tr name="6382" id="6382">
<td>6382</td><td><span class="pp">#ifndef</span> <a id="6382c9" class="tk">USE_FIELD_ALIASES_RGM</a></td></tr>
<tr name="6383" id="6383">
<td>6383</td><td></td></tr>
<tr name="6384" id="6384">
<td>6384</td><td>      <a id="6384c7" class="tk">vuint16_t</a> <a id="6384c17" class="tk">F_POR</a><a id="6384c22" class="tk">:</a>1;               <span class="ct">/* Flag for power-on reset */</span></td></tr>
<tr name="6385" id="6385">
<td>6385</td><td></td></tr>
<tr name="6386" id="6386">
<td>6386</td><td><span class="pp">#else</span></td></tr>
<tr name="6387" id="6387">
<td>6387</td><td></td></tr>
<tr name="6388" id="6388">
<td>6388</td><td>      <a id="6388c7" class="tk">vuint16_t</a> <a id="6388c17" class="tk">POR</a><a id="6388c20" class="tk">:</a>1;                 <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="6389" id="6389">
<td>6389</td><td></td></tr>
<tr name="6390" id="6390">
<td>6390</td><td><span class="pp">#endif</span></td></tr>
<tr name="6391" id="6391">
<td>6391</td><td></td></tr>
<tr name="6392" id="6392">
<td>6392</td><td>      <a id="6392c7" class="tk">vuint16_t</a> <a id="6392c17" class="tk">F_SOFT_DEST</a><a id="6392c28" class="tk">:</a>1;         <span class="ct">/* Flag for software 'destructive' reset */</span></td></tr>
<tr name="6393" id="6393">
<td>6393</td><td>     <a id="6393c6" class="tk">vuint16_t</a><a id="6393c15" class="tk">:</a></td></tr>
<tr name="6394" id="6394">
<td>6394</td><td>      7;</td></tr>
<tr name="6395" id="6395">
<td>6395</td><td>      <a id="6395c7" class="tk">vuint16_t</a> <a id="6395c17" class="tk">F_LVD27_IO</a><a id="6395c27" class="tk">:</a>1;          <span class="ct">/* Flag for 2.7V low-voltage detected (IO) */</span></td></tr>
<tr name="6396" id="6396">
<td>6396</td><td>      <a id="6396c7" class="tk">vuint16_t</a> <a id="6396c17" class="tk">F_LVD27_FLASH</a><a id="6396c30" class="tk">:</a>1;       <span class="ct">/* Flag for 2.7V low-voltage detected (Flash) */</span></td></tr>
<tr name="6397" id="6397">
<td>6397</td><td>      <a id="6397c7" class="tk">vuint16_t</a> <a id="6397c17" class="tk">F_LVD27_VREG</a><a id="6397c29" class="tk">:</a>1;        <span class="ct">/* Flag for 2.7V low-voltage detected (VREG) */</span></td></tr>
<tr name="6398" id="6398">
<td>6398</td><td>     <a id="6398c6" class="tk">vuint16_t</a><a id="6398c15" class="tk">:</a></td></tr>
<tr name="6399" id="6399">
<td>6399</td><td>      2;</td></tr>
<tr name="6400" id="6400">
<td>6400</td><td>      <a id="6400c7" class="tk">vuint16_t</a> <a id="6400c17" class="tk">F_HVD12</a><a id="6400c24" class="tk">:</a>1;             <span class="ct">/* Flag for 1.2V high-voltage detected */</span></td></tr>
<tr name="6401" id="6401">
<td>6401</td><td></td></tr>
<tr name="6402" id="6402">
<td>6402</td><td><span class="pp">#ifndef</span> <a id="6402c9" class="tk">USE_FIELD_ALIASES_RGM</a></td></tr>
<tr name="6403" id="6403">
<td>6403</td><td></td></tr>
<tr name="6404" id="6404">
<td>6404</td><td>      <a id="6404c7" class="tk">vuint16_t</a> <a id="6404c17" class="tk">F_LVD12</a><a id="6404c24" class="tk">:</a>1;             <span class="ct">/* Flag for 1.2V low-voltage detected */</span></td></tr>
<tr name="6405" id="6405">
<td>6405</td><td></td></tr>
<tr name="6406" id="6406">
<td>6406</td><td><span class="pp">#else</span></td></tr>
<tr name="6407" id="6407">
<td>6407</td><td></td></tr>
<tr name="6408" id="6408">
<td>6408</td><td>      <a id="6408c7" class="tk">vuint16_t</a> <a id="6408c17" class="tk">F_LVD12_PD0</a><a id="6408c28" class="tk">:</a>1;         <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="6409" id="6409">
<td>6409</td><td></td></tr>
<tr name="6410" id="6410">
<td>6410</td><td><span class="pp">#endif</span></td></tr>
<tr name="6411" id="6411">
<td>6411</td><td></td></tr>
<tr name="6412" id="6412">
<td>6412</td><td>    <span class="br">}</span> <a id="6412c7" class="tk">B</a>;</td></tr>
<tr name="6413" id="6413">
<td>6413</td><td>  <span class="br">}</span> <a id="6413c5" class="tk">RGM_DES_16B_tag</a>;</td></tr>
<tr name="6414" id="6414">
<td>6414</td><td></td></tr>
<tr name="6415" id="6415">
<td>6415</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Functional Event Reset Disable Register */</span></td></tr>
<tr name="6416" id="6416">
<td>6416</td><td>    <a id="6416c5" class="tk">vuint16_t</a> <a id="6416c15" class="tk">R</a>;</td></tr>
<tr name="6417" id="6417">
<td>6417</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6418" id="6418">
<td>6418</td><td>      <a id="6418c7" class="tk">vuint16_t</a> <a id="6418c17" class="tk">D_EXR</a><a id="6418c22" class="tk">:</a>1;               <span class="ct">/* Disable external reset */</span></td></tr>
<tr name="6419" id="6419">
<td>6419</td><td>      <a id="6419c7" class="tk">vuint16_t</a> <a id="6419c17" class="tk">D_FCCU_HARD</a><a id="6419c28" class="tk">:</a>1;         <span class="ct">/* Disable FCCU hard reaction request */</span></td></tr>
<tr name="6420" id="6420">
<td>6420</td><td>      <a id="6420c7" class="tk">vuint16_t</a> <a id="6420c17" class="tk">D_FCCU_SOFT</a><a id="6420c28" class="tk">:</a>1;         <span class="ct">/* Disable FCCU soft reaction request */</span></td></tr>
<tr name="6421" id="6421">
<td>6421</td><td>      <a id="6421c7" class="tk">vuint16_t</a> <a id="6421c17" class="tk">D_ST_DONE</a><a id="6421c26" class="tk">:</a>1;           <span class="ct">/* Disable self-test completed */</span></td></tr>
<tr name="6422" id="6422">
<td>6422</td><td></td></tr>
<tr name="6423" id="6423">
<td>6423</td><td><span class="pp">#ifndef</span> <a id="6423c9" class="tk">USE_FIELD_ALIASES_RGM</a></td></tr>
<tr name="6424" id="6424">
<td>6424</td><td></td></tr>
<tr name="6425" id="6425">
<td>6425</td><td>      <a id="6425c7" class="tk">vuint16_t</a> <a id="6425c17" class="tk">D_CMU12_FHL</a><a id="6425c28" class="tk">:</a>1;         <span class="ct">/* Disable motor control/FlexRay clock freq. too high/low */</span></td></tr>
<tr name="6426" id="6426">
<td>6426</td><td></td></tr>
<tr name="6427" id="6427">
<td>6427</td><td><span class="pp">#else</span></td></tr>
<tr name="6428" id="6428">
<td>6428</td><td></td></tr>
<tr name="6429" id="6429">
<td>6429</td><td>      <a id="6429c7" class="tk">vuint16_t</a> <a id="6429c17" class="tk">D_CMU1_FHL</a><a id="6429c27" class="tk">:</a>1;          <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="6430" id="6430">
<td>6430</td><td></td></tr>
<tr name="6431" id="6431">
<td>6431</td><td><span class="pp">#endif</span></td></tr>
<tr name="6432" id="6432">
<td>6432</td><td></td></tr>
<tr name="6433" id="6433">
<td>6433</td><td>      <a id="6433c7" class="tk">vuint16_t</a> <a id="6433c17" class="tk">D_FL_ECC_RCC</a><a id="6433c29" class="tk">:</a>1;        <span class="ct">/* Disable Flash, ECC, or lock-step error */</span></td></tr>
<tr name="6434" id="6434">
<td>6434</td><td>      <a id="6434c7" class="tk">vuint16_t</a> <a id="6434c17" class="tk">D_PLL1</a><a id="6434c23" class="tk">:</a>1;              <span class="ct">/* Disable PLL1 fail */</span></td></tr>
<tr name="6435" id="6435">
<td>6435</td><td>      <a id="6435c7" class="tk">vuint16_t</a> <a id="6435c17" class="tk">D_SWT</a><a id="6435c22" class="tk">:</a>1;               <span class="ct">/* Disable software watchdog timer */</span></td></tr>
<tr name="6436" id="6436">
<td>6436</td><td>      <a id="6436c7" class="tk">vuint16_t</a> <a id="6436c17" class="tk">D_FCCU_SAFE</a><a id="6436c28" class="tk">:</a>1;         <span class="ct">/* Disable FCCU SAFE mode request */</span></td></tr>
<tr name="6437" id="6437">
<td>6437</td><td>      <a id="6437c7" class="tk">vuint16_t</a> <a id="6437c17" class="tk">D_CMU0_FHL</a><a id="6437c27" class="tk">:</a>1;          <span class="ct">/* Disable system clock freq. too high/low */</span></td></tr>
<tr name="6438" id="6438">
<td>6438</td><td>      <a id="6438c7" class="tk">vuint16_t</a> <a id="6438c17" class="tk">D_CMU0_OLR</a><a id="6438c27" class="tk">:</a>1;          <span class="ct">/* Disable XOSC freq. too low */</span></td></tr>
<tr name="6439" id="6439">
<td>6439</td><td>      <a id="6439c7" class="tk">vuint16_t</a> <a id="6439c17" class="tk">D_PLL0</a><a id="6439c23" class="tk">:</a>1;              <span class="ct">/* Disable PLL0 fail */</span></td></tr>
<tr name="6440" id="6440">
<td>6440</td><td>      <a id="6440c7" class="tk">vuint16_t</a> <a id="6440c17" class="tk">D_CWD</a><a id="6440c22" class="tk">:</a>1;               <span class="ct">/* Disable core watchdog reset */</span></td></tr>
<tr name="6441" id="6441">
<td>6441</td><td>      <a id="6441c7" class="tk">vuint16_t</a> <a id="6441c17" class="tk">D_SOFT_FUNC</a><a id="6441c28" class="tk">:</a>1;         <span class="ct">/* Disable software 'functional' reset */</span></td></tr>
<tr name="6442" id="6442">
<td>6442</td><td>      <a id="6442c7" class="tk">vuint16_t</a> <a id="6442c17" class="tk">D_CORE</a><a id="6442c23" class="tk">:</a>1;              <span class="ct">/* Disable core reset */</span></td></tr>
<tr name="6443" id="6443">
<td>6443</td><td>      <a id="6443c7" class="tk">vuint16_t</a> <a id="6443c17" class="tk">D_JTAG</a><a id="6443c23" class="tk">:</a>1;              <span class="ct">/* Disable JTAG initiated reset */</span></td></tr>
<tr name="6444" id="6444">
<td>6444</td><td>    <span class="br">}</span> <a id="6444c7" class="tk">B</a>;</td></tr>
<tr name="6445" id="6445">
<td>6445</td><td>  <span class="br">}</span> <a id="6445c5" class="tk">RGM_FERD_16B_tag</a>;</td></tr>
<tr name="6446" id="6446">
<td>6446</td><td></td></tr>
<tr name="6447" id="6447">
<td>6447</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Destructive Event Reset Disable Register */</span></td></tr>
<tr name="6448" id="6448">
<td>6448</td><td>    <a id="6448c5" class="tk">vuint16_t</a> <a id="6448c15" class="tk">R</a>;</td></tr>
<tr name="6449" id="6449">
<td>6449</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6450" id="6450">
<td>6450</td><td>      <a id="6450c7" class="tk">vuint16_t</a> <a id="6450c17" class="tk">D_POR</a><a id="6450c22" class="tk">:</a>1;               <span class="ct">/* Disable power-on reset */</span></td></tr>
<tr name="6451" id="6451">
<td>6451</td><td>      <a id="6451c7" class="tk">vuint16_t</a> <a id="6451c17" class="tk">D_SOFT_DEST</a><a id="6451c28" class="tk">:</a>1;         <span class="ct">/* Disable software 'destructive' reset */</span></td></tr>
<tr name="6452" id="6452">
<td>6452</td><td>     <a id="6452c6" class="tk">vuint16_t</a><a id="6452c15" class="tk">:</a></td></tr>
<tr name="6453" id="6453">
<td>6453</td><td>      7;</td></tr>
<tr name="6454" id="6454">
<td>6454</td><td>      <a id="6454c7" class="tk">vuint16_t</a> <a id="6454c17" class="tk">D_LVD27_IO</a><a id="6454c27" class="tk">:</a>1;          <span class="ct">/* Disable 2.7V low-voltage detected (IO) */</span></td></tr>
<tr name="6455" id="6455">
<td>6455</td><td>      <a id="6455c7" class="tk">vuint16_t</a> <a id="6455c17" class="tk">D_LVD27_FLASH</a><a id="6455c30" class="tk">:</a>1;       <span class="ct">/* Disable 2.7V low-voltage detected (Flash) */</span></td></tr>
<tr name="6456" id="6456">
<td>6456</td><td>      <a id="6456c7" class="tk">vuint16_t</a> <a id="6456c17" class="tk">D_LVD27_VREG</a><a id="6456c29" class="tk">:</a>1;        <span class="ct">/* Disable 2.7V low-voltage detected (VREG) */</span></td></tr>
<tr name="6457" id="6457">
<td>6457</td><td>     <a id="6457c6" class="tk">vuint16_t</a><a id="6457c15" class="tk">:</a></td></tr>
<tr name="6458" id="6458">
<td>6458</td><td>      2;</td></tr>
<tr name="6459" id="6459">
<td>6459</td><td>      <a id="6459c7" class="tk">vuint16_t</a> <a id="6459c17" class="tk">D_HVD12</a><a id="6459c24" class="tk">:</a>1;             <span class="ct">/* Disable 1.2V high-voltage detected */</span></td></tr>
<tr name="6460" id="6460">
<td>6460</td><td></td></tr>
<tr name="6461" id="6461">
<td>6461</td><td><span class="pp">#ifndef</span> <a id="6461c9" class="tk">USE_FIELD_ALIASES_RGM</a></td></tr>
<tr name="6462" id="6462">
<td>6462</td><td></td></tr>
<tr name="6463" id="6463">
<td>6463</td><td>      <a id="6463c7" class="tk">vuint16_t</a> <a id="6463c17" class="tk">D_LVD12</a><a id="6463c24" class="tk">:</a>1;             <span class="ct">/* Disable 1.2V low-voltage detected */</span></td></tr>
<tr name="6464" id="6464">
<td>6464</td><td></td></tr>
<tr name="6465" id="6465">
<td>6465</td><td><span class="pp">#else</span></td></tr>
<tr name="6466" id="6466">
<td>6466</td><td></td></tr>
<tr name="6467" id="6467">
<td>6467</td><td>      <a id="6467c7" class="tk">vuint16_t</a> <a id="6467c17" class="tk">D_LVD12_PD0</a><a id="6467c28" class="tk">:</a>1;         <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="6468" id="6468">
<td>6468</td><td></td></tr>
<tr name="6469" id="6469">
<td>6469</td><td><span class="pp">#endif</span></td></tr>
<tr name="6470" id="6470">
<td>6470</td><td></td></tr>
<tr name="6471" id="6471">
<td>6471</td><td>    <span class="br">}</span> <a id="6471c7" class="tk">B</a>;</td></tr>
<tr name="6472" id="6472">
<td>6472</td><td>  <span class="br">}</span> <a id="6472c5" class="tk">RGM_DERD_16B_tag</a>;</td></tr>
<tr name="6473" id="6473">
<td>6473</td><td></td></tr>
<tr name="6474" id="6474">
<td>6474</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Functional Event Alternate Request Register */</span></td></tr>
<tr name="6475" id="6475">
<td>6475</td><td>    <a id="6475c5" class="tk">vuint16_t</a> <a id="6475c15" class="tk">R</a>;</td></tr>
<tr name="6476" id="6476">
<td>6476</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6477" id="6477">
<td>6477</td><td>      <a id="6477c7" class="tk">vuint16_t</a> <a id="6477c17" class="tk">AR_EXR</a><a id="6477c23" class="tk">:</a>1;              <span class="ct">/* Alternate Request for external reset */</span></td></tr>
<tr name="6478" id="6478">
<td>6478</td><td>      <a id="6478c7" class="tk">vuint16_t</a> <a id="6478c17" class="tk">AR_FCCU_HARD</a><a id="6478c29" class="tk">:</a>1;        <span class="ct">/* Alternate Request for FCCU hard reaction request */</span></td></tr>
<tr name="6479" id="6479">
<td>6479</td><td>      <a id="6479c7" class="tk">vuint16_t</a> <a id="6479c17" class="tk">AR_FCCU_SOFT</a><a id="6479c29" class="tk">:</a>1;        <span class="ct">/* Alternate Request for FCCU soft reaction request */</span></td></tr>
<tr name="6480" id="6480">
<td>6480</td><td>      <a id="6480c7" class="tk">vuint16_t</a> <a id="6480c17" class="tk">AR_ST_DONE</a><a id="6480c27" class="tk">:</a>1;          <span class="ct">/* Alternate Request for self-test completed */</span></td></tr>
<tr name="6481" id="6481">
<td>6481</td><td></td></tr>
<tr name="6482" id="6482">
<td>6482</td><td><span class="pp">#ifndef</span> <a id="6482c9" class="tk">USE_FIELD_ALIASES_RGM</a></td></tr>
<tr name="6483" id="6483">
<td>6483</td><td></td></tr>
<tr name="6484" id="6484">
<td>6484</td><td>      <a id="6484c7" class="tk">vuint16_t</a> <a id="6484c17" class="tk">AR_CMU12_FHL</a><a id="6484c29" class="tk">:</a>1;        <span class="ct">/* Alternate Request for motor control/FlexRay clock freq. too high/low */</span></td></tr>
<tr name="6485" id="6485">
<td>6485</td><td></td></tr>
<tr name="6486" id="6486">
<td>6486</td><td><span class="pp">#else</span></td></tr>
<tr name="6487" id="6487">
<td>6487</td><td></td></tr>
<tr name="6488" id="6488">
<td>6488</td><td>      <a id="6488c7" class="tk">vuint16_t</a> <a id="6488c17" class="tk">AR_CMU1_FHL</a><a id="6488c28" class="tk">:</a>1;         <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="6489" id="6489">
<td>6489</td><td></td></tr>
<tr name="6490" id="6490">
<td>6490</td><td><span class="pp">#endif</span></td></tr>
<tr name="6491" id="6491">
<td>6491</td><td></td></tr>
<tr name="6492" id="6492">
<td>6492</td><td>      <a id="6492c7" class="tk">vuint16_t</a> <a id="6492c17" class="tk">AR_FL_ECC_RCC</a><a id="6492c30" class="tk">:</a>1;       <span class="ct">/* Alternate Request for Flash, ECC, or lock-step error */</span></td></tr>
<tr name="6493" id="6493">
<td>6493</td><td>      <a id="6493c7" class="tk">vuint16_t</a> <a id="6493c17" class="tk">AR_PLL1</a><a id="6493c24" class="tk">:</a>1;             <span class="ct">/* Alternate Request for PLL1 fail */</span></td></tr>
<tr name="6494" id="6494">
<td>6494</td><td>      <a id="6494c7" class="tk">vuint16_t</a> <a id="6494c17" class="tk">AR_SWT</a><a id="6494c23" class="tk">:</a>1;              <span class="ct">/* Alternate Request for software watchdog timer */</span></td></tr>
<tr name="6495" id="6495">
<td>6495</td><td>      <a id="6495c7" class="tk">vuint16_t</a> <a id="6495c17" class="tk">AR_FCCU_SAFE</a><a id="6495c29" class="tk">:</a>1;        <span class="ct">/* Alternate Request for FCCU SAFE mode request */</span></td></tr>
<tr name="6496" id="6496">
<td>6496</td><td>      <a id="6496c7" class="tk">vuint16_t</a> <a id="6496c17" class="tk">AR_CMU0_FHL</a><a id="6496c28" class="tk">:</a>1;         <span class="ct">/* Alternate Request for system clock freq. too high/low */</span></td></tr>
<tr name="6497" id="6497">
<td>6497</td><td>      <a id="6497c7" class="tk">vuint16_t</a> <a id="6497c17" class="tk">AR_CMU0_OLR</a><a id="6497c28" class="tk">:</a>1;         <span class="ct">/* Alternate Request for XOSC freq. too low */</span></td></tr>
<tr name="6498" id="6498">
<td>6498</td><td>      <a id="6498c7" class="tk">vuint16_t</a> <a id="6498c17" class="tk">AR_PLL0</a><a id="6498c24" class="tk">:</a>1;             <span class="ct">/* Alternate Request for PLL0 fail */</span></td></tr>
<tr name="6499" id="6499">
<td>6499</td><td>      <a id="6499c7" class="tk">vuint16_t</a> <a id="6499c17" class="tk">AR_CWD</a><a id="6499c23" class="tk">:</a>1;              <span class="ct">/* Alternate Request for core watchdog reset */</span></td></tr>
<tr name="6500" id="6500">
<td>6500</td><td>      <a id="6500c7" class="tk">vuint16_t</a> <a id="6500c17" class="tk">AR_SOFT_FUNC</a><a id="6500c29" class="tk">:</a>1;        <span class="ct">/* Alternate Request for software 'functional' reset */</span></td></tr>
<tr name="6501" id="6501">
<td>6501</td><td>      <a id="6501c7" class="tk">vuint16_t</a> <a id="6501c17" class="tk">AR_CORE</a><a id="6501c24" class="tk">:</a>1;             <span class="ct">/* Alternate Request for core reset */</span></td></tr>
<tr name="6502" id="6502">
<td>6502</td><td>      <a id="6502c7" class="tk">vuint16_t</a> <a id="6502c17" class="tk">AR_JTAG</a><a id="6502c24" class="tk">:</a>1;             <span class="ct">/* Alternate Request for JTAG initiated reset */</span></td></tr>
<tr name="6503" id="6503">
<td>6503</td><td>    <span class="br">}</span> <a id="6503c7" class="tk">B</a>;</td></tr>
<tr name="6504" id="6504">
<td>6504</td><td>  <span class="br">}</span> <a id="6504c5" class="tk">RGM_FEAR_16B_tag</a>;</td></tr>
<tr name="6505" id="6505">
<td>6505</td><td></td></tr>
<tr name="6506" id="6506">
<td>6506</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Destructive Event Alternate Request Register */</span></td></tr>
<tr name="6507" id="6507">
<td>6507</td><td>    <a id="6507c5" class="tk">vuint16_t</a> <a id="6507c15" class="tk">R</a>;</td></tr>
<tr name="6508" id="6508">
<td>6508</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6509" id="6509">
<td>6509</td><td>      <a id="6509c7" class="tk">vuint16_t</a> <a id="6509c17" class="tk">AR_POR</a><a id="6509c23" class="tk">:</a>1;              <span class="ct">/* Destructive Event Alternate Request for power-on reset */</span></td></tr>
<tr name="6510" id="6510">
<td>6510</td><td>      <a id="6510c7" class="tk">vuint16_t</a> <a id="6510c17" class="tk">AR_SOFT_DEST</a><a id="6510c29" class="tk">:</a>1;        <span class="ct">/* Destructive Event Alternate Request for software 'destructive' reset */</span></td></tr>
<tr name="6511" id="6511">
<td>6511</td><td>     <a id="6511c6" class="tk">vuint16_t</a><a id="6511c15" class="tk">:</a></td></tr>
<tr name="6512" id="6512">
<td>6512</td><td>      7;</td></tr>
<tr name="6513" id="6513">
<td>6513</td><td>      <a id="6513c7" class="tk">vuint16_t</a> <a id="6513c17" class="tk">AR_LVD27_IO</a><a id="6513c28" class="tk">:</a>1;         <span class="ct">/* Destructive Event Alternate Request for 2.7V low-voltage detected (IO) */</span></td></tr>
<tr name="6514" id="6514">
<td>6514</td><td>      <a id="6514c7" class="tk">vuint16_t</a> <a id="6514c17" class="tk">AR_LVD27_FLASH</a><a id="6514c31" class="tk">:</a>1;      <span class="ct">/* Destructive Event Alternate Request for 2.7V low-voltage detected (Flash) */</span></td></tr>
<tr name="6515" id="6515">
<td>6515</td><td>      <a id="6515c7" class="tk">vuint16_t</a> <a id="6515c17" class="tk">AR_LVD27_VREG</a><a id="6515c30" class="tk">:</a>1;       <span class="ct">/* Destructive Event Alternate Request for 2.7V low-voltage detected (VREG) */</span></td></tr>
<tr name="6516" id="6516">
<td>6516</td><td>     <a id="6516c6" class="tk">vuint16_t</a><a id="6516c15" class="tk">:</a></td></tr>
<tr name="6517" id="6517">
<td>6517</td><td>      2;</td></tr>
<tr name="6518" id="6518">
<td>6518</td><td>      <a id="6518c7" class="tk">vuint16_t</a> <a id="6518c17" class="tk">AR_HVD12</a><a id="6518c25" class="tk">:</a>1;            <span class="ct">/* Destructive Event Alternate Request for 1.2V high-voltage detected */</span></td></tr>
<tr name="6519" id="6519">
<td>6519</td><td>      <a id="6519c7" class="tk">vuint16_t</a> <a id="6519c17" class="tk">AR_LVD12</a><a id="6519c25" class="tk">:</a>1;            <span class="ct">/* Destructive Event Alternate Request for 1.2V low-voltage detected */</span></td></tr>
<tr name="6520" id="6520">
<td>6520</td><td>    <span class="br">}</span> <a id="6520c7" class="tk">B</a>;</td></tr>
<tr name="6521" id="6521">
<td>6521</td><td>  <span class="br">}</span> <a id="6521c5" class="tk">RGM_DEAR_16B_tag</a>;</td></tr>
<tr name="6522" id="6522">
<td>6522</td><td></td></tr>
<tr name="6523" id="6523">
<td>6523</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Functional Event Short Sequence Register */</span></td></tr>
<tr name="6524" id="6524">
<td>6524</td><td>    <a id="6524c5" class="tk">vuint16_t</a> <a id="6524c15" class="tk">R</a>;</td></tr>
<tr name="6525" id="6525">
<td>6525</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6526" id="6526">
<td>6526</td><td>      <a id="6526c7" class="tk">vuint16_t</a> <a id="6526c17" class="tk">SS_EXR</a><a id="6526c23" class="tk">:</a>1;              <span class="ct">/* Short Sequence for external reset */</span></td></tr>
<tr name="6527" id="6527">
<td>6527</td><td>      <a id="6527c7" class="tk">vuint16_t</a> <a id="6527c17" class="tk">SS_FCCU_HARD</a><a id="6527c29" class="tk">:</a>1;        <span class="ct">/* Short Sequence for FCCU hard reaction request */</span></td></tr>
<tr name="6528" id="6528">
<td>6528</td><td>      <a id="6528c7" class="tk">vuint16_t</a> <a id="6528c17" class="tk">SS_FCCU_SOFT</a><a id="6528c29" class="tk">:</a>1;        <span class="ct">/* Short Sequence for FCCU soft reaction request */</span></td></tr>
<tr name="6529" id="6529">
<td>6529</td><td>      <a id="6529c7" class="tk">vuint16_t</a> <a id="6529c17" class="tk">SS_ST_DONE</a><a id="6529c27" class="tk">:</a>1;          <span class="ct">/* Short Sequence for self-test completed */</span></td></tr>
<tr name="6530" id="6530">
<td>6530</td><td></td></tr>
<tr name="6531" id="6531">
<td>6531</td><td><span class="pp">#ifndef</span> <a id="6531c9" class="tk">USE_FIELD_ALIASES_RGM</a></td></tr>
<tr name="6532" id="6532">
<td>6532</td><td></td></tr>
<tr name="6533" id="6533">
<td>6533</td><td>      <a id="6533c7" class="tk">vuint16_t</a> <a id="6533c17" class="tk">SS_CMU12_FHL</a><a id="6533c29" class="tk">:</a>1;        <span class="ct">/* Short Sequence for motor control/FlexRay clock freq. too high/low */</span></td></tr>
<tr name="6534" id="6534">
<td>6534</td><td></td></tr>
<tr name="6535" id="6535">
<td>6535</td><td><span class="pp">#else</span></td></tr>
<tr name="6536" id="6536">
<td>6536</td><td></td></tr>
<tr name="6537" id="6537">
<td>6537</td><td>      <a id="6537c7" class="tk">vuint16_t</a> <a id="6537c17" class="tk">SS_CMU1_FHL</a><a id="6537c28" class="tk">:</a>1;         <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="6538" id="6538">
<td>6538</td><td></td></tr>
<tr name="6539" id="6539">
<td>6539</td><td><span class="pp">#endif</span></td></tr>
<tr name="6540" id="6540">
<td>6540</td><td></td></tr>
<tr name="6541" id="6541">
<td>6541</td><td>      <a id="6541c7" class="tk">vuint16_t</a> <a id="6541c17" class="tk">SS_FL_ECC_RCC</a><a id="6541c30" class="tk">:</a>1;       <span class="ct">/* Short Sequence for Flash, ECC, or lock-step error */</span></td></tr>
<tr name="6542" id="6542">
<td>6542</td><td>      <a id="6542c7" class="tk">vuint16_t</a> <a id="6542c17" class="tk">SS_PLL1</a><a id="6542c24" class="tk">:</a>1;             <span class="ct">/* Short Sequence for PLL1 fail */</span></td></tr>
<tr name="6543" id="6543">
<td>6543</td><td>      <a id="6543c7" class="tk">vuint16_t</a> <a id="6543c17" class="tk">SS_SWT</a><a id="6543c23" class="tk">:</a>1;              <span class="ct">/* Short Sequence for software watchdog timer */</span></td></tr>
<tr name="6544" id="6544">
<td>6544</td><td>      <a id="6544c7" class="tk">vuint16_t</a> <a id="6544c17" class="tk">SS_FCCU_SAFE</a><a id="6544c29" class="tk">:</a>1;        <span class="ct">/* Short Sequence for FCCU SAFE mode request */</span></td></tr>
<tr name="6545" id="6545">
<td>6545</td><td>      <a id="6545c7" class="tk">vuint16_t</a> <a id="6545c17" class="tk">SS_CMU0_FHL</a><a id="6545c28" class="tk">:</a>1;         <span class="ct">/* Short Sequence for system clock freq. too high/low */</span></td></tr>
<tr name="6546" id="6546">
<td>6546</td><td>      <a id="6546c7" class="tk">vuint16_t</a> <a id="6546c17" class="tk">SS_CMU0_OLR</a><a id="6546c28" class="tk">:</a>1;         <span class="ct">/* Short Sequence for XOSC freq. too low */</span></td></tr>
<tr name="6547" id="6547">
<td>6547</td><td>      <a id="6547c7" class="tk">vuint16_t</a> <a id="6547c17" class="tk">SS_PLL0</a><a id="6547c24" class="tk">:</a>1;             <span class="ct">/* Short Sequence for PLL0 fail */</span></td></tr>
<tr name="6548" id="6548">
<td>6548</td><td>      <a id="6548c7" class="tk">vuint16_t</a> <a id="6548c17" class="tk">SS_CWD</a><a id="6548c23" class="tk">:</a>1;              <span class="ct">/* Short Sequence for core watchdog reset */</span></td></tr>
<tr name="6549" id="6549">
<td>6549</td><td>      <a id="6549c7" class="tk">vuint16_t</a> <a id="6549c17" class="tk">SS_SOFT_FUNC</a><a id="6549c29" class="tk">:</a>1;        <span class="ct">/* Short Sequence for software 'functional' reset */</span></td></tr>
<tr name="6550" id="6550">
<td>6550</td><td>      <a id="6550c7" class="tk">vuint16_t</a> <a id="6550c17" class="tk">SS_CORE</a><a id="6550c24" class="tk">:</a>1;             <span class="ct">/* Short Sequence for core reset */</span></td></tr>
<tr name="6551" id="6551">
<td>6551</td><td>      <a id="6551c7" class="tk">vuint16_t</a> <a id="6551c17" class="tk">SS_JTAG</a><a id="6551c24" class="tk">:</a>1;             <span class="ct">/* Short Sequence for JTAG initiated reset */</span></td></tr>
<tr name="6552" id="6552">
<td>6552</td><td>    <span class="br">}</span> <a id="6552c7" class="tk">B</a>;</td></tr>
<tr name="6553" id="6553">
<td>6553</td><td>  <span class="br">}</span> <a id="6553c5" class="tk">RGM_FESS_16B_tag</a>;</td></tr>
<tr name="6554" id="6554">
<td>6554</td><td></td></tr>
<tr name="6555" id="6555">
<td>6555</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Functional Bidirectional Reset Enable Register */</span></td></tr>
<tr name="6556" id="6556">
<td>6556</td><td>    <a id="6556c5" class="tk">vuint16_t</a> <a id="6556c15" class="tk">R</a>;</td></tr>
<tr name="6557" id="6557">
<td>6557</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6558" id="6558">
<td>6558</td><td>      <a id="6558c7" class="tk">vuint16_t</a> <a id="6558c17" class="tk">BE_EXR</a><a id="6558c23" class="tk">:</a>1;              <span class="ct">/* Bidirectional Reset Enable for external reset */</span></td></tr>
<tr name="6559" id="6559">
<td>6559</td><td>      <a id="6559c7" class="tk">vuint16_t</a> <a id="6559c17" class="tk">BE_FCCU_HARD</a><a id="6559c29" class="tk">:</a>1;        <span class="ct">/* Bidirectional Reset Enable for FCCU hard reaction request */</span></td></tr>
<tr name="6560" id="6560">
<td>6560</td><td>      <a id="6560c7" class="tk">vuint16_t</a> <a id="6560c17" class="tk">BE_FCCU_SOFT</a><a id="6560c29" class="tk">:</a>1;        <span class="ct">/* Bidirectional Reset Enable for FCCU soft reaction request */</span></td></tr>
<tr name="6561" id="6561">
<td>6561</td><td>      <a id="6561c7" class="tk">vuint16_t</a> <a id="6561c17" class="tk">BE_ST_DONE</a><a id="6561c27" class="tk">:</a>1;          <span class="ct">/* Bidirectional Reset Enable for self-test completed */</span></td></tr>
<tr name="6562" id="6562">
<td>6562</td><td></td></tr>
<tr name="6563" id="6563">
<td>6563</td><td><span class="pp">#ifndef</span> <a id="6563c9" class="tk">USE_FIELD_ALIASES_RGM</a></td></tr>
<tr name="6564" id="6564">
<td>6564</td><td></td></tr>
<tr name="6565" id="6565">
<td>6565</td><td>      <a id="6565c7" class="tk">vuint16_t</a> <a id="6565c17" class="tk">BE_CMU12_FHL</a><a id="6565c29" class="tk">:</a>1;        <span class="ct">/* Bidirectional Reset Enable for motor control/FlexRay clock freq. too high/low */</span></td></tr>
<tr name="6566" id="6566">
<td>6566</td><td></td></tr>
<tr name="6567" id="6567">
<td>6567</td><td><span class="pp">#else</span></td></tr>
<tr name="6568" id="6568">
<td>6568</td><td></td></tr>
<tr name="6569" id="6569">
<td>6569</td><td>      <a id="6569c7" class="tk">vuint16_t</a> <a id="6569c17" class="tk">BE_CMU1_FHL</a><a id="6569c28" class="tk">:</a>1;         <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="6570" id="6570">
<td>6570</td><td></td></tr>
<tr name="6571" id="6571">
<td>6571</td><td><span class="pp">#endif</span></td></tr>
<tr name="6572" id="6572">
<td>6572</td><td></td></tr>
<tr name="6573" id="6573">
<td>6573</td><td>      <a id="6573c7" class="tk">vuint16_t</a> <a id="6573c17" class="tk">BE_FL_ECC_RCC</a><a id="6573c30" class="tk">:</a>1;       <span class="ct">/* Bidirectional Reset Enable for Flash, ECC, or lock-step error */</span></td></tr>
<tr name="6574" id="6574">
<td>6574</td><td>      <a id="6574c7" class="tk">vuint16_t</a> <a id="6574c17" class="tk">BE_PLL1</a><a id="6574c24" class="tk">:</a>1;             <span class="ct">/* Bidirectional Reset Enable for PLL1 fail */</span></td></tr>
<tr name="6575" id="6575">
<td>6575</td><td>      <a id="6575c7" class="tk">vuint16_t</a> <a id="6575c17" class="tk">BE_SWT</a><a id="6575c23" class="tk">:</a>1;              <span class="ct">/* Bidirectional Reset Enable for software watchdog timer */</span></td></tr>
<tr name="6576" id="6576">
<td>6576</td><td>      <a id="6576c7" class="tk">vuint16_t</a> <a id="6576c17" class="tk">BE_FCCU_SAFE</a><a id="6576c29" class="tk">:</a>1;        <span class="ct">/* Bidirectional Reset Enable for FCCU SAFE mode request */</span></td></tr>
<tr name="6577" id="6577">
<td>6577</td><td>      <a id="6577c7" class="tk">vuint16_t</a> <a id="6577c17" class="tk">BE_CMU0_FHL</a><a id="6577c28" class="tk">:</a>1;         <span class="ct">/* Bidirectional Reset Enable for system clock freq. too high/low */</span></td></tr>
<tr name="6578" id="6578">
<td>6578</td><td>      <a id="6578c7" class="tk">vuint16_t</a> <a id="6578c17" class="tk">BE_CMU0_OLR</a><a id="6578c28" class="tk">:</a>1;         <span class="ct">/* Bidirectional Reset Enable for XOSC freq. too low */</span></td></tr>
<tr name="6579" id="6579">
<td>6579</td><td>      <a id="6579c7" class="tk">vuint16_t</a> <a id="6579c17" class="tk">BE_PLL0</a><a id="6579c24" class="tk">:</a>1;             <span class="ct">/* Bidirectional Reset Enable for PLL0 fail */</span></td></tr>
<tr name="6580" id="6580">
<td>6580</td><td>      <a id="6580c7" class="tk">vuint16_t</a> <a id="6580c17" class="tk">BE_CWD</a><a id="6580c23" class="tk">:</a>1;              <span class="ct">/* Bidirectional Reset Enable for core watchdog reset */</span></td></tr>
<tr name="6581" id="6581">
<td>6581</td><td>      <a id="6581c7" class="tk">vuint16_t</a> <a id="6581c17" class="tk">BE_SOFT_FUNC</a><a id="6581c29" class="tk">:</a>1;        <span class="ct">/* Bidirectional Reset Enable for software 'functional' reset */</span></td></tr>
<tr name="6582" id="6582">
<td>6582</td><td>      <a id="6582c7" class="tk">vuint16_t</a> <a id="6582c17" class="tk">BE_CORE</a><a id="6582c24" class="tk">:</a>1;             <span class="ct">/* Bidirectional Reset Enable for core reset */</span></td></tr>
<tr name="6583" id="6583">
<td>6583</td><td>      <a id="6583c7" class="tk">vuint16_t</a> <a id="6583c17" class="tk">BE_JTAG</a><a id="6583c24" class="tk">:</a>1;             <span class="ct">/* Bidirectional Reset Enable for JTAG initiated reset */</span></td></tr>
<tr name="6584" id="6584">
<td>6584</td><td>    <span class="br">}</span> <a id="6584c7" class="tk">B</a>;</td></tr>
<tr name="6585" id="6585">
<td>6585</td><td>  <span class="br">}</span> <a id="6585c5" class="tk">RGM_FBRE_16B_tag</a>;</td></tr>
<tr name="6586" id="6586">
<td>6586</td><td></td></tr>
<tr name="6587" id="6587">
<td>6587</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="6587c18" class="tk">RGM_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="6588" id="6588">
<td>6588</td><td>    <span class="ct">/* Functional Event Status Register */</span></td></tr>
<tr name="6589" id="6589">
<td>6589</td><td>    <a id="6589c5" class="tk">RGM_FES_16B_tag</a> <a id="6589c21" class="tk">FES</a>;               <span class="ct">/* offset: 0x0000 size: 16 bit */</span></td></tr>
<tr name="6590" id="6590">
<td>6590</td><td></td></tr>
<tr name="6591" id="6591">
<td>6591</td><td>    <span class="ct">/* Destructive Event Status Register */</span></td></tr>
<tr name="6592" id="6592">
<td>6592</td><td>    <a id="6592c5" class="tk">RGM_DES_16B_tag</a> <a id="6592c21" class="tk">DES</a>;               <span class="ct">/* offset: 0x0002 size: 16 bit */</span></td></tr>
<tr name="6593" id="6593">
<td>6593</td><td></td></tr>
<tr name="6594" id="6594">
<td>6594</td><td>    <span class="ct">/* Functional Event Reset Disable Register */</span></td></tr>
<tr name="6595" id="6595">
<td>6595</td><td>    <a id="6595c5" class="tk">RGM_FERD_16B_tag</a> <a id="6595c22" class="tk">FERD</a>;             <span class="ct">/* offset: 0x0004 size: 16 bit */</span></td></tr>
<tr name="6596" id="6596">
<td>6596</td><td></td></tr>
<tr name="6597" id="6597">
<td>6597</td><td>    <span class="ct">/* Destructive Event Reset Disable Register */</span></td></tr>
<tr name="6598" id="6598">
<td>6598</td><td>    <a id="6598c5" class="tk">RGM_DERD_16B_tag</a> <a id="6598c22" class="tk">DERD</a>;             <span class="ct">/* offset: 0x0006 size: 16 bit */</span></td></tr>
<tr name="6599" id="6599">
<td>6599</td><td>    <a id="6599c5" class="tk">int8_t</a> <a id="6599c12" class="tk">RGM_reserved_0008</a>[8];</td></tr>
<tr name="6600" id="6600">
<td>6600</td><td></td></tr>
<tr name="6601" id="6601">
<td>6601</td><td>    <span class="ct">/* Functional Event Alternate Request Register */</span></td></tr>
<tr name="6602" id="6602">
<td>6602</td><td>    <a id="6602c5" class="tk">RGM_FEAR_16B_tag</a> <a id="6602c22" class="tk">FEAR</a>;             <span class="ct">/* offset: 0x0010 size: 16 bit */</span></td></tr>
<tr name="6603" id="6603">
<td>6603</td><td></td></tr>
<tr name="6604" id="6604">
<td>6604</td><td>    <span class="ct">/* Destructive Event Alternate Request Register */</span></td></tr>
<tr name="6605" id="6605">
<td>6605</td><td>    <a id="6605c5" class="tk">RGM_DEAR_16B_tag</a> <a id="6605c22" class="tk">DEAR</a>;             <span class="ct">/* offset: 0x0012 size: 16 bit */</span></td></tr>
<tr name="6606" id="6606">
<td>6606</td><td>    <a id="6606c5" class="tk">int8_t</a> <a id="6606c12" class="tk">RGM_reserved_0014</a>[4];</td></tr>
<tr name="6607" id="6607">
<td>6607</td><td></td></tr>
<tr name="6608" id="6608">
<td>6608</td><td>    <span class="ct">/* Functional Event Short Sequence Register */</span></td></tr>
<tr name="6609" id="6609">
<td>6609</td><td>    <a id="6609c5" class="tk">RGM_FESS_16B_tag</a> <a id="6609c22" class="tk">FESS</a>;             <span class="ct">/* offset: 0x0018 size: 16 bit */</span></td></tr>
<tr name="6610" id="6610">
<td>6610</td><td>    <a id="6610c5" class="tk">int8_t</a> <a id="6610c12" class="tk">RGM_reserved_001A</a>[2];</td></tr>
<tr name="6611" id="6611">
<td>6611</td><td></td></tr>
<tr name="6612" id="6612">
<td>6612</td><td>    <span class="ct">/* Functional Bidirectional Reset Enable Register */</span></td></tr>
<tr name="6613" id="6613">
<td>6613</td><td>    <a id="6613c5" class="tk">RGM_FBRE_16B_tag</a> <a id="6613c22" class="tk">FBRE</a>;             <span class="ct">/* offset: 0x001C size: 16 bit */</span></td></tr>
<tr name="6614" id="6614">
<td>6614</td><td>    <a id="6614c5" class="tk">int8_t</a> <a id="6614c12" class="tk">RGM_reserved_001E</a>[16354];</td></tr>
<tr name="6615" id="6615">
<td>6615</td><td>  <span class="br">}</span> <a id="6615c5" class="tk">RGM_tag</a>;</td></tr>
<tr name="6616" id="6616">
<td>6616</td><td></td></tr>
<tr name="6617" id="6617">
<td>6617</td><td><span class="pp">#define</span> <a id="6617c9" class="tk">RGM</a>                            (<a id="6617c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="6617c52" class="tk">RGM_tag</a> <a id="6617c60" class="tk">*</a>) 0xC3FE4000UL)</td></tr>
<tr name="6618" id="6618">
<td>6618</td><td></td></tr>
<tr name="6619" id="6619">
<td>6619</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="6620" id="6620">
<td>6620</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="6621" id="6621">
<td>6621</td><td>  <span class="ct">/* Module: PCU  */</span></td></tr>
<tr name="6622" id="6622">
<td>6622</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="6623" id="6623">
<td>6623</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="6624" id="6624">
<td>6624</td><td></td></tr>
<tr name="6625" id="6625">
<td>6625</td><td>  <span class="ct">/* Register layout for all registers PCONF ... */</span></td></tr>
<tr name="6626" id="6626">
<td>6626</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PCU_PCONF[0..15] -  Power Domain #0..#15 Configuration Register */</span></td></tr>
<tr name="6627" id="6627">
<td>6627</td><td>    <a id="6627c5" class="tk">vuint32_t</a> <a id="6627c15" class="tk">R</a>;</td></tr>
<tr name="6628" id="6628">
<td>6628</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6629" id="6629">
<td>6629</td><td>     <a id="6629c6" class="tk">vuint32_t</a><a id="6629c15" class="tk">:</a></td></tr>
<tr name="6630" id="6630">
<td>6630</td><td>      18;</td></tr>
<tr name="6631" id="6631">
<td>6631</td><td>      <a id="6631c7" class="tk">vuint32_t</a> <a id="6631c17" class="tk">STBY0</a><a id="6631c22" class="tk">:</a>1;               <span class="ct">/* Power domain control during STBY0 */</span></td></tr>
<tr name="6632" id="6632">
<td>6632</td><td>     <a id="6632c6" class="tk">vuint32_t</a><a id="6632c15" class="tk">:</a></td></tr>
<tr name="6633" id="6633">
<td>6633</td><td>      2;</td></tr>
<tr name="6634" id="6634">
<td>6634</td><td>      <a id="6634c7" class="tk">vuint32_t</a> <a id="6634c17" class="tk">STOP0</a><a id="6634c22" class="tk">:</a>1;               <span class="ct">/* Power domain control during STOP0 */</span></td></tr>
<tr name="6635" id="6635">
<td>6635</td><td>     <a id="6635c6" class="tk">vuint32_t</a><a id="6635c15" class="tk">:</a></td></tr>
<tr name="6636" id="6636">
<td>6636</td><td>      1;</td></tr>
<tr name="6637" id="6637">
<td>6637</td><td>      <a id="6637c7" class="tk">vuint32_t</a> <a id="6637c17" class="tk">HALT0</a><a id="6637c22" class="tk">:</a>1;               <span class="ct">/* Power domain control during HALT0 */</span></td></tr>
<tr name="6638" id="6638">
<td>6638</td><td>      <a id="6638c7" class="tk">vuint32_t</a> <a id="6638c17" class="tk">RUN3</a><a id="6638c21" class="tk">:</a>1;                <span class="ct">/* Power domain control during RUN3 */</span></td></tr>
<tr name="6639" id="6639">
<td>6639</td><td>      <a id="6639c7" class="tk">vuint32_t</a> <a id="6639c17" class="tk">RUN2</a><a id="6639c21" class="tk">:</a>1;                <span class="ct">/* Power domain control during RUN2 */</span></td></tr>
<tr name="6640" id="6640">
<td>6640</td><td>      <a id="6640c7" class="tk">vuint32_t</a> <a id="6640c17" class="tk">RUN1</a><a id="6640c21" class="tk">:</a>1;                <span class="ct">/* Power domain control during RUN1 */</span></td></tr>
<tr name="6641" id="6641">
<td>6641</td><td>      <a id="6641c7" class="tk">vuint32_t</a> <a id="6641c17" class="tk">RUN0</a><a id="6641c21" class="tk">:</a>1;                <span class="ct">/* Power domain control during RUN0 */</span></td></tr>
<tr name="6642" id="6642">
<td>6642</td><td>      <a id="6642c7" class="tk">vuint32_t</a> <a id="6642c17" class="tk">DRUN</a><a id="6642c21" class="tk">:</a>1;                <span class="ct">/* Power domain control during DRUN */</span></td></tr>
<tr name="6643" id="6643">
<td>6643</td><td>      <a id="6643c7" class="tk">vuint32_t</a> <a id="6643c17" class="tk">SAFE</a><a id="6643c21" class="tk">:</a>1;                <span class="ct">/* Power domain control during SAFE */</span></td></tr>
<tr name="6644" id="6644">
<td>6644</td><td>      <a id="6644c7" class="tk">vuint32_t</a> <a id="6644c17" class="tk">TEST</a><a id="6644c21" class="tk">:</a>1;                <span class="ct">/* Power domain control during TEST */</span></td></tr>
<tr name="6645" id="6645">
<td>6645</td><td>      <a id="6645c7" class="tk">vuint32_t</a> <a id="6645c17" class="tk">RST</a><a id="6645c20" class="tk">:</a>1;                 <span class="ct">/* Power domain control during RST */</span></td></tr>
<tr name="6646" id="6646">
<td>6646</td><td>    <span class="br">}</span> <a id="6646c7" class="tk">B</a>;</td></tr>
<tr name="6647" id="6647">
<td>6647</td><td>  <span class="br">}</span> <a id="6647c5" class="tk">PCU_PCONF_32B_tag</a>;</td></tr>
<tr name="6648" id="6648">
<td>6648</td><td></td></tr>
<tr name="6649" id="6649">
<td>6649</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PCU_PSTAT - Power Domain Status Register */</span></td></tr>
<tr name="6650" id="6650">
<td>6650</td><td>    <a id="6650c5" class="tk">vuint32_t</a> <a id="6650c15" class="tk">R</a>;</td></tr>
<tr name="6651" id="6651">
<td>6651</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6652" id="6652">
<td>6652</td><td>     <a id="6652c6" class="tk">vuint32_t</a><a id="6652c15" class="tk">:</a></td></tr>
<tr name="6653" id="6653">
<td>6653</td><td>      16;</td></tr>
<tr name="6654" id="6654">
<td>6654</td><td>      <a id="6654c7" class="tk">vuint32_t</a> <a id="6654c17" class="tk">PD15</a><a id="6654c21" class="tk">:</a>1;                <span class="ct">/* Power Status for Power Domain 15 */</span></td></tr>
<tr name="6655" id="6655">
<td>6655</td><td>      <a id="6655c7" class="tk">vuint32_t</a> <a id="6655c17" class="tk">PD14</a><a id="6655c21" class="tk">:</a>1;                <span class="ct">/* Power Status for Power Domain 14 */</span></td></tr>
<tr name="6656" id="6656">
<td>6656</td><td>      <a id="6656c7" class="tk">vuint32_t</a> <a id="6656c17" class="tk">PD13</a><a id="6656c21" class="tk">:</a>1;                <span class="ct">/* Power Status for Power Domain 13 */</span></td></tr>
<tr name="6657" id="6657">
<td>6657</td><td>      <a id="6657c7" class="tk">vuint32_t</a> <a id="6657c17" class="tk">PD12</a><a id="6657c21" class="tk">:</a>1;                <span class="ct">/* Power Status for Power Domain 12 */</span></td></tr>
<tr name="6658" id="6658">
<td>6658</td><td>      <a id="6658c7" class="tk">vuint32_t</a> <a id="6658c17" class="tk">PD11</a><a id="6658c21" class="tk">:</a>1;                <span class="ct">/* Power Status for Power Domain 11 */</span></td></tr>
<tr name="6659" id="6659">
<td>6659</td><td>      <a id="6659c7" class="tk">vuint32_t</a> <a id="6659c17" class="tk">PD10</a><a id="6659c21" class="tk">:</a>1;                <span class="ct">/* Power Status for Power Domain 10 */</span></td></tr>
<tr name="6660" id="6660">
<td>6660</td><td>      <a id="6660c7" class="tk">vuint32_t</a> <a id="6660c17" class="tk">PD9</a><a id="6660c20" class="tk">:</a>1;                 <span class="ct">/* Power Status for Power Domain 9 */</span></td></tr>
<tr name="6661" id="6661">
<td>6661</td><td>      <a id="6661c7" class="tk">vuint32_t</a> <a id="6661c17" class="tk">PD8</a><a id="6661c20" class="tk">:</a>1;                 <span class="ct">/* Power Status for Power Domain 8 */</span></td></tr>
<tr name="6662" id="6662">
<td>6662</td><td>      <a id="6662c7" class="tk">vuint32_t</a> <a id="6662c17" class="tk">PD7</a><a id="6662c20" class="tk">:</a>1;                 <span class="ct">/* Power Status for Power Domain 7 */</span></td></tr>
<tr name="6663" id="6663">
<td>6663</td><td>      <a id="6663c7" class="tk">vuint32_t</a> <a id="6663c17" class="tk">PD6</a><a id="6663c20" class="tk">:</a>1;                 <span class="ct">/* Power Status for Power Domain 6 */</span></td></tr>
<tr name="6664" id="6664">
<td>6664</td><td>      <a id="6664c7" class="tk">vuint32_t</a> <a id="6664c17" class="tk">PD5</a><a id="6664c20" class="tk">:</a>1;                 <span class="ct">/* Power Status for Power Domain 5 */</span></td></tr>
<tr name="6665" id="6665">
<td>6665</td><td>      <a id="6665c7" class="tk">vuint32_t</a> <a id="6665c17" class="tk">PD4</a><a id="6665c20" class="tk">:</a>1;                 <span class="ct">/* Power Status for Power Domain 4 */</span></td></tr>
<tr name="6666" id="6666">
<td>6666</td><td>      <a id="6666c7" class="tk">vuint32_t</a> <a id="6666c17" class="tk">PD3</a><a id="6666c20" class="tk">:</a>1;                 <span class="ct">/* Power Status for Power Domain 3 */</span></td></tr>
<tr name="6667" id="6667">
<td>6667</td><td>      <a id="6667c7" class="tk">vuint32_t</a> <a id="6667c17" class="tk">PD2</a><a id="6667c20" class="tk">:</a>1;                 <span class="ct">/* Power Status for Power Domain 2 */</span></td></tr>
<tr name="6668" id="6668">
<td>6668</td><td>      <a id="6668c7" class="tk">vuint32_t</a> <a id="6668c17" class="tk">PD1</a><a id="6668c20" class="tk">:</a>1;                 <span class="ct">/* Power Status for Power Domain 1 */</span></td></tr>
<tr name="6669" id="6669">
<td>6669</td><td>      <a id="6669c7" class="tk">vuint32_t</a> <a id="6669c17" class="tk">PD0</a><a id="6669c20" class="tk">:</a>1;                 <span class="ct">/* Power Status for Power Domain 0 */</span></td></tr>
<tr name="6670" id="6670">
<td>6670</td><td>    <span class="br">}</span> <a id="6670c7" class="tk">B</a>;</td></tr>
<tr name="6671" id="6671">
<td>6671</td><td>  <span class="br">}</span> <a id="6671c5" class="tk">PCU_PSTAT_32B_tag</a>;</td></tr>
<tr name="6672" id="6672">
<td>6672</td><td></td></tr>
<tr name="6673" id="6673">
<td>6673</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="6673c18" class="tk">PCU_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="6674" id="6674">
<td>6674</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="6675" id="6675">
<td>6675</td><td>      <span class="ct">/* PCU_PCONF[0..15] -  Power Domain #0..#15 Configuration Register */</span></td></tr>
<tr name="6676" id="6676">
<td>6676</td><td>      <a id="6676c7" class="tk">PCU_PCONF_32B_tag</a> <a id="6676c25" class="tk">PCONF</a>[16];     <span class="ct">/* offset: 0x0000  (0x0004 x 16) */</span></td></tr>
<tr name="6677" id="6677">
<td>6677</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6678" id="6678">
<td>6678</td><td>        <span class="ct">/* PCU_PCONF[0..15] -  Power Domain #0..#15 Configuration Register */</span></td></tr>
<tr name="6679" id="6679">
<td>6679</td><td>        <a id="6679c9" class="tk">PCU_PCONF_32B_tag</a> <a id="6679c27" class="tk">PCONF0</a>;      <span class="ct">/* offset: 0x0000 size: 32 bit */</span></td></tr>
<tr name="6680" id="6680">
<td>6680</td><td>        <a id="6680c9" class="tk">PCU_PCONF_32B_tag</a> <a id="6680c27" class="tk">PCONF1</a>;      <span class="ct">/* offset: 0x0004 size: 32 bit */</span></td></tr>
<tr name="6681" id="6681">
<td>6681</td><td>        <a id="6681c9" class="tk">PCU_PCONF_32B_tag</a> <a id="6681c27" class="tk">PCONF2</a>;      <span class="ct">/* offset: 0x0008 size: 32 bit */</span></td></tr>
<tr name="6682" id="6682">
<td>6682</td><td>        <a id="6682c9" class="tk">PCU_PCONF_32B_tag</a> <a id="6682c27" class="tk">PCONF3</a>;      <span class="ct">/* offset: 0x000C size: 32 bit */</span></td></tr>
<tr name="6683" id="6683">
<td>6683</td><td>        <a id="6683c9" class="tk">PCU_PCONF_32B_tag</a> <a id="6683c27" class="tk">PCONF4</a>;      <span class="ct">/* offset: 0x0010 size: 32 bit */</span></td></tr>
<tr name="6684" id="6684">
<td>6684</td><td>        <a id="6684c9" class="tk">PCU_PCONF_32B_tag</a> <a id="6684c27" class="tk">PCONF5</a>;      <span class="ct">/* offset: 0x0014 size: 32 bit */</span></td></tr>
<tr name="6685" id="6685">
<td>6685</td><td>        <a id="6685c9" class="tk">PCU_PCONF_32B_tag</a> <a id="6685c27" class="tk">PCONF6</a>;      <span class="ct">/* offset: 0x0018 size: 32 bit */</span></td></tr>
<tr name="6686" id="6686">
<td>6686</td><td>        <a id="6686c9" class="tk">PCU_PCONF_32B_tag</a> <a id="6686c27" class="tk">PCONF7</a>;      <span class="ct">/* offset: 0x001C size: 32 bit */</span></td></tr>
<tr name="6687" id="6687">
<td>6687</td><td>        <a id="6687c9" class="tk">PCU_PCONF_32B_tag</a> <a id="6687c27" class="tk">PCONF8</a>;      <span class="ct">/* offset: 0x0020 size: 32 bit */</span></td></tr>
<tr name="6688" id="6688">
<td>6688</td><td>        <a id="6688c9" class="tk">PCU_PCONF_32B_tag</a> <a id="6688c27" class="tk">PCONF9</a>;      <span class="ct">/* offset: 0x0024 size: 32 bit */</span></td></tr>
<tr name="6689" id="6689">
<td>6689</td><td>        <a id="6689c9" class="tk">PCU_PCONF_32B_tag</a> <a id="6689c27" class="tk">PCONF10</a>;     <span class="ct">/* offset: 0x0028 size: 32 bit */</span></td></tr>
<tr name="6690" id="6690">
<td>6690</td><td>        <a id="6690c9" class="tk">PCU_PCONF_32B_tag</a> <a id="6690c27" class="tk">PCONF11</a>;     <span class="ct">/* offset: 0x002C size: 32 bit */</span></td></tr>
<tr name="6691" id="6691">
<td>6691</td><td>        <a id="6691c9" class="tk">PCU_PCONF_32B_tag</a> <a id="6691c27" class="tk">PCONF12</a>;     <span class="ct">/* offset: 0x0030 size: 32 bit */</span></td></tr>
<tr name="6692" id="6692">
<td>6692</td><td>        <a id="6692c9" class="tk">PCU_PCONF_32B_tag</a> <a id="6692c27" class="tk">PCONF13</a>;     <span class="ct">/* offset: 0x0034 size: 32 bit */</span></td></tr>
<tr name="6693" id="6693">
<td>6693</td><td>        <a id="6693c9" class="tk">PCU_PCONF_32B_tag</a> <a id="6693c27" class="tk">PCONF14</a>;     <span class="ct">/* offset: 0x0038 size: 32 bit */</span></td></tr>
<tr name="6694" id="6694">
<td>6694</td><td>        <a id="6694c9" class="tk">PCU_PCONF_32B_tag</a> <a id="6694c27" class="tk">PCONF15</a>;     <span class="ct">/* offset: 0x003C size: 32 bit */</span></td></tr>
<tr name="6695" id="6695">
<td>6695</td><td>      <span class="br">}</span>;</td></tr>
<tr name="6696" id="6696">
<td>6696</td><td>    <span class="br">}</span>;</td></tr>
<tr name="6697" id="6697">
<td>6697</td><td></td></tr>
<tr name="6698" id="6698">
<td>6698</td><td>    <span class="ct">/* PCU_PSTAT - Power Domain Status Register */</span></td></tr>
<tr name="6699" id="6699">
<td>6699</td><td>    <a id="6699c5" class="tk">PCU_PSTAT_32B_tag</a> <a id="6699c23" class="tk">PSTAT</a>;           <span class="ct">/* offset: 0x0040 size: 32 bit */</span></td></tr>
<tr name="6700" id="6700">
<td>6700</td><td>    <a id="6700c5" class="tk">int8_t</a> <a id="6700c12" class="tk">PCU_reserved_0044</a>[16316];</td></tr>
<tr name="6701" id="6701">
<td>6701</td><td>  <span class="br">}</span> <a id="6701c5" class="tk">PCU_tag</a>;</td></tr>
<tr name="6702" id="6702">
<td>6702</td><td></td></tr>
<tr name="6703" id="6703">
<td>6703</td><td><span class="pp">#define</span> <a id="6703c9" class="tk">PCU</a>                            (<a id="6703c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="6703c52" class="tk">PCU_tag</a> <a id="6703c60" class="tk">*</a>) 0xC3FE8000UL)</td></tr>
<tr name="6704" id="6704">
<td>6704</td><td></td></tr>
<tr name="6705" id="6705">
<td>6705</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="6706" id="6706">
<td>6706</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="6707" id="6707">
<td>6707</td><td>  <span class="ct">/* Module: PMUCTRL  */</span></td></tr>
<tr name="6708" id="6708">
<td>6708</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="6709" id="6709">
<td>6709</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="6710" id="6710">
<td>6710</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PMUCTRL_STATHVD - PMU Status Register HVD */</span></td></tr>
<tr name="6711" id="6711">
<td>6711</td><td>    <a id="6711c5" class="tk">vuint32_t</a> <a id="6711c15" class="tk">R</a>;</td></tr>
<tr name="6712" id="6712">
<td>6712</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6713" id="6713">
<td>6713</td><td>     <a id="6713c6" class="tk">vuint32_t</a><a id="6713c15" class="tk">:</a></td></tr>
<tr name="6714" id="6714">
<td>6714</td><td>      11;</td></tr>
<tr name="6715" id="6715">
<td>6715</td><td>      <a id="6715c7" class="tk">vuint32_t</a> <a id="6715c17" class="tk">HVDT_LPB</a><a id="6715c25" class="tk">:</a>5;            <span class="ct">/* High Voltage Detector trimming bits LPB bus */</span></td></tr>
<tr name="6716" id="6716">
<td>6716</td><td>     <a id="6716c6" class="tk">vuint32_t</a><a id="6716c15" class="tk">:</a></td></tr>
<tr name="6717" id="6717">
<td>6717</td><td>      6;</td></tr>
<tr name="6718" id="6718">
<td>6718</td><td>      <a id="6718c7" class="tk">vuint32_t</a> <a id="6718c17" class="tk">HVD_M</a><a id="6718c22" class="tk">:</a>1;               <span class="ct">/* High Voltage Detector Main */</span></td></tr>
<tr name="6719" id="6719">
<td>6719</td><td>      <a id="6719c7" class="tk">vuint32_t</a> <a id="6719c17" class="tk">HVD_B</a><a id="6719c22" class="tk">:</a>1;               <span class="ct">/* High Voltage Detector Backup */</span></td></tr>
<tr name="6720" id="6720">
<td>6720</td><td>     <a id="6720c6" class="tk">vuint32_t</a><a id="6720c15" class="tk">:</a></td></tr>
<tr name="6721" id="6721">
<td>6721</td><td>      4;</td></tr>
<tr name="6722" id="6722">
<td>6722</td><td>      <a id="6722c7" class="tk">vuint32_t</a> <a id="6722c17" class="tk">HVD_LP</a><a id="6722c23" class="tk">:</a>4;              <span class="ct">/* High Voltage Detector trimming bits LP bus */</span></td></tr>
<tr name="6723" id="6723">
<td>6723</td><td>    <span class="br">}</span> <a id="6723c7" class="tk">B</a>;</td></tr>
<tr name="6724" id="6724">
<td>6724</td><td>  <span class="br">}</span> <a id="6724c5" class="tk">PMUCTRL_STATHVD_32B_tag</a>;</td></tr>
<tr name="6725" id="6725">
<td>6725</td><td></td></tr>
<tr name="6726" id="6726">
<td>6726</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PMUCTRL_STATLVD - PMU Status Register LVD */</span></td></tr>
<tr name="6727" id="6727">
<td>6727</td><td>    <a id="6727c5" class="tk">vuint32_t</a> <a id="6727c15" class="tk">R</a>;</td></tr>
<tr name="6728" id="6728">
<td>6728</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6729" id="6729">
<td>6729</td><td>     <a id="6729c6" class="tk">vuint32_t</a><a id="6729c15" class="tk">:</a></td></tr>
<tr name="6730" id="6730">
<td>6730</td><td>      11;</td></tr>
<tr name="6731" id="6731">
<td>6731</td><td>      <a id="6731c7" class="tk">vuint32_t</a> <a id="6731c17" class="tk">LVDT_LPB</a><a id="6731c25" class="tk">:</a>5;            <span class="ct">/* Ligh Voltage Detector trimming bits LPB bus */</span></td></tr>
<tr name="6732" id="6732">
<td>6732</td><td>     <a id="6732c6" class="tk">vuint32_t</a><a id="6732c15" class="tk">:</a></td></tr>
<tr name="6733" id="6733">
<td>6733</td><td>      6;</td></tr>
<tr name="6734" id="6734">
<td>6734</td><td>      <a id="6734c7" class="tk">vuint32_t</a> <a id="6734c17" class="tk">LVD_M</a><a id="6734c22" class="tk">:</a>1;               <span class="ct">/* Ligh Voltage Detector Main */</span></td></tr>
<tr name="6735" id="6735">
<td>6735</td><td>      <a id="6735c7" class="tk">vuint32_t</a> <a id="6735c17" class="tk">LVD_B</a><a id="6735c22" class="tk">:</a>1;               <span class="ct">/* Ligh Voltage Detector Backup */</span></td></tr>
<tr name="6736" id="6736">
<td>6736</td><td>     <a id="6736c6" class="tk">vuint32_t</a><a id="6736c15" class="tk">:</a></td></tr>
<tr name="6737" id="6737">
<td>6737</td><td>      4;</td></tr>
<tr name="6738" id="6738">
<td>6738</td><td>      <a id="6738c7" class="tk">vuint32_t</a> <a id="6738c17" class="tk">LVD_LP</a><a id="6738c23" class="tk">:</a>4;              <span class="ct">/* Ligh Voltage Detector trimming bits LP bus */</span></td></tr>
<tr name="6739" id="6739">
<td>6739</td><td>    <span class="br">}</span> <a id="6739c7" class="tk">B</a>;</td></tr>
<tr name="6740" id="6740">
<td>6740</td><td>  <span class="br">}</span> <a id="6740c5" class="tk">PMUCTRL_STATLVD_32B_tag</a>;</td></tr>
<tr name="6741" id="6741">
<td>6741</td><td></td></tr>
<tr name="6742" id="6742">
<td>6742</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PMUCTRL_STATIREG - PMU Status Register IREG */</span></td></tr>
<tr name="6743" id="6743">
<td>6743</td><td>    <a id="6743c5" class="tk">vuint32_t</a> <a id="6743c15" class="tk">R</a>;</td></tr>
<tr name="6744" id="6744">
<td>6744</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6745" id="6745">
<td>6745</td><td>     <a id="6745c6" class="tk">vuint32_t</a><a id="6745c15" class="tk">:</a></td></tr>
<tr name="6746" id="6746">
<td>6746</td><td>      28;</td></tr>
<tr name="6747" id="6747">
<td>6747</td><td>      <a id="6747c7" class="tk">vuint32_t</a> <a id="6747c17" class="tk">IIREG_HP</a><a id="6747c25" class="tk">:</a>4;            <span class="ct">/* Internal ballast REGulator hpreg1 trimming bits */</span></td></tr>
<tr name="6748" id="6748">
<td>6748</td><td>    <span class="br">}</span> <a id="6748c7" class="tk">B</a>;</td></tr>
<tr name="6749" id="6749">
<td>6749</td><td>  <span class="br">}</span> <a id="6749c5" class="tk">PMUCTRL_STATIREG_32B_tag</a>;</td></tr>
<tr name="6750" id="6750">
<td>6750</td><td></td></tr>
<tr name="6751" id="6751">
<td>6751</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PMUCTRL_STATEREG - PMU Status Register EREG */</span></td></tr>
<tr name="6752" id="6752">
<td>6752</td><td>    <a id="6752c5" class="tk">vuint32_t</a> <a id="6752c15" class="tk">R</a>;</td></tr>
<tr name="6753" id="6753">
<td>6753</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6754" id="6754">
<td>6754</td><td>     <a id="6754c6" class="tk">vuint32_t</a><a id="6754c15" class="tk">:</a></td></tr>
<tr name="6755" id="6755">
<td>6755</td><td>      28;</td></tr>
<tr name="6756" id="6756">
<td>6756</td><td>      <a id="6756c7" class="tk">vuint32_t</a> <a id="6756c17" class="tk">EEREG_HP</a><a id="6756c25" class="tk">:</a>4;            <span class="ct">/* Internal ballast REGulator hpreg1 trimming bits */</span></td></tr>
<tr name="6757" id="6757">
<td>6757</td><td>    <span class="br">}</span> <a id="6757c7" class="tk">B</a>;</td></tr>
<tr name="6758" id="6758">
<td>6758</td><td>  <span class="br">}</span> <a id="6758c5" class="tk">PMUCTRL_STATEREG_32B_tag</a>;</td></tr>
<tr name="6759" id="6759">
<td>6759</td><td></td></tr>
<tr name="6760" id="6760">
<td>6760</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PMUCTRL_STATUS - PMU Status Register STATUS */</span></td></tr>
<tr name="6761" id="6761">
<td>6761</td><td>    <a id="6761c5" class="tk">vuint32_t</a> <a id="6761c15" class="tk">R</a>;</td></tr>
<tr name="6762" id="6762">
<td>6762</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6763" id="6763">
<td>6763</td><td>      <a id="6763c7" class="tk">vuint32_t</a> <a id="6763c17" class="tk">EBMM</a><a id="6763c21" class="tk">:</a>1;                <span class="ct">/* External Ballast Management Mode */</span></td></tr>
<tr name="6764" id="6764">
<td>6764</td><td>      <a id="6764c7" class="tk">vuint32_t</a> <a id="6764c17" class="tk">AEBD</a><a id="6764c21" class="tk">:</a>1;                <span class="ct">/* Automatic External Ballast Detection */</span></td></tr>
<tr name="6765" id="6765">
<td>6765</td><td>      <a id="6765c7" class="tk">vuint32_t</a> <a id="6765c17" class="tk">ENPN</a><a id="6765c21" class="tk">:</a>1;                <span class="ct">/* External NPN status flag */</span></td></tr>
<tr name="6766" id="6766">
<td>6766</td><td>     <a id="6766c6" class="tk">vuint32_t</a><a id="6766c15" class="tk">:</a></td></tr>
<tr name="6767" id="6767">
<td>6767</td><td>      13;</td></tr>
<tr name="6768" id="6768">
<td>6768</td><td>      <a id="6768c7" class="tk">vuint32_t</a> <a id="6768c17" class="tk">CTB</a><a id="6768c20" class="tk">:</a>2;                 <span class="ct">/* Configuration Trace Bits */</span></td></tr>
<tr name="6769" id="6769">
<td>6769</td><td>     <a id="6769c6" class="tk">vuint32_t</a><a id="6769c15" class="tk">:</a></td></tr>
<tr name="6770" id="6770">
<td>6770</td><td>      6;</td></tr>
<tr name="6771" id="6771">
<td>6771</td><td>      <a id="6771c7" class="tk">vuint32_t</a> <a id="6771c17" class="tk">CBS</a><a id="6771c20" class="tk">:</a>4;                 <span class="ct">/* Current BIST Status */</span></td></tr>
<tr name="6772" id="6772">
<td>6772</td><td>      <a id="6772c7" class="tk">vuint32_t</a> <a id="6772c17" class="tk">CPCS</a><a id="6772c21" class="tk">:</a>4;                <span class="ct">/* Current Pmu Configuration Status */</span></td></tr>
<tr name="6773" id="6773">
<td>6773</td><td>    <span class="br">}</span> <a id="6773c7" class="tk">B</a>;</td></tr>
<tr name="6774" id="6774">
<td>6774</td><td>  <span class="br">}</span> <a id="6774c5" class="tk">PMUCTRL_STATUS_32B_tag</a>;</td></tr>
<tr name="6775" id="6775">
<td>6775</td><td></td></tr>
<tr name="6776" id="6776">
<td>6776</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PMUCTRL_CTRL - PMU Control Register */</span></td></tr>
<tr name="6777" id="6777">
<td>6777</td><td>    <a id="6777c5" class="tk">vuint32_t</a> <a id="6777c15" class="tk">R</a>;</td></tr>
<tr name="6778" id="6778">
<td>6778</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6779" id="6779">
<td>6779</td><td>     <a id="6779c6" class="tk">vuint32_t</a><a id="6779c15" class="tk">:</a></td></tr>
<tr name="6780" id="6780">
<td>6780</td><td>      30;</td></tr>
<tr name="6781" id="6781">
<td>6781</td><td>      <a id="6781c7" class="tk">vuint32_t</a> <a id="6781c17" class="tk">SILHT</a><a id="6781c22" class="tk">:</a>2;               <span class="ct">/* Start Idle or LVD or HVD BIST Test */</span></td></tr>
<tr name="6782" id="6782">
<td>6782</td><td>    <span class="br">}</span> <a id="6782c7" class="tk">B</a>;</td></tr>
<tr name="6783" id="6783">
<td>6783</td><td>  <span class="br">}</span> <a id="6783c5" class="tk">PMUCTRL_CTRL_32B_tag</a>;</td></tr>
<tr name="6784" id="6784">
<td>6784</td><td></td></tr>
<tr name="6785" id="6785">
<td>6785</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PMUCTRL_MASKF - PMU Mask Fault Register */</span></td></tr>
<tr name="6786" id="6786">
<td>6786</td><td>    <a id="6786c5" class="tk">vuint32_t</a> <a id="6786c15" class="tk">R</a>;</td></tr>
<tr name="6787" id="6787">
<td>6787</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6788" id="6788">
<td>6788</td><td>      <a id="6788c7" class="tk">vuint32_t</a> <a id="6788c17" class="tk">MF_BB</a><a id="6788c22" class="tk">:</a>4;               <span class="ct">/* Mask Fault Bypass Balast */</span></td></tr>
<tr name="6789" id="6789">
<td>6789</td><td>     <a id="6789c6" class="tk">vuint32_t</a><a id="6789c15" class="tk">:</a></td></tr>
<tr name="6790" id="6790">
<td>6790</td><td>      28;</td></tr>
<tr name="6791" id="6791">
<td>6791</td><td>    <span class="br">}</span> <a id="6791c7" class="tk">B</a>;</td></tr>
<tr name="6792" id="6792">
<td>6792</td><td>  <span class="br">}</span> <a id="6792c5" class="tk">PMUCTRL_MASKF_32B_tag</a>;</td></tr>
<tr name="6793" id="6793">
<td>6793</td><td></td></tr>
<tr name="6794" id="6794">
<td>6794</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PMUCTRL_FAULT - PMU Fault Monitor Register */</span></td></tr>
<tr name="6795" id="6795">
<td>6795</td><td>    <a id="6795c5" class="tk">vuint32_t</a> <a id="6795c15" class="tk">R</a>;</td></tr>
<tr name="6796" id="6796">
<td>6796</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6797" id="6797">
<td>6797</td><td>      <a id="6797c7" class="tk">vuint32_t</a> <a id="6797c17" class="tk">BB_LV</a><a id="6797c22" class="tk">:</a>4;               <span class="ct">/* Bypass Ballast Low Voltage */</span></td></tr>
<tr name="6798" id="6798">
<td>6798</td><td>     <a id="6798c6" class="tk">vuint32_t</a><a id="6798c15" class="tk">:</a></td></tr>
<tr name="6799" id="6799">
<td>6799</td><td>      9;</td></tr>
<tr name="6800" id="6800">
<td>6800</td><td>      <a id="6800c7" class="tk">vuint32_t</a> <a id="6800c17" class="tk">FLNCF</a><a id="6800c22" class="tk">:</a>1;               <span class="ct">/* FLash voltage monitor Non Critical Fault */</span></td></tr>
<tr name="6801" id="6801">
<td>6801</td><td>      <a id="6801c7" class="tk">vuint32_t</a> <a id="6801c17" class="tk">IONCF</a><a id="6801c22" class="tk">:</a>1;               <span class="ct">/* IO voltage monitor Non Critical Fault */</span></td></tr>
<tr name="6802" id="6802">
<td>6802</td><td>      <a id="6802c7" class="tk">vuint32_t</a> <a id="6802c17" class="tk">RENCF</a><a id="6802c22" class="tk">:</a>1;               <span class="ct">/* REgulator voltage monitor Non Critical Fault */</span></td></tr>
<tr name="6803" id="6803">
<td>6803</td><td>     <a id="6803c6" class="tk">vuint32_t</a><a id="6803c15" class="tk">:</a></td></tr>
<tr name="6804" id="6804">
<td>6804</td><td>      13;</td></tr>
<tr name="6805" id="6805">
<td>6805</td><td>      <a id="6805c7" class="tk">vuint32_t</a> <a id="6805c17" class="tk">LHCF</a><a id="6805c21" class="tk">:</a>1;                <span class="ct">/* Low High voltage detector Critical Fault */</span></td></tr>
<tr name="6806" id="6806">
<td>6806</td><td>      <a id="6806c7" class="tk">vuint32_t</a> <a id="6806c17" class="tk">LNCF</a><a id="6806c21" class="tk">:</a>1;                <span class="ct">/* Low  voltage detector Non Critical Fault */</span></td></tr>
<tr name="6807" id="6807">
<td>6807</td><td>      <a id="6807c7" class="tk">vuint32_t</a> <a id="6807c17" class="tk">HNCF</a><a id="6807c21" class="tk">:</a>1;                <span class="ct">/* High voltage detector Non Critical Fault */</span></td></tr>
<tr name="6808" id="6808">
<td>6808</td><td>    <span class="br">}</span> <a id="6808c7" class="tk">B</a>;</td></tr>
<tr name="6809" id="6809">
<td>6809</td><td>  <span class="br">}</span> <a id="6809c5" class="tk">PMUCTRL_FAULT_32B_tag</a>;</td></tr>
<tr name="6810" id="6810">
<td>6810</td><td></td></tr>
<tr name="6811" id="6811">
<td>6811</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PMUCTRL_IRQS - PMU Interrupt Request Status Register */</span></td></tr>
<tr name="6812" id="6812">
<td>6812</td><td>    <a id="6812c5" class="tk">vuint32_t</a> <a id="6812c15" class="tk">R</a>;</td></tr>
<tr name="6813" id="6813">
<td>6813</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6814" id="6814">
<td>6814</td><td>     <a id="6814c6" class="tk">vuint32_t</a><a id="6814c15" class="tk">:</a></td></tr>
<tr name="6815" id="6815">
<td>6815</td><td>      10;</td></tr>
<tr name="6816" id="6816">
<td>6816</td><td>      <a id="6816c7" class="tk">vuint32_t</a> <a id="6816c17" class="tk">MFVMP</a><a id="6816c22" class="tk">:</a>1;               <span class="ct">/* Main   Flash     Voltage Monitor interrupt Pending */</span></td></tr>
<tr name="6817" id="6817">
<td>6817</td><td>      <a id="6817c7" class="tk">vuint32_t</a> <a id="6817c17" class="tk">BFVMP</a><a id="6817c22" class="tk">:</a>1;               <span class="ct">/* Backup Flash     Voltage Monitor interrupt Pending */</span></td></tr>
<tr name="6818" id="6818">
<td>6818</td><td>      <a id="6818c7" class="tk">vuint32_t</a> <a id="6818c17" class="tk">MIVMP</a><a id="6818c22" class="tk">:</a>1;               <span class="ct">/* MAin   IO        Voltage Monitor interrupt Pending */</span></td></tr>
<tr name="6819" id="6819">
<td>6819</td><td>      <a id="6819c7" class="tk">vuint32_t</a> <a id="6819c17" class="tk">BIVMP</a><a id="6819c22" class="tk">:</a>1;               <span class="ct">/* Backup IO        Voltage Monitor interrupt Pending */</span></td></tr>
<tr name="6820" id="6820">
<td>6820</td><td>      <a id="6820c7" class="tk">vuint32_t</a> <a id="6820c17" class="tk">MRVMP</a><a id="6820c22" class="tk">:</a>1;               <span class="ct">/* Main   Regulator Voltage Monitor interrupt Pending */</span></td></tr>
<tr name="6821" id="6821">
<td>6821</td><td>      <a id="6821c7" class="tk">vuint32_t</a> <a id="6821c17" class="tk">BRVMP</a><a id="6821c22" class="tk">:</a>1;               <span class="ct">/* Backup Regulator Voltage Monitor interrupt Pending */</span></td></tr>
<tr name="6822" id="6822">
<td>6822</td><td>     <a id="6822c6" class="tk">vuint32_t</a><a id="6822c15" class="tk">:</a></td></tr>
<tr name="6823" id="6823">
<td>6823</td><td>      12;</td></tr>
<tr name="6824" id="6824">
<td>6824</td><td>      <a id="6824c7" class="tk">vuint32_t</a> <a id="6824c17" class="tk">MLVDP</a><a id="6824c22" class="tk">:</a>1;               <span class="ct">/* Main   Low  Voltage Detector error interrupt Pending */</span></td></tr>
<tr name="6825" id="6825">
<td>6825</td><td>      <a id="6825c7" class="tk">vuint32_t</a> <a id="6825c17" class="tk">BLVDP</a><a id="6825c22" class="tk">:</a>1;               <span class="ct">/* Backup Low  Voltage Detector error interrupt Pending */</span></td></tr>
<tr name="6826" id="6826">
<td>6826</td><td>      <a id="6826c7" class="tk">vuint32_t</a> <a id="6826c17" class="tk">MHVDP</a><a id="6826c22" class="tk">:</a>1;               <span class="ct">/* Main   High Voltage Detector error interrupt Pending */</span></td></tr>
<tr name="6827" id="6827">
<td>6827</td><td>      <a id="6827c7" class="tk">vuint32_t</a> <a id="6827c17" class="tk">BHVDP</a><a id="6827c22" class="tk">:</a>1;               <span class="ct">/* Backup High Voltage Detector error interrupt Pending */</span></td></tr>
<tr name="6828" id="6828">
<td>6828</td><td>    <span class="br">}</span> <a id="6828c7" class="tk">B</a>;</td></tr>
<tr name="6829" id="6829">
<td>6829</td><td>  <span class="br">}</span> <a id="6829c5" class="tk">PMUCTRL_IRQS_32B_tag</a>;</td></tr>
<tr name="6830" id="6830">
<td>6830</td><td></td></tr>
<tr name="6831" id="6831">
<td>6831</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PMUCTRL_IRQE - PMU Interrupt Request Enable Register */</span></td></tr>
<tr name="6832" id="6832">
<td>6832</td><td>    <a id="6832c5" class="tk">vuint32_t</a> <a id="6832c15" class="tk">R</a>;</td></tr>
<tr name="6833" id="6833">
<td>6833</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6834" id="6834">
<td>6834</td><td>     <a id="6834c6" class="tk">vuint32_t</a><a id="6834c15" class="tk">:</a></td></tr>
<tr name="6835" id="6835">
<td>6835</td><td>      10;</td></tr>
<tr name="6836" id="6836">
<td>6836</td><td>      <a id="6836c7" class="tk">vuint32_t</a> <a id="6836c17" class="tk">MFVME</a><a id="6836c22" class="tk">:</a>1;               <span class="ct">/* Main   Flash     Voltage Monitor interrupt Enable */</span></td></tr>
<tr name="6837" id="6837">
<td>6837</td><td>      <a id="6837c7" class="tk">vuint32_t</a> <a id="6837c17" class="tk">BFVME</a><a id="6837c22" class="tk">:</a>1;               <span class="ct">/* Backup Flash     Voltage Monitor interrupt Enable */</span></td></tr>
<tr name="6838" id="6838">
<td>6838</td><td>      <a id="6838c7" class="tk">vuint32_t</a> <a id="6838c17" class="tk">MIVME</a><a id="6838c22" class="tk">:</a>1;               <span class="ct">/* MAin   IO        Voltage Monitor interrupt Enable */</span></td></tr>
<tr name="6839" id="6839">
<td>6839</td><td>      <a id="6839c7" class="tk">vuint32_t</a> <a id="6839c17" class="tk">BIVME</a><a id="6839c22" class="tk">:</a>1;               <span class="ct">/* Backup IO        Voltage Monitor interrupt Enable */</span></td></tr>
<tr name="6840" id="6840">
<td>6840</td><td>      <a id="6840c7" class="tk">vuint32_t</a> <a id="6840c17" class="tk">MRVME</a><a id="6840c22" class="tk">:</a>1;               <span class="ct">/* Main   Regulator Voltage Monitor interrupt Enable */</span></td></tr>
<tr name="6841" id="6841">
<td>6841</td><td>      <a id="6841c7" class="tk">vuint32_t</a> <a id="6841c17" class="tk">BRVME</a><a id="6841c22" class="tk">:</a>1;               <span class="ct">/* Backup Regulator Voltage Monitor interrupt Enable */</span></td></tr>
<tr name="6842" id="6842">
<td>6842</td><td>     <a id="6842c6" class="tk">vuint32_t</a><a id="6842c15" class="tk">:</a></td></tr>
<tr name="6843" id="6843">
<td>6843</td><td>      12;</td></tr>
<tr name="6844" id="6844">
<td>6844</td><td>      <a id="6844c7" class="tk">vuint32_t</a> <a id="6844c17" class="tk">MLVDE</a><a id="6844c22" class="tk">:</a>1;               <span class="ct">/* Main   Low  Voltage Detector error interrupt Enable */</span></td></tr>
<tr name="6845" id="6845">
<td>6845</td><td>      <a id="6845c7" class="tk">vuint32_t</a> <a id="6845c17" class="tk">BLVDE</a><a id="6845c22" class="tk">:</a>1;               <span class="ct">/* Backup Low  Voltage Detector error interrupt Enable */</span></td></tr>
<tr name="6846" id="6846">
<td>6846</td><td>      <a id="6846c7" class="tk">vuint32_t</a> <a id="6846c17" class="tk">MHVDE</a><a id="6846c22" class="tk">:</a>1;               <span class="ct">/* Main   High Voltage Detector error interrupt Enable */</span></td></tr>
<tr name="6847" id="6847">
<td>6847</td><td>      <a id="6847c7" class="tk">vuint32_t</a> <a id="6847c17" class="tk">BHVDE</a><a id="6847c22" class="tk">:</a>1;               <span class="ct">/* Backup High Voltage Detector error interrupt Enable */</span></td></tr>
<tr name="6848" id="6848">
<td>6848</td><td>    <span class="br">}</span> <a id="6848c7" class="tk">B</a>;</td></tr>
<tr name="6849" id="6849">
<td>6849</td><td>  <span class="br">}</span> <a id="6849c5" class="tk">PMUCTRL_IRQE_32B_tag</a>;</td></tr>
<tr name="6850" id="6850">
<td>6850</td><td></td></tr>
<tr name="6851" id="6851">
<td>6851</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="6851c18" class="tk">PMUCTRL_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="6852" id="6852">
<td>6852</td><td>    <a id="6852c5" class="tk">int8_t</a> <a id="6852c12" class="tk">PMUCTRL_reserved_0000</a>[4];</td></tr>
<tr name="6853" id="6853">
<td>6853</td><td></td></tr>
<tr name="6854" id="6854">
<td>6854</td><td>    <span class="ct">/* PMUCTRL_STATHVD - PMU Status Register HVD */</span></td></tr>
<tr name="6855" id="6855">
<td>6855</td><td>    <a id="6855c5" class="tk">PMUCTRL_STATHVD_32B_tag</a> <a id="6855c29" class="tk">STATHVD</a>;   <span class="ct">/* offset: 0x0004 size: 32 bit */</span></td></tr>
<tr name="6856" id="6856">
<td>6856</td><td></td></tr>
<tr name="6857" id="6857">
<td>6857</td><td>    <span class="ct">/* PMUCTRL_STATLVD - PMU Status Register LVD */</span></td></tr>
<tr name="6858" id="6858">
<td>6858</td><td>    <a id="6858c5" class="tk">PMUCTRL_STATLVD_32B_tag</a> <a id="6858c29" class="tk">STATLVD</a>;   <span class="ct">/* offset: 0x0008 size: 32 bit */</span></td></tr>
<tr name="6859" id="6859">
<td>6859</td><td>    <a id="6859c5" class="tk">int8_t</a> <a id="6859c12" class="tk">PMUCTRL_reserved_000C</a>[20];</td></tr>
<tr name="6860" id="6860">
<td>6860</td><td></td></tr>
<tr name="6861" id="6861">
<td>6861</td><td>    <span class="ct">/* PMUCTRL_STATIREG - PMU Status Register IREG */</span></td></tr>
<tr name="6862" id="6862">
<td>6862</td><td>    <a id="6862c5" class="tk">PMUCTRL_STATIREG_32B_tag</a> <a id="6862c30" class="tk">STATIREG</a>; <span class="ct">/* offset: 0x0020 size: 32 bit */</span></td></tr>
<tr name="6863" id="6863">
<td>6863</td><td></td></tr>
<tr name="6864" id="6864">
<td>6864</td><td>    <span class="ct">/* PMUCTRL_STATEREG - PMU Status Register EREG */</span></td></tr>
<tr name="6865" id="6865">
<td>6865</td><td>    <a id="6865c5" class="tk">PMUCTRL_STATEREG_32B_tag</a> <a id="6865c30" class="tk">STATEREG</a>; <span class="ct">/* offset: 0x0024 size: 32 bit */</span></td></tr>
<tr name="6866" id="6866">
<td>6866</td><td>    <a id="6866c5" class="tk">int8_t</a> <a id="6866c12" class="tk">PMUCTRL_reserved_0028</a>[24];</td></tr>
<tr name="6867" id="6867">
<td>6867</td><td></td></tr>
<tr name="6868" id="6868">
<td>6868</td><td>    <span class="ct">/* PMUCTRL_STATUS - PMU Status Register STATUS */</span></td></tr>
<tr name="6869" id="6869">
<td>6869</td><td>    <a id="6869c5" class="tk">PMUCTRL_STATUS_32B_tag</a> <a id="6869c28" class="tk">STATUS</a>;     <span class="ct">/* offset: 0x0040 size: 32 bit */</span></td></tr>
<tr name="6870" id="6870">
<td>6870</td><td></td></tr>
<tr name="6871" id="6871">
<td>6871</td><td>    <span class="ct">/* PMUCTRL_CTRL - PMU Control Register */</span></td></tr>
<tr name="6872" id="6872">
<td>6872</td><td>    <a id="6872c5" class="tk">PMUCTRL_CTRL_32B_tag</a> <a id="6872c26" class="tk">CTRL</a>;         <span class="ct">/* offset: 0x0044 size: 32 bit */</span></td></tr>
<tr name="6873" id="6873">
<td>6873</td><td>    <a id="6873c5" class="tk">int8_t</a> <a id="6873c12" class="tk">PMUCTRL_reserved_0048</a>[40];</td></tr>
<tr name="6874" id="6874">
<td>6874</td><td></td></tr>
<tr name="6875" id="6875">
<td>6875</td><td>    <span class="ct">/* PMUCTRL_MASKF - PMU Mask Fault Register */</span></td></tr>
<tr name="6876" id="6876">
<td>6876</td><td>    <a id="6876c5" class="tk">PMUCTRL_MASKF_32B_tag</a> <a id="6876c27" class="tk">MASKF</a>;       <span class="ct">/* offset: 0x0070 size: 32 bit */</span></td></tr>
<tr name="6877" id="6877">
<td>6877</td><td></td></tr>
<tr name="6878" id="6878">
<td>6878</td><td>    <span class="ct">/* PMUCTRL_FAULT - PMU Fault Monitor Register */</span></td></tr>
<tr name="6879" id="6879">
<td>6879</td><td>    <a id="6879c5" class="tk">PMUCTRL_FAULT_32B_tag</a> <a id="6879c27" class="tk">FAULT</a>;       <span class="ct">/* offset: 0x0074 size: 32 bit */</span></td></tr>
<tr name="6880" id="6880">
<td>6880</td><td></td></tr>
<tr name="6881" id="6881">
<td>6881</td><td>    <span class="ct">/* PMUCTRL_IRQS - PMU Interrupt Request Status Register */</span></td></tr>
<tr name="6882" id="6882">
<td>6882</td><td>    <a id="6882c5" class="tk">PMUCTRL_IRQS_32B_tag</a> <a id="6882c26" class="tk">IRQS</a>;         <span class="ct">/* offset: 0x0078 size: 32 bit */</span></td></tr>
<tr name="6883" id="6883">
<td>6883</td><td></td></tr>
<tr name="6884" id="6884">
<td>6884</td><td>    <span class="ct">/* PMUCTRL_IRQE - PMU Interrupt Request Enable Register */</span></td></tr>
<tr name="6885" id="6885">
<td>6885</td><td>    <a id="6885c5" class="tk">PMUCTRL_IRQE_32B_tag</a> <a id="6885c26" class="tk">IRQE</a>;         <span class="ct">/* offset: 0x007C size: 32 bit */</span></td></tr>
<tr name="6886" id="6886">
<td>6886</td><td>    <a id="6886c5" class="tk">int8_t</a> <a id="6886c12" class="tk">PMUCTRL_reserved_0080</a>[16256];</td></tr>
<tr name="6887" id="6887">
<td>6887</td><td>  <span class="br">}</span> <a id="6887c5" class="tk">PMUCTRL_tag</a>;</td></tr>
<tr name="6888" id="6888">
<td>6888</td><td></td></tr>
<tr name="6889" id="6889">
<td>6889</td><td><span class="pp">#define</span> <a id="6889c9" class="tk">PMUCTRL</a>                        (<a id="6889c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="6889c52" class="tk">PMUCTRL_tag</a> <a id="6889c64" class="tk">*</a>) 0xC3FE8080UL)</td></tr>
<tr name="6890" id="6890">
<td>6890</td><td></td></tr>
<tr name="6891" id="6891">
<td>6891</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="6892" id="6892">
<td>6892</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="6893" id="6893">
<td>6893</td><td>  <span class="ct">/* Module: PIT_RTI  */</span></td></tr>
<tr name="6894" id="6894">
<td>6894</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="6895" id="6895">
<td>6895</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="6896" id="6896">
<td>6896</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PIT_RTI_PITMCR - PIT Module Control Register */</span></td></tr>
<tr name="6897" id="6897">
<td>6897</td><td>    <a id="6897c5" class="tk">vuint32_t</a> <a id="6897c15" class="tk">R</a>;</td></tr>
<tr name="6898" id="6898">
<td>6898</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6899" id="6899">
<td>6899</td><td>     <a id="6899c6" class="tk">vuint32_t</a><a id="6899c15" class="tk">:</a></td></tr>
<tr name="6900" id="6900">
<td>6900</td><td>      30;</td></tr>
<tr name="6901" id="6901">
<td>6901</td><td>      <a id="6901c7" class="tk">vuint32_t</a> <a id="6901c17" class="tk">MDIS</a><a id="6901c21" class="tk">:</a>1;                <span class="ct">/* Module Disable. Disable the module clock */</span></td></tr>
<tr name="6902" id="6902">
<td>6902</td><td>      <a id="6902c7" class="tk">vuint32_t</a> <a id="6902c17" class="tk">FRZ</a><a id="6902c20" class="tk">:</a>1;                 <span class="ct">/* Freeze. Allows the timers to be stoppedwhen the device enters debug mode */</span></td></tr>
<tr name="6903" id="6903">
<td>6903</td><td>    <span class="br">}</span> <a id="6903c7" class="tk">B</a>;</td></tr>
<tr name="6904" id="6904">
<td>6904</td><td>  <span class="br">}</span> <a id="6904c5" class="tk">PIT_RTI_PITMCR_32B_tag</a>;</td></tr>
<tr name="6905" id="6905">
<td>6905</td><td></td></tr>
<tr name="6906" id="6906">
<td>6906</td><td>  <span class="ct">/* Register layout for all registers LDVAL ... */</span></td></tr>
<tr name="6907" id="6907">
<td>6907</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PIT_RTI_LDVAL - Timer Load Value Register */</span></td></tr>
<tr name="6908" id="6908">
<td>6908</td><td>    <a id="6908c5" class="tk">vuint32_t</a> <a id="6908c15" class="tk">R</a>;</td></tr>
<tr name="6909" id="6909">
<td>6909</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6910" id="6910">
<td>6910</td><td>      <a id="6910c7" class="tk">vuint32_t</a> <a id="6910c17" class="tk">TSV</a><a id="6910c20" class="tk">:</a>32;                <span class="ct">/* Time Start Value Bits */</span></td></tr>
<tr name="6911" id="6911">
<td>6911</td><td>    <span class="br">}</span> <a id="6911c7" class="tk">B</a>;</td></tr>
<tr name="6912" id="6912">
<td>6912</td><td>  <span class="br">}</span> <a id="6912c5" class="tk">PIT_RTI_LDVAL_32B_tag</a>;</td></tr>
<tr name="6913" id="6913">
<td>6913</td><td></td></tr>
<tr name="6914" id="6914">
<td>6914</td><td>  <span class="ct">/* Register layout for all registers CVAL ... */</span></td></tr>
<tr name="6915" id="6915">
<td>6915</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PIT_RTI_CVAL - Current Timer Value Register */</span></td></tr>
<tr name="6916" id="6916">
<td>6916</td><td>    <a id="6916c5" class="tk">vuint32_t</a> <a id="6916c15" class="tk">R</a>;</td></tr>
<tr name="6917" id="6917">
<td>6917</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6918" id="6918">
<td>6918</td><td>      <a id="6918c7" class="tk">vuint32_t</a> <a id="6918c17" class="tk">TVL</a><a id="6918c20" class="tk">:</a>32;                <span class="ct">/* Current Timer Value Bits */</span></td></tr>
<tr name="6919" id="6919">
<td>6919</td><td>    <span class="br">}</span> <a id="6919c7" class="tk">B</a>;</td></tr>
<tr name="6920" id="6920">
<td>6920</td><td>  <span class="br">}</span> <a id="6920c5" class="tk">PIT_RTI_CVAL_32B_tag</a>;</td></tr>
<tr name="6921" id="6921">
<td>6921</td><td></td></tr>
<tr name="6922" id="6922">
<td>6922</td><td>  <span class="ct">/* Register layout for all registers TCTRL ... */</span></td></tr>
<tr name="6923" id="6923">
<td>6923</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PIT_RTI_TCTRL - Timer Control Register */</span></td></tr>
<tr name="6924" id="6924">
<td>6924</td><td>    <a id="6924c5" class="tk">vuint32_t</a> <a id="6924c15" class="tk">R</a>;</td></tr>
<tr name="6925" id="6925">
<td>6925</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6926" id="6926">
<td>6926</td><td>     <a id="6926c6" class="tk">vuint32_t</a><a id="6926c15" class="tk">:</a></td></tr>
<tr name="6927" id="6927">
<td>6927</td><td>      30;</td></tr>
<tr name="6928" id="6928">
<td>6928</td><td>      <a id="6928c7" class="tk">vuint32_t</a> <a id="6928c17" class="tk">TIE</a><a id="6928c20" class="tk">:</a>1;                 <span class="ct">/* Timer Interrupt Enable Bit */</span></td></tr>
<tr name="6929" id="6929">
<td>6929</td><td>      <a id="6929c7" class="tk">vuint32_t</a> <a id="6929c17" class="tk">TEN</a><a id="6929c20" class="tk">:</a>1;                 <span class="ct">/* Timer Enable Bit */</span></td></tr>
<tr name="6930" id="6930">
<td>6930</td><td>    <span class="br">}</span> <a id="6930c7" class="tk">B</a>;</td></tr>
<tr name="6931" id="6931">
<td>6931</td><td>  <span class="br">}</span> <a id="6931c5" class="tk">PIT_RTI_TCTRL_32B_tag</a>;</td></tr>
<tr name="6932" id="6932">
<td>6932</td><td></td></tr>
<tr name="6933" id="6933">
<td>6933</td><td>  <span class="ct">/* Register layout for all registers TFLG ... */</span></td></tr>
<tr name="6934" id="6934">
<td>6934</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PIT_RTI_TFLG - Timer Flag Register */</span></td></tr>
<tr name="6935" id="6935">
<td>6935</td><td>    <a id="6935c5" class="tk">vuint32_t</a> <a id="6935c15" class="tk">R</a>;</td></tr>
<tr name="6936" id="6936">
<td>6936</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6937" id="6937">
<td>6937</td><td>     <a id="6937c6" class="tk">vuint32_t</a><a id="6937c15" class="tk">:</a></td></tr>
<tr name="6938" id="6938">
<td>6938</td><td>      31;</td></tr>
<tr name="6939" id="6939">
<td>6939</td><td>      <a id="6939c7" class="tk">vuint32_t</a> <a id="6939c17" class="tk">TIF</a><a id="6939c20" class="tk">:</a>1;                 <span class="ct">/* Timer Interrupt Flag Bit */</span></td></tr>
<tr name="6940" id="6940">
<td>6940</td><td>    <span class="br">}</span> <a id="6940c7" class="tk">B</a>;</td></tr>
<tr name="6941" id="6941">
<td>6941</td><td>  <span class="br">}</span> <a id="6941c5" class="tk">PIT_RTI_TFLG_32B_tag</a>;</td></tr>
<tr name="6942" id="6942">
<td>6942</td><td></td></tr>
<tr name="6943" id="6943">
<td>6943</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="6943c18" class="tk">PIT_RTI_CHANNEL_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="6944" id="6944">
<td>6944</td><td>    <span class="ct">/* PIT_RTI_LDVAL - Timer Load Value Register */</span></td></tr>
<tr name="6945" id="6945">
<td>6945</td><td>    <a id="6945c5" class="tk">PIT_RTI_LDVAL_32B_tag</a> <a id="6945c27" class="tk">LDVAL</a>;       <span class="ct">/* relative offset: 0x0000 */</span></td></tr>
<tr name="6946" id="6946">
<td>6946</td><td></td></tr>
<tr name="6947" id="6947">
<td>6947</td><td>    <span class="ct">/* PIT_RTI_CVAL - Current Timer Value Register */</span></td></tr>
<tr name="6948" id="6948">
<td>6948</td><td>    <a id="6948c5" class="tk">PIT_RTI_CVAL_32B_tag</a> <a id="6948c26" class="tk">CVAL</a>;         <span class="ct">/* relative offset: 0x0004 */</span></td></tr>
<tr name="6949" id="6949">
<td>6949</td><td></td></tr>
<tr name="6950" id="6950">
<td>6950</td><td>    <span class="ct">/* PIT_RTI_TCTRL - Timer Control Register */</span></td></tr>
<tr name="6951" id="6951">
<td>6951</td><td>    <a id="6951c5" class="tk">PIT_RTI_TCTRL_32B_tag</a> <a id="6951c27" class="tk">TCTRL</a>;       <span class="ct">/* relative offset: 0x0008 */</span></td></tr>
<tr name="6952" id="6952">
<td>6952</td><td></td></tr>
<tr name="6953" id="6953">
<td>6953</td><td>    <span class="ct">/* PIT_RTI_TFLG - Timer Flag Register */</span></td></tr>
<tr name="6954" id="6954">
<td>6954</td><td>    <a id="6954c5" class="tk">PIT_RTI_TFLG_32B_tag</a> <a id="6954c26" class="tk">TFLG</a>;         <span class="ct">/* relative offset: 0x000C */</span></td></tr>
<tr name="6955" id="6955">
<td>6955</td><td>  <span class="br">}</span> <a id="6955c5" class="tk">PIT_RTI_CHANNEL_tag</a>;</td></tr>
<tr name="6956" id="6956">
<td>6956</td><td></td></tr>
<tr name="6957" id="6957">
<td>6957</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="6957c18" class="tk">PIT_RTI_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="6958" id="6958">
<td>6958</td><td>    <span class="ct">/* PIT_RTI_PITMCR - PIT Module Control Register */</span></td></tr>
<tr name="6959" id="6959">
<td>6959</td><td>    <a id="6959c5" class="tk">PIT_RTI_PITMCR_32B_tag</a> <a id="6959c28" class="tk">PITMCR</a>;     <span class="ct">/* offset: 0x0000 size: 32 bit */</span></td></tr>
<tr name="6960" id="6960">
<td>6960</td><td>    <a id="6960c5" class="tk">int8_t</a> <a id="6960c12" class="tk">PIT_RTI_reserved_0004</a>[252];</td></tr>
<tr name="6961" id="6961">
<td>6961</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="6962" id="6962">
<td>6962</td><td>      <span class="ct">/*  Register set CHANNEL */</span></td></tr>
<tr name="6963" id="6963">
<td>6963</td><td>      <a id="6963c7" class="tk">PIT_RTI_CHANNEL_tag</a> <a id="6963c27" class="tk">CHANNEL</a>[4];  <span class="ct">/* offset: 0x0100  (0x0010 x 4) */</span></td></tr>
<tr name="6964" id="6964">
<td>6964</td><td></td></tr>
<tr name="6965" id="6965">
<td>6965</td><td>      <span class="ct">/*  Alias name for CHANNEL */</span></td></tr>
<tr name="6966" id="6966">
<td>6966</td><td>      <a id="6966c7" class="tk">PIT_RTI_CHANNEL_tag</a> <a id="6966c27" class="tk">CH</a>[4];       <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="6967" id="6967">
<td>6967</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="6968" id="6968">
<td>6968</td><td>        <span class="ct">/* PIT_RTI_LDVAL - Timer Load Value Register */</span></td></tr>
<tr name="6969" id="6969">
<td>6969</td><td>        <a id="6969c9" class="tk">PIT_RTI_LDVAL_32B_tag</a> <a id="6969c31" class="tk">LDVAL0</a>;  <span class="ct">/* offset: 0x0100 size: 32 bit */</span></td></tr>
<tr name="6970" id="6970">
<td>6970</td><td></td></tr>
<tr name="6971" id="6971">
<td>6971</td><td>        <span class="ct">/* PIT_RTI_CVAL - Current Timer Value Register */</span></td></tr>
<tr name="6972" id="6972">
<td>6972</td><td>        <a id="6972c9" class="tk">PIT_RTI_CVAL_32B_tag</a> <a id="6972c30" class="tk">CVAL0</a>;    <span class="ct">/* offset: 0x0104 size: 32 bit */</span></td></tr>
<tr name="6973" id="6973">
<td>6973</td><td></td></tr>
<tr name="6974" id="6974">
<td>6974</td><td>        <span class="ct">/* PIT_RTI_TCTRL - Timer Control Register */</span></td></tr>
<tr name="6975" id="6975">
<td>6975</td><td>        <a id="6975c9" class="tk">PIT_RTI_TCTRL_32B_tag</a> <a id="6975c31" class="tk">TCTRL0</a>;  <span class="ct">/* offset: 0x0108 size: 32 bit */</span></td></tr>
<tr name="6976" id="6976">
<td>6976</td><td></td></tr>
<tr name="6977" id="6977">
<td>6977</td><td>        <span class="ct">/* PIT_RTI_TFLG - Timer Flag Register */</span></td></tr>
<tr name="6978" id="6978">
<td>6978</td><td>        <a id="6978c9" class="tk">PIT_RTI_TFLG_32B_tag</a> <a id="6978c30" class="tk">TFLG0</a>;    <span class="ct">/* offset: 0x010C size: 32 bit */</span></td></tr>
<tr name="6979" id="6979">
<td>6979</td><td></td></tr>
<tr name="6980" id="6980">
<td>6980</td><td>        <span class="ct">/* PIT_RTI_LDVAL - Timer Load Value Register */</span></td></tr>
<tr name="6981" id="6981">
<td>6981</td><td>        <a id="6981c9" class="tk">PIT_RTI_LDVAL_32B_tag</a> <a id="6981c31" class="tk">LDVAL1</a>;  <span class="ct">/* offset: 0x0110 size: 32 bit */</span></td></tr>
<tr name="6982" id="6982">
<td>6982</td><td></td></tr>
<tr name="6983" id="6983">
<td>6983</td><td>        <span class="ct">/* PIT_RTI_CVAL - Current Timer Value Register */</span></td></tr>
<tr name="6984" id="6984">
<td>6984</td><td>        <a id="6984c9" class="tk">PIT_RTI_CVAL_32B_tag</a> <a id="6984c30" class="tk">CVAL1</a>;    <span class="ct">/* offset: 0x0114 size: 32 bit */</span></td></tr>
<tr name="6985" id="6985">
<td>6985</td><td></td></tr>
<tr name="6986" id="6986">
<td>6986</td><td>        <span class="ct">/* PIT_RTI_TCTRL - Timer Control Register */</span></td></tr>
<tr name="6987" id="6987">
<td>6987</td><td>        <a id="6987c9" class="tk">PIT_RTI_TCTRL_32B_tag</a> <a id="6987c31" class="tk">TCTRL1</a>;  <span class="ct">/* offset: 0x0118 size: 32 bit */</span></td></tr>
<tr name="6988" id="6988">
<td>6988</td><td></td></tr>
<tr name="6989" id="6989">
<td>6989</td><td>        <span class="ct">/* PIT_RTI_TFLG - Timer Flag Register */</span></td></tr>
<tr name="6990" id="6990">
<td>6990</td><td>        <a id="6990c9" class="tk">PIT_RTI_TFLG_32B_tag</a> <a id="6990c30" class="tk">TFLG1</a>;    <span class="ct">/* offset: 0x011C size: 32 bit */</span></td></tr>
<tr name="6991" id="6991">
<td>6991</td><td></td></tr>
<tr name="6992" id="6992">
<td>6992</td><td>        <span class="ct">/* PIT_RTI_LDVAL - Timer Load Value Register */</span></td></tr>
<tr name="6993" id="6993">
<td>6993</td><td>        <a id="6993c9" class="tk">PIT_RTI_LDVAL_32B_tag</a> <a id="6993c31" class="tk">LDVAL2</a>;  <span class="ct">/* offset: 0x0120 size: 32 bit */</span></td></tr>
<tr name="6994" id="6994">
<td>6994</td><td></td></tr>
<tr name="6995" id="6995">
<td>6995</td><td>        <span class="ct">/* PIT_RTI_CVAL - Current Timer Value Register */</span></td></tr>
<tr name="6996" id="6996">
<td>6996</td><td>        <a id="6996c9" class="tk">PIT_RTI_CVAL_32B_tag</a> <a id="6996c30" class="tk">CVAL2</a>;    <span class="ct">/* offset: 0x0124 size: 32 bit */</span></td></tr>
<tr name="6997" id="6997">
<td>6997</td><td></td></tr>
<tr name="6998" id="6998">
<td>6998</td><td>        <span class="ct">/* PIT_RTI_TCTRL - Timer Control Register */</span></td></tr>
<tr name="6999" id="6999">
<td>6999</td><td>        <a id="6999c9" class="tk">PIT_RTI_TCTRL_32B_tag</a> <a id="6999c31" class="tk">TCTRL2</a>;  <span class="ct">/* offset: 0x0128 size: 32 bit */</span></td></tr>
<tr name="7000" id="7000">
<td>7000</td><td></td></tr>
<tr name="7001" id="7001">
<td>7001</td><td>        <span class="ct">/* PIT_RTI_TFLG - Timer Flag Register */</span></td></tr>
<tr name="7002" id="7002">
<td>7002</td><td>        <a id="7002c9" class="tk">PIT_RTI_TFLG_32B_tag</a> <a id="7002c30" class="tk">TFLG2</a>;    <span class="ct">/* offset: 0x012C size: 32 bit */</span></td></tr>
<tr name="7003" id="7003">
<td>7003</td><td></td></tr>
<tr name="7004" id="7004">
<td>7004</td><td>        <span class="ct">/* PIT_RTI_LDVAL - Timer Load Value Register */</span></td></tr>
<tr name="7005" id="7005">
<td>7005</td><td>        <a id="7005c9" class="tk">PIT_RTI_LDVAL_32B_tag</a> <a id="7005c31" class="tk">LDVAL3</a>;  <span class="ct">/* offset: 0x0130 size: 32 bit */</span></td></tr>
<tr name="7006" id="7006">
<td>7006</td><td></td></tr>
<tr name="7007" id="7007">
<td>7007</td><td>        <span class="ct">/* PIT_RTI_CVAL - Current Timer Value Register */</span></td></tr>
<tr name="7008" id="7008">
<td>7008</td><td>        <a id="7008c9" class="tk">PIT_RTI_CVAL_32B_tag</a> <a id="7008c30" class="tk">CVAL3</a>;    <span class="ct">/* offset: 0x0134 size: 32 bit */</span></td></tr>
<tr name="7009" id="7009">
<td>7009</td><td></td></tr>
<tr name="7010" id="7010">
<td>7010</td><td>        <span class="ct">/* PIT_RTI_TCTRL - Timer Control Register */</span></td></tr>
<tr name="7011" id="7011">
<td>7011</td><td>        <a id="7011c9" class="tk">PIT_RTI_TCTRL_32B_tag</a> <a id="7011c31" class="tk">TCTRL3</a>;  <span class="ct">/* offset: 0x0138 size: 32 bit */</span></td></tr>
<tr name="7012" id="7012">
<td>7012</td><td></td></tr>
<tr name="7013" id="7013">
<td>7013</td><td>        <span class="ct">/* PIT_RTI_TFLG - Timer Flag Register */</span></td></tr>
<tr name="7014" id="7014">
<td>7014</td><td>        <a id="7014c9" class="tk">PIT_RTI_TFLG_32B_tag</a> <a id="7014c30" class="tk">TFLG3</a>;    <span class="ct">/* offset: 0x013C size: 32 bit */</span></td></tr>
<tr name="7015" id="7015">
<td>7015</td><td>      <span class="br">}</span>;</td></tr>
<tr name="7016" id="7016">
<td>7016</td><td>    <span class="br">}</span>;</td></tr>
<tr name="7017" id="7017">
<td>7017</td><td></td></tr>
<tr name="7018" id="7018">
<td>7018</td><td>    <a id="7018c5" class="tk">int8_t</a> <a id="7018c12" class="tk">PIT_RTI_reserved_0140</a>[16064];</td></tr>
<tr name="7019" id="7019">
<td>7019</td><td>  <span class="br">}</span> <a id="7019c5" class="tk">PIT_RTI_tag</a>;</td></tr>
<tr name="7020" id="7020">
<td>7020</td><td></td></tr>
<tr name="7021" id="7021">
<td>7021</td><td><span class="pp">#define</span> <a id="7021c9" class="tk">PIT_RTI</a>                        (<a id="7021c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="7021c52" class="tk">PIT_RTI_tag</a> <a id="7021c64" class="tk">*</a>) 0xC3FF0000UL)</td></tr>
<tr name="7022" id="7022">
<td>7022</td><td></td></tr>
<tr name="7023" id="7023">
<td>7023</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="7024" id="7024">
<td>7024</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="7025" id="7025">
<td>7025</td><td>  <span class="ct">/* Module: ADC  */</span></td></tr>
<tr name="7026" id="7026">
<td>7026</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="7027" id="7027">
<td>7027</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="7028" id="7028">
<td>7028</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* module configuration register */</span></td></tr>
<tr name="7029" id="7029">
<td>7029</td><td>    <a id="7029c5" class="tk">vuint32_t</a> <a id="7029c15" class="tk">R</a>;</td></tr>
<tr name="7030" id="7030">
<td>7030</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="7031" id="7031">
<td>7031</td><td>      <a id="7031c7" class="tk">vuint32_t</a> <a id="7031c17" class="tk">OWREN</a><a id="7031c22" class="tk">:</a>1;               <span class="ct">/* Overwrite enable */</span></td></tr>
<tr name="7032" id="7032">
<td>7032</td><td>      <a id="7032c7" class="tk">vuint32_t</a> <a id="7032c17" class="tk">WLSIDE</a><a id="7032c23" class="tk">:</a>1;              <span class="ct">/* Write Left/right Alligned */</span></td></tr>
<tr name="7033" id="7033">
<td>7033</td><td>      <a id="7033c7" class="tk">vuint32_t</a> <a id="7033c17" class="tk">MODE</a><a id="7033c21" class="tk">:</a>1;                <span class="ct">/* One Shot/Scan Mode Selectiom */</span></td></tr>
<tr name="7034" id="7034">
<td>7034</td><td>      <a id="7034c7" class="tk">vuint32_t</a> <a id="7034c17" class="tk">EDGLEV</a><a id="7034c23" class="tk">:</a>1;              <span class="ct">/* edge or level selection for external start trigger */</span></td></tr>
<tr name="7035" id="7035">
<td>7035</td><td>      <a id="7035c7" class="tk">vuint32_t</a> <a id="7035c17" class="tk">TRGEN</a><a id="7035c22" class="tk">:</a>1;               <span class="ct">/* external trigger enable */</span></td></tr>
<tr name="7036" id="7036">
<td>7036</td><td>      <a id="7036c7" class="tk">vuint32_t</a> <a id="7036c17" class="tk">EDGE</a><a id="7036c21" class="tk">:</a>1;                <span class="ct">/* start trigger egde /level detection */</span></td></tr>
<tr name="7037" id="7037">
<td>7037</td><td>      <a id="7037c7" class="tk">vuint32_t</a> <a id="7037c17" class="tk">XSTRTEN</a><a id="7037c24" class="tk">:</a>1;             <span class="ct">/* EXTERNAL START ENABLE */</span></td></tr>
<tr name="7038" id="7038">
<td>7038</td><td>      <a id="7038c7" class="tk">vuint32_t</a> <a id="7038c17" class="tk">NSTART</a><a id="7038c23" class="tk">:</a>1;              <span class="ct">/* start normal conversion */</span></td></tr>
<tr name="7039" id="7039">
<td>7039</td><td>     <a id="7039c6" class="tk">vuint32_t</a><a id="7039c15" class="tk">:</a></td></tr>
<tr name="7040" id="7040">
<td>7040</td><td>      1;</td></tr>
<tr name="7041" id="7041">
<td>7041</td><td>      <a id="7041c7" class="tk">vuint32_t</a> <a id="7041c17" class="tk">JTRGEN</a><a id="7041c23" class="tk">:</a>1;              <span class="ct">/* Injectin External Trigger Enable */</span></td></tr>
<tr name="7042" id="7042">
<td>7042</td><td>      <a id="7042c7" class="tk">vuint32_t</a> <a id="7042c17" class="tk">JEDGE</a><a id="7042c22" class="tk">:</a>1;               <span class="ct">/* start trigger egde /level detection for injected */</span></td></tr>
<tr name="7043" id="7043">
<td>7043</td><td>      <a id="7043c7" class="tk">vuint32_t</a> <a id="7043c17" class="tk">JSTART</a><a id="7043c23" class="tk">:</a>1;              <span class="ct">/* injected conversion start */</span></td></tr>
<tr name="7044" id="7044">
<td>7044</td><td>     <a id="7044c6" class="tk">vuint32_t</a><a id="7044c15" class="tk">:</a></td></tr>
<tr name="7045" id="7045">
<td>7045</td><td>      2;</td></tr>
<tr name="7046" id="7046">
<td>7046</td><td>      <a id="7046c7" class="tk">vuint32_t</a> <a id="7046c17" class="tk">CTUEN</a><a id="7046c22" class="tk">:</a>1;               <span class="ct">/* CTU enabaled */</span></td></tr>
<tr name="7047" id="7047">
<td>7047</td><td>     <a id="7047c6" class="tk">vuint32_t</a><a id="7047c15" class="tk">:</a></td></tr>
<tr name="7048" id="7048">
<td>7048</td><td>      8;</td></tr>
<tr name="7049" id="7049">
<td>7049</td><td>      <a id="7049c7" class="tk">vuint32_t</a> <a id="7049c17" class="tk">ADCLKSEL</a><a id="7049c25" class="tk">:</a>1;            <span class="ct">/* Select which clock for device */</span></td></tr>
<tr name="7050" id="7050">
<td>7050</td><td>      <a id="7050c7" class="tk">vuint32_t</a> <a id="7050c17" class="tk">ABORTCHAIN</a><a id="7050c27" class="tk">:</a>1;          <span class="ct">/* abort chain conversion */</span></td></tr>
<tr name="7051" id="7051">
<td>7051</td><td>      <a id="7051c7" class="tk">vuint32_t</a> <a id="7051c17" class="tk">ABORT</a><a id="7051c22" class="tk">:</a>1;               <span class="ct">/* abort current conversion */</span></td></tr>
<tr name="7052" id="7052">
<td>7052</td><td></td></tr>
<tr name="7053" id="7053">
<td>7053</td><td><span class="pp">#ifndef</span> <a id="7053c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7054" id="7054">
<td>7054</td><td></td></tr>
<tr name="7055" id="7055">
<td>7055</td><td>      <a id="7055c7" class="tk">vuint32_t</a> <a id="7055c17" class="tk">ACKO</a><a id="7055c21" class="tk">:</a>1;                <span class="ct">/* Auto Clock Off Enable */</span></td></tr>
<tr name="7056" id="7056">
<td>7056</td><td></td></tr>
<tr name="7057" id="7057">
<td>7057</td><td><span class="pp">#else</span></td></tr>
<tr name="7058" id="7058">
<td>7058</td><td></td></tr>
<tr name="7059" id="7059">
<td>7059</td><td>      <a id="7059c7" class="tk">vuint32_t</a> <a id="7059c17" class="tk">ACK0</a><a id="7059c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7060" id="7060">
<td>7060</td><td></td></tr>
<tr name="7061" id="7061">
<td>7061</td><td><span class="pp">#endif</span></td></tr>
<tr name="7062" id="7062">
<td>7062</td><td></td></tr>
<tr name="7063" id="7063">
<td>7063</td><td>      <a id="7063c7" class="tk">vuint32_t</a> <a id="7063c17" class="tk">OFFREFRESH</a><a id="7063c27" class="tk">:</a>1;          <span class="ct">/* offset phase selection */</span></td></tr>
<tr name="7064" id="7064">
<td>7064</td><td>      <a id="7064c7" class="tk">vuint32_t</a> <a id="7064c17" class="tk">OFFCANC</a><a id="7064c24" class="tk">:</a>1;             <span class="ct">/* offset phase cancellation selection */</span></td></tr>
<tr name="7065" id="7065">
<td>7065</td><td>     <a id="7065c6" class="tk">vuint32_t</a><a id="7065c15" class="tk">:</a></td></tr>
<tr name="7066" id="7066">
<td>7066</td><td>      2;</td></tr>
<tr name="7067" id="7067">
<td>7067</td><td>      <a id="7067c7" class="tk">vuint32_t</a> <a id="7067c17" class="tk">PWDN</a><a id="7067c21" class="tk">:</a>1;                <span class="ct">/* Power Down Enable */</span></td></tr>
<tr name="7068" id="7068">
<td>7068</td><td>    <span class="br">}</span> <a id="7068c7" class="tk">B</a>;</td></tr>
<tr name="7069" id="7069">
<td>7069</td><td>  <span class="br">}</span> <a id="7069c5" class="tk">ADC_MCR_32B_tag</a>;</td></tr>
<tr name="7070" id="7070">
<td>7070</td><td></td></tr>
<tr name="7071" id="7071">
<td>7071</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* module status register */</span></td></tr>
<tr name="7072" id="7072">
<td>7072</td><td>    <a id="7072c5" class="tk">vuint32_t</a> <a id="7072c15" class="tk">R</a>;</td></tr>
<tr name="7073" id="7073">
<td>7073</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="7074" id="7074">
<td>7074</td><td>     <a id="7074c6" class="tk">vuint32_t</a><a id="7074c15" class="tk">:</a></td></tr>
<tr name="7075" id="7075">
<td>7075</td><td>      7;</td></tr>
<tr name="7076" id="7076">
<td>7076</td><td>      <a id="7076c7" class="tk">vuint32_t</a> <a id="7076c17" class="tk">NSTART</a><a id="7076c23" class="tk">:</a>1;              <span class="ct">/* normal conversion status */</span></td></tr>
<tr name="7077" id="7077">
<td>7077</td><td>      <a id="7077c7" class="tk">vuint32_t</a> <a id="7077c17" class="tk">JABORT</a><a id="7077c23" class="tk">:</a>1;              <span class="ct">/* Injection chain abort status */</span></td></tr>
<tr name="7078" id="7078">
<td>7078</td><td>     <a id="7078c6" class="tk">vuint32_t</a><a id="7078c15" class="tk">:</a></td></tr>
<tr name="7079" id="7079">
<td>7079</td><td>      2;</td></tr>
<tr name="7080" id="7080">
<td>7080</td><td>      <a id="7080c7" class="tk">vuint32_t</a> <a id="7080c17" class="tk">JSTART</a><a id="7080c23" class="tk">:</a>1;              <span class="ct">/* Injection Start status */</span></td></tr>
<tr name="7081" id="7081">
<td>7081</td><td>     <a id="7081c6" class="tk">vuint32_t</a><a id="7081c15" class="tk">:</a></td></tr>
<tr name="7082" id="7082">
<td>7082</td><td>      3;</td></tr>
<tr name="7083" id="7083">
<td>7083</td><td>      <a id="7083c7" class="tk">vuint32_t</a> <a id="7083c17" class="tk">CTUSTART</a><a id="7083c25" class="tk">:</a>1;            <span class="ct">/* ctu start status */</span></td></tr>
<tr name="7084" id="7084">
<td>7084</td><td>      <a id="7084c7" class="tk">vuint32_t</a> <a id="7084c17" class="tk">CHADDR</a><a id="7084c23" class="tk">:</a>7;              <span class="ct">/* which address conv is goin on */</span></td></tr>
<tr name="7085" id="7085">
<td>7085</td><td>     <a id="7085c6" class="tk">vuint32_t</a><a id="7085c15" class="tk">:</a></td></tr>
<tr name="7086" id="7086">
<td>7086</td><td>      3;</td></tr>
<tr name="7087" id="7087">
<td>7087</td><td></td></tr>
<tr name="7088" id="7088">
<td>7088</td><td><span class="pp">#ifndef</span> <a id="7088c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7089" id="7089">
<td>7089</td><td></td></tr>
<tr name="7090" id="7090">
<td>7090</td><td>      <a id="7090c7" class="tk">vuint32_t</a> <a id="7090c17" class="tk">ACKO</a><a id="7090c21" class="tk">:</a>1;                <span class="ct">/* Auto Clock Off Enable status */</span></td></tr>
<tr name="7091" id="7091">
<td>7091</td><td></td></tr>
<tr name="7092" id="7092">
<td>7092</td><td><span class="pp">#else</span></td></tr>
<tr name="7093" id="7093">
<td>7093</td><td></td></tr>
<tr name="7094" id="7094">
<td>7094</td><td>      <a id="7094c7" class="tk">vuint32_t</a> <a id="7094c17" class="tk">ACK0</a><a id="7094c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7095" id="7095">
<td>7095</td><td></td></tr>
<tr name="7096" id="7096">
<td>7096</td><td><span class="pp">#endif</span></td></tr>
<tr name="7097" id="7097">
<td>7097</td><td></td></tr>
<tr name="7098" id="7098">
<td>7098</td><td>      <a id="7098c7" class="tk">vuint32_t</a> <a id="7098c17" class="tk">OFFREFRESH</a><a id="7098c27" class="tk">:</a>1;          <span class="ct">/* offset refresh status */</span></td></tr>
<tr name="7099" id="7099">
<td>7099</td><td>      <a id="7099c7" class="tk">vuint32_t</a> <a id="7099c17" class="tk">OFFCANC</a><a id="7099c24" class="tk">:</a>1;             <span class="ct">/* offset phase cancellation status */</span></td></tr>
<tr name="7100" id="7100">
<td>7100</td><td>      <a id="7100c7" class="tk">vuint32_t</a> <a id="7100c17" class="tk">ADCSTATUS</a><a id="7100c26" class="tk">:</a>3;           <span class="ct">/* status of ADC FSM */</span></td></tr>
<tr name="7101" id="7101">
<td>7101</td><td>    <span class="br">}</span> <a id="7101c7" class="tk">B</a>;</td></tr>
<tr name="7102" id="7102">
<td>7102</td><td>  <span class="br">}</span> <a id="7102c5" class="tk">ADC_MSR_32B_tag</a>;</td></tr>
<tr name="7103" id="7103">
<td>7103</td><td></td></tr>
<tr name="7104" id="7104">
<td>7104</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Interrupt status register */</span></td></tr>
<tr name="7105" id="7105">
<td>7105</td><td>    <a id="7105c5" class="tk">vuint32_t</a> <a id="7105c15" class="tk">R</a>;</td></tr>
<tr name="7106" id="7106">
<td>7106</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="7107" id="7107">
<td>7107</td><td>     <a id="7107c6" class="tk">vuint32_t</a><a id="7107c15" class="tk">:</a></td></tr>
<tr name="7108" id="7108">
<td>7108</td><td>      25;</td></tr>
<tr name="7109" id="7109">
<td>7109</td><td>      <a id="7109c7" class="tk">vuint32_t</a> <a id="7109c17" class="tk">OFFCANCOVR</a><a id="7109c27" class="tk">:</a>1;          <span class="ct">/* Offset cancellation phase over */</span></td></tr>
<tr name="7110" id="7110">
<td>7110</td><td>      <a id="7110c7" class="tk">vuint32_t</a> <a id="7110c17" class="tk">EOFFSET</a><a id="7110c24" class="tk">:</a>1;             <span class="ct">/* error in offset refresh */</span></td></tr>
<tr name="7111" id="7111">
<td>7111</td><td>      <a id="7111c7" class="tk">vuint32_t</a> <a id="7111c17" class="tk">EOCTU</a><a id="7111c22" class="tk">:</a>1;               <span class="ct">/* end of CTU channel conversion */</span></td></tr>
<tr name="7112" id="7112">
<td>7112</td><td>      <a id="7112c7" class="tk">vuint32_t</a> <a id="7112c17" class="tk">JEOC</a><a id="7112c21" class="tk">:</a>1;                <span class="ct">/* end of injected channel conversion */</span></td></tr>
<tr name="7113" id="7113">
<td>7113</td><td>      <a id="7113c7" class="tk">vuint32_t</a> <a id="7113c17" class="tk">JECH</a><a id="7113c21" class="tk">:</a>1;                <span class="ct">/* end ofinjected chain conversion */</span></td></tr>
<tr name="7114" id="7114">
<td>7114</td><td>      <a id="7114c7" class="tk">vuint32_t</a> <a id="7114c17" class="tk">EOC</a><a id="7114c20" class="tk">:</a>1;                 <span class="ct">/* end of channel conversion */</span></td></tr>
<tr name="7115" id="7115">
<td>7115</td><td>      <a id="7115c7" class="tk">vuint32_t</a> <a id="7115c17" class="tk">ECH</a><a id="7115c20" class="tk">:</a>1;                 <span class="ct">/* end of chain conversion */</span></td></tr>
<tr name="7116" id="7116">
<td>7116</td><td>    <span class="br">}</span> <a id="7116c7" class="tk">B</a>;</td></tr>
<tr name="7117" id="7117">
<td>7117</td><td>  <span class="br">}</span> <a id="7117c5" class="tk">ADC_ISR_32B_tag</a>;</td></tr>
<tr name="7118" id="7118">
<td>7118</td><td></td></tr>
<tr name="7119" id="7119">
<td>7119</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CHANNEL PENDING REGISTER 0 */</span></td></tr>
<tr name="7120" id="7120">
<td>7120</td><td>    <a id="7120c5" class="tk">vuint32_t</a> <a id="7120c15" class="tk">R</a>;</td></tr>
<tr name="7121" id="7121">
<td>7121</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="7122" id="7122">
<td>7122</td><td></td></tr>
<tr name="7123" id="7123">
<td>7123</td><td><span class="pp">#ifndef</span> <a id="7123c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7124" id="7124">
<td>7124</td><td></td></tr>
<tr name="7125" id="7125">
<td>7125</td><td>      <a id="7125c7" class="tk">vuint32_t</a> <a id="7125c17" class="tk">EOC_CH31</a><a id="7125c25" class="tk">:</a>1;            <span class="ct">/* Channel 31 conversion over */</span></td></tr>
<tr name="7126" id="7126">
<td>7126</td><td></td></tr>
<tr name="7127" id="7127">
<td>7127</td><td><span class="pp">#else</span></td></tr>
<tr name="7128" id="7128">
<td>7128</td><td></td></tr>
<tr name="7129" id="7129">
<td>7129</td><td>      <a id="7129c7" class="tk">vuint32_t</a> <a id="7129c17" class="tk">EOC31</a><a id="7129c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7130" id="7130">
<td>7130</td><td></td></tr>
<tr name="7131" id="7131">
<td>7131</td><td><span class="pp">#endif</span></td></tr>
<tr name="7132" id="7132">
<td>7132</td><td></td></tr>
<tr name="7133" id="7133">
<td>7133</td><td><span class="pp">#ifndef</span> <a id="7133c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7134" id="7134">
<td>7134</td><td></td></tr>
<tr name="7135" id="7135">
<td>7135</td><td>      <a id="7135c7" class="tk">vuint32_t</a> <a id="7135c17" class="tk">EOC_CH30</a><a id="7135c25" class="tk">:</a>1;            <span class="ct">/* Channel 30 conversion over */</span></td></tr>
<tr name="7136" id="7136">
<td>7136</td><td></td></tr>
<tr name="7137" id="7137">
<td>7137</td><td><span class="pp">#else</span></td></tr>
<tr name="7138" id="7138">
<td>7138</td><td></td></tr>
<tr name="7139" id="7139">
<td>7139</td><td>      <a id="7139c7" class="tk">vuint32_t</a> <a id="7139c17" class="tk">EOC30</a><a id="7139c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7140" id="7140">
<td>7140</td><td></td></tr>
<tr name="7141" id="7141">
<td>7141</td><td><span class="pp">#endif</span></td></tr>
<tr name="7142" id="7142">
<td>7142</td><td></td></tr>
<tr name="7143" id="7143">
<td>7143</td><td><span class="pp">#ifndef</span> <a id="7143c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7144" id="7144">
<td>7144</td><td></td></tr>
<tr name="7145" id="7145">
<td>7145</td><td>      <a id="7145c7" class="tk">vuint32_t</a> <a id="7145c17" class="tk">EOC_CH29</a><a id="7145c25" class="tk">:</a>1;            <span class="ct">/* Channel 29 conversion over */</span></td></tr>
<tr name="7146" id="7146">
<td>7146</td><td></td></tr>
<tr name="7147" id="7147">
<td>7147</td><td><span class="pp">#else</span></td></tr>
<tr name="7148" id="7148">
<td>7148</td><td></td></tr>
<tr name="7149" id="7149">
<td>7149</td><td>      <a id="7149c7" class="tk">vuint32_t</a> <a id="7149c17" class="tk">EOC29</a><a id="7149c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7150" id="7150">
<td>7150</td><td></td></tr>
<tr name="7151" id="7151">
<td>7151</td><td><span class="pp">#endif</span></td></tr>
<tr name="7152" id="7152">
<td>7152</td><td></td></tr>
<tr name="7153" id="7153">
<td>7153</td><td><span class="pp">#ifndef</span> <a id="7153c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7154" id="7154">
<td>7154</td><td></td></tr>
<tr name="7155" id="7155">
<td>7155</td><td>      <a id="7155c7" class="tk">vuint32_t</a> <a id="7155c17" class="tk">EOC_CH28</a><a id="7155c25" class="tk">:</a>1;            <span class="ct">/* Channel 28 conversion over */</span></td></tr>
<tr name="7156" id="7156">
<td>7156</td><td></td></tr>
<tr name="7157" id="7157">
<td>7157</td><td><span class="pp">#else</span></td></tr>
<tr name="7158" id="7158">
<td>7158</td><td></td></tr>
<tr name="7159" id="7159">
<td>7159</td><td>      <a id="7159c7" class="tk">vuint32_t</a> <a id="7159c17" class="tk">EOC28</a><a id="7159c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7160" id="7160">
<td>7160</td><td></td></tr>
<tr name="7161" id="7161">
<td>7161</td><td><span class="pp">#endif</span></td></tr>
<tr name="7162" id="7162">
<td>7162</td><td></td></tr>
<tr name="7163" id="7163">
<td>7163</td><td><span class="pp">#ifndef</span> <a id="7163c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7164" id="7164">
<td>7164</td><td></td></tr>
<tr name="7165" id="7165">
<td>7165</td><td>      <a id="7165c7" class="tk">vuint32_t</a> <a id="7165c17" class="tk">EOC_CH27</a><a id="7165c25" class="tk">:</a>1;            <span class="ct">/* Channel 27 conversion over */</span></td></tr>
<tr name="7166" id="7166">
<td>7166</td><td></td></tr>
<tr name="7167" id="7167">
<td>7167</td><td><span class="pp">#else</span></td></tr>
<tr name="7168" id="7168">
<td>7168</td><td></td></tr>
<tr name="7169" id="7169">
<td>7169</td><td>      <a id="7169c7" class="tk">vuint32_t</a> <a id="7169c17" class="tk">EOC27</a><a id="7169c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7170" id="7170">
<td>7170</td><td></td></tr>
<tr name="7171" id="7171">
<td>7171</td><td><span class="pp">#endif</span></td></tr>
<tr name="7172" id="7172">
<td>7172</td><td></td></tr>
<tr name="7173" id="7173">
<td>7173</td><td><span class="pp">#ifndef</span> <a id="7173c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7174" id="7174">
<td>7174</td><td></td></tr>
<tr name="7175" id="7175">
<td>7175</td><td>      <a id="7175c7" class="tk">vuint32_t</a> <a id="7175c17" class="tk">EOC_CH26</a><a id="7175c25" class="tk">:</a>1;            <span class="ct">/* Channel 26 conversion over */</span></td></tr>
<tr name="7176" id="7176">
<td>7176</td><td></td></tr>
<tr name="7177" id="7177">
<td>7177</td><td><span class="pp">#else</span></td></tr>
<tr name="7178" id="7178">
<td>7178</td><td></td></tr>
<tr name="7179" id="7179">
<td>7179</td><td>      <a id="7179c7" class="tk">vuint32_t</a> <a id="7179c17" class="tk">EOC26</a><a id="7179c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7180" id="7180">
<td>7180</td><td></td></tr>
<tr name="7181" id="7181">
<td>7181</td><td><span class="pp">#endif</span></td></tr>
<tr name="7182" id="7182">
<td>7182</td><td></td></tr>
<tr name="7183" id="7183">
<td>7183</td><td><span class="pp">#ifndef</span> <a id="7183c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7184" id="7184">
<td>7184</td><td></td></tr>
<tr name="7185" id="7185">
<td>7185</td><td>      <a id="7185c7" class="tk">vuint32_t</a> <a id="7185c17" class="tk">EOC_CH25</a><a id="7185c25" class="tk">:</a>1;            <span class="ct">/* Channel 25 conversion over */</span></td></tr>
<tr name="7186" id="7186">
<td>7186</td><td></td></tr>
<tr name="7187" id="7187">
<td>7187</td><td><span class="pp">#else</span></td></tr>
<tr name="7188" id="7188">
<td>7188</td><td></td></tr>
<tr name="7189" id="7189">
<td>7189</td><td>      <a id="7189c7" class="tk">vuint32_t</a> <a id="7189c17" class="tk">EOC25</a><a id="7189c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7190" id="7190">
<td>7190</td><td></td></tr>
<tr name="7191" id="7191">
<td>7191</td><td><span class="pp">#endif</span></td></tr>
<tr name="7192" id="7192">
<td>7192</td><td></td></tr>
<tr name="7193" id="7193">
<td>7193</td><td><span class="pp">#ifndef</span> <a id="7193c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7194" id="7194">
<td>7194</td><td></td></tr>
<tr name="7195" id="7195">
<td>7195</td><td>      <a id="7195c7" class="tk">vuint32_t</a> <a id="7195c17" class="tk">EOC_CH24</a><a id="7195c25" class="tk">:</a>1;            <span class="ct">/* Channel 24 conversion over */</span></td></tr>
<tr name="7196" id="7196">
<td>7196</td><td></td></tr>
<tr name="7197" id="7197">
<td>7197</td><td><span class="pp">#else</span></td></tr>
<tr name="7198" id="7198">
<td>7198</td><td></td></tr>
<tr name="7199" id="7199">
<td>7199</td><td>      <a id="7199c7" class="tk">vuint32_t</a> <a id="7199c17" class="tk">EOC24</a><a id="7199c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7200" id="7200">
<td>7200</td><td></td></tr>
<tr name="7201" id="7201">
<td>7201</td><td><span class="pp">#endif</span></td></tr>
<tr name="7202" id="7202">
<td>7202</td><td></td></tr>
<tr name="7203" id="7203">
<td>7203</td><td><span class="pp">#ifndef</span> <a id="7203c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7204" id="7204">
<td>7204</td><td></td></tr>
<tr name="7205" id="7205">
<td>7205</td><td>      <a id="7205c7" class="tk">vuint32_t</a> <a id="7205c17" class="tk">EOC_CH23</a><a id="7205c25" class="tk">:</a>1;            <span class="ct">/* Channel 23 conversion over */</span></td></tr>
<tr name="7206" id="7206">
<td>7206</td><td></td></tr>
<tr name="7207" id="7207">
<td>7207</td><td><span class="pp">#else</span></td></tr>
<tr name="7208" id="7208">
<td>7208</td><td></td></tr>
<tr name="7209" id="7209">
<td>7209</td><td>      <a id="7209c7" class="tk">vuint32_t</a> <a id="7209c17" class="tk">EOC23</a><a id="7209c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7210" id="7210">
<td>7210</td><td></td></tr>
<tr name="7211" id="7211">
<td>7211</td><td><span class="pp">#endif</span></td></tr>
<tr name="7212" id="7212">
<td>7212</td><td></td></tr>
<tr name="7213" id="7213">
<td>7213</td><td><span class="pp">#ifndef</span> <a id="7213c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7214" id="7214">
<td>7214</td><td></td></tr>
<tr name="7215" id="7215">
<td>7215</td><td>      <a id="7215c7" class="tk">vuint32_t</a> <a id="7215c17" class="tk">EOC_CH22</a><a id="7215c25" class="tk">:</a>1;            <span class="ct">/* Channel 22 conversion over */</span></td></tr>
<tr name="7216" id="7216">
<td>7216</td><td></td></tr>
<tr name="7217" id="7217">
<td>7217</td><td><span class="pp">#else</span></td></tr>
<tr name="7218" id="7218">
<td>7218</td><td></td></tr>
<tr name="7219" id="7219">
<td>7219</td><td>      <a id="7219c7" class="tk">vuint32_t</a> <a id="7219c17" class="tk">EOC22</a><a id="7219c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7220" id="7220">
<td>7220</td><td></td></tr>
<tr name="7221" id="7221">
<td>7221</td><td><span class="pp">#endif</span></td></tr>
<tr name="7222" id="7222">
<td>7222</td><td></td></tr>
<tr name="7223" id="7223">
<td>7223</td><td><span class="pp">#ifndef</span> <a id="7223c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7224" id="7224">
<td>7224</td><td></td></tr>
<tr name="7225" id="7225">
<td>7225</td><td>      <a id="7225c7" class="tk">vuint32_t</a> <a id="7225c17" class="tk">EOC_CH21</a><a id="7225c25" class="tk">:</a>1;            <span class="ct">/* Channel 21 conversion over */</span></td></tr>
<tr name="7226" id="7226">
<td>7226</td><td></td></tr>
<tr name="7227" id="7227">
<td>7227</td><td><span class="pp">#else</span></td></tr>
<tr name="7228" id="7228">
<td>7228</td><td></td></tr>
<tr name="7229" id="7229">
<td>7229</td><td>      <a id="7229c7" class="tk">vuint32_t</a> <a id="7229c17" class="tk">EOC21</a><a id="7229c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7230" id="7230">
<td>7230</td><td></td></tr>
<tr name="7231" id="7231">
<td>7231</td><td><span class="pp">#endif</span></td></tr>
<tr name="7232" id="7232">
<td>7232</td><td></td></tr>
<tr name="7233" id="7233">
<td>7233</td><td><span class="pp">#ifndef</span> <a id="7233c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7234" id="7234">
<td>7234</td><td></td></tr>
<tr name="7235" id="7235">
<td>7235</td><td>      <a id="7235c7" class="tk">vuint32_t</a> <a id="7235c17" class="tk">EOC_CH20</a><a id="7235c25" class="tk">:</a>1;            <span class="ct">/* Channel 20 conversion over */</span></td></tr>
<tr name="7236" id="7236">
<td>7236</td><td></td></tr>
<tr name="7237" id="7237">
<td>7237</td><td><span class="pp">#else</span></td></tr>
<tr name="7238" id="7238">
<td>7238</td><td></td></tr>
<tr name="7239" id="7239">
<td>7239</td><td>      <a id="7239c7" class="tk">vuint32_t</a> <a id="7239c17" class="tk">EOC20</a><a id="7239c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7240" id="7240">
<td>7240</td><td></td></tr>
<tr name="7241" id="7241">
<td>7241</td><td><span class="pp">#endif</span></td></tr>
<tr name="7242" id="7242">
<td>7242</td><td></td></tr>
<tr name="7243" id="7243">
<td>7243</td><td><span class="pp">#ifndef</span> <a id="7243c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7244" id="7244">
<td>7244</td><td></td></tr>
<tr name="7245" id="7245">
<td>7245</td><td>      <a id="7245c7" class="tk">vuint32_t</a> <a id="7245c17" class="tk">EOC_CH19</a><a id="7245c25" class="tk">:</a>1;            <span class="ct">/* Channel 19 conversion over */</span></td></tr>
<tr name="7246" id="7246">
<td>7246</td><td></td></tr>
<tr name="7247" id="7247">
<td>7247</td><td><span class="pp">#else</span></td></tr>
<tr name="7248" id="7248">
<td>7248</td><td></td></tr>
<tr name="7249" id="7249">
<td>7249</td><td>      <a id="7249c7" class="tk">vuint32_t</a> <a id="7249c17" class="tk">EOC19</a><a id="7249c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7250" id="7250">
<td>7250</td><td></td></tr>
<tr name="7251" id="7251">
<td>7251</td><td><span class="pp">#endif</span></td></tr>
<tr name="7252" id="7252">
<td>7252</td><td></td></tr>
<tr name="7253" id="7253">
<td>7253</td><td><span class="pp">#ifndef</span> <a id="7253c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7254" id="7254">
<td>7254</td><td></td></tr>
<tr name="7255" id="7255">
<td>7255</td><td>      <a id="7255c7" class="tk">vuint32_t</a> <a id="7255c17" class="tk">EOC_CH18</a><a id="7255c25" class="tk">:</a>1;            <span class="ct">/* Channel 18 conversion over */</span></td></tr>
<tr name="7256" id="7256">
<td>7256</td><td></td></tr>
<tr name="7257" id="7257">
<td>7257</td><td><span class="pp">#else</span></td></tr>
<tr name="7258" id="7258">
<td>7258</td><td></td></tr>
<tr name="7259" id="7259">
<td>7259</td><td>      <a id="7259c7" class="tk">vuint32_t</a> <a id="7259c17" class="tk">EOC18</a><a id="7259c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7260" id="7260">
<td>7260</td><td></td></tr>
<tr name="7261" id="7261">
<td>7261</td><td><span class="pp">#endif</span></td></tr>
<tr name="7262" id="7262">
<td>7262</td><td></td></tr>
<tr name="7263" id="7263">
<td>7263</td><td><span class="pp">#ifndef</span> <a id="7263c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7264" id="7264">
<td>7264</td><td></td></tr>
<tr name="7265" id="7265">
<td>7265</td><td>      <a id="7265c7" class="tk">vuint32_t</a> <a id="7265c17" class="tk">EOC_CH17</a><a id="7265c25" class="tk">:</a>1;            <span class="ct">/* Channel 17 conversion over */</span></td></tr>
<tr name="7266" id="7266">
<td>7266</td><td></td></tr>
<tr name="7267" id="7267">
<td>7267</td><td><span class="pp">#else</span></td></tr>
<tr name="7268" id="7268">
<td>7268</td><td></td></tr>
<tr name="7269" id="7269">
<td>7269</td><td>      <a id="7269c7" class="tk">vuint32_t</a> <a id="7269c17" class="tk">EOC17</a><a id="7269c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7270" id="7270">
<td>7270</td><td></td></tr>
<tr name="7271" id="7271">
<td>7271</td><td><span class="pp">#endif</span></td></tr>
<tr name="7272" id="7272">
<td>7272</td><td></td></tr>
<tr name="7273" id="7273">
<td>7273</td><td><span class="pp">#ifndef</span> <a id="7273c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7274" id="7274">
<td>7274</td><td></td></tr>
<tr name="7275" id="7275">
<td>7275</td><td>      <a id="7275c7" class="tk">vuint32_t</a> <a id="7275c17" class="tk">EOC_CH16</a><a id="7275c25" class="tk">:</a>1;            <span class="ct">/* Channel 16 conversion over */</span></td></tr>
<tr name="7276" id="7276">
<td>7276</td><td></td></tr>
<tr name="7277" id="7277">
<td>7277</td><td><span class="pp">#else</span></td></tr>
<tr name="7278" id="7278">
<td>7278</td><td></td></tr>
<tr name="7279" id="7279">
<td>7279</td><td>      <a id="7279c7" class="tk">vuint32_t</a> <a id="7279c17" class="tk">EOC16</a><a id="7279c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7280" id="7280">
<td>7280</td><td></td></tr>
<tr name="7281" id="7281">
<td>7281</td><td><span class="pp">#endif</span></td></tr>
<tr name="7282" id="7282">
<td>7282</td><td></td></tr>
<tr name="7283" id="7283">
<td>7283</td><td><span class="pp">#ifndef</span> <a id="7283c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7284" id="7284">
<td>7284</td><td></td></tr>
<tr name="7285" id="7285">
<td>7285</td><td>      <a id="7285c7" class="tk">vuint32_t</a> <a id="7285c17" class="tk">EOC_CH15</a><a id="7285c25" class="tk">:</a>1;            <span class="ct">/* Channel 15 conversion over */</span></td></tr>
<tr name="7286" id="7286">
<td>7286</td><td></td></tr>
<tr name="7287" id="7287">
<td>7287</td><td><span class="pp">#else</span></td></tr>
<tr name="7288" id="7288">
<td>7288</td><td></td></tr>
<tr name="7289" id="7289">
<td>7289</td><td>      <a id="7289c7" class="tk">vuint32_t</a> <a id="7289c17" class="tk">EOC15</a><a id="7289c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7290" id="7290">
<td>7290</td><td></td></tr>
<tr name="7291" id="7291">
<td>7291</td><td><span class="pp">#endif</span></td></tr>
<tr name="7292" id="7292">
<td>7292</td><td></td></tr>
<tr name="7293" id="7293">
<td>7293</td><td><span class="pp">#ifndef</span> <a id="7293c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7294" id="7294">
<td>7294</td><td></td></tr>
<tr name="7295" id="7295">
<td>7295</td><td>      <a id="7295c7" class="tk">vuint32_t</a> <a id="7295c17" class="tk">EOC_CH14</a><a id="7295c25" class="tk">:</a>1;            <span class="ct">/* Channel 14 conversion over */</span></td></tr>
<tr name="7296" id="7296">
<td>7296</td><td></td></tr>
<tr name="7297" id="7297">
<td>7297</td><td><span class="pp">#else</span></td></tr>
<tr name="7298" id="7298">
<td>7298</td><td></td></tr>
<tr name="7299" id="7299">
<td>7299</td><td>      <a id="7299c7" class="tk">vuint32_t</a> <a id="7299c17" class="tk">EOC14</a><a id="7299c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7300" id="7300">
<td>7300</td><td></td></tr>
<tr name="7301" id="7301">
<td>7301</td><td><span class="pp">#endif</span></td></tr>
<tr name="7302" id="7302">
<td>7302</td><td></td></tr>
<tr name="7303" id="7303">
<td>7303</td><td><span class="pp">#ifndef</span> <a id="7303c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7304" id="7304">
<td>7304</td><td></td></tr>
<tr name="7305" id="7305">
<td>7305</td><td>      <a id="7305c7" class="tk">vuint32_t</a> <a id="7305c17" class="tk">EOC_CH13</a><a id="7305c25" class="tk">:</a>1;            <span class="ct">/* Channel 13 conversion over */</span></td></tr>
<tr name="7306" id="7306">
<td>7306</td><td></td></tr>
<tr name="7307" id="7307">
<td>7307</td><td><span class="pp">#else</span></td></tr>
<tr name="7308" id="7308">
<td>7308</td><td></td></tr>
<tr name="7309" id="7309">
<td>7309</td><td>      <a id="7309c7" class="tk">vuint32_t</a> <a id="7309c17" class="tk">EOC13</a><a id="7309c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7310" id="7310">
<td>7310</td><td></td></tr>
<tr name="7311" id="7311">
<td>7311</td><td><span class="pp">#endif</span></td></tr>
<tr name="7312" id="7312">
<td>7312</td><td></td></tr>
<tr name="7313" id="7313">
<td>7313</td><td><span class="pp">#ifndef</span> <a id="7313c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7314" id="7314">
<td>7314</td><td></td></tr>
<tr name="7315" id="7315">
<td>7315</td><td>      <a id="7315c7" class="tk">vuint32_t</a> <a id="7315c17" class="tk">EOC_CH12</a><a id="7315c25" class="tk">:</a>1;            <span class="ct">/* Channel 12 conversion over */</span></td></tr>
<tr name="7316" id="7316">
<td>7316</td><td></td></tr>
<tr name="7317" id="7317">
<td>7317</td><td><span class="pp">#else</span></td></tr>
<tr name="7318" id="7318">
<td>7318</td><td></td></tr>
<tr name="7319" id="7319">
<td>7319</td><td>      <a id="7319c7" class="tk">vuint32_t</a> <a id="7319c17" class="tk">EOC12</a><a id="7319c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7320" id="7320">
<td>7320</td><td></td></tr>
<tr name="7321" id="7321">
<td>7321</td><td><span class="pp">#endif</span></td></tr>
<tr name="7322" id="7322">
<td>7322</td><td></td></tr>
<tr name="7323" id="7323">
<td>7323</td><td><span class="pp">#ifndef</span> <a id="7323c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7324" id="7324">
<td>7324</td><td></td></tr>
<tr name="7325" id="7325">
<td>7325</td><td>      <a id="7325c7" class="tk">vuint32_t</a> <a id="7325c17" class="tk">EOC_CH11</a><a id="7325c25" class="tk">:</a>1;            <span class="ct">/* Channel 11 conversion over */</span></td></tr>
<tr name="7326" id="7326">
<td>7326</td><td></td></tr>
<tr name="7327" id="7327">
<td>7327</td><td><span class="pp">#else</span></td></tr>
<tr name="7328" id="7328">
<td>7328</td><td></td></tr>
<tr name="7329" id="7329">
<td>7329</td><td>      <a id="7329c7" class="tk">vuint32_t</a> <a id="7329c17" class="tk">EOC11</a><a id="7329c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7330" id="7330">
<td>7330</td><td></td></tr>
<tr name="7331" id="7331">
<td>7331</td><td><span class="pp">#endif</span></td></tr>
<tr name="7332" id="7332">
<td>7332</td><td></td></tr>
<tr name="7333" id="7333">
<td>7333</td><td><span class="pp">#ifndef</span> <a id="7333c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7334" id="7334">
<td>7334</td><td></td></tr>
<tr name="7335" id="7335">
<td>7335</td><td>      <a id="7335c7" class="tk">vuint32_t</a> <a id="7335c17" class="tk">EOC_CH10</a><a id="7335c25" class="tk">:</a>1;            <span class="ct">/* Channel 10 conversion over */</span></td></tr>
<tr name="7336" id="7336">
<td>7336</td><td></td></tr>
<tr name="7337" id="7337">
<td>7337</td><td><span class="pp">#else</span></td></tr>
<tr name="7338" id="7338">
<td>7338</td><td></td></tr>
<tr name="7339" id="7339">
<td>7339</td><td>      <a id="7339c7" class="tk">vuint32_t</a> <a id="7339c17" class="tk">EOC10</a><a id="7339c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7340" id="7340">
<td>7340</td><td></td></tr>
<tr name="7341" id="7341">
<td>7341</td><td><span class="pp">#endif</span></td></tr>
<tr name="7342" id="7342">
<td>7342</td><td></td></tr>
<tr name="7343" id="7343">
<td>7343</td><td><span class="pp">#ifndef</span> <a id="7343c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7344" id="7344">
<td>7344</td><td></td></tr>
<tr name="7345" id="7345">
<td>7345</td><td>      <a id="7345c7" class="tk">vuint32_t</a> <a id="7345c17" class="tk">EOC_CH9</a><a id="7345c24" class="tk">:</a>1;             <span class="ct">/* Channel 9 conversion over */</span></td></tr>
<tr name="7346" id="7346">
<td>7346</td><td></td></tr>
<tr name="7347" id="7347">
<td>7347</td><td><span class="pp">#else</span></td></tr>
<tr name="7348" id="7348">
<td>7348</td><td></td></tr>
<tr name="7349" id="7349">
<td>7349</td><td>      <a id="7349c7" class="tk">vuint32_t</a> <a id="7349c17" class="tk">EOC9</a><a id="7349c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7350" id="7350">
<td>7350</td><td></td></tr>
<tr name="7351" id="7351">
<td>7351</td><td><span class="pp">#endif</span></td></tr>
<tr name="7352" id="7352">
<td>7352</td><td></td></tr>
<tr name="7353" id="7353">
<td>7353</td><td><span class="pp">#ifndef</span> <a id="7353c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7354" id="7354">
<td>7354</td><td></td></tr>
<tr name="7355" id="7355">
<td>7355</td><td>      <a id="7355c7" class="tk">vuint32_t</a> <a id="7355c17" class="tk">EOC_CH8</a><a id="7355c24" class="tk">:</a>1;             <span class="ct">/* Channel 8 conversion over */</span></td></tr>
<tr name="7356" id="7356">
<td>7356</td><td></td></tr>
<tr name="7357" id="7357">
<td>7357</td><td><span class="pp">#else</span></td></tr>
<tr name="7358" id="7358">
<td>7358</td><td></td></tr>
<tr name="7359" id="7359">
<td>7359</td><td>      <a id="7359c7" class="tk">vuint32_t</a> <a id="7359c17" class="tk">EOC8</a><a id="7359c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7360" id="7360">
<td>7360</td><td></td></tr>
<tr name="7361" id="7361">
<td>7361</td><td><span class="pp">#endif</span></td></tr>
<tr name="7362" id="7362">
<td>7362</td><td></td></tr>
<tr name="7363" id="7363">
<td>7363</td><td><span class="pp">#ifndef</span> <a id="7363c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7364" id="7364">
<td>7364</td><td></td></tr>
<tr name="7365" id="7365">
<td>7365</td><td>      <a id="7365c7" class="tk">vuint32_t</a> <a id="7365c17" class="tk">EOC_CH7</a><a id="7365c24" class="tk">:</a>1;             <span class="ct">/* Channel 7 conversion over */</span></td></tr>
<tr name="7366" id="7366">
<td>7366</td><td></td></tr>
<tr name="7367" id="7367">
<td>7367</td><td><span class="pp">#else</span></td></tr>
<tr name="7368" id="7368">
<td>7368</td><td></td></tr>
<tr name="7369" id="7369">
<td>7369</td><td>      <a id="7369c7" class="tk">vuint32_t</a> <a id="7369c17" class="tk">EOC7</a><a id="7369c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7370" id="7370">
<td>7370</td><td></td></tr>
<tr name="7371" id="7371">
<td>7371</td><td><span class="pp">#endif</span></td></tr>
<tr name="7372" id="7372">
<td>7372</td><td></td></tr>
<tr name="7373" id="7373">
<td>7373</td><td><span class="pp">#ifndef</span> <a id="7373c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7374" id="7374">
<td>7374</td><td></td></tr>
<tr name="7375" id="7375">
<td>7375</td><td>      <a id="7375c7" class="tk">vuint32_t</a> <a id="7375c17" class="tk">EOC_CH6</a><a id="7375c24" class="tk">:</a>1;             <span class="ct">/* Channel 6 conversion over */</span></td></tr>
<tr name="7376" id="7376">
<td>7376</td><td></td></tr>
<tr name="7377" id="7377">
<td>7377</td><td><span class="pp">#else</span></td></tr>
<tr name="7378" id="7378">
<td>7378</td><td></td></tr>
<tr name="7379" id="7379">
<td>7379</td><td>      <a id="7379c7" class="tk">vuint32_t</a> <a id="7379c17" class="tk">EOC6</a><a id="7379c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7380" id="7380">
<td>7380</td><td></td></tr>
<tr name="7381" id="7381">
<td>7381</td><td><span class="pp">#endif</span></td></tr>
<tr name="7382" id="7382">
<td>7382</td><td></td></tr>
<tr name="7383" id="7383">
<td>7383</td><td><span class="pp">#ifndef</span> <a id="7383c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7384" id="7384">
<td>7384</td><td></td></tr>
<tr name="7385" id="7385">
<td>7385</td><td>      <a id="7385c7" class="tk">vuint32_t</a> <a id="7385c17" class="tk">EOC_CH5</a><a id="7385c24" class="tk">:</a>1;             <span class="ct">/* Channel 5 conversion over */</span></td></tr>
<tr name="7386" id="7386">
<td>7386</td><td></td></tr>
<tr name="7387" id="7387">
<td>7387</td><td><span class="pp">#else</span></td></tr>
<tr name="7388" id="7388">
<td>7388</td><td></td></tr>
<tr name="7389" id="7389">
<td>7389</td><td>      <a id="7389c7" class="tk">vuint32_t</a> <a id="7389c17" class="tk">EOC5</a><a id="7389c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7390" id="7390">
<td>7390</td><td></td></tr>
<tr name="7391" id="7391">
<td>7391</td><td><span class="pp">#endif</span></td></tr>
<tr name="7392" id="7392">
<td>7392</td><td></td></tr>
<tr name="7393" id="7393">
<td>7393</td><td><span class="pp">#ifndef</span> <a id="7393c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7394" id="7394">
<td>7394</td><td></td></tr>
<tr name="7395" id="7395">
<td>7395</td><td>      <a id="7395c7" class="tk">vuint32_t</a> <a id="7395c17" class="tk">EOC_CH4</a><a id="7395c24" class="tk">:</a>1;             <span class="ct">/* Channel 4 conversion over */</span></td></tr>
<tr name="7396" id="7396">
<td>7396</td><td></td></tr>
<tr name="7397" id="7397">
<td>7397</td><td><span class="pp">#else</span></td></tr>
<tr name="7398" id="7398">
<td>7398</td><td></td></tr>
<tr name="7399" id="7399">
<td>7399</td><td>      <a id="7399c7" class="tk">vuint32_t</a> <a id="7399c17" class="tk">EOC4</a><a id="7399c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7400" id="7400">
<td>7400</td><td></td></tr>
<tr name="7401" id="7401">
<td>7401</td><td><span class="pp">#endif</span></td></tr>
<tr name="7402" id="7402">
<td>7402</td><td></td></tr>
<tr name="7403" id="7403">
<td>7403</td><td><span class="pp">#ifndef</span> <a id="7403c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7404" id="7404">
<td>7404</td><td></td></tr>
<tr name="7405" id="7405">
<td>7405</td><td>      <a id="7405c7" class="tk">vuint32_t</a> <a id="7405c17" class="tk">EOC_CH3</a><a id="7405c24" class="tk">:</a>1;             <span class="ct">/* Channel 3 conversion over */</span></td></tr>
<tr name="7406" id="7406">
<td>7406</td><td></td></tr>
<tr name="7407" id="7407">
<td>7407</td><td><span class="pp">#else</span></td></tr>
<tr name="7408" id="7408">
<td>7408</td><td></td></tr>
<tr name="7409" id="7409">
<td>7409</td><td>      <a id="7409c7" class="tk">vuint32_t</a> <a id="7409c17" class="tk">EOC3</a><a id="7409c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7410" id="7410">
<td>7410</td><td></td></tr>
<tr name="7411" id="7411">
<td>7411</td><td><span class="pp">#endif</span></td></tr>
<tr name="7412" id="7412">
<td>7412</td><td></td></tr>
<tr name="7413" id="7413">
<td>7413</td><td><span class="pp">#ifndef</span> <a id="7413c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7414" id="7414">
<td>7414</td><td></td></tr>
<tr name="7415" id="7415">
<td>7415</td><td>      <a id="7415c7" class="tk">vuint32_t</a> <a id="7415c17" class="tk">EOC_CH2</a><a id="7415c24" class="tk">:</a>1;             <span class="ct">/* Channel 2 conversion over */</span></td></tr>
<tr name="7416" id="7416">
<td>7416</td><td></td></tr>
<tr name="7417" id="7417">
<td>7417</td><td><span class="pp">#else</span></td></tr>
<tr name="7418" id="7418">
<td>7418</td><td></td></tr>
<tr name="7419" id="7419">
<td>7419</td><td>      <a id="7419c7" class="tk">vuint32_t</a> <a id="7419c17" class="tk">EOC2</a><a id="7419c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7420" id="7420">
<td>7420</td><td></td></tr>
<tr name="7421" id="7421">
<td>7421</td><td><span class="pp">#endif</span></td></tr>
<tr name="7422" id="7422">
<td>7422</td><td></td></tr>
<tr name="7423" id="7423">
<td>7423</td><td><span class="pp">#ifndef</span> <a id="7423c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7424" id="7424">
<td>7424</td><td></td></tr>
<tr name="7425" id="7425">
<td>7425</td><td>      <a id="7425c7" class="tk">vuint32_t</a> <a id="7425c17" class="tk">EOC_CH1</a><a id="7425c24" class="tk">:</a>1;             <span class="ct">/* Channel 1 conversion over */</span></td></tr>
<tr name="7426" id="7426">
<td>7426</td><td></td></tr>
<tr name="7427" id="7427">
<td>7427</td><td><span class="pp">#else</span></td></tr>
<tr name="7428" id="7428">
<td>7428</td><td></td></tr>
<tr name="7429" id="7429">
<td>7429</td><td>      <a id="7429c7" class="tk">vuint32_t</a> <a id="7429c17" class="tk">EOC1</a><a id="7429c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7430" id="7430">
<td>7430</td><td></td></tr>
<tr name="7431" id="7431">
<td>7431</td><td><span class="pp">#endif</span></td></tr>
<tr name="7432" id="7432">
<td>7432</td><td></td></tr>
<tr name="7433" id="7433">
<td>7433</td><td><span class="pp">#ifndef</span> <a id="7433c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7434" id="7434">
<td>7434</td><td></td></tr>
<tr name="7435" id="7435">
<td>7435</td><td>      <a id="7435c7" class="tk">vuint32_t</a> <a id="7435c17" class="tk">EOC_CH0</a><a id="7435c24" class="tk">:</a>1;             <span class="ct">/* Channel 0 conversion over */</span></td></tr>
<tr name="7436" id="7436">
<td>7436</td><td></td></tr>
<tr name="7437" id="7437">
<td>7437</td><td><span class="pp">#else</span></td></tr>
<tr name="7438" id="7438">
<td>7438</td><td></td></tr>
<tr name="7439" id="7439">
<td>7439</td><td>      <a id="7439c7" class="tk">vuint32_t</a> <a id="7439c17" class="tk">EOC0</a><a id="7439c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7440" id="7440">
<td>7440</td><td></td></tr>
<tr name="7441" id="7441">
<td>7441</td><td><span class="pp">#endif</span></td></tr>
<tr name="7442" id="7442">
<td>7442</td><td></td></tr>
<tr name="7443" id="7443">
<td>7443</td><td>    <span class="br">}</span> <a id="7443c7" class="tk">B</a>;</td></tr>
<tr name="7444" id="7444">
<td>7444</td><td>  <span class="br">}</span> <a id="7444c5" class="tk">ADC_CEOCFR0_32B_tag</a>;</td></tr>
<tr name="7445" id="7445">
<td>7445</td><td></td></tr>
<tr name="7446" id="7446">
<td>7446</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CHANNEL PENDING REGISTER 1 */</span></td></tr>
<tr name="7447" id="7447">
<td>7447</td><td>    <a id="7447c5" class="tk">vuint32_t</a> <a id="7447c15" class="tk">R</a>;</td></tr>
<tr name="7448" id="7448">
<td>7448</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="7449" id="7449">
<td>7449</td><td>      <a id="7449c7" class="tk">vuint32_t</a> <a id="7449c17" class="tk">EOC_CH63</a><a id="7449c25" class="tk">:</a>1;            <span class="ct">/* Channel 63 conversion over */</span></td></tr>
<tr name="7450" id="7450">
<td>7450</td><td>      <a id="7450c7" class="tk">vuint32_t</a> <a id="7450c17" class="tk">EOC_CH62</a><a id="7450c25" class="tk">:</a>1;            <span class="ct">/* Channel 62 conversion over */</span></td></tr>
<tr name="7451" id="7451">
<td>7451</td><td>      <a id="7451c7" class="tk">vuint32_t</a> <a id="7451c17" class="tk">EOC_CH61</a><a id="7451c25" class="tk">:</a>1;            <span class="ct">/* Channel 61 conversion over */</span></td></tr>
<tr name="7452" id="7452">
<td>7452</td><td>      <a id="7452c7" class="tk">vuint32_t</a> <a id="7452c17" class="tk">EOC_CH60</a><a id="7452c25" class="tk">:</a>1;            <span class="ct">/* Channel 60 conversion over */</span></td></tr>
<tr name="7453" id="7453">
<td>7453</td><td>      <a id="7453c7" class="tk">vuint32_t</a> <a id="7453c17" class="tk">EOC_CH59</a><a id="7453c25" class="tk">:</a>1;            <span class="ct">/* Channel 59 conversion over */</span></td></tr>
<tr name="7454" id="7454">
<td>7454</td><td>      <a id="7454c7" class="tk">vuint32_t</a> <a id="7454c17" class="tk">EOC_CH58</a><a id="7454c25" class="tk">:</a>1;            <span class="ct">/* Channel 58 conversion over */</span></td></tr>
<tr name="7455" id="7455">
<td>7455</td><td>      <a id="7455c7" class="tk">vuint32_t</a> <a id="7455c17" class="tk">EOC_CH57</a><a id="7455c25" class="tk">:</a>1;            <span class="ct">/* Channel 57 conversion over */</span></td></tr>
<tr name="7456" id="7456">
<td>7456</td><td>      <a id="7456c7" class="tk">vuint32_t</a> <a id="7456c17" class="tk">EOC_CH56</a><a id="7456c25" class="tk">:</a>1;            <span class="ct">/* Channel 56 conversion over */</span></td></tr>
<tr name="7457" id="7457">
<td>7457</td><td>      <a id="7457c7" class="tk">vuint32_t</a> <a id="7457c17" class="tk">EOC_CH55</a><a id="7457c25" class="tk">:</a>1;            <span class="ct">/* Channel 55 conversion over */</span></td></tr>
<tr name="7458" id="7458">
<td>7458</td><td>      <a id="7458c7" class="tk">vuint32_t</a> <a id="7458c17" class="tk">EOC_CH54</a><a id="7458c25" class="tk">:</a>1;            <span class="ct">/* Channel 54 conversion over */</span></td></tr>
<tr name="7459" id="7459">
<td>7459</td><td>      <a id="7459c7" class="tk">vuint32_t</a> <a id="7459c17" class="tk">EOC_CH53</a><a id="7459c25" class="tk">:</a>1;            <span class="ct">/* Channel 53 conversion over */</span></td></tr>
<tr name="7460" id="7460">
<td>7460</td><td>      <a id="7460c7" class="tk">vuint32_t</a> <a id="7460c17" class="tk">EOC_CH52</a><a id="7460c25" class="tk">:</a>1;            <span class="ct">/* Channel 52 conversion over */</span></td></tr>
<tr name="7461" id="7461">
<td>7461</td><td>      <a id="7461c7" class="tk">vuint32_t</a> <a id="7461c17" class="tk">EOC_CH51</a><a id="7461c25" class="tk">:</a>1;            <span class="ct">/* Channel 51 conversion over */</span></td></tr>
<tr name="7462" id="7462">
<td>7462</td><td>      <a id="7462c7" class="tk">vuint32_t</a> <a id="7462c17" class="tk">EOC_CH50</a><a id="7462c25" class="tk">:</a>1;            <span class="ct">/* Channel 50 conversion over */</span></td></tr>
<tr name="7463" id="7463">
<td>7463</td><td>      <a id="7463c7" class="tk">vuint32_t</a> <a id="7463c17" class="tk">EOC_CH49</a><a id="7463c25" class="tk">:</a>1;            <span class="ct">/* Channel 49 conversion over */</span></td></tr>
<tr name="7464" id="7464">
<td>7464</td><td>      <a id="7464c7" class="tk">vuint32_t</a> <a id="7464c17" class="tk">EOC_CH48</a><a id="7464c25" class="tk">:</a>1;            <span class="ct">/* Channel 48 conversion over */</span></td></tr>
<tr name="7465" id="7465">
<td>7465</td><td>      <a id="7465c7" class="tk">vuint32_t</a> <a id="7465c17" class="tk">EOC_CH47</a><a id="7465c25" class="tk">:</a>1;            <span class="ct">/* Channel 47 conversion over */</span></td></tr>
<tr name="7466" id="7466">
<td>7466</td><td>      <a id="7466c7" class="tk">vuint32_t</a> <a id="7466c17" class="tk">EOC_CH46</a><a id="7466c25" class="tk">:</a>1;            <span class="ct">/* Channel 46 conversion over */</span></td></tr>
<tr name="7467" id="7467">
<td>7467</td><td>      <a id="7467c7" class="tk">vuint32_t</a> <a id="7467c17" class="tk">EOC_CH45</a><a id="7467c25" class="tk">:</a>1;            <span class="ct">/* Channel 45 conversion over */</span></td></tr>
<tr name="7468" id="7468">
<td>7468</td><td>      <a id="7468c7" class="tk">vuint32_t</a> <a id="7468c17" class="tk">EOC_CH44</a><a id="7468c25" class="tk">:</a>1;            <span class="ct">/* Channel 44 conversion over */</span></td></tr>
<tr name="7469" id="7469">
<td>7469</td><td>      <a id="7469c7" class="tk">vuint32_t</a> <a id="7469c17" class="tk">EOC_CH43</a><a id="7469c25" class="tk">:</a>1;            <span class="ct">/* Channel 43 conversion over */</span></td></tr>
<tr name="7470" id="7470">
<td>7470</td><td>      <a id="7470c7" class="tk">vuint32_t</a> <a id="7470c17" class="tk">EOC_CH42</a><a id="7470c25" class="tk">:</a>1;            <span class="ct">/* Channel 42 conversion over */</span></td></tr>
<tr name="7471" id="7471">
<td>7471</td><td>      <a id="7471c7" class="tk">vuint32_t</a> <a id="7471c17" class="tk">EOC_CH41</a><a id="7471c25" class="tk">:</a>1;            <span class="ct">/* Channel 41 conversion over */</span></td></tr>
<tr name="7472" id="7472">
<td>7472</td><td>      <a id="7472c7" class="tk">vuint32_t</a> <a id="7472c17" class="tk">EOC_CH40</a><a id="7472c25" class="tk">:</a>1;            <span class="ct">/* Channel 40 conversion over */</span></td></tr>
<tr name="7473" id="7473">
<td>7473</td><td>      <a id="7473c7" class="tk">vuint32_t</a> <a id="7473c17" class="tk">EOC_CH39</a><a id="7473c25" class="tk">:</a>1;            <span class="ct">/* Channel 39 conversion over */</span></td></tr>
<tr name="7474" id="7474">
<td>7474</td><td>      <a id="7474c7" class="tk">vuint32_t</a> <a id="7474c17" class="tk">EOC_CH38</a><a id="7474c25" class="tk">:</a>1;            <span class="ct">/* Channel 38 conversion over */</span></td></tr>
<tr name="7475" id="7475">
<td>7475</td><td>      <a id="7475c7" class="tk">vuint32_t</a> <a id="7475c17" class="tk">EOC_CH37</a><a id="7475c25" class="tk">:</a>1;            <span class="ct">/* Channel 37 conversion over */</span></td></tr>
<tr name="7476" id="7476">
<td>7476</td><td>      <a id="7476c7" class="tk">vuint32_t</a> <a id="7476c17" class="tk">EOC_CH36</a><a id="7476c25" class="tk">:</a>1;            <span class="ct">/* Channel 36 conversion over */</span></td></tr>
<tr name="7477" id="7477">
<td>7477</td><td>      <a id="7477c7" class="tk">vuint32_t</a> <a id="7477c17" class="tk">EOC_CH35</a><a id="7477c25" class="tk">:</a>1;            <span class="ct">/* Channel 35 conversion over */</span></td></tr>
<tr name="7478" id="7478">
<td>7478</td><td>      <a id="7478c7" class="tk">vuint32_t</a> <a id="7478c17" class="tk">EOC_CH34</a><a id="7478c25" class="tk">:</a>1;            <span class="ct">/* Channel 34 conversion over */</span></td></tr>
<tr name="7479" id="7479">
<td>7479</td><td>      <a id="7479c7" class="tk">vuint32_t</a> <a id="7479c17" class="tk">EOC_CH33</a><a id="7479c25" class="tk">:</a>1;            <span class="ct">/* Channel 33 conversion over */</span></td></tr>
<tr name="7480" id="7480">
<td>7480</td><td>      <a id="7480c7" class="tk">vuint32_t</a> <a id="7480c17" class="tk">EOC_CH32</a><a id="7480c25" class="tk">:</a>1;            <span class="ct">/* Channel 32 conversion over */</span></td></tr>
<tr name="7481" id="7481">
<td>7481</td><td>    <span class="br">}</span> <a id="7481c7" class="tk">B</a>;</td></tr>
<tr name="7482" id="7482">
<td>7482</td><td>  <span class="br">}</span> <a id="7482c5" class="tk">ADC_CEOCFR1_32B_tag</a>;</td></tr>
<tr name="7483" id="7483">
<td>7483</td><td></td></tr>
<tr name="7484" id="7484">
<td>7484</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CHANNEL PENDING REGISTER 2 */</span></td></tr>
<tr name="7485" id="7485">
<td>7485</td><td>    <a id="7485c5" class="tk">vuint32_t</a> <a id="7485c15" class="tk">R</a>;</td></tr>
<tr name="7486" id="7486">
<td>7486</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="7487" id="7487">
<td>7487</td><td>      <a id="7487c7" class="tk">vuint32_t</a> <a id="7487c17" class="tk">EOC_CH95</a><a id="7487c25" class="tk">:</a>1;            <span class="ct">/* Channel 95 conversion over */</span></td></tr>
<tr name="7488" id="7488">
<td>7488</td><td>      <a id="7488c7" class="tk">vuint32_t</a> <a id="7488c17" class="tk">EOC_CH94</a><a id="7488c25" class="tk">:</a>1;            <span class="ct">/* Channel 94 conversion over */</span></td></tr>
<tr name="7489" id="7489">
<td>7489</td><td>      <a id="7489c7" class="tk">vuint32_t</a> <a id="7489c17" class="tk">EOC_CH93</a><a id="7489c25" class="tk">:</a>1;            <span class="ct">/* Channel 93 conversion over */</span></td></tr>
<tr name="7490" id="7490">
<td>7490</td><td>      <a id="7490c7" class="tk">vuint32_t</a> <a id="7490c17" class="tk">EOC_CH92</a><a id="7490c25" class="tk">:</a>1;            <span class="ct">/* Channel 92 conversion over */</span></td></tr>
<tr name="7491" id="7491">
<td>7491</td><td>      <a id="7491c7" class="tk">vuint32_t</a> <a id="7491c17" class="tk">EOC_CH91</a><a id="7491c25" class="tk">:</a>1;            <span class="ct">/* Channel 91 conversion over */</span></td></tr>
<tr name="7492" id="7492">
<td>7492</td><td>      <a id="7492c7" class="tk">vuint32_t</a> <a id="7492c17" class="tk">EOC_CH90</a><a id="7492c25" class="tk">:</a>1;            <span class="ct">/* Channel 90 conversion over */</span></td></tr>
<tr name="7493" id="7493">
<td>7493</td><td>      <a id="7493c7" class="tk">vuint32_t</a> <a id="7493c17" class="tk">EOC_CH89</a><a id="7493c25" class="tk">:</a>1;            <span class="ct">/* Channel 89 conversion over */</span></td></tr>
<tr name="7494" id="7494">
<td>7494</td><td>      <a id="7494c7" class="tk">vuint32_t</a> <a id="7494c17" class="tk">EOC_CH88</a><a id="7494c25" class="tk">:</a>1;            <span class="ct">/* Channel 88 conversion over */</span></td></tr>
<tr name="7495" id="7495">
<td>7495</td><td>      <a id="7495c7" class="tk">vuint32_t</a> <a id="7495c17" class="tk">EOC_CH87</a><a id="7495c25" class="tk">:</a>1;            <span class="ct">/* Channel 87 conversion over */</span></td></tr>
<tr name="7496" id="7496">
<td>7496</td><td>      <a id="7496c7" class="tk">vuint32_t</a> <a id="7496c17" class="tk">EOC_CH86</a><a id="7496c25" class="tk">:</a>1;            <span class="ct">/* Channel 86 conversion over */</span></td></tr>
<tr name="7497" id="7497">
<td>7497</td><td>      <a id="7497c7" class="tk">vuint32_t</a> <a id="7497c17" class="tk">EOC_CH85</a><a id="7497c25" class="tk">:</a>1;            <span class="ct">/* Channel 85 conversion over */</span></td></tr>
<tr name="7498" id="7498">
<td>7498</td><td>      <a id="7498c7" class="tk">vuint32_t</a> <a id="7498c17" class="tk">EOC_CH84</a><a id="7498c25" class="tk">:</a>1;            <span class="ct">/* Channel 84 conversion over */</span></td></tr>
<tr name="7499" id="7499">
<td>7499</td><td>      <a id="7499c7" class="tk">vuint32_t</a> <a id="7499c17" class="tk">EOC_CH83</a><a id="7499c25" class="tk">:</a>1;            <span class="ct">/* Channel 83 conversion over */</span></td></tr>
<tr name="7500" id="7500">
<td>7500</td><td>      <a id="7500c7" class="tk">vuint32_t</a> <a id="7500c17" class="tk">EOC_CH82</a><a id="7500c25" class="tk">:</a>1;            <span class="ct">/* Channel 82 conversion over */</span></td></tr>
<tr name="7501" id="7501">
<td>7501</td><td>      <a id="7501c7" class="tk">vuint32_t</a> <a id="7501c17" class="tk">EOC_CH81</a><a id="7501c25" class="tk">:</a>1;            <span class="ct">/* Channel 81 conversion over */</span></td></tr>
<tr name="7502" id="7502">
<td>7502</td><td>      <a id="7502c7" class="tk">vuint32_t</a> <a id="7502c17" class="tk">EOC_CH80</a><a id="7502c25" class="tk">:</a>1;            <span class="ct">/* Channel 80 conversion over */</span></td></tr>
<tr name="7503" id="7503">
<td>7503</td><td>      <a id="7503c7" class="tk">vuint32_t</a> <a id="7503c17" class="tk">EOC_CH79</a><a id="7503c25" class="tk">:</a>1;            <span class="ct">/* Channel 79 conversion over */</span></td></tr>
<tr name="7504" id="7504">
<td>7504</td><td>      <a id="7504c7" class="tk">vuint32_t</a> <a id="7504c17" class="tk">EOC_CH78</a><a id="7504c25" class="tk">:</a>1;            <span class="ct">/* Channel 78 conversion over */</span></td></tr>
<tr name="7505" id="7505">
<td>7505</td><td>      <a id="7505c7" class="tk">vuint32_t</a> <a id="7505c17" class="tk">EOC_CH77</a><a id="7505c25" class="tk">:</a>1;            <span class="ct">/* Channel 77 conversion over */</span></td></tr>
<tr name="7506" id="7506">
<td>7506</td><td>      <a id="7506c7" class="tk">vuint32_t</a> <a id="7506c17" class="tk">EOC_CH76</a><a id="7506c25" class="tk">:</a>1;            <span class="ct">/* Channel 76 conversion over */</span></td></tr>
<tr name="7507" id="7507">
<td>7507</td><td>      <a id="7507c7" class="tk">vuint32_t</a> <a id="7507c17" class="tk">EOC_CH75</a><a id="7507c25" class="tk">:</a>1;            <span class="ct">/* Channel 75 conversion over */</span></td></tr>
<tr name="7508" id="7508">
<td>7508</td><td>      <a id="7508c7" class="tk">vuint32_t</a> <a id="7508c17" class="tk">EOC_CH74</a><a id="7508c25" class="tk">:</a>1;            <span class="ct">/* Channel 74 conversion over */</span></td></tr>
<tr name="7509" id="7509">
<td>7509</td><td>      <a id="7509c7" class="tk">vuint32_t</a> <a id="7509c17" class="tk">EOC_CH73</a><a id="7509c25" class="tk">:</a>1;            <span class="ct">/* Channel 73 conversion over */</span></td></tr>
<tr name="7510" id="7510">
<td>7510</td><td>      <a id="7510c7" class="tk">vuint32_t</a> <a id="7510c17" class="tk">EOC_CH72</a><a id="7510c25" class="tk">:</a>1;            <span class="ct">/* Channel 72 conversion over */</span></td></tr>
<tr name="7511" id="7511">
<td>7511</td><td>      <a id="7511c7" class="tk">vuint32_t</a> <a id="7511c17" class="tk">EOC_CH71</a><a id="7511c25" class="tk">:</a>1;            <span class="ct">/* Channel 71 conversion over */</span></td></tr>
<tr name="7512" id="7512">
<td>7512</td><td>      <a id="7512c7" class="tk">vuint32_t</a> <a id="7512c17" class="tk">EOC_CH70</a><a id="7512c25" class="tk">:</a>1;            <span class="ct">/* Channel 70 conversion over */</span></td></tr>
<tr name="7513" id="7513">
<td>7513</td><td>      <a id="7513c7" class="tk">vuint32_t</a> <a id="7513c17" class="tk">EOC_CH69</a><a id="7513c25" class="tk">:</a>1;            <span class="ct">/* Channel 69 conversion over */</span></td></tr>
<tr name="7514" id="7514">
<td>7514</td><td>      <a id="7514c7" class="tk">vuint32_t</a> <a id="7514c17" class="tk">EOC_CH68</a><a id="7514c25" class="tk">:</a>1;            <span class="ct">/* Channel 68 conversion over */</span></td></tr>
<tr name="7515" id="7515">
<td>7515</td><td>      <a id="7515c7" class="tk">vuint32_t</a> <a id="7515c17" class="tk">EOC_CH67</a><a id="7515c25" class="tk">:</a>1;            <span class="ct">/* Channel 67 conversion over */</span></td></tr>
<tr name="7516" id="7516">
<td>7516</td><td>      <a id="7516c7" class="tk">vuint32_t</a> <a id="7516c17" class="tk">EOC_CH66</a><a id="7516c25" class="tk">:</a>1;            <span class="ct">/* Channel 66 conversion over */</span></td></tr>
<tr name="7517" id="7517">
<td>7517</td><td>      <a id="7517c7" class="tk">vuint32_t</a> <a id="7517c17" class="tk">EOC_CH65</a><a id="7517c25" class="tk">:</a>1;            <span class="ct">/* Channel 65 conversion over */</span></td></tr>
<tr name="7518" id="7518">
<td>7518</td><td>      <a id="7518c7" class="tk">vuint32_t</a> <a id="7518c17" class="tk">EOC_CH64</a><a id="7518c25" class="tk">:</a>1;            <span class="ct">/* Channel 64 conversion over */</span></td></tr>
<tr name="7519" id="7519">
<td>7519</td><td>    <span class="br">}</span> <a id="7519c7" class="tk">B</a>;</td></tr>
<tr name="7520" id="7520">
<td>7520</td><td>  <span class="br">}</span> <a id="7520c5" class="tk">ADC_CEOCFR2_32B_tag</a>;</td></tr>
<tr name="7521" id="7521">
<td>7521</td><td></td></tr>
<tr name="7522" id="7522">
<td>7522</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* interrupt mask register */</span></td></tr>
<tr name="7523" id="7523">
<td>7523</td><td>    <a id="7523c5" class="tk">vuint32_t</a> <a id="7523c15" class="tk">R</a>;</td></tr>
<tr name="7524" id="7524">
<td>7524</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="7525" id="7525">
<td>7525</td><td>     <a id="7525c6" class="tk">vuint32_t</a><a id="7525c15" class="tk">:</a></td></tr>
<tr name="7526" id="7526">
<td>7526</td><td>      25;</td></tr>
<tr name="7527" id="7527">
<td>7527</td><td>      <a id="7527c7" class="tk">vuint32_t</a> <a id="7527c17" class="tk">MSKOFFCANCOVR</a><a id="7527c30" class="tk">:</a>1;       <span class="ct">/* mask bit for Calibration over */</span></td></tr>
<tr name="7528" id="7528">
<td>7528</td><td>      <a id="7528c7" class="tk">vuint32_t</a> <a id="7528c17" class="tk">MSKEOFFSET</a><a id="7528c27" class="tk">:</a>1;          <span class="ct">/* mask bit for Error in offset refresh */</span></td></tr>
<tr name="7529" id="7529">
<td>7529</td><td>      <a id="7529c7" class="tk">vuint32_t</a> <a id="7529c17" class="tk">MSKEOCTU</a><a id="7529c25" class="tk">:</a>1;            <span class="ct">/* mask bit for EOCTU */</span></td></tr>
<tr name="7530" id="7530">
<td>7530</td><td>      <a id="7530c7" class="tk">vuint32_t</a> <a id="7530c17" class="tk">MSKJEOC</a><a id="7530c24" class="tk">:</a>1;             <span class="ct">/* mask bit for JEOC */</span></td></tr>
<tr name="7531" id="7531">
<td>7531</td><td>      <a id="7531c7" class="tk">vuint32_t</a> <a id="7531c17" class="tk">MSKJECH</a><a id="7531c24" class="tk">:</a>1;             <span class="ct">/* mask bit for JECH */</span></td></tr>
<tr name="7532" id="7532">
<td>7532</td><td>      <a id="7532c7" class="tk">vuint32_t</a> <a id="7532c17" class="tk">MSKEOC</a><a id="7532c23" class="tk">:</a>1;              <span class="ct">/* mask bit for EOC */</span></td></tr>
<tr name="7533" id="7533">
<td>7533</td><td>      <a id="7533c7" class="tk">vuint32_t</a> <a id="7533c17" class="tk">MSKECH</a><a id="7533c23" class="tk">:</a>1;              <span class="ct">/* mask bit for ECH */</span></td></tr>
<tr name="7534" id="7534">
<td>7534</td><td>    <span class="br">}</span> <a id="7534c7" class="tk">B</a>;</td></tr>
<tr name="7535" id="7535">
<td>7535</td><td>  <span class="br">}</span> <a id="7535c5" class="tk">ADC_IMR_32B_tag</a>;</td></tr>
<tr name="7536" id="7536">
<td>7536</td><td></td></tr>
<tr name="7537" id="7537">
<td>7537</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CHANNEL INTERRUPT MASK REGISTER 0 */</span></td></tr>
<tr name="7538" id="7538">
<td>7538</td><td>    <a id="7538c5" class="tk">vuint32_t</a> <a id="7538c15" class="tk">R</a>;</td></tr>
<tr name="7539" id="7539">
<td>7539</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="7540" id="7540">
<td>7540</td><td>      <a id="7540c7" class="tk">vuint32_t</a> <a id="7540c17" class="tk">CIM31</a><a id="7540c22" class="tk">:</a>1;               <span class="ct">/* Channel 31 mask register */</span></td></tr>
<tr name="7541" id="7541">
<td>7541</td><td>      <a id="7541c7" class="tk">vuint32_t</a> <a id="7541c17" class="tk">CIM30</a><a id="7541c22" class="tk">:</a>1;               <span class="ct">/* Channel 30 mask register */</span></td></tr>
<tr name="7542" id="7542">
<td>7542</td><td>      <a id="7542c7" class="tk">vuint32_t</a> <a id="7542c17" class="tk">CIM29</a><a id="7542c22" class="tk">:</a>1;               <span class="ct">/* Channel 29 mask register */</span></td></tr>
<tr name="7543" id="7543">
<td>7543</td><td>      <a id="7543c7" class="tk">vuint32_t</a> <a id="7543c17" class="tk">CIM28</a><a id="7543c22" class="tk">:</a>1;               <span class="ct">/* Channel 28 mask register */</span></td></tr>
<tr name="7544" id="7544">
<td>7544</td><td>      <a id="7544c7" class="tk">vuint32_t</a> <a id="7544c17" class="tk">CIM27</a><a id="7544c22" class="tk">:</a>1;               <span class="ct">/* Channel 27 mask register */</span></td></tr>
<tr name="7545" id="7545">
<td>7545</td><td>      <a id="7545c7" class="tk">vuint32_t</a> <a id="7545c17" class="tk">CIM26</a><a id="7545c22" class="tk">:</a>1;               <span class="ct">/* Channel 26 mask register */</span></td></tr>
<tr name="7546" id="7546">
<td>7546</td><td>      <a id="7546c7" class="tk">vuint32_t</a> <a id="7546c17" class="tk">CIM25</a><a id="7546c22" class="tk">:</a>1;               <span class="ct">/* Channel 25 mask register */</span></td></tr>
<tr name="7547" id="7547">
<td>7547</td><td>      <a id="7547c7" class="tk">vuint32_t</a> <a id="7547c17" class="tk">CIM24</a><a id="7547c22" class="tk">:</a>1;               <span class="ct">/* Channel 24 mask register */</span></td></tr>
<tr name="7548" id="7548">
<td>7548</td><td>      <a id="7548c7" class="tk">vuint32_t</a> <a id="7548c17" class="tk">CIM23</a><a id="7548c22" class="tk">:</a>1;               <span class="ct">/* Channel 23 mask register */</span></td></tr>
<tr name="7549" id="7549">
<td>7549</td><td>      <a id="7549c7" class="tk">vuint32_t</a> <a id="7549c17" class="tk">CIM22</a><a id="7549c22" class="tk">:</a>1;               <span class="ct">/* Channel 22 mask register */</span></td></tr>
<tr name="7550" id="7550">
<td>7550</td><td>      <a id="7550c7" class="tk">vuint32_t</a> <a id="7550c17" class="tk">CIM21</a><a id="7550c22" class="tk">:</a>1;               <span class="ct">/* Channel 21 mask register */</span></td></tr>
<tr name="7551" id="7551">
<td>7551</td><td>      <a id="7551c7" class="tk">vuint32_t</a> <a id="7551c17" class="tk">CIM20</a><a id="7551c22" class="tk">:</a>1;               <span class="ct">/* Channel 20 mask register */</span></td></tr>
<tr name="7552" id="7552">
<td>7552</td><td>      <a id="7552c7" class="tk">vuint32_t</a> <a id="7552c17" class="tk">CIM19</a><a id="7552c22" class="tk">:</a>1;               <span class="ct">/* Channel 19 mask register */</span></td></tr>
<tr name="7553" id="7553">
<td>7553</td><td>      <a id="7553c7" class="tk">vuint32_t</a> <a id="7553c17" class="tk">CIM18</a><a id="7553c22" class="tk">:</a>1;               <span class="ct">/* Channel 18 mask register */</span></td></tr>
<tr name="7554" id="7554">
<td>7554</td><td>      <a id="7554c7" class="tk">vuint32_t</a> <a id="7554c17" class="tk">CIM17</a><a id="7554c22" class="tk">:</a>1;               <span class="ct">/* Channel 17 mask register */</span></td></tr>
<tr name="7555" id="7555">
<td>7555</td><td>      <a id="7555c7" class="tk">vuint32_t</a> <a id="7555c17" class="tk">CIM16</a><a id="7555c22" class="tk">:</a>1;               <span class="ct">/* Channel 16 mask register */</span></td></tr>
<tr name="7556" id="7556">
<td>7556</td><td>      <a id="7556c7" class="tk">vuint32_t</a> <a id="7556c17" class="tk">CIM15</a><a id="7556c22" class="tk">:</a>1;               <span class="ct">/* Channel 15 mask register */</span></td></tr>
<tr name="7557" id="7557">
<td>7557</td><td>      <a id="7557c7" class="tk">vuint32_t</a> <a id="7557c17" class="tk">CIM14</a><a id="7557c22" class="tk">:</a>1;               <span class="ct">/* Channel 14 mask register */</span></td></tr>
<tr name="7558" id="7558">
<td>7558</td><td>      <a id="7558c7" class="tk">vuint32_t</a> <a id="7558c17" class="tk">CIM13</a><a id="7558c22" class="tk">:</a>1;               <span class="ct">/* Channel 13 mask register */</span></td></tr>
<tr name="7559" id="7559">
<td>7559</td><td>      <a id="7559c7" class="tk">vuint32_t</a> <a id="7559c17" class="tk">CIM12</a><a id="7559c22" class="tk">:</a>1;               <span class="ct">/* Channel 12 mask register */</span></td></tr>
<tr name="7560" id="7560">
<td>7560</td><td>      <a id="7560c7" class="tk">vuint32_t</a> <a id="7560c17" class="tk">CIM11</a><a id="7560c22" class="tk">:</a>1;               <span class="ct">/* Channel 11 mask register */</span></td></tr>
<tr name="7561" id="7561">
<td>7561</td><td>      <a id="7561c7" class="tk">vuint32_t</a> <a id="7561c17" class="tk">CIM10</a><a id="7561c22" class="tk">:</a>1;               <span class="ct">/* Channel 10 mask register */</span></td></tr>
<tr name="7562" id="7562">
<td>7562</td><td>      <a id="7562c7" class="tk">vuint32_t</a> <a id="7562c17" class="tk">CIM9</a><a id="7562c21" class="tk">:</a>1;                <span class="ct">/* Channel 9  mask register */</span></td></tr>
<tr name="7563" id="7563">
<td>7563</td><td>      <a id="7563c7" class="tk">vuint32_t</a> <a id="7563c17" class="tk">CIM8</a><a id="7563c21" class="tk">:</a>1;                <span class="ct">/* Channel 8  mask register */</span></td></tr>
<tr name="7564" id="7564">
<td>7564</td><td>      <a id="7564c7" class="tk">vuint32_t</a> <a id="7564c17" class="tk">CIM7</a><a id="7564c21" class="tk">:</a>1;                <span class="ct">/* Channel 7  mask register */</span></td></tr>
<tr name="7565" id="7565">
<td>7565</td><td>      <a id="7565c7" class="tk">vuint32_t</a> <a id="7565c17" class="tk">CIM6</a><a id="7565c21" class="tk">:</a>1;                <span class="ct">/* Channel 6  mask register */</span></td></tr>
<tr name="7566" id="7566">
<td>7566</td><td>      <a id="7566c7" class="tk">vuint32_t</a> <a id="7566c17" class="tk">CIM5</a><a id="7566c21" class="tk">:</a>1;                <span class="ct">/* Channel 5  mask register */</span></td></tr>
<tr name="7567" id="7567">
<td>7567</td><td>      <a id="7567c7" class="tk">vuint32_t</a> <a id="7567c17" class="tk">CIM4</a><a id="7567c21" class="tk">:</a>1;                <span class="ct">/* Channel 4  mask register */</span></td></tr>
<tr name="7568" id="7568">
<td>7568</td><td>      <a id="7568c7" class="tk">vuint32_t</a> <a id="7568c17" class="tk">CIM3</a><a id="7568c21" class="tk">:</a>1;                <span class="ct">/* Channel 3  mask register */</span></td></tr>
<tr name="7569" id="7569">
<td>7569</td><td>      <a id="7569c7" class="tk">vuint32_t</a> <a id="7569c17" class="tk">CIM2</a><a id="7569c21" class="tk">:</a>1;                <span class="ct">/* Channel 2  mask register */</span></td></tr>
<tr name="7570" id="7570">
<td>7570</td><td>      <a id="7570c7" class="tk">vuint32_t</a> <a id="7570c17" class="tk">CIM1</a><a id="7570c21" class="tk">:</a>1;                <span class="ct">/* Channel 1  mask register */</span></td></tr>
<tr name="7571" id="7571">
<td>7571</td><td>      <a id="7571c7" class="tk">vuint32_t</a> <a id="7571c17" class="tk">CIM0</a><a id="7571c21" class="tk">:</a>1;                <span class="ct">/* Channel 0  mask register */</span></td></tr>
<tr name="7572" id="7572">
<td>7572</td><td>    <span class="br">}</span> <a id="7572c7" class="tk">B</a>;</td></tr>
<tr name="7573" id="7573">
<td>7573</td><td>  <span class="br">}</span> <a id="7573c5" class="tk">ADC_CIMR0_32B_tag</a>;</td></tr>
<tr name="7574" id="7574">
<td>7574</td><td></td></tr>
<tr name="7575" id="7575">
<td>7575</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CHANNEL INTERRUPT MASK REGISTER 1 */</span></td></tr>
<tr name="7576" id="7576">
<td>7576</td><td>    <a id="7576c5" class="tk">vuint32_t</a> <a id="7576c15" class="tk">R</a>;</td></tr>
<tr name="7577" id="7577">
<td>7577</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="7578" id="7578">
<td>7578</td><td>      <a id="7578c7" class="tk">vuint32_t</a> <a id="7578c17" class="tk">CIM63</a><a id="7578c22" class="tk">:</a>1;               <span class="ct">/* Channel 63 mask register */</span></td></tr>
<tr name="7579" id="7579">
<td>7579</td><td>      <a id="7579c7" class="tk">vuint32_t</a> <a id="7579c17" class="tk">CIM62</a><a id="7579c22" class="tk">:</a>1;               <span class="ct">/* Channel 62 mask register */</span></td></tr>
<tr name="7580" id="7580">
<td>7580</td><td>      <a id="7580c7" class="tk">vuint32_t</a> <a id="7580c17" class="tk">CIM61</a><a id="7580c22" class="tk">:</a>1;               <span class="ct">/* Channel 61 mask register */</span></td></tr>
<tr name="7581" id="7581">
<td>7581</td><td>      <a id="7581c7" class="tk">vuint32_t</a> <a id="7581c17" class="tk">CIM60</a><a id="7581c22" class="tk">:</a>1;               <span class="ct">/* Channel 60 mask register */</span></td></tr>
<tr name="7582" id="7582">
<td>7582</td><td>      <a id="7582c7" class="tk">vuint32_t</a> <a id="7582c17" class="tk">CIM59</a><a id="7582c22" class="tk">:</a>1;               <span class="ct">/* Channel 59 mask register */</span></td></tr>
<tr name="7583" id="7583">
<td>7583</td><td>      <a id="7583c7" class="tk">vuint32_t</a> <a id="7583c17" class="tk">CIM58</a><a id="7583c22" class="tk">:</a>1;               <span class="ct">/* Channel 58 mask register */</span></td></tr>
<tr name="7584" id="7584">
<td>7584</td><td>      <a id="7584c7" class="tk">vuint32_t</a> <a id="7584c17" class="tk">CIM57</a><a id="7584c22" class="tk">:</a>1;               <span class="ct">/* Channel 57 mask register */</span></td></tr>
<tr name="7585" id="7585">
<td>7585</td><td>      <a id="7585c7" class="tk">vuint32_t</a> <a id="7585c17" class="tk">CIM56</a><a id="7585c22" class="tk">:</a>1;               <span class="ct">/* Channel 56 mask register */</span></td></tr>
<tr name="7586" id="7586">
<td>7586</td><td>      <a id="7586c7" class="tk">vuint32_t</a> <a id="7586c17" class="tk">CIM55</a><a id="7586c22" class="tk">:</a>1;               <span class="ct">/* Channel 55 mask register */</span></td></tr>
<tr name="7587" id="7587">
<td>7587</td><td>      <a id="7587c7" class="tk">vuint32_t</a> <a id="7587c17" class="tk">CIM54</a><a id="7587c22" class="tk">:</a>1;               <span class="ct">/* Channel 54 mask register */</span></td></tr>
<tr name="7588" id="7588">
<td>7588</td><td>      <a id="7588c7" class="tk">vuint32_t</a> <a id="7588c17" class="tk">CIM53</a><a id="7588c22" class="tk">:</a>1;               <span class="ct">/* Channel 53 mask register */</span></td></tr>
<tr name="7589" id="7589">
<td>7589</td><td>      <a id="7589c7" class="tk">vuint32_t</a> <a id="7589c17" class="tk">CIM52</a><a id="7589c22" class="tk">:</a>1;               <span class="ct">/* Channel 52 mask register */</span></td></tr>
<tr name="7590" id="7590">
<td>7590</td><td>      <a id="7590c7" class="tk">vuint32_t</a> <a id="7590c17" class="tk">CIM51</a><a id="7590c22" class="tk">:</a>1;               <span class="ct">/* Channel 51 mask register */</span></td></tr>
<tr name="7591" id="7591">
<td>7591</td><td>      <a id="7591c7" class="tk">vuint32_t</a> <a id="7591c17" class="tk">CIM50</a><a id="7591c22" class="tk">:</a>1;               <span class="ct">/* Channel 50 mask register */</span></td></tr>
<tr name="7592" id="7592">
<td>7592</td><td>      <a id="7592c7" class="tk">vuint32_t</a> <a id="7592c17" class="tk">CIM49</a><a id="7592c22" class="tk">:</a>1;               <span class="ct">/* Channel 49 mask register */</span></td></tr>
<tr name="7593" id="7593">
<td>7593</td><td>      <a id="7593c7" class="tk">vuint32_t</a> <a id="7593c17" class="tk">CIM48</a><a id="7593c22" class="tk">:</a>1;               <span class="ct">/* Channel 48 mask register */</span></td></tr>
<tr name="7594" id="7594">
<td>7594</td><td>      <a id="7594c7" class="tk">vuint32_t</a> <a id="7594c17" class="tk">CIM47</a><a id="7594c22" class="tk">:</a>1;               <span class="ct">/* Channel 47 mask register */</span></td></tr>
<tr name="7595" id="7595">
<td>7595</td><td>      <a id="7595c7" class="tk">vuint32_t</a> <a id="7595c17" class="tk">CIM46</a><a id="7595c22" class="tk">:</a>1;               <span class="ct">/* Channel 46 mask register */</span></td></tr>
<tr name="7596" id="7596">
<td>7596</td><td>      <a id="7596c7" class="tk">vuint32_t</a> <a id="7596c17" class="tk">CIM45</a><a id="7596c22" class="tk">:</a>1;               <span class="ct">/* Channel 45 mask register */</span></td></tr>
<tr name="7597" id="7597">
<td>7597</td><td>      <a id="7597c7" class="tk">vuint32_t</a> <a id="7597c17" class="tk">CIM44</a><a id="7597c22" class="tk">:</a>1;               <span class="ct">/* Channel 44 mask register */</span></td></tr>
<tr name="7598" id="7598">
<td>7598</td><td>      <a id="7598c7" class="tk">vuint32_t</a> <a id="7598c17" class="tk">CIM43</a><a id="7598c22" class="tk">:</a>1;               <span class="ct">/* Channel 43 mask register */</span></td></tr>
<tr name="7599" id="7599">
<td>7599</td><td>      <a id="7599c7" class="tk">vuint32_t</a> <a id="7599c17" class="tk">CIM42</a><a id="7599c22" class="tk">:</a>1;               <span class="ct">/* Channel 42 mask register */</span></td></tr>
<tr name="7600" id="7600">
<td>7600</td><td>      <a id="7600c7" class="tk">vuint32_t</a> <a id="7600c17" class="tk">CIM41</a><a id="7600c22" class="tk">:</a>1;               <span class="ct">/* Channel 41 mask register */</span></td></tr>
<tr name="7601" id="7601">
<td>7601</td><td>      <a id="7601c7" class="tk">vuint32_t</a> <a id="7601c17" class="tk">CIM40</a><a id="7601c22" class="tk">:</a>1;               <span class="ct">/* Channel 40 mask register */</span></td></tr>
<tr name="7602" id="7602">
<td>7602</td><td>      <a id="7602c7" class="tk">vuint32_t</a> <a id="7602c17" class="tk">CIM39</a><a id="7602c22" class="tk">:</a>1;               <span class="ct">/* Channel 39 mask register */</span></td></tr>
<tr name="7603" id="7603">
<td>7603</td><td>      <a id="7603c7" class="tk">vuint32_t</a> <a id="7603c17" class="tk">CIM38</a><a id="7603c22" class="tk">:</a>1;               <span class="ct">/* Channel 38 mask register */</span></td></tr>
<tr name="7604" id="7604">
<td>7604</td><td>      <a id="7604c7" class="tk">vuint32_t</a> <a id="7604c17" class="tk">CIM37</a><a id="7604c22" class="tk">:</a>1;               <span class="ct">/* Channel 37 mask register */</span></td></tr>
<tr name="7605" id="7605">
<td>7605</td><td>      <a id="7605c7" class="tk">vuint32_t</a> <a id="7605c17" class="tk">CIM36</a><a id="7605c22" class="tk">:</a>1;               <span class="ct">/* Channel 36 mask register */</span></td></tr>
<tr name="7606" id="7606">
<td>7606</td><td>      <a id="7606c7" class="tk">vuint32_t</a> <a id="7606c17" class="tk">CIM35</a><a id="7606c22" class="tk">:</a>1;               <span class="ct">/* Channel 35 mask register */</span></td></tr>
<tr name="7607" id="7607">
<td>7607</td><td>      <a id="7607c7" class="tk">vuint32_t</a> <a id="7607c17" class="tk">CIM34</a><a id="7607c22" class="tk">:</a>1;               <span class="ct">/* Channel 34 mask register */</span></td></tr>
<tr name="7608" id="7608">
<td>7608</td><td>      <a id="7608c7" class="tk">vuint32_t</a> <a id="7608c17" class="tk">CIM33</a><a id="7608c22" class="tk">:</a>1;               <span class="ct">/* Channel 33 mask register */</span></td></tr>
<tr name="7609" id="7609">
<td>7609</td><td>      <a id="7609c7" class="tk">vuint32_t</a> <a id="7609c17" class="tk">CIM32</a><a id="7609c22" class="tk">:</a>1;               <span class="ct">/* Channel 32 mask register */</span></td></tr>
<tr name="7610" id="7610">
<td>7610</td><td>    <span class="br">}</span> <a id="7610c7" class="tk">B</a>;</td></tr>
<tr name="7611" id="7611">
<td>7611</td><td>  <span class="br">}</span> <a id="7611c5" class="tk">ADC_CIMR1_32B_tag</a>;</td></tr>
<tr name="7612" id="7612">
<td>7612</td><td></td></tr>
<tr name="7613" id="7613">
<td>7613</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CHANNEL INTERRUPT MASK REGISTER 2 */</span></td></tr>
<tr name="7614" id="7614">
<td>7614</td><td>    <a id="7614c5" class="tk">vuint32_t</a> <a id="7614c15" class="tk">R</a>;</td></tr>
<tr name="7615" id="7615">
<td>7615</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="7616" id="7616">
<td>7616</td><td>      <a id="7616c7" class="tk">vuint32_t</a> <a id="7616c17" class="tk">CIM95</a><a id="7616c22" class="tk">:</a>1;               <span class="ct">/* Channel 95 mask register */</span></td></tr>
<tr name="7617" id="7617">
<td>7617</td><td>      <a id="7617c7" class="tk">vuint32_t</a> <a id="7617c17" class="tk">CIM94</a><a id="7617c22" class="tk">:</a>1;               <span class="ct">/* Channel 94 mask register */</span></td></tr>
<tr name="7618" id="7618">
<td>7618</td><td>      <a id="7618c7" class="tk">vuint32_t</a> <a id="7618c17" class="tk">CIM93</a><a id="7618c22" class="tk">:</a>1;               <span class="ct">/* Channel 93 mask register */</span></td></tr>
<tr name="7619" id="7619">
<td>7619</td><td>      <a id="7619c7" class="tk">vuint32_t</a> <a id="7619c17" class="tk">CIM92</a><a id="7619c22" class="tk">:</a>1;               <span class="ct">/* Channel 92 mask register */</span></td></tr>
<tr name="7620" id="7620">
<td>7620</td><td>      <a id="7620c7" class="tk">vuint32_t</a> <a id="7620c17" class="tk">CIM91</a><a id="7620c22" class="tk">:</a>1;               <span class="ct">/* Channel 91 mask register */</span></td></tr>
<tr name="7621" id="7621">
<td>7621</td><td>      <a id="7621c7" class="tk">vuint32_t</a> <a id="7621c17" class="tk">CIM90</a><a id="7621c22" class="tk">:</a>1;               <span class="ct">/* Channel 90 mask register */</span></td></tr>
<tr name="7622" id="7622">
<td>7622</td><td>      <a id="7622c7" class="tk">vuint32_t</a> <a id="7622c17" class="tk">CIM89</a><a id="7622c22" class="tk">:</a>1;               <span class="ct">/* Channel 89 mask register */</span></td></tr>
<tr name="7623" id="7623">
<td>7623</td><td>      <a id="7623c7" class="tk">vuint32_t</a> <a id="7623c17" class="tk">CIM88</a><a id="7623c22" class="tk">:</a>1;               <span class="ct">/* Channel 88 mask register */</span></td></tr>
<tr name="7624" id="7624">
<td>7624</td><td>      <a id="7624c7" class="tk">vuint32_t</a> <a id="7624c17" class="tk">CIM87</a><a id="7624c22" class="tk">:</a>1;               <span class="ct">/* Channel 87 mask register */</span></td></tr>
<tr name="7625" id="7625">
<td>7625</td><td>      <a id="7625c7" class="tk">vuint32_t</a> <a id="7625c17" class="tk">CIM86</a><a id="7625c22" class="tk">:</a>1;               <span class="ct">/* Channel 86 mask register */</span></td></tr>
<tr name="7626" id="7626">
<td>7626</td><td>      <a id="7626c7" class="tk">vuint32_t</a> <a id="7626c17" class="tk">CIM85</a><a id="7626c22" class="tk">:</a>1;               <span class="ct">/* Channel 85 mask register */</span></td></tr>
<tr name="7627" id="7627">
<td>7627</td><td>      <a id="7627c7" class="tk">vuint32_t</a> <a id="7627c17" class="tk">CIM84</a><a id="7627c22" class="tk">:</a>1;               <span class="ct">/* Channel 84 mask register */</span></td></tr>
<tr name="7628" id="7628">
<td>7628</td><td>      <a id="7628c7" class="tk">vuint32_t</a> <a id="7628c17" class="tk">CIM83</a><a id="7628c22" class="tk">:</a>1;               <span class="ct">/* Channel 83 mask register */</span></td></tr>
<tr name="7629" id="7629">
<td>7629</td><td>      <a id="7629c7" class="tk">vuint32_t</a> <a id="7629c17" class="tk">CIM82</a><a id="7629c22" class="tk">:</a>1;               <span class="ct">/* Channel 82 mask register */</span></td></tr>
<tr name="7630" id="7630">
<td>7630</td><td>      <a id="7630c7" class="tk">vuint32_t</a> <a id="7630c17" class="tk">CIM81</a><a id="7630c22" class="tk">:</a>1;               <span class="ct">/* Channel 81 mask register */</span></td></tr>
<tr name="7631" id="7631">
<td>7631</td><td>      <a id="7631c7" class="tk">vuint32_t</a> <a id="7631c17" class="tk">CIM80</a><a id="7631c22" class="tk">:</a>1;               <span class="ct">/* Channel 80 mask register */</span></td></tr>
<tr name="7632" id="7632">
<td>7632</td><td>      <a id="7632c7" class="tk">vuint32_t</a> <a id="7632c17" class="tk">CIM79</a><a id="7632c22" class="tk">:</a>1;               <span class="ct">/* Channel 79 mask register */</span></td></tr>
<tr name="7633" id="7633">
<td>7633</td><td>      <a id="7633c7" class="tk">vuint32_t</a> <a id="7633c17" class="tk">CIM78</a><a id="7633c22" class="tk">:</a>1;               <span class="ct">/* Channel 78 mask register */</span></td></tr>
<tr name="7634" id="7634">
<td>7634</td><td>      <a id="7634c7" class="tk">vuint32_t</a> <a id="7634c17" class="tk">CIM77</a><a id="7634c22" class="tk">:</a>1;               <span class="ct">/* Channel 77 mask register */</span></td></tr>
<tr name="7635" id="7635">
<td>7635</td><td>      <a id="7635c7" class="tk">vuint32_t</a> <a id="7635c17" class="tk">CIM76</a><a id="7635c22" class="tk">:</a>1;               <span class="ct">/* Channel 76 mask register */</span></td></tr>
<tr name="7636" id="7636">
<td>7636</td><td>      <a id="7636c7" class="tk">vuint32_t</a> <a id="7636c17" class="tk">CIM75</a><a id="7636c22" class="tk">:</a>1;               <span class="ct">/* Channel 75 mask register */</span></td></tr>
<tr name="7637" id="7637">
<td>7637</td><td>      <a id="7637c7" class="tk">vuint32_t</a> <a id="7637c17" class="tk">CIM74</a><a id="7637c22" class="tk">:</a>1;               <span class="ct">/* Channel 74 mask register */</span></td></tr>
<tr name="7638" id="7638">
<td>7638</td><td>      <a id="7638c7" class="tk">vuint32_t</a> <a id="7638c17" class="tk">CIM73</a><a id="7638c22" class="tk">:</a>1;               <span class="ct">/* Channel 73 mask register */</span></td></tr>
<tr name="7639" id="7639">
<td>7639</td><td>      <a id="7639c7" class="tk">vuint32_t</a> <a id="7639c17" class="tk">CIM72</a><a id="7639c22" class="tk">:</a>1;               <span class="ct">/* Channel 72 mask register */</span></td></tr>
<tr name="7640" id="7640">
<td>7640</td><td>      <a id="7640c7" class="tk">vuint32_t</a> <a id="7640c17" class="tk">CIM71</a><a id="7640c22" class="tk">:</a>1;               <span class="ct">/* Channel 71 mask register */</span></td></tr>
<tr name="7641" id="7641">
<td>7641</td><td>      <a id="7641c7" class="tk">vuint32_t</a> <a id="7641c17" class="tk">CIM70</a><a id="7641c22" class="tk">:</a>1;               <span class="ct">/* Channel 70 mask register */</span></td></tr>
<tr name="7642" id="7642">
<td>7642</td><td>      <a id="7642c7" class="tk">vuint32_t</a> <a id="7642c17" class="tk">CIM69</a><a id="7642c22" class="tk">:</a>1;               <span class="ct">/* Channel 69 mask register */</span></td></tr>
<tr name="7643" id="7643">
<td>7643</td><td>      <a id="7643c7" class="tk">vuint32_t</a> <a id="7643c17" class="tk">CIM68</a><a id="7643c22" class="tk">:</a>1;               <span class="ct">/* Channel 68 mask register */</span></td></tr>
<tr name="7644" id="7644">
<td>7644</td><td>      <a id="7644c7" class="tk">vuint32_t</a> <a id="7644c17" class="tk">CIM67</a><a id="7644c22" class="tk">:</a>1;               <span class="ct">/* Channel 67 mask register */</span></td></tr>
<tr name="7645" id="7645">
<td>7645</td><td>      <a id="7645c7" class="tk">vuint32_t</a> <a id="7645c17" class="tk">CIM66</a><a id="7645c22" class="tk">:</a>1;               <span class="ct">/* Channel 66 mask register */</span></td></tr>
<tr name="7646" id="7646">
<td>7646</td><td>      <a id="7646c7" class="tk">vuint32_t</a> <a id="7646c17" class="tk">CIM65</a><a id="7646c22" class="tk">:</a>1;               <span class="ct">/* Channel 65 mask register */</span></td></tr>
<tr name="7647" id="7647">
<td>7647</td><td>      <a id="7647c7" class="tk">vuint32_t</a> <a id="7647c17" class="tk">CIM64</a><a id="7647c22" class="tk">:</a>1;               <span class="ct">/* Channel 64 mask register */</span></td></tr>
<tr name="7648" id="7648">
<td>7648</td><td>    <span class="br">}</span> <a id="7648c7" class="tk">B</a>;</td></tr>
<tr name="7649" id="7649">
<td>7649</td><td>  <span class="br">}</span> <a id="7649c5" class="tk">ADC_CIMR2_32B_tag</a>;</td></tr>
<tr name="7650" id="7650">
<td>7650</td><td></td></tr>
<tr name="7651" id="7651">
<td>7651</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Watchdog Threshold interrupt status register */</span></td></tr>
<tr name="7652" id="7652">
<td>7652</td><td>    <a id="7652c5" class="tk">vuint32_t</a> <a id="7652c15" class="tk">R</a>;</td></tr>
<tr name="7653" id="7653">
<td>7653</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="7654" id="7654">
<td>7654</td><td>     <a id="7654c6" class="tk">vuint32_t</a><a id="7654c15" class="tk">:</a></td></tr>
<tr name="7655" id="7655">
<td>7655</td><td>      24;</td></tr>
<tr name="7656" id="7656">
<td>7656</td><td>      <a id="7656c7" class="tk">vuint32_t</a> <a id="7656c17" class="tk">WDG3H</a><a id="7656c22" class="tk">:</a>1;               <span class="ct">/* Interrupt generated on the value being higher than the HTHV 3 */</span></td></tr>
<tr name="7657" id="7657">
<td>7657</td><td>      <a id="7657c7" class="tk">vuint32_t</a> <a id="7657c17" class="tk">WDG2H</a><a id="7657c22" class="tk">:</a>1;               <span class="ct">/* Interrupt generated on the value being higher than the HTHV 2 */</span></td></tr>
<tr name="7658" id="7658">
<td>7658</td><td>      <a id="7658c7" class="tk">vuint32_t</a> <a id="7658c17" class="tk">WDG1H</a><a id="7658c22" class="tk">:</a>1;               <span class="ct">/* Interrupt generated on the value being higher than the HTHV 1 */</span></td></tr>
<tr name="7659" id="7659">
<td>7659</td><td>      <a id="7659c7" class="tk">vuint32_t</a> <a id="7659c17" class="tk">WDG0H</a><a id="7659c22" class="tk">:</a>1;               <span class="ct">/* Interrupt generated on the value being higher than the HTHV 0 */</span></td></tr>
<tr name="7660" id="7660">
<td>7660</td><td>      <a id="7660c7" class="tk">vuint32_t</a> <a id="7660c17" class="tk">WDG3L</a><a id="7660c22" class="tk">:</a>1;               <span class="ct">/* Interrupt generated on the value being lower than the LTHV 3 */</span></td></tr>
<tr name="7661" id="7661">
<td>7661</td><td>      <a id="7661c7" class="tk">vuint32_t</a> <a id="7661c17" class="tk">WDG2L</a><a id="7661c22" class="tk">:</a>1;               <span class="ct">/* Interrupt generated on the value being lower than the LTHV 2 */</span></td></tr>
<tr name="7662" id="7662">
<td>7662</td><td>      <a id="7662c7" class="tk">vuint32_t</a> <a id="7662c17" class="tk">WDG1L</a><a id="7662c22" class="tk">:</a>1;               <span class="ct">/* Interrupt generated on the value being lower than the LTHV 1 */</span></td></tr>
<tr name="7663" id="7663">
<td>7663</td><td>      <a id="7663c7" class="tk">vuint32_t</a> <a id="7663c17" class="tk">WDG0L</a><a id="7663c22" class="tk">:</a>1;               <span class="ct">/* Interrupt generated on the value being lower than the LTHV 0 */</span></td></tr>
<tr name="7664" id="7664">
<td>7664</td><td>    <span class="br">}</span> <a id="7664c7" class="tk">B</a>;</td></tr>
<tr name="7665" id="7665">
<td>7665</td><td>  <span class="br">}</span> <a id="7665c5" class="tk">ADC_WTISR_32B_tag</a>;</td></tr>
<tr name="7666" id="7666">
<td>7666</td><td></td></tr>
<tr name="7667" id="7667">
<td>7667</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Watchdog interrupt MASK register */</span></td></tr>
<tr name="7668" id="7668">
<td>7668</td><td>    <a id="7668c5" class="tk">vuint32_t</a> <a id="7668c15" class="tk">R</a>;</td></tr>
<tr name="7669" id="7669">
<td>7669</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="7670" id="7670">
<td>7670</td><td>     <a id="7670c6" class="tk">vuint32_t</a><a id="7670c15" class="tk">:</a></td></tr>
<tr name="7671" id="7671">
<td>7671</td><td>      24;</td></tr>
<tr name="7672" id="7672">
<td>7672</td><td>      <a id="7672c7" class="tk">vuint32_t</a> <a id="7672c17" class="tk">MSKWDG3H</a><a id="7672c25" class="tk">:</a>1;            <span class="ct">/* Mask enable for Interrupt generated on the value being higher than the HTHV 3 */</span></td></tr>
<tr name="7673" id="7673">
<td>7673</td><td>      <a id="7673c7" class="tk">vuint32_t</a> <a id="7673c17" class="tk">MSKWDG2H</a><a id="7673c25" class="tk">:</a>1;            <span class="ct">/* Mask enable for  Interrupt generated on the value being higher than the HTHV 2 */</span></td></tr>
<tr name="7674" id="7674">
<td>7674</td><td>      <a id="7674c7" class="tk">vuint32_t</a> <a id="7674c17" class="tk">MSKWDG1H</a><a id="7674c25" class="tk">:</a>1;            <span class="ct">/* Mask enable for Interrupt generated on the value being higher than the HTHV 1 */</span></td></tr>
<tr name="7675" id="7675">
<td>7675</td><td>      <a id="7675c7" class="tk">vuint32_t</a> <a id="7675c17" class="tk">MSKWDG0H</a><a id="7675c25" class="tk">:</a>1;            <span class="ct">/* Mask enable for Interrupt generated on the value being higher than the HTHV 0 */</span></td></tr>
<tr name="7676" id="7676">
<td>7676</td><td>      <a id="7676c7" class="tk">vuint32_t</a> <a id="7676c17" class="tk">MSKWDG3L</a><a id="7676c25" class="tk">:</a>1;            <span class="ct">/* Mask enable for Interrupt generated on the value being lower than the LTHV 3 */</span></td></tr>
<tr name="7677" id="7677">
<td>7677</td><td>      <a id="7677c7" class="tk">vuint32_t</a> <a id="7677c17" class="tk">MSKWDG2L</a><a id="7677c25" class="tk">:</a>1;            <span class="ct">/* Mask enable for Interrupt generated on the value being lower than the LTHV 2 */</span></td></tr>
<tr name="7678" id="7678">
<td>7678</td><td>      <a id="7678c7" class="tk">vuint32_t</a> <a id="7678c17" class="tk">MSKWDG1L</a><a id="7678c25" class="tk">:</a>1;            <span class="ct">/* MAsk enable for Interrupt generated on the value being lower than the LTHV 1 */</span></td></tr>
<tr name="7679" id="7679">
<td>7679</td><td>      <a id="7679c7" class="tk">vuint32_t</a> <a id="7679c17" class="tk">MSKWDG0L</a><a id="7679c25" class="tk">:</a>1;            <span class="ct">/* Mask enable for Interrupt generated on the value being lower than the LTHV 0 */</span></td></tr>
<tr name="7680" id="7680">
<td>7680</td><td>    <span class="br">}</span> <a id="7680c7" class="tk">B</a>;</td></tr>
<tr name="7681" id="7681">
<td>7681</td><td>  <span class="br">}</span> <a id="7681c5" class="tk">ADC_WTIMR_32B_tag</a>;</td></tr>
<tr name="7682" id="7682">
<td>7682</td><td></td></tr>
<tr name="7683" id="7683">
<td>7683</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* DMAE register */</span></td></tr>
<tr name="7684" id="7684">
<td>7684</td><td>    <a id="7684c5" class="tk">vuint32_t</a> <a id="7684c15" class="tk">R</a>;</td></tr>
<tr name="7685" id="7685">
<td>7685</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="7686" id="7686">
<td>7686</td><td>     <a id="7686c6" class="tk">vuint32_t</a><a id="7686c15" class="tk">:</a></td></tr>
<tr name="7687" id="7687">
<td>7687</td><td>      30;</td></tr>
<tr name="7688" id="7688">
<td>7688</td><td>      <a id="7688c7" class="tk">vuint32_t</a> <a id="7688c17" class="tk">DCLR</a><a id="7688c21" class="tk">:</a>1;                <span class="ct">/* DMA clear sequence enable */</span></td></tr>
<tr name="7689" id="7689">
<td>7689</td><td>      <a id="7689c7" class="tk">vuint32_t</a> <a id="7689c17" class="tk">DMAEN</a><a id="7689c22" class="tk">:</a>1;               <span class="ct">/* DMA global enable */</span></td></tr>
<tr name="7690" id="7690">
<td>7690</td><td>    <span class="br">}</span> <a id="7690c7" class="tk">B</a>;</td></tr>
<tr name="7691" id="7691">
<td>7691</td><td>  <span class="br">}</span> <a id="7691c5" class="tk">ADC_DMAE_32B_tag</a>;</td></tr>
<tr name="7692" id="7692">
<td>7692</td><td></td></tr>
<tr name="7693" id="7693">
<td>7693</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* DMA  REGISTER 0 */</span></td></tr>
<tr name="7694" id="7694">
<td>7694</td><td>    <a id="7694c5" class="tk">vuint32_t</a> <a id="7694c15" class="tk">R</a>;</td></tr>
<tr name="7695" id="7695">
<td>7695</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="7696" id="7696">
<td>7696</td><td>      <a id="7696c7" class="tk">vuint32_t</a> <a id="7696c17" class="tk">DMA31</a><a id="7696c22" class="tk">:</a>1;               <span class="ct">/* Channel 31 DMA Enable */</span></td></tr>
<tr name="7697" id="7697">
<td>7697</td><td>      <a id="7697c7" class="tk">vuint32_t</a> <a id="7697c17" class="tk">DMA30</a><a id="7697c22" class="tk">:</a>1;               <span class="ct">/* Channel 30 DMA Enable */</span></td></tr>
<tr name="7698" id="7698">
<td>7698</td><td>      <a id="7698c7" class="tk">vuint32_t</a> <a id="7698c17" class="tk">DMA29</a><a id="7698c22" class="tk">:</a>1;               <span class="ct">/* Channel 29 DMA Enable */</span></td></tr>
<tr name="7699" id="7699">
<td>7699</td><td>      <a id="7699c7" class="tk">vuint32_t</a> <a id="7699c17" class="tk">DMA28</a><a id="7699c22" class="tk">:</a>1;               <span class="ct">/* Channel 28 DMA Enable */</span></td></tr>
<tr name="7700" id="7700">
<td>7700</td><td>      <a id="7700c7" class="tk">vuint32_t</a> <a id="7700c17" class="tk">DMA27</a><a id="7700c22" class="tk">:</a>1;               <span class="ct">/* Channel 27 DMA Enable */</span></td></tr>
<tr name="7701" id="7701">
<td>7701</td><td>      <a id="7701c7" class="tk">vuint32_t</a> <a id="7701c17" class="tk">DMA26</a><a id="7701c22" class="tk">:</a>1;               <span class="ct">/* Channel 26 DMA Enable */</span></td></tr>
<tr name="7702" id="7702">
<td>7702</td><td>      <a id="7702c7" class="tk">vuint32_t</a> <a id="7702c17" class="tk">DMA25</a><a id="7702c22" class="tk">:</a>1;               <span class="ct">/* Channel 25 DMA Enable */</span></td></tr>
<tr name="7703" id="7703">
<td>7703</td><td>      <a id="7703c7" class="tk">vuint32_t</a> <a id="7703c17" class="tk">DMA24</a><a id="7703c22" class="tk">:</a>1;               <span class="ct">/* Channel 24 DMA Enable */</span></td></tr>
<tr name="7704" id="7704">
<td>7704</td><td>      <a id="7704c7" class="tk">vuint32_t</a> <a id="7704c17" class="tk">DMA23</a><a id="7704c22" class="tk">:</a>1;               <span class="ct">/* Channel 23 DMA Enable */</span></td></tr>
<tr name="7705" id="7705">
<td>7705</td><td>      <a id="7705c7" class="tk">vuint32_t</a> <a id="7705c17" class="tk">DMA22</a><a id="7705c22" class="tk">:</a>1;               <span class="ct">/* Channel 22 DMA Enable */</span></td></tr>
<tr name="7706" id="7706">
<td>7706</td><td>      <a id="7706c7" class="tk">vuint32_t</a> <a id="7706c17" class="tk">DMA21</a><a id="7706c22" class="tk">:</a>1;               <span class="ct">/* Channel 21 DMA Enable */</span></td></tr>
<tr name="7707" id="7707">
<td>7707</td><td>      <a id="7707c7" class="tk">vuint32_t</a> <a id="7707c17" class="tk">DMA20</a><a id="7707c22" class="tk">:</a>1;               <span class="ct">/* Channel 20 DMA Enable */</span></td></tr>
<tr name="7708" id="7708">
<td>7708</td><td>      <a id="7708c7" class="tk">vuint32_t</a> <a id="7708c17" class="tk">DMA19</a><a id="7708c22" class="tk">:</a>1;               <span class="ct">/* Channel 19 DMA Enable */</span></td></tr>
<tr name="7709" id="7709">
<td>7709</td><td>      <a id="7709c7" class="tk">vuint32_t</a> <a id="7709c17" class="tk">DMA18</a><a id="7709c22" class="tk">:</a>1;               <span class="ct">/* Channel 18 DMA Enable */</span></td></tr>
<tr name="7710" id="7710">
<td>7710</td><td>      <a id="7710c7" class="tk">vuint32_t</a> <a id="7710c17" class="tk">DMA17</a><a id="7710c22" class="tk">:</a>1;               <span class="ct">/* Channel 17 DMA Enable */</span></td></tr>
<tr name="7711" id="7711">
<td>7711</td><td>      <a id="7711c7" class="tk">vuint32_t</a> <a id="7711c17" class="tk">DMA16</a><a id="7711c22" class="tk">:</a>1;               <span class="ct">/* Channel 16 DMA Enable */</span></td></tr>
<tr name="7712" id="7712">
<td>7712</td><td>      <a id="7712c7" class="tk">vuint32_t</a> <a id="7712c17" class="tk">DMA15</a><a id="7712c22" class="tk">:</a>1;               <span class="ct">/* Channel 15 DMA Enable */</span></td></tr>
<tr name="7713" id="7713">
<td>7713</td><td>      <a id="7713c7" class="tk">vuint32_t</a> <a id="7713c17" class="tk">DMA14</a><a id="7713c22" class="tk">:</a>1;               <span class="ct">/* Channel 14 DMA Enable */</span></td></tr>
<tr name="7714" id="7714">
<td>7714</td><td>      <a id="7714c7" class="tk">vuint32_t</a> <a id="7714c17" class="tk">DMA13</a><a id="7714c22" class="tk">:</a>1;               <span class="ct">/* Channel 13 DMA Enable */</span></td></tr>
<tr name="7715" id="7715">
<td>7715</td><td>      <a id="7715c7" class="tk">vuint32_t</a> <a id="7715c17" class="tk">DMA12</a><a id="7715c22" class="tk">:</a>1;               <span class="ct">/* Channel 12 DMA Enable */</span></td></tr>
<tr name="7716" id="7716">
<td>7716</td><td>      <a id="7716c7" class="tk">vuint32_t</a> <a id="7716c17" class="tk">DMA11</a><a id="7716c22" class="tk">:</a>1;               <span class="ct">/* Channel 11 DMA Enable */</span></td></tr>
<tr name="7717" id="7717">
<td>7717</td><td>      <a id="7717c7" class="tk">vuint32_t</a> <a id="7717c17" class="tk">DMA10</a><a id="7717c22" class="tk">:</a>1;               <span class="ct">/* Channel 10 DMA Enable */</span></td></tr>
<tr name="7718" id="7718">
<td>7718</td><td>      <a id="7718c7" class="tk">vuint32_t</a> <a id="7718c17" class="tk">DMA9</a><a id="7718c21" class="tk">:</a>1;                <span class="ct">/* Channel 9 DMA Enable */</span></td></tr>
<tr name="7719" id="7719">
<td>7719</td><td>      <a id="7719c7" class="tk">vuint32_t</a> <a id="7719c17" class="tk">DMA8</a><a id="7719c21" class="tk">:</a>1;                <span class="ct">/* Channel 8 DMA Enable */</span></td></tr>
<tr name="7720" id="7720">
<td>7720</td><td>      <a id="7720c7" class="tk">vuint32_t</a> <a id="7720c17" class="tk">DMA7</a><a id="7720c21" class="tk">:</a>1;                <span class="ct">/* Channel 7 DMA Enable */</span></td></tr>
<tr name="7721" id="7721">
<td>7721</td><td>      <a id="7721c7" class="tk">vuint32_t</a> <a id="7721c17" class="tk">DMA6</a><a id="7721c21" class="tk">:</a>1;                <span class="ct">/* Channel 6 DMA Enable */</span></td></tr>
<tr name="7722" id="7722">
<td>7722</td><td>      <a id="7722c7" class="tk">vuint32_t</a> <a id="7722c17" class="tk">DMA5</a><a id="7722c21" class="tk">:</a>1;                <span class="ct">/* Channel 5 DMA Enable */</span></td></tr>
<tr name="7723" id="7723">
<td>7723</td><td>      <a id="7723c7" class="tk">vuint32_t</a> <a id="7723c17" class="tk">DMA4</a><a id="7723c21" class="tk">:</a>1;                <span class="ct">/* Channel 4 DMA Enable */</span></td></tr>
<tr name="7724" id="7724">
<td>7724</td><td>      <a id="7724c7" class="tk">vuint32_t</a> <a id="7724c17" class="tk">DMA3</a><a id="7724c21" class="tk">:</a>1;                <span class="ct">/* Channel 3 DMA Enable */</span></td></tr>
<tr name="7725" id="7725">
<td>7725</td><td>      <a id="7725c7" class="tk">vuint32_t</a> <a id="7725c17" class="tk">DMA2</a><a id="7725c21" class="tk">:</a>1;                <span class="ct">/* Channel 2 DMA Enable */</span></td></tr>
<tr name="7726" id="7726">
<td>7726</td><td>      <a id="7726c7" class="tk">vuint32_t</a> <a id="7726c17" class="tk">DMA1</a><a id="7726c21" class="tk">:</a>1;                <span class="ct">/* Channel 1 DMA Enable */</span></td></tr>
<tr name="7727" id="7727">
<td>7727</td><td>      <a id="7727c7" class="tk">vuint32_t</a> <a id="7727c17" class="tk">DMA0</a><a id="7727c21" class="tk">:</a>1;                <span class="ct">/* Channel 0 DMA Enable */</span></td></tr>
<tr name="7728" id="7728">
<td>7728</td><td>    <span class="br">}</span> <a id="7728c7" class="tk">B</a>;</td></tr>
<tr name="7729" id="7729">
<td>7729</td><td>  <span class="br">}</span> <a id="7729c5" class="tk">ADC_DMAR0_32B_tag</a>;</td></tr>
<tr name="7730" id="7730">
<td>7730</td><td></td></tr>
<tr name="7731" id="7731">
<td>7731</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* DMA REGISTER 1 */</span></td></tr>
<tr name="7732" id="7732">
<td>7732</td><td>    <a id="7732c5" class="tk">vuint32_t</a> <a id="7732c15" class="tk">R</a>;</td></tr>
<tr name="7733" id="7733">
<td>7733</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="7734" id="7734">
<td>7734</td><td>      <a id="7734c7" class="tk">vuint32_t</a> <a id="7734c17" class="tk">DMA63</a><a id="7734c22" class="tk">:</a>1;               <span class="ct">/* Channel 63 DMA Enable */</span></td></tr>
<tr name="7735" id="7735">
<td>7735</td><td>      <a id="7735c7" class="tk">vuint32_t</a> <a id="7735c17" class="tk">DMA62</a><a id="7735c22" class="tk">:</a>1;               <span class="ct">/* Channel 62 DMA Enable */</span></td></tr>
<tr name="7736" id="7736">
<td>7736</td><td>      <a id="7736c7" class="tk">vuint32_t</a> <a id="7736c17" class="tk">DMA61</a><a id="7736c22" class="tk">:</a>1;               <span class="ct">/* Channel 61 DMA Enable */</span></td></tr>
<tr name="7737" id="7737">
<td>7737</td><td>      <a id="7737c7" class="tk">vuint32_t</a> <a id="7737c17" class="tk">DMA60</a><a id="7737c22" class="tk">:</a>1;               <span class="ct">/* Channel 60 DMA Enable */</span></td></tr>
<tr name="7738" id="7738">
<td>7738</td><td>      <a id="7738c7" class="tk">vuint32_t</a> <a id="7738c17" class="tk">DMA59</a><a id="7738c22" class="tk">:</a>1;               <span class="ct">/* Channel 59 DMA Enable */</span></td></tr>
<tr name="7739" id="7739">
<td>7739</td><td>      <a id="7739c7" class="tk">vuint32_t</a> <a id="7739c17" class="tk">DMA58</a><a id="7739c22" class="tk">:</a>1;               <span class="ct">/* Channel 58 DMA Enable */</span></td></tr>
<tr name="7740" id="7740">
<td>7740</td><td>      <a id="7740c7" class="tk">vuint32_t</a> <a id="7740c17" class="tk">DMA57</a><a id="7740c22" class="tk">:</a>1;               <span class="ct">/* Channel 57 DMA Enable */</span></td></tr>
<tr name="7741" id="7741">
<td>7741</td><td>      <a id="7741c7" class="tk">vuint32_t</a> <a id="7741c17" class="tk">DMA56</a><a id="7741c22" class="tk">:</a>1;               <span class="ct">/* Channel 56 DMA Enable */</span></td></tr>
<tr name="7742" id="7742">
<td>7742</td><td>      <a id="7742c7" class="tk">vuint32_t</a> <a id="7742c17" class="tk">DMA55</a><a id="7742c22" class="tk">:</a>1;               <span class="ct">/* Channel 55 DMA Enable */</span></td></tr>
<tr name="7743" id="7743">
<td>7743</td><td>      <a id="7743c7" class="tk">vuint32_t</a> <a id="7743c17" class="tk">DMA54</a><a id="7743c22" class="tk">:</a>1;               <span class="ct">/* Channel 54 DMA Enable */</span></td></tr>
<tr name="7744" id="7744">
<td>7744</td><td>      <a id="7744c7" class="tk">vuint32_t</a> <a id="7744c17" class="tk">DMA53</a><a id="7744c22" class="tk">:</a>1;               <span class="ct">/* Channel 53 DMA Enable */</span></td></tr>
<tr name="7745" id="7745">
<td>7745</td><td>      <a id="7745c7" class="tk">vuint32_t</a> <a id="7745c17" class="tk">DMA52</a><a id="7745c22" class="tk">:</a>1;               <span class="ct">/* Channel 52 DMA Enable */</span></td></tr>
<tr name="7746" id="7746">
<td>7746</td><td>      <a id="7746c7" class="tk">vuint32_t</a> <a id="7746c17" class="tk">DMA51</a><a id="7746c22" class="tk">:</a>1;               <span class="ct">/* Channel 51 DMA Enable */</span></td></tr>
<tr name="7747" id="7747">
<td>7747</td><td>      <a id="7747c7" class="tk">vuint32_t</a> <a id="7747c17" class="tk">DMA50</a><a id="7747c22" class="tk">:</a>1;               <span class="ct">/* Channel 50 DMA Enable */</span></td></tr>
<tr name="7748" id="7748">
<td>7748</td><td>      <a id="7748c7" class="tk">vuint32_t</a> <a id="7748c17" class="tk">DMA49</a><a id="7748c22" class="tk">:</a>1;               <span class="ct">/* Channel 49 DMA Enable */</span></td></tr>
<tr name="7749" id="7749">
<td>7749</td><td>      <a id="7749c7" class="tk">vuint32_t</a> <a id="7749c17" class="tk">DMA48</a><a id="7749c22" class="tk">:</a>1;               <span class="ct">/* Channel 48 DMA Enable */</span></td></tr>
<tr name="7750" id="7750">
<td>7750</td><td>      <a id="7750c7" class="tk">vuint32_t</a> <a id="7750c17" class="tk">DMA47</a><a id="7750c22" class="tk">:</a>1;               <span class="ct">/* Channel 47 DMA Enable */</span></td></tr>
<tr name="7751" id="7751">
<td>7751</td><td>      <a id="7751c7" class="tk">vuint32_t</a> <a id="7751c17" class="tk">DMA46</a><a id="7751c22" class="tk">:</a>1;               <span class="ct">/* Channel 46 DMA Enable */</span></td></tr>
<tr name="7752" id="7752">
<td>7752</td><td>      <a id="7752c7" class="tk">vuint32_t</a> <a id="7752c17" class="tk">DMA45</a><a id="7752c22" class="tk">:</a>1;               <span class="ct">/* Channel 45 DMA Enable */</span></td></tr>
<tr name="7753" id="7753">
<td>7753</td><td>      <a id="7753c7" class="tk">vuint32_t</a> <a id="7753c17" class="tk">DMA44</a><a id="7753c22" class="tk">:</a>1;               <span class="ct">/* Channel 44 DMA Enable */</span></td></tr>
<tr name="7754" id="7754">
<td>7754</td><td>      <a id="7754c7" class="tk">vuint32_t</a> <a id="7754c17" class="tk">DMA43</a><a id="7754c22" class="tk">:</a>1;               <span class="ct">/* Channel 43 DMA Enable */</span></td></tr>
<tr name="7755" id="7755">
<td>7755</td><td>      <a id="7755c7" class="tk">vuint32_t</a> <a id="7755c17" class="tk">DMA42</a><a id="7755c22" class="tk">:</a>1;               <span class="ct">/* Channel 42 DMA Enable */</span></td></tr>
<tr name="7756" id="7756">
<td>7756</td><td>      <a id="7756c7" class="tk">vuint32_t</a> <a id="7756c17" class="tk">DMA41</a><a id="7756c22" class="tk">:</a>1;               <span class="ct">/* Channel 41 DMA Enable */</span></td></tr>
<tr name="7757" id="7757">
<td>7757</td><td>      <a id="7757c7" class="tk">vuint32_t</a> <a id="7757c17" class="tk">DMA40</a><a id="7757c22" class="tk">:</a>1;               <span class="ct">/* Channel 40 DMA Enable */</span></td></tr>
<tr name="7758" id="7758">
<td>7758</td><td>      <a id="7758c7" class="tk">vuint32_t</a> <a id="7758c17" class="tk">DMA39</a><a id="7758c22" class="tk">:</a>1;               <span class="ct">/* Channel 39 DMA Enable */</span></td></tr>
<tr name="7759" id="7759">
<td>7759</td><td>      <a id="7759c7" class="tk">vuint32_t</a> <a id="7759c17" class="tk">DMA38</a><a id="7759c22" class="tk">:</a>1;               <span class="ct">/* Channel 38 DMA Enable */</span></td></tr>
<tr name="7760" id="7760">
<td>7760</td><td>      <a id="7760c7" class="tk">vuint32_t</a> <a id="7760c17" class="tk">DMA37</a><a id="7760c22" class="tk">:</a>1;               <span class="ct">/* Channel 37 DMA Enable */</span></td></tr>
<tr name="7761" id="7761">
<td>7761</td><td>      <a id="7761c7" class="tk">vuint32_t</a> <a id="7761c17" class="tk">DMA36</a><a id="7761c22" class="tk">:</a>1;               <span class="ct">/* Channel 36 DMA Enable */</span></td></tr>
<tr name="7762" id="7762">
<td>7762</td><td>      <a id="7762c7" class="tk">vuint32_t</a> <a id="7762c17" class="tk">DMA35</a><a id="7762c22" class="tk">:</a>1;               <span class="ct">/* Channel 35 DMA Enable */</span></td></tr>
<tr name="7763" id="7763">
<td>7763</td><td>      <a id="7763c7" class="tk">vuint32_t</a> <a id="7763c17" class="tk">DMA34</a><a id="7763c22" class="tk">:</a>1;               <span class="ct">/* Channel 34 DMA Enable */</span></td></tr>
<tr name="7764" id="7764">
<td>7764</td><td>      <a id="7764c7" class="tk">vuint32_t</a> <a id="7764c17" class="tk">DMA33</a><a id="7764c22" class="tk">:</a>1;               <span class="ct">/* Channel 33 DMA Enable */</span></td></tr>
<tr name="7765" id="7765">
<td>7765</td><td>      <a id="7765c7" class="tk">vuint32_t</a> <a id="7765c17" class="tk">DMA32</a><a id="7765c22" class="tk">:</a>1;               <span class="ct">/* Channel 32 DMA Enable */</span></td></tr>
<tr name="7766" id="7766">
<td>7766</td><td>    <span class="br">}</span> <a id="7766c7" class="tk">B</a>;</td></tr>
<tr name="7767" id="7767">
<td>7767</td><td>  <span class="br">}</span> <a id="7767c5" class="tk">ADC_DMAR1_32B_tag</a>;</td></tr>
<tr name="7768" id="7768">
<td>7768</td><td></td></tr>
<tr name="7769" id="7769">
<td>7769</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* DMA REGISTER 2 */</span></td></tr>
<tr name="7770" id="7770">
<td>7770</td><td>    <a id="7770c5" class="tk">vuint32_t</a> <a id="7770c15" class="tk">R</a>;</td></tr>
<tr name="7771" id="7771">
<td>7771</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="7772" id="7772">
<td>7772</td><td>      <a id="7772c7" class="tk">vuint32_t</a> <a id="7772c17" class="tk">DMA95</a><a id="7772c22" class="tk">:</a>1;               <span class="ct">/* Channel 95 DMA Enable */</span></td></tr>
<tr name="7773" id="7773">
<td>7773</td><td>      <a id="7773c7" class="tk">vuint32_t</a> <a id="7773c17" class="tk">DMA94</a><a id="7773c22" class="tk">:</a>1;               <span class="ct">/* Channel 94 DMA Enable */</span></td></tr>
<tr name="7774" id="7774">
<td>7774</td><td>      <a id="7774c7" class="tk">vuint32_t</a> <a id="7774c17" class="tk">DMA93</a><a id="7774c22" class="tk">:</a>1;               <span class="ct">/* Channel 93 DMA Enable */</span></td></tr>
<tr name="7775" id="7775">
<td>7775</td><td>      <a id="7775c7" class="tk">vuint32_t</a> <a id="7775c17" class="tk">DMA92</a><a id="7775c22" class="tk">:</a>1;               <span class="ct">/* Channel 92 DMA Enable */</span></td></tr>
<tr name="7776" id="7776">
<td>7776</td><td>      <a id="7776c7" class="tk">vuint32_t</a> <a id="7776c17" class="tk">DMA91</a><a id="7776c22" class="tk">:</a>1;               <span class="ct">/* Channel 91 DMA Enable */</span></td></tr>
<tr name="7777" id="7777">
<td>7777</td><td>      <a id="7777c7" class="tk">vuint32_t</a> <a id="7777c17" class="tk">DMA90</a><a id="7777c22" class="tk">:</a>1;               <span class="ct">/* Channel 90 DMA Enable */</span></td></tr>
<tr name="7778" id="7778">
<td>7778</td><td>      <a id="7778c7" class="tk">vuint32_t</a> <a id="7778c17" class="tk">DMA89</a><a id="7778c22" class="tk">:</a>1;               <span class="ct">/* Channel 89 DMA Enable */</span></td></tr>
<tr name="7779" id="7779">
<td>7779</td><td>      <a id="7779c7" class="tk">vuint32_t</a> <a id="7779c17" class="tk">DMA88</a><a id="7779c22" class="tk">:</a>1;               <span class="ct">/* Channel 88 DMA Enable */</span></td></tr>
<tr name="7780" id="7780">
<td>7780</td><td>      <a id="7780c7" class="tk">vuint32_t</a> <a id="7780c17" class="tk">DMA87</a><a id="7780c22" class="tk">:</a>1;               <span class="ct">/* Channel 87 DMA Enable */</span></td></tr>
<tr name="7781" id="7781">
<td>7781</td><td>      <a id="7781c7" class="tk">vuint32_t</a> <a id="7781c17" class="tk">DMA86</a><a id="7781c22" class="tk">:</a>1;               <span class="ct">/* Channel 86 DMA Enable */</span></td></tr>
<tr name="7782" id="7782">
<td>7782</td><td>      <a id="7782c7" class="tk">vuint32_t</a> <a id="7782c17" class="tk">DMA85</a><a id="7782c22" class="tk">:</a>1;               <span class="ct">/* Channel 85 DMA Enable */</span></td></tr>
<tr name="7783" id="7783">
<td>7783</td><td>      <a id="7783c7" class="tk">vuint32_t</a> <a id="7783c17" class="tk">DMA84</a><a id="7783c22" class="tk">:</a>1;               <span class="ct">/* Channel 84 DMA Enable */</span></td></tr>
<tr name="7784" id="7784">
<td>7784</td><td>      <a id="7784c7" class="tk">vuint32_t</a> <a id="7784c17" class="tk">DMA83</a><a id="7784c22" class="tk">:</a>1;               <span class="ct">/* Channel 83 DMA Enable */</span></td></tr>
<tr name="7785" id="7785">
<td>7785</td><td>      <a id="7785c7" class="tk">vuint32_t</a> <a id="7785c17" class="tk">DMA82</a><a id="7785c22" class="tk">:</a>1;               <span class="ct">/* Channel 82 DMA Enable */</span></td></tr>
<tr name="7786" id="7786">
<td>7786</td><td>      <a id="7786c7" class="tk">vuint32_t</a> <a id="7786c17" class="tk">DMA81</a><a id="7786c22" class="tk">:</a>1;               <span class="ct">/* Channel 81 DMA Enable */</span></td></tr>
<tr name="7787" id="7787">
<td>7787</td><td>      <a id="7787c7" class="tk">vuint32_t</a> <a id="7787c17" class="tk">DMA80</a><a id="7787c22" class="tk">:</a>1;               <span class="ct">/* Channel 80 DMA Enable */</span></td></tr>
<tr name="7788" id="7788">
<td>7788</td><td>      <a id="7788c7" class="tk">vuint32_t</a> <a id="7788c17" class="tk">DMA79</a><a id="7788c22" class="tk">:</a>1;               <span class="ct">/* Channel 79 DMA Enable */</span></td></tr>
<tr name="7789" id="7789">
<td>7789</td><td>      <a id="7789c7" class="tk">vuint32_t</a> <a id="7789c17" class="tk">DMA78</a><a id="7789c22" class="tk">:</a>1;               <span class="ct">/* Channel 78 DMA Enable */</span></td></tr>
<tr name="7790" id="7790">
<td>7790</td><td>      <a id="7790c7" class="tk">vuint32_t</a> <a id="7790c17" class="tk">DMA77</a><a id="7790c22" class="tk">:</a>1;               <span class="ct">/* Channel 77 DMA Enable */</span></td></tr>
<tr name="7791" id="7791">
<td>7791</td><td>      <a id="7791c7" class="tk">vuint32_t</a> <a id="7791c17" class="tk">DMA76</a><a id="7791c22" class="tk">:</a>1;               <span class="ct">/* Channel 76 DMA Enable */</span></td></tr>
<tr name="7792" id="7792">
<td>7792</td><td>      <a id="7792c7" class="tk">vuint32_t</a> <a id="7792c17" class="tk">DMA75</a><a id="7792c22" class="tk">:</a>1;               <span class="ct">/* Channel 75 DMA Enable */</span></td></tr>
<tr name="7793" id="7793">
<td>7793</td><td>      <a id="7793c7" class="tk">vuint32_t</a> <a id="7793c17" class="tk">DMA74</a><a id="7793c22" class="tk">:</a>1;               <span class="ct">/* Channel 74 DMA Enable */</span></td></tr>
<tr name="7794" id="7794">
<td>7794</td><td>      <a id="7794c7" class="tk">vuint32_t</a> <a id="7794c17" class="tk">DMA73</a><a id="7794c22" class="tk">:</a>1;               <span class="ct">/* Channel 73 DMA Enable */</span></td></tr>
<tr name="7795" id="7795">
<td>7795</td><td>      <a id="7795c7" class="tk">vuint32_t</a> <a id="7795c17" class="tk">DMA72</a><a id="7795c22" class="tk">:</a>1;               <span class="ct">/* Channel 72 DMA Enable */</span></td></tr>
<tr name="7796" id="7796">
<td>7796</td><td>      <a id="7796c7" class="tk">vuint32_t</a> <a id="7796c17" class="tk">DMA71</a><a id="7796c22" class="tk">:</a>1;               <span class="ct">/* Channel 71 DMA Enable */</span></td></tr>
<tr name="7797" id="7797">
<td>7797</td><td>      <a id="7797c7" class="tk">vuint32_t</a> <a id="7797c17" class="tk">DMA70</a><a id="7797c22" class="tk">:</a>1;               <span class="ct">/* Channel 70 DMA Enable */</span></td></tr>
<tr name="7798" id="7798">
<td>7798</td><td>      <a id="7798c7" class="tk">vuint32_t</a> <a id="7798c17" class="tk">DMA69</a><a id="7798c22" class="tk">:</a>1;               <span class="ct">/* Channel 69 DMA Enable */</span></td></tr>
<tr name="7799" id="7799">
<td>7799</td><td>      <a id="7799c7" class="tk">vuint32_t</a> <a id="7799c17" class="tk">DMA68</a><a id="7799c22" class="tk">:</a>1;               <span class="ct">/* Channel 68 DMA Enable */</span></td></tr>
<tr name="7800" id="7800">
<td>7800</td><td>      <a id="7800c7" class="tk">vuint32_t</a> <a id="7800c17" class="tk">DMA67</a><a id="7800c22" class="tk">:</a>1;               <span class="ct">/* Channel 67 DMA Enable */</span></td></tr>
<tr name="7801" id="7801">
<td>7801</td><td>      <a id="7801c7" class="tk">vuint32_t</a> <a id="7801c17" class="tk">DMA66</a><a id="7801c22" class="tk">:</a>1;               <span class="ct">/* Channel 66 DMA Enable */</span></td></tr>
<tr name="7802" id="7802">
<td>7802</td><td>      <a id="7802c7" class="tk">vuint32_t</a> <a id="7802c17" class="tk">DMA65</a><a id="7802c22" class="tk">:</a>1;               <span class="ct">/* Channel 65 DMA Enable */</span></td></tr>
<tr name="7803" id="7803">
<td>7803</td><td>      <a id="7803c7" class="tk">vuint32_t</a> <a id="7803c17" class="tk">DMA64</a><a id="7803c22" class="tk">:</a>1;               <span class="ct">/* Channel 64 DMA Enable */</span></td></tr>
<tr name="7804" id="7804">
<td>7804</td><td>    <span class="br">}</span> <a id="7804c7" class="tk">B</a>;</td></tr>
<tr name="7805" id="7805">
<td>7805</td><td>  <span class="br">}</span> <a id="7805c5" class="tk">ADC_DMAR2_32B_tag</a>;</td></tr>
<tr name="7806" id="7806">
<td>7806</td><td></td></tr>
<tr name="7807" id="7807">
<td>7807</td><td>  <span class="ct">/* Register layout for all registers TRC ... */</span></td></tr>
<tr name="7808" id="7808">
<td>7808</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Threshold Control register C */</span></td></tr>
<tr name="7809" id="7809">
<td>7809</td><td>    <a id="7809c5" class="tk">vuint32_t</a> <a id="7809c15" class="tk">R</a>;</td></tr>
<tr name="7810" id="7810">
<td>7810</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="7811" id="7811">
<td>7811</td><td>     <a id="7811c6" class="tk">vuint32_t</a><a id="7811c15" class="tk">:</a></td></tr>
<tr name="7812" id="7812">
<td>7812</td><td>      16;</td></tr>
<tr name="7813" id="7813">
<td>7813</td><td>      <a id="7813c7" class="tk">vuint32_t</a> <a id="7813c17" class="tk">THREN</a><a id="7813c22" class="tk">:</a>1;               <span class="ct">/* Threshold enable */</span></td></tr>
<tr name="7814" id="7814">
<td>7814</td><td>      <a id="7814c7" class="tk">vuint32_t</a> <a id="7814c17" class="tk">THRINV</a><a id="7814c23" class="tk">:</a>1;              <span class="ct">/* invert the output pin */</span></td></tr>
<tr name="7815" id="7815">
<td>7815</td><td>      <a id="7815c7" class="tk">vuint32_t</a> <a id="7815c17" class="tk">THROP</a><a id="7815c22" class="tk">:</a>1;               <span class="ct">/* output pin register */</span></td></tr>
<tr name="7816" id="7816">
<td>7816</td><td>     <a id="7816c6" class="tk">vuint32_t</a><a id="7816c15" class="tk">:</a></td></tr>
<tr name="7817" id="7817">
<td>7817</td><td>      6;</td></tr>
<tr name="7818" id="7818">
<td>7818</td><td>      <a id="7818c7" class="tk">vuint32_t</a> <a id="7818c17" class="tk">THRCH</a><a id="7818c22" class="tk">:</a>7;               <span class="ct">/* Choose channel for threshold register */</span></td></tr>
<tr name="7819" id="7819">
<td>7819</td><td>    <span class="br">}</span> <a id="7819c7" class="tk">B</a>;</td></tr>
<tr name="7820" id="7820">
<td>7820</td><td>  <span class="br">}</span> <a id="7820c5" class="tk">ADC_TRC_32B_tag</a>;</td></tr>
<tr name="7821" id="7821">
<td>7821</td><td></td></tr>
<tr name="7822" id="7822">
<td>7822</td><td>  <span class="ct">/* Register layout for all registers THRHLR ... */</span></td></tr>
<tr name="7823" id="7823">
<td>7823</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Upper Threshold register */</span></td></tr>
<tr name="7824" id="7824">
<td>7824</td><td>    <a id="7824c5" class="tk">vuint32_t</a> <a id="7824c15" class="tk">R</a>;</td></tr>
<tr name="7825" id="7825">
<td>7825</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="7826" id="7826">
<td>7826</td><td>     <a id="7826c6" class="tk">vuint32_t</a><a id="7826c15" class="tk">:</a></td></tr>
<tr name="7827" id="7827">
<td>7827</td><td>      4;</td></tr>
<tr name="7828" id="7828">
<td>7828</td><td>      <a id="7828c7" class="tk">vuint32_t</a> <a id="7828c17" class="tk">THRH</a><a id="7828c21" class="tk">:</a>12;               <span class="ct">/* high threshold value s */</span></td></tr>
<tr name="7829" id="7829">
<td>7829</td><td>     <a id="7829c6" class="tk">vuint32_t</a><a id="7829c15" class="tk">:</a></td></tr>
<tr name="7830" id="7830">
<td>7830</td><td>      4;</td></tr>
<tr name="7831" id="7831">
<td>7831</td><td>      <a id="7831c7" class="tk">vuint32_t</a> <a id="7831c17" class="tk">THRL</a><a id="7831c21" class="tk">:</a>12;               <span class="ct">/* low threshold value s */</span></td></tr>
<tr name="7832" id="7832">
<td>7832</td><td>    <span class="br">}</span> <a id="7832c7" class="tk">B</a>;</td></tr>
<tr name="7833" id="7833">
<td>7833</td><td>  <span class="br">}</span> <a id="7833c5" class="tk">ADC_THRHLR_32B_tag</a>;</td></tr>
<tr name="7834" id="7834">
<td>7834</td><td></td></tr>
<tr name="7835" id="7835">
<td>7835</td><td>  <span class="ct">/* Register layout for all registers THRALT ... */</span></td></tr>
<tr name="7836" id="7836">
<td>7836</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* alternate Upper Threshold register */</span></td></tr>
<tr name="7837" id="7837">
<td>7837</td><td>    <a id="7837c5" class="tk">vuint32_t</a> <a id="7837c15" class="tk">R</a>;</td></tr>
<tr name="7838" id="7838">
<td>7838</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="7839" id="7839">
<td>7839</td><td>     <a id="7839c6" class="tk">vuint32_t</a><a id="7839c15" class="tk">:</a></td></tr>
<tr name="7840" id="7840">
<td>7840</td><td>      6;</td></tr>
<tr name="7841" id="7841">
<td>7841</td><td>      <a id="7841c7" class="tk">vuint32_t</a> <a id="7841c17" class="tk">THRH</a><a id="7841c21" class="tk">:</a>10;               <span class="ct">/* high threshold value s */</span></td></tr>
<tr name="7842" id="7842">
<td>7842</td><td>     <a id="7842c6" class="tk">vuint32_t</a><a id="7842c15" class="tk">:</a></td></tr>
<tr name="7843" id="7843">
<td>7843</td><td>      6;</td></tr>
<tr name="7844" id="7844">
<td>7844</td><td>      <a id="7844c7" class="tk">vuint32_t</a> <a id="7844c17" class="tk">THRL</a><a id="7844c21" class="tk">:</a>10;               <span class="ct">/* low threshold value s */</span></td></tr>
<tr name="7845" id="7845">
<td>7845</td><td>    <span class="br">}</span> <a id="7845c7" class="tk">B</a>;</td></tr>
<tr name="7846" id="7846">
<td>7846</td><td>  <span class="br">}</span> <a id="7846c5" class="tk">ADC_THRALT_32B_tag</a>;</td></tr>
<tr name="7847" id="7847">
<td>7847</td><td></td></tr>
<tr name="7848" id="7848">
<td>7848</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PRESAMPLING CONTROL REGISTER */</span></td></tr>
<tr name="7849" id="7849">
<td>7849</td><td>    <a id="7849c5" class="tk">vuint32_t</a> <a id="7849c15" class="tk">R</a>;</td></tr>
<tr name="7850" id="7850">
<td>7850</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="7851" id="7851">
<td>7851</td><td>     <a id="7851c6" class="tk">vuint32_t</a><a id="7851c15" class="tk">:</a></td></tr>
<tr name="7852" id="7852">
<td>7852</td><td>      25;</td></tr>
<tr name="7853" id="7853">
<td>7853</td><td>      <a id="7853c7" class="tk">vuint32_t</a> <a id="7853c17" class="tk">PREVAL2</a><a id="7853c24" class="tk">:</a>2;             <span class="ct">/* INternal Voltage selection for Presampling */</span></td></tr>
<tr name="7854" id="7854">
<td>7854</td><td>      <a id="7854c7" class="tk">vuint32_t</a> <a id="7854c17" class="tk">PREVAL1</a><a id="7854c24" class="tk">:</a>2;             <span class="ct">/* INternal Voltage selection for Presampling */</span></td></tr>
<tr name="7855" id="7855">
<td>7855</td><td>      <a id="7855c7" class="tk">vuint32_t</a> <a id="7855c17" class="tk">PREVAL0</a><a id="7855c24" class="tk">:</a>2;             <span class="ct">/* INternal Voltage selection for Presampling */</span></td></tr>
<tr name="7856" id="7856">
<td>7856</td><td></td></tr>
<tr name="7857" id="7857">
<td>7857</td><td><span class="pp">#ifndef</span> <a id="7857c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="7858" id="7858">
<td>7858</td><td></td></tr>
<tr name="7859" id="7859">
<td>7859</td><td>      <a id="7859c7" class="tk">vuint32_t</a> <a id="7859c17" class="tk">PRECONV</a><a id="7859c24" class="tk">:</a>1;             <span class="ct">/* Presampled value */</span></td></tr>
<tr name="7860" id="7860">
<td>7860</td><td></td></tr>
<tr name="7861" id="7861">
<td>7861</td><td><span class="pp">#else</span></td></tr>
<tr name="7862" id="7862">
<td>7862</td><td></td></tr>
<tr name="7863" id="7863">
<td>7863</td><td>      <a id="7863c7" class="tk">vuint32_t</a> <a id="7863c17" class="tk">PREONCE</a><a id="7863c24" class="tk">:</a>1;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="7864" id="7864">
<td>7864</td><td></td></tr>
<tr name="7865" id="7865">
<td>7865</td><td><span class="pp">#endif</span></td></tr>
<tr name="7866" id="7866">
<td>7866</td><td></td></tr>
<tr name="7867" id="7867">
<td>7867</td><td>    <span class="br">}</span> <a id="7867c7" class="tk">B</a>;</td></tr>
<tr name="7868" id="7868">
<td>7868</td><td>  <span class="br">}</span> <a id="7868c5" class="tk">ADC_PSCR_32B_tag</a>;</td></tr>
<tr name="7869" id="7869">
<td>7869</td><td></td></tr>
<tr name="7870" id="7870">
<td>7870</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Presampling  Register 0 */</span></td></tr>
<tr name="7871" id="7871">
<td>7871</td><td>    <a id="7871c5" class="tk">vuint32_t</a> <a id="7871c15" class="tk">R</a>;</td></tr>
<tr name="7872" id="7872">
<td>7872</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="7873" id="7873">
<td>7873</td><td>      <a id="7873c7" class="tk">vuint32_t</a> <a id="7873c17" class="tk">PRES31</a><a id="7873c23" class="tk">:</a>1;              <span class="ct">/* Channel 31 Presampling  Enable */</span></td></tr>
<tr name="7874" id="7874">
<td>7874</td><td>      <a id="7874c7" class="tk">vuint32_t</a> <a id="7874c17" class="tk">PRES30</a><a id="7874c23" class="tk">:</a>1;              <span class="ct">/* Channel 30 Presampling  Enable */</span></td></tr>
<tr name="7875" id="7875">
<td>7875</td><td>      <a id="7875c7" class="tk">vuint32_t</a> <a id="7875c17" class="tk">PRES29</a><a id="7875c23" class="tk">:</a>1;              <span class="ct">/* Channel 29 Presampling  Enable */</span></td></tr>
<tr name="7876" id="7876">
<td>7876</td><td>      <a id="7876c7" class="tk">vuint32_t</a> <a id="7876c17" class="tk">PRES28</a><a id="7876c23" class="tk">:</a>1;              <span class="ct">/* Channel 28 Presampling  Enable */</span></td></tr>
<tr name="7877" id="7877">
<td>7877</td><td>      <a id="7877c7" class="tk">vuint32_t</a> <a id="7877c17" class="tk">PRES27</a><a id="7877c23" class="tk">:</a>1;              <span class="ct">/* Channel 27 Presampling  Enable */</span></td></tr>
<tr name="7878" id="7878">
<td>7878</td><td>      <a id="7878c7" class="tk">vuint32_t</a> <a id="7878c17" class="tk">PRES26</a><a id="7878c23" class="tk">:</a>1;              <span class="ct">/* Channel 26 Presampling  Enable */</span></td></tr>
<tr name="7879" id="7879">
<td>7879</td><td>      <a id="7879c7" class="tk">vuint32_t</a> <a id="7879c17" class="tk">PRES25</a><a id="7879c23" class="tk">:</a>1;              <span class="ct">/* Channel 25 Presampling  Enable */</span></td></tr>
<tr name="7880" id="7880">
<td>7880</td><td>      <a id="7880c7" class="tk">vuint32_t</a> <a id="7880c17" class="tk">PRES24</a><a id="7880c23" class="tk">:</a>1;              <span class="ct">/* Channel 24 Presampling  Enable */</span></td></tr>
<tr name="7881" id="7881">
<td>7881</td><td>      <a id="7881c7" class="tk">vuint32_t</a> <a id="7881c17" class="tk">PRES23</a><a id="7881c23" class="tk">:</a>1;              <span class="ct">/* Channel 23 Presampling  Enable */</span></td></tr>
<tr name="7882" id="7882">
<td>7882</td><td>      <a id="7882c7" class="tk">vuint32_t</a> <a id="7882c17" class="tk">PRES22</a><a id="7882c23" class="tk">:</a>1;              <span class="ct">/* Channel 22 Presampling  Enable */</span></td></tr>
<tr name="7883" id="7883">
<td>7883</td><td>      <a id="7883c7" class="tk">vuint32_t</a> <a id="7883c17" class="tk">PRES21</a><a id="7883c23" class="tk">:</a>1;              <span class="ct">/* Channel 21 Presampling  Enable */</span></td></tr>
<tr name="7884" id="7884">
<td>7884</td><td>      <a id="7884c7" class="tk">vuint32_t</a> <a id="7884c17" class="tk">PRES20</a><a id="7884c23" class="tk">:</a>1;              <span class="ct">/* Channel 20 Presampling  Enable */</span></td></tr>
<tr name="7885" id="7885">
<td>7885</td><td>      <a id="7885c7" class="tk">vuint32_t</a> <a id="7885c17" class="tk">PRES19</a><a id="7885c23" class="tk">:</a>1;              <span class="ct">/* Channel 19 Presampling  Enable */</span></td></tr>
<tr name="7886" id="7886">
<td>7886</td><td>      <a id="7886c7" class="tk">vuint32_t</a> <a id="7886c17" class="tk">PRES18</a><a id="7886c23" class="tk">:</a>1;              <span class="ct">/* Channel 18 Presampling  Enable */</span></td></tr>
<tr name="7887" id="7887">
<td>7887</td><td>      <a id="7887c7" class="tk">vuint32_t</a> <a id="7887c17" class="tk">PRES17</a><a id="7887c23" class="tk">:</a>1;              <span class="ct">/* Channel 17 Presampling  Enable */</span></td></tr>
<tr name="7888" id="7888">
<td>7888</td><td>      <a id="7888c7" class="tk">vuint32_t</a> <a id="7888c17" class="tk">PRES16</a><a id="7888c23" class="tk">:</a>1;              <span class="ct">/* Channel 16 Presampling  Enable */</span></td></tr>
<tr name="7889" id="7889">
<td>7889</td><td>      <a id="7889c7" class="tk">vuint32_t</a> <a id="7889c17" class="tk">PRES15</a><a id="7889c23" class="tk">:</a>1;              <span class="ct">/* Channel 15   Presampling  Enable */</span></td></tr>
<tr name="7890" id="7890">
<td>7890</td><td>      <a id="7890c7" class="tk">vuint32_t</a> <a id="7890c17" class="tk">PRES14</a><a id="7890c23" class="tk">:</a>1;              <span class="ct">/* Channel 14   Presampling  Enable */</span></td></tr>
<tr name="7891" id="7891">
<td>7891</td><td>      <a id="7891c7" class="tk">vuint32_t</a> <a id="7891c17" class="tk">PRES13</a><a id="7891c23" class="tk">:</a>1;              <span class="ct">/* Channel 13  Presampling   Enable */</span></td></tr>
<tr name="7892" id="7892">
<td>7892</td><td>      <a id="7892c7" class="tk">vuint32_t</a> <a id="7892c17" class="tk">PRES12</a><a id="7892c23" class="tk">:</a>1;              <span class="ct">/* Channel 12   Presampling  Enable */</span></td></tr>
<tr name="7893" id="7893">
<td>7893</td><td>      <a id="7893c7" class="tk">vuint32_t</a> <a id="7893c17" class="tk">PRES11</a><a id="7893c23" class="tk">:</a>1;              <span class="ct">/* Channel 11   Presampling  Enable */</span></td></tr>
<tr name="7894" id="7894">
<td>7894</td><td>      <a id="7894c7" class="tk">vuint32_t</a> <a id="7894c17" class="tk">PRES10</a><a id="7894c23" class="tk">:</a>1;              <span class="ct">/* Channel 10  Presampling   Enable */</span></td></tr>
<tr name="7895" id="7895">
<td>7895</td><td>      <a id="7895c7" class="tk">vuint32_t</a> <a id="7895c17" class="tk">PRES9</a><a id="7895c22" class="tk">:</a>1;               <span class="ct">/* Channel 9 Presampling   Enable */</span></td></tr>
<tr name="7896" id="7896">
<td>7896</td><td>      <a id="7896c7" class="tk">vuint32_t</a> <a id="7896c17" class="tk">PRES8</a><a id="7896c22" class="tk">:</a>1;               <span class="ct">/* Channel 8 Presampling  Enable */</span></td></tr>
<tr name="7897" id="7897">
<td>7897</td><td>      <a id="7897c7" class="tk">vuint32_t</a> <a id="7897c17" class="tk">PRES7</a><a id="7897c22" class="tk">:</a>1;               <span class="ct">/* Channel 7 Presampling    Enable */</span></td></tr>
<tr name="7898" id="7898">
<td>7898</td><td>      <a id="7898c7" class="tk">vuint32_t</a> <a id="7898c17" class="tk">PRES6</a><a id="7898c22" class="tk">:</a>1;               <span class="ct">/* Channel 6 Presampling   Enable */</span></td></tr>
<tr name="7899" id="7899">
<td>7899</td><td>      <a id="7899c7" class="tk">vuint32_t</a> <a id="7899c17" class="tk">PRES5</a><a id="7899c22" class="tk">:</a>1;               <span class="ct">/* Channel 5 Presampling  Enable */</span></td></tr>
<tr name="7900" id="7900">
<td>7900</td><td>      <a id="7900c7" class="tk">vuint32_t</a> <a id="7900c17" class="tk">PRES4</a><a id="7900c22" class="tk">:</a>1;               <span class="ct">/* Channel 4 Presampling  Enable */</span></td></tr>
<tr name="7901" id="7901">
<td>7901</td><td>      <a id="7901c7" class="tk">vuint32_t</a> <a id="7901c17" class="tk">PRES3</a><a id="7901c22" class="tk">:</a>1;               <span class="ct">/* Channel 3 Presampling  Enable */</span></td></tr>
<tr name="7902" id="7902">
<td>7902</td><td>      <a id="7902c7" class="tk">vuint32_t</a> <a id="7902c17" class="tk">PRES2</a><a id="7902c22" class="tk">:</a>1;               <span class="ct">/* Channel 2 Presampling  Enable */</span></td></tr>
<tr name="7903" id="7903">
<td>7903</td><td>      <a id="7903c7" class="tk">vuint32_t</a> <a id="7903c17" class="tk">PRES1</a><a id="7903c22" class="tk">:</a>1;               <span class="ct">/* Channel 1presampling  Enable */</span></td></tr>
<tr name="7904" id="7904">
<td>7904</td><td>      <a id="7904c7" class="tk">vuint32_t</a> <a id="7904c17" class="tk">PRES0</a><a id="7904c22" class="tk">:</a>1;               <span class="ct">/* Channel 0 Presampling  Enable */</span></td></tr>
<tr name="7905" id="7905">
<td>7905</td><td>    <span class="br">}</span> <a id="7905c7" class="tk">B</a>;</td></tr>
<tr name="7906" id="7906">
<td>7906</td><td>  <span class="br">}</span> <a id="7906c5" class="tk">ADC_PSR0_32B_tag</a>;</td></tr>
<tr name="7907" id="7907">
<td>7907</td><td></td></tr>
<tr name="7908" id="7908">
<td>7908</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Presampling REGISTER 1 */</span></td></tr>
<tr name="7909" id="7909">
<td>7909</td><td>    <a id="7909c5" class="tk">vuint32_t</a> <a id="7909c15" class="tk">R</a>;</td></tr>
<tr name="7910" id="7910">
<td>7910</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="7911" id="7911">
<td>7911</td><td>      <a id="7911c7" class="tk">vuint32_t</a> <a id="7911c17" class="tk">PRES63</a><a id="7911c23" class="tk">:</a>1;              <span class="ct">/* Channel 63 Presampling  Enable */</span></td></tr>
<tr name="7912" id="7912">
<td>7912</td><td>      <a id="7912c7" class="tk">vuint32_t</a> <a id="7912c17" class="tk">PRES62</a><a id="7912c23" class="tk">:</a>1;              <span class="ct">/* Channel 62 Presampling  Enable */</span></td></tr>
<tr name="7913" id="7913">
<td>7913</td><td>      <a id="7913c7" class="tk">vuint32_t</a> <a id="7913c17" class="tk">PRES61</a><a id="7913c23" class="tk">:</a>1;              <span class="ct">/* Channel 61 Presampling  Enable */</span></td></tr>
<tr name="7914" id="7914">
<td>7914</td><td>      <a id="7914c7" class="tk">vuint32_t</a> <a id="7914c17" class="tk">PRES60</a><a id="7914c23" class="tk">:</a>1;              <span class="ct">/* Channel 60 Presampling  Enable */</span></td></tr>
<tr name="7915" id="7915">
<td>7915</td><td>      <a id="7915c7" class="tk">vuint32_t</a> <a id="7915c17" class="tk">PRES59</a><a id="7915c23" class="tk">:</a>1;              <span class="ct">/* Channel 59 Presampling  Enable */</span></td></tr>
<tr name="7916" id="7916">
<td>7916</td><td>      <a id="7916c7" class="tk">vuint32_t</a> <a id="7916c17" class="tk">PRES58</a><a id="7916c23" class="tk">:</a>1;              <span class="ct">/* Channel 58 Presampling  Enable */</span></td></tr>
<tr name="7917" id="7917">
<td>7917</td><td>      <a id="7917c7" class="tk">vuint32_t</a> <a id="7917c17" class="tk">PRES57</a><a id="7917c23" class="tk">:</a>1;              <span class="ct">/* Channel 57 Presampling  Enable */</span></td></tr>
<tr name="7918" id="7918">
<td>7918</td><td>      <a id="7918c7" class="tk">vuint32_t</a> <a id="7918c17" class="tk">PRES56</a><a id="7918c23" class="tk">:</a>1;              <span class="ct">/* Channel 56 Presampling  Enable */</span></td></tr>
<tr name="7919" id="7919">
<td>7919</td><td>      <a id="7919c7" class="tk">vuint32_t</a> <a id="7919c17" class="tk">PRES55</a><a id="7919c23" class="tk">:</a>1;              <span class="ct">/* Channel 55 Presampling  Enable */</span></td></tr>
<tr name="7920" id="7920">
<td>7920</td><td>      <a id="7920c7" class="tk">vuint32_t</a> <a id="7920c17" class="tk">PRES54</a><a id="7920c23" class="tk">:</a>1;              <span class="ct">/* Channel 54 Presampling  Enable */</span></td></tr>
<tr name="7921" id="7921">
<td>7921</td><td>      <a id="7921c7" class="tk">vuint32_t</a> <a id="7921c17" class="tk">PRES53</a><a id="7921c23" class="tk">:</a>1;              <span class="ct">/* Channel 53 Presampling  Enable */</span></td></tr>
<tr name="7922" id="7922">
<td>7922</td><td>      <a id="7922c7" class="tk">vuint32_t</a> <a id="7922c17" class="tk">PRES52</a><a id="7922c23" class="tk">:</a>1;              <span class="ct">/* Channel 52 Presampling  Enable */</span></td></tr>
<tr name="7923" id="7923">
<td>7923</td><td>      <a id="7923c7" class="tk">vuint32_t</a> <a id="7923c17" class="tk">PRES51</a><a id="7923c23" class="tk">:</a>1;              <span class="ct">/* Channel 51 Presampling  Enable */</span></td></tr>
<tr name="7924" id="7924">
<td>7924</td><td>      <a id="7924c7" class="tk">vuint32_t</a> <a id="7924c17" class="tk">PRES50</a><a id="7924c23" class="tk">:</a>1;              <span class="ct">/* Channel 50 Presampling  Enable */</span></td></tr>
<tr name="7925" id="7925">
<td>7925</td><td>      <a id="7925c7" class="tk">vuint32_t</a> <a id="7925c17" class="tk">PRES49</a><a id="7925c23" class="tk">:</a>1;              <span class="ct">/* Channel 49 Presampling  Enable */</span></td></tr>
<tr name="7926" id="7926">
<td>7926</td><td>      <a id="7926c7" class="tk">vuint32_t</a> <a id="7926c17" class="tk">PRES48</a><a id="7926c23" class="tk">:</a>1;              <span class="ct">/* Channel 48 Presampling  Enable */</span></td></tr>
<tr name="7927" id="7927">
<td>7927</td><td>      <a id="7927c7" class="tk">vuint32_t</a> <a id="7927c17" class="tk">PRES47</a><a id="7927c23" class="tk">:</a>1;              <span class="ct">/* Channel 47 Presampling  Enable */</span></td></tr>
<tr name="7928" id="7928">
<td>7928</td><td>      <a id="7928c7" class="tk">vuint32_t</a> <a id="7928c17" class="tk">PRES46</a><a id="7928c23" class="tk">:</a>1;              <span class="ct">/* Channel 46 Presampling  Enable */</span></td></tr>
<tr name="7929" id="7929">
<td>7929</td><td>      <a id="7929c7" class="tk">vuint32_t</a> <a id="7929c17" class="tk">PRES45</a><a id="7929c23" class="tk">:</a>1;              <span class="ct">/* Channel 45 Presampling  Enable */</span></td></tr>
<tr name="7930" id="7930">
<td>7930</td><td>      <a id="7930c7" class="tk">vuint32_t</a> <a id="7930c17" class="tk">PRES44</a><a id="7930c23" class="tk">:</a>1;              <span class="ct">/* Channel 44 Presampling  Enable */</span></td></tr>
<tr name="7931" id="7931">
<td>7931</td><td>      <a id="7931c7" class="tk">vuint32_t</a> <a id="7931c17" class="tk">PRES43</a><a id="7931c23" class="tk">:</a>1;              <span class="ct">/* Channel 43 Presampling  Enable */</span></td></tr>
<tr name="7932" id="7932">
<td>7932</td><td>      <a id="7932c7" class="tk">vuint32_t</a> <a id="7932c17" class="tk">PRES42</a><a id="7932c23" class="tk">:</a>1;              <span class="ct">/* Channel 42 Presampling  Enable */</span></td></tr>
<tr name="7933" id="7933">
<td>7933</td><td>      <a id="7933c7" class="tk">vuint32_t</a> <a id="7933c17" class="tk">PRES41</a><a id="7933c23" class="tk">:</a>1;              <span class="ct">/* Channel 41 Presampling  Enable */</span></td></tr>
<tr name="7934" id="7934">
<td>7934</td><td>      <a id="7934c7" class="tk">vuint32_t</a> <a id="7934c17" class="tk">PRES40</a><a id="7934c23" class="tk">:</a>1;              <span class="ct">/* Channel 40 Presampling  Enable */</span></td></tr>
<tr name="7935" id="7935">
<td>7935</td><td>      <a id="7935c7" class="tk">vuint32_t</a> <a id="7935c17" class="tk">PRES39</a><a id="7935c23" class="tk">:</a>1;              <span class="ct">/* Channel 39 Presampling  Enable */</span></td></tr>
<tr name="7936" id="7936">
<td>7936</td><td>      <a id="7936c7" class="tk">vuint32_t</a> <a id="7936c17" class="tk">PRES38</a><a id="7936c23" class="tk">:</a>1;              <span class="ct">/* Channel 38 Presampling  Enable */</span></td></tr>
<tr name="7937" id="7937">
<td>7937</td><td>      <a id="7937c7" class="tk">vuint32_t</a> <a id="7937c17" class="tk">PRES37</a><a id="7937c23" class="tk">:</a>1;              <span class="ct">/* Channel 37 Presampling  Enable */</span></td></tr>
<tr name="7938" id="7938">
<td>7938</td><td>      <a id="7938c7" class="tk">vuint32_t</a> <a id="7938c17" class="tk">PRES36</a><a id="7938c23" class="tk">:</a>1;              <span class="ct">/* Channel 36 Presampling  Enable */</span></td></tr>
<tr name="7939" id="7939">
<td>7939</td><td>      <a id="7939c7" class="tk">vuint32_t</a> <a id="7939c17" class="tk">PRES35</a><a id="7939c23" class="tk">:</a>1;              <span class="ct">/* Channel 35 Presampling  Enable */</span></td></tr>
<tr name="7940" id="7940">
<td>7940</td><td>      <a id="7940c7" class="tk">vuint32_t</a> <a id="7940c17" class="tk">PRES34</a><a id="7940c23" class="tk">:</a>1;              <span class="ct">/* Channel 34 Presampling  Enable */</span></td></tr>
<tr name="7941" id="7941">
<td>7941</td><td>      <a id="7941c7" class="tk">vuint32_t</a> <a id="7941c17" class="tk">PRES33</a><a id="7941c23" class="tk">:</a>1;              <span class="ct">/* Channel 33 Presampling  Enable */</span></td></tr>
<tr name="7942" id="7942">
<td>7942</td><td>      <a id="7942c7" class="tk">vuint32_t</a> <a id="7942c17" class="tk">PRES32</a><a id="7942c23" class="tk">:</a>1;              <span class="ct">/* Channel 32 Presampling  Enable */</span></td></tr>
<tr name="7943" id="7943">
<td>7943</td><td>    <span class="br">}</span> <a id="7943c7" class="tk">B</a>;</td></tr>
<tr name="7944" id="7944">
<td>7944</td><td>  <span class="br">}</span> <a id="7944c5" class="tk">ADC_PSR1_32B_tag</a>;</td></tr>
<tr name="7945" id="7945">
<td>7945</td><td></td></tr>
<tr name="7946" id="7946">
<td>7946</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Presampling REGISTER 2 */</span></td></tr>
<tr name="7947" id="7947">
<td>7947</td><td>    <a id="7947c5" class="tk">vuint32_t</a> <a id="7947c15" class="tk">R</a>;</td></tr>
<tr name="7948" id="7948">
<td>7948</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="7949" id="7949">
<td>7949</td><td>      <a id="7949c7" class="tk">vuint32_t</a> <a id="7949c17" class="tk">PRES95</a><a id="7949c23" class="tk">:</a>1;              <span class="ct">/* Channel 95 Presampling  Enable */</span></td></tr>
<tr name="7950" id="7950">
<td>7950</td><td>      <a id="7950c7" class="tk">vuint32_t</a> <a id="7950c17" class="tk">PRES94</a><a id="7950c23" class="tk">:</a>1;              <span class="ct">/* Channel 94 Presampling  Enable */</span></td></tr>
<tr name="7951" id="7951">
<td>7951</td><td>      <a id="7951c7" class="tk">vuint32_t</a> <a id="7951c17" class="tk">PRES93</a><a id="7951c23" class="tk">:</a>1;              <span class="ct">/* Channel 93 Presampling  Enable */</span></td></tr>
<tr name="7952" id="7952">
<td>7952</td><td>      <a id="7952c7" class="tk">vuint32_t</a> <a id="7952c17" class="tk">PRES92</a><a id="7952c23" class="tk">:</a>1;              <span class="ct">/* Channel 92 Presampling  Enable */</span></td></tr>
<tr name="7953" id="7953">
<td>7953</td><td>      <a id="7953c7" class="tk">vuint32_t</a> <a id="7953c17" class="tk">PRES91</a><a id="7953c23" class="tk">:</a>1;              <span class="ct">/* Channel 91 Presampling  Enable */</span></td></tr>
<tr name="7954" id="7954">
<td>7954</td><td>      <a id="7954c7" class="tk">vuint32_t</a> <a id="7954c17" class="tk">PRES90</a><a id="7954c23" class="tk">:</a>1;              <span class="ct">/* Channel 90 Presampling  Enable */</span></td></tr>
<tr name="7955" id="7955">
<td>7955</td><td>      <a id="7955c7" class="tk">vuint32_t</a> <a id="7955c17" class="tk">PRES89</a><a id="7955c23" class="tk">:</a>1;              <span class="ct">/* Channel 89 Presampling  Enable */</span></td></tr>
<tr name="7956" id="7956">
<td>7956</td><td>      <a id="7956c7" class="tk">vuint32_t</a> <a id="7956c17" class="tk">PRES88</a><a id="7956c23" class="tk">:</a>1;              <span class="ct">/* Channel 88 Presampling  Enable */</span></td></tr>
<tr name="7957" id="7957">
<td>7957</td><td>      <a id="7957c7" class="tk">vuint32_t</a> <a id="7957c17" class="tk">PRES87</a><a id="7957c23" class="tk">:</a>1;              <span class="ct">/* Channel 87 Presampling  Enable */</span></td></tr>
<tr name="7958" id="7958">
<td>7958</td><td>      <a id="7958c7" class="tk">vuint32_t</a> <a id="7958c17" class="tk">PRES86</a><a id="7958c23" class="tk">:</a>1;              <span class="ct">/* Channel 86 Presampling  Enable */</span></td></tr>
<tr name="7959" id="7959">
<td>7959</td><td>      <a id="7959c7" class="tk">vuint32_t</a> <a id="7959c17" class="tk">PRES85</a><a id="7959c23" class="tk">:</a>1;              <span class="ct">/* Channel 85 Presampling  Enable */</span></td></tr>
<tr name="7960" id="7960">
<td>7960</td><td>      <a id="7960c7" class="tk">vuint32_t</a> <a id="7960c17" class="tk">PRES84</a><a id="7960c23" class="tk">:</a>1;              <span class="ct">/* Channel 84 Presampling  Enable */</span></td></tr>
<tr name="7961" id="7961">
<td>7961</td><td>      <a id="7961c7" class="tk">vuint32_t</a> <a id="7961c17" class="tk">PRES83</a><a id="7961c23" class="tk">:</a>1;              <span class="ct">/* Channel 83 Presampling  Enable */</span></td></tr>
<tr name="7962" id="7962">
<td>7962</td><td>      <a id="7962c7" class="tk">vuint32_t</a> <a id="7962c17" class="tk">PRES82</a><a id="7962c23" class="tk">:</a>1;              <span class="ct">/* Channel 82 Presampling  Enable */</span></td></tr>
<tr name="7963" id="7963">
<td>7963</td><td>      <a id="7963c7" class="tk">vuint32_t</a> <a id="7963c17" class="tk">PRES81</a><a id="7963c23" class="tk">:</a>1;              <span class="ct">/* Channel 81 Presampling  Enable */</span></td></tr>
<tr name="7964" id="7964">
<td>7964</td><td>      <a id="7964c7" class="tk">vuint32_t</a> <a id="7964c17" class="tk">PRES80</a><a id="7964c23" class="tk">:</a>1;              <span class="ct">/* Channel 80 Presampling  Enable */</span></td></tr>
<tr name="7965" id="7965">
<td>7965</td><td>      <a id="7965c7" class="tk">vuint32_t</a> <a id="7965c17" class="tk">PRES79</a><a id="7965c23" class="tk">:</a>1;              <span class="ct">/* Channel 79 Presampling  Enable */</span></td></tr>
<tr name="7966" id="7966">
<td>7966</td><td>      <a id="7966c7" class="tk">vuint32_t</a> <a id="7966c17" class="tk">PRES78</a><a id="7966c23" class="tk">:</a>1;              <span class="ct">/* Channel 78 Presampling  Enable */</span></td></tr>
<tr name="7967" id="7967">
<td>7967</td><td>      <a id="7967c7" class="tk">vuint32_t</a> <a id="7967c17" class="tk">PRES77</a><a id="7967c23" class="tk">:</a>1;              <span class="ct">/* Channel 77 Presampling  Enable */</span></td></tr>
<tr name="7968" id="7968">
<td>7968</td><td>      <a id="7968c7" class="tk">vuint32_t</a> <a id="7968c17" class="tk">PRES76</a><a id="7968c23" class="tk">:</a>1;              <span class="ct">/* Channel 76 Presampling  Enable */</span></td></tr>
<tr name="7969" id="7969">
<td>7969</td><td>      <a id="7969c7" class="tk">vuint32_t</a> <a id="7969c17" class="tk">PRES75</a><a id="7969c23" class="tk">:</a>1;              <span class="ct">/* Channel 75 Presampling  Enable */</span></td></tr>
<tr name="7970" id="7970">
<td>7970</td><td>      <a id="7970c7" class="tk">vuint32_t</a> <a id="7970c17" class="tk">PRES74</a><a id="7970c23" class="tk">:</a>1;              <span class="ct">/* Channel 74 Presampling  Enable */</span></td></tr>
<tr name="7971" id="7971">
<td>7971</td><td>      <a id="7971c7" class="tk">vuint32_t</a> <a id="7971c17" class="tk">PRES73</a><a id="7971c23" class="tk">:</a>1;              <span class="ct">/* Channel 73 Presampling  Enable */</span></td></tr>
<tr name="7972" id="7972">
<td>7972</td><td>      <a id="7972c7" class="tk">vuint32_t</a> <a id="7972c17" class="tk">PRES72</a><a id="7972c23" class="tk">:</a>1;              <span class="ct">/* Channel 72 Presampling  Enable */</span></td></tr>
<tr name="7973" id="7973">
<td>7973</td><td>      <a id="7973c7" class="tk">vuint32_t</a> <a id="7973c17" class="tk">PRES71</a><a id="7973c23" class="tk">:</a>1;              <span class="ct">/* Channel 71 Presampling  Enable */</span></td></tr>
<tr name="7974" id="7974">
<td>7974</td><td>      <a id="7974c7" class="tk">vuint32_t</a> <a id="7974c17" class="tk">PRES70</a><a id="7974c23" class="tk">:</a>1;              <span class="ct">/* Channel 70 Presampling  Enable */</span></td></tr>
<tr name="7975" id="7975">
<td>7975</td><td>      <a id="7975c7" class="tk">vuint32_t</a> <a id="7975c17" class="tk">PRES69</a><a id="7975c23" class="tk">:</a>1;              <span class="ct">/* Channel 69 Presampling  Enable */</span></td></tr>
<tr name="7976" id="7976">
<td>7976</td><td>      <a id="7976c7" class="tk">vuint32_t</a> <a id="7976c17" class="tk">PRES68</a><a id="7976c23" class="tk">:</a>1;              <span class="ct">/* Channel 68 Presampling  Enable */</span></td></tr>
<tr name="7977" id="7977">
<td>7977</td><td>      <a id="7977c7" class="tk">vuint32_t</a> <a id="7977c17" class="tk">PRES67</a><a id="7977c23" class="tk">:</a>1;              <span class="ct">/* Channel 67 Presampling  Enable */</span></td></tr>
<tr name="7978" id="7978">
<td>7978</td><td>      <a id="7978c7" class="tk">vuint32_t</a> <a id="7978c17" class="tk">PRES66</a><a id="7978c23" class="tk">:</a>1;              <span class="ct">/* Channel 66 Presampling  Enable */</span></td></tr>
<tr name="7979" id="7979">
<td>7979</td><td>      <a id="7979c7" class="tk">vuint32_t</a> <a id="7979c17" class="tk">PRES65</a><a id="7979c23" class="tk">:</a>1;              <span class="ct">/* Channel 65 Presampling  Enable */</span></td></tr>
<tr name="7980" id="7980">
<td>7980</td><td>      <a id="7980c7" class="tk">vuint32_t</a> <a id="7980c17" class="tk">PRES64</a><a id="7980c23" class="tk">:</a>1;              <span class="ct">/* Channel 64 Presampling  Enable */</span></td></tr>
<tr name="7981" id="7981">
<td>7981</td><td>    <span class="br">}</span> <a id="7981c7" class="tk">B</a>;</td></tr>
<tr name="7982" id="7982">
<td>7982</td><td>  <span class="br">}</span> <a id="7982c5" class="tk">ADC_PSR2_32B_tag</a>;</td></tr>
<tr name="7983" id="7983">
<td>7983</td><td></td></tr>
<tr name="7984" id="7984">
<td>7984</td><td>  <span class="ct">/* Register layout for all registers CTR ... */</span></td></tr>
<tr name="7985" id="7985">
<td>7985</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* conversion timing register */</span></td></tr>
<tr name="7986" id="7986">
<td>7986</td><td>    <a id="7986c5" class="tk">vuint32_t</a> <a id="7986c15" class="tk">R</a>;</td></tr>
<tr name="7987" id="7987">
<td>7987</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="7988" id="7988">
<td>7988</td><td>     <a id="7988c6" class="tk">vuint32_t</a><a id="7988c15" class="tk">:</a></td></tr>
<tr name="7989" id="7989">
<td>7989</td><td>      16;</td></tr>
<tr name="7990" id="7990">
<td>7990</td><td>      <a id="7990c7" class="tk">vuint32_t</a> <a id="7990c17" class="tk">INPLATCH</a><a id="7990c25" class="tk">:</a>1;            <span class="ct">/* configuration bits for the LATCHING PHASE duration */</span></td></tr>
<tr name="7991" id="7991">
<td>7991</td><td>     <a id="7991c6" class="tk">vuint32_t</a><a id="7991c15" class="tk">:</a></td></tr>
<tr name="7992" id="7992">
<td>7992</td><td>      1;</td></tr>
<tr name="7993" id="7993">
<td>7993</td><td>      <a id="7993c7" class="tk">vuint32_t</a> <a id="7993c17" class="tk">OFFSHIFT</a><a id="7993c25" class="tk">:</a>2;            <span class="ct">/* configuration for offset shift characteristics */</span></td></tr>
<tr name="7994" id="7994">
<td>7994</td><td>     <a id="7994c6" class="tk">vuint32_t</a><a id="7994c15" class="tk">:</a></td></tr>
<tr name="7995" id="7995">
<td>7995</td><td>      1;</td></tr>
<tr name="7996" id="7996">
<td>7996</td><td>      <a id="7996c7" class="tk">vuint32_t</a> <a id="7996c17" class="tk">INPCMP</a><a id="7996c23" class="tk">:</a>2;              <span class="ct">/* configuration bits for the COMPARISON duration */</span></td></tr>
<tr name="7997" id="7997">
<td>7997</td><td>     <a id="7997c6" class="tk">vuint32_t</a><a id="7997c15" class="tk">:</a></td></tr>
<tr name="7998" id="7998">
<td>7998</td><td>      1;</td></tr>
<tr name="7999" id="7999">
<td>7999</td><td></td></tr>
<tr name="8000" id="8000">
<td>8000</td><td><span class="pp">#ifndef</span> <a id="8000c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="8001" id="8001">
<td>8001</td><td></td></tr>
<tr name="8002" id="8002">
<td>8002</td><td>      <a id="8002c7" class="tk">vuint32_t</a> <a id="8002c17" class="tk">INSAMP</a><a id="8002c23" class="tk">:</a>8;              <span class="ct">/* configuration bits for the SAMPLING PHASE duration */</span></td></tr>
<tr name="8003" id="8003">
<td>8003</td><td></td></tr>
<tr name="8004" id="8004">
<td>8004</td><td><span class="pp">#else</span></td></tr>
<tr name="8005" id="8005">
<td>8005</td><td></td></tr>
<tr name="8006" id="8006">
<td>8006</td><td>      <a id="8006c7" class="tk">vuint32_t</a> <a id="8006c17" class="tk">INPSAMP</a><a id="8006c24" class="tk">:</a>8;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="8007" id="8007">
<td>8007</td><td></td></tr>
<tr name="8008" id="8008">
<td>8008</td><td><span class="pp">#endif</span></td></tr>
<tr name="8009" id="8009">
<td>8009</td><td></td></tr>
<tr name="8010" id="8010">
<td>8010</td><td>    <span class="br">}</span> <a id="8010c7" class="tk">B</a>;</td></tr>
<tr name="8011" id="8011">
<td>8011</td><td>  <span class="br">}</span> <a id="8011c5" class="tk">ADC_CTR_32B_tag</a>;</td></tr>
<tr name="8012" id="8012">
<td>8012</td><td></td></tr>
<tr name="8013" id="8013">
<td>8013</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* conversion timing register */</span></td></tr>
<tr name="8014" id="8014">
<td>8014</td><td>    <a id="8014c5" class="tk">vuint32_t</a> <a id="8014c15" class="tk">R</a>;</td></tr>
<tr name="8015" id="8015">
<td>8015</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8016" id="8016">
<td>8016</td><td>     <a id="8016c6" class="tk">vuint32_t</a><a id="8016c15" class="tk">:</a></td></tr>
<tr name="8017" id="8017">
<td>8017</td><td>      16;</td></tr>
<tr name="8018" id="8018">
<td>8018</td><td>      <a id="8018c7" class="tk">vuint32_t</a> <a id="8018c17" class="tk">INPLATCH</a><a id="8018c25" class="tk">:</a>1;            <span class="ct">/* configuration bits for the LATCHING PHASE duration */</span></td></tr>
<tr name="8019" id="8019">
<td>8019</td><td>     <a id="8019c6" class="tk">vuint32_t</a><a id="8019c15" class="tk">:</a></td></tr>
<tr name="8020" id="8020">
<td>8020</td><td>      1;</td></tr>
<tr name="8021" id="8021">
<td>8021</td><td>      <a id="8021c7" class="tk">vuint32_t</a> <a id="8021c17" class="tk">OFFSHIFT</a><a id="8021c25" class="tk">:</a>2;            <span class="ct">/* configuration for offset shift characteristics */</span></td></tr>
<tr name="8022" id="8022">
<td>8022</td><td>     <a id="8022c6" class="tk">vuint32_t</a><a id="8022c15" class="tk">:</a></td></tr>
<tr name="8023" id="8023">
<td>8023</td><td>      1;</td></tr>
<tr name="8024" id="8024">
<td>8024</td><td>      <a id="8024c7" class="tk">vuint32_t</a> <a id="8024c17" class="tk">INPCMP</a><a id="8024c23" class="tk">:</a>2;              <span class="ct">/* configuration bits for the COMPARISON duration */</span></td></tr>
<tr name="8025" id="8025">
<td>8025</td><td>     <a id="8025c6" class="tk">vuint32_t</a><a id="8025c15" class="tk">:</a></td></tr>
<tr name="8026" id="8026">
<td>8026</td><td>      1;</td></tr>
<tr name="8027" id="8027">
<td>8027</td><td></td></tr>
<tr name="8028" id="8028">
<td>8028</td><td><span class="pp">#ifndef</span> <a id="8028c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="8029" id="8029">
<td>8029</td><td></td></tr>
<tr name="8030" id="8030">
<td>8030</td><td>      <a id="8030c7" class="tk">vuint32_t</a> <a id="8030c17" class="tk">INSAMP</a><a id="8030c23" class="tk">:</a>7;              <span class="ct">/* configuration bits for the SAMPLING PHASE duration */</span></td></tr>
<tr name="8031" id="8031">
<td>8031</td><td></td></tr>
<tr name="8032" id="8032">
<td>8032</td><td><span class="pp">#else</span></td></tr>
<tr name="8033" id="8033">
<td>8033</td><td></td></tr>
<tr name="8034" id="8034">
<td>8034</td><td>      <a id="8034c7" class="tk">vuint32_t</a> <a id="8034c17" class="tk">INPSAMP</a><a id="8034c24" class="tk">:</a>7;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="8035" id="8035">
<td>8035</td><td></td></tr>
<tr name="8036" id="8036">
<td>8036</td><td><span class="pp">#endif</span></td></tr>
<tr name="8037" id="8037">
<td>8037</td><td></td></tr>
<tr name="8038" id="8038">
<td>8038</td><td>      <a id="8038c7" class="tk">vuint32_t</a> <a id="8038c17" class="tk">TSENS</a><a id="8038c22" class="tk">:</a>1;               <span class="ct">/* configuration bit for TSENS*/</span></td></tr>
<tr name="8039" id="8039">
<td>8039</td><td>    <span class="br">}</span> <a id="8039c7" class="tk">B</a>;</td></tr>
<tr name="8040" id="8040">
<td>8040</td><td>  <span class="br">}</span> <a id="8040c5" class="tk">ADC_CTR1_32B_tag</a>;</td></tr>
<tr name="8041" id="8041">
<td>8041</td><td></td></tr>
<tr name="8042" id="8042">
<td>8042</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* NORMAL CONVERSION MASK REGISTER 0 */</span></td></tr>
<tr name="8043" id="8043">
<td>8043</td><td>    <a id="8043c5" class="tk">vuint32_t</a> <a id="8043c15" class="tk">R</a>;</td></tr>
<tr name="8044" id="8044">
<td>8044</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8045" id="8045">
<td>8045</td><td>      <a id="8045c7" class="tk">vuint32_t</a> <a id="8045c17" class="tk">CH31</a><a id="8045c21" class="tk">:</a>1;                <span class="ct">/* Channel 31 Normal Sampling Enable */</span></td></tr>
<tr name="8046" id="8046">
<td>8046</td><td>      <a id="8046c7" class="tk">vuint32_t</a> <a id="8046c17" class="tk">CH30</a><a id="8046c21" class="tk">:</a>1;                <span class="ct">/* Channel 30 Normal Sampling Enable */</span></td></tr>
<tr name="8047" id="8047">
<td>8047</td><td>      <a id="8047c7" class="tk">vuint32_t</a> <a id="8047c17" class="tk">CH29</a><a id="8047c21" class="tk">:</a>1;                <span class="ct">/* Channel 29 Normal Sampling Enable */</span></td></tr>
<tr name="8048" id="8048">
<td>8048</td><td>      <a id="8048c7" class="tk">vuint32_t</a> <a id="8048c17" class="tk">CH28</a><a id="8048c21" class="tk">:</a>1;                <span class="ct">/* Channel 28 Normal Sampling Enable */</span></td></tr>
<tr name="8049" id="8049">
<td>8049</td><td>      <a id="8049c7" class="tk">vuint32_t</a> <a id="8049c17" class="tk">CH27</a><a id="8049c21" class="tk">:</a>1;                <span class="ct">/* Channel 27 Normal Sampling Enable */</span></td></tr>
<tr name="8050" id="8050">
<td>8050</td><td>      <a id="8050c7" class="tk">vuint32_t</a> <a id="8050c17" class="tk">CH26</a><a id="8050c21" class="tk">:</a>1;                <span class="ct">/* Channel 26 Normal Sampling Enable */</span></td></tr>
<tr name="8051" id="8051">
<td>8051</td><td>      <a id="8051c7" class="tk">vuint32_t</a> <a id="8051c17" class="tk">CH25</a><a id="8051c21" class="tk">:</a>1;                <span class="ct">/* Channel 25 Normal Sampling Enable */</span></td></tr>
<tr name="8052" id="8052">
<td>8052</td><td>      <a id="8052c7" class="tk">vuint32_t</a> <a id="8052c17" class="tk">CH24</a><a id="8052c21" class="tk">:</a>1;                <span class="ct">/* Channel 24 Normal Sampling Enable */</span></td></tr>
<tr name="8053" id="8053">
<td>8053</td><td>      <a id="8053c7" class="tk">vuint32_t</a> <a id="8053c17" class="tk">CH23</a><a id="8053c21" class="tk">:</a>1;                <span class="ct">/* Channel 23 Normal Sampling Enable */</span></td></tr>
<tr name="8054" id="8054">
<td>8054</td><td>      <a id="8054c7" class="tk">vuint32_t</a> <a id="8054c17" class="tk">CH22</a><a id="8054c21" class="tk">:</a>1;                <span class="ct">/* Channel 22 Normal Sampling Enable */</span></td></tr>
<tr name="8055" id="8055">
<td>8055</td><td>      <a id="8055c7" class="tk">vuint32_t</a> <a id="8055c17" class="tk">CH21</a><a id="8055c21" class="tk">:</a>1;                <span class="ct">/* Channel 21 Normal Sampling Enable */</span></td></tr>
<tr name="8056" id="8056">
<td>8056</td><td>      <a id="8056c7" class="tk">vuint32_t</a> <a id="8056c17" class="tk">CH20</a><a id="8056c21" class="tk">:</a>1;                <span class="ct">/* Channel 20 Normal Sampling Enable */</span></td></tr>
<tr name="8057" id="8057">
<td>8057</td><td>      <a id="8057c7" class="tk">vuint32_t</a> <a id="8057c17" class="tk">CH19</a><a id="8057c21" class="tk">:</a>1;                <span class="ct">/* Channel 19 Normal Sampling Enable */</span></td></tr>
<tr name="8058" id="8058">
<td>8058</td><td>      <a id="8058c7" class="tk">vuint32_t</a> <a id="8058c17" class="tk">CH18</a><a id="8058c21" class="tk">:</a>1;                <span class="ct">/* Channel 18 Normal Sampling Enable */</span></td></tr>
<tr name="8059" id="8059">
<td>8059</td><td>      <a id="8059c7" class="tk">vuint32_t</a> <a id="8059c17" class="tk">CH17</a><a id="8059c21" class="tk">:</a>1;                <span class="ct">/* Channel 17 Normal Sampling Enable */</span></td></tr>
<tr name="8060" id="8060">
<td>8060</td><td>      <a id="8060c7" class="tk">vuint32_t</a> <a id="8060c17" class="tk">CH16</a><a id="8060c21" class="tk">:</a>1;                <span class="ct">/* Channel 16 Normal Sampling Enable */</span></td></tr>
<tr name="8061" id="8061">
<td>8061</td><td>      <a id="8061c7" class="tk">vuint32_t</a> <a id="8061c17" class="tk">CH15</a><a id="8061c21" class="tk">:</a>1;                <span class="ct">/* Channel 15 Normal Sampling Enable */</span></td></tr>
<tr name="8062" id="8062">
<td>8062</td><td>      <a id="8062c7" class="tk">vuint32_t</a> <a id="8062c17" class="tk">CH14</a><a id="8062c21" class="tk">:</a>1;                <span class="ct">/* Channel 14 Normal Sampling Enable */</span></td></tr>
<tr name="8063" id="8063">
<td>8063</td><td>      <a id="8063c7" class="tk">vuint32_t</a> <a id="8063c17" class="tk">CH13</a><a id="8063c21" class="tk">:</a>1;                <span class="ct">/* Channel 13 Normal Sampling Enable */</span></td></tr>
<tr name="8064" id="8064">
<td>8064</td><td>      <a id="8064c7" class="tk">vuint32_t</a> <a id="8064c17" class="tk">CH12</a><a id="8064c21" class="tk">:</a>1;                <span class="ct">/* Channel 12 Normal Sampling Enable */</span></td></tr>
<tr name="8065" id="8065">
<td>8065</td><td>      <a id="8065c7" class="tk">vuint32_t</a> <a id="8065c17" class="tk">CH11</a><a id="8065c21" class="tk">:</a>1;                <span class="ct">/* Channel 11 Normal Sampling Enable */</span></td></tr>
<tr name="8066" id="8066">
<td>8066</td><td>      <a id="8066c7" class="tk">vuint32_t</a> <a id="8066c17" class="tk">CH10</a><a id="8066c21" class="tk">:</a>1;                <span class="ct">/* Channel 10 Normal Sampling Enable */</span></td></tr>
<tr name="8067" id="8067">
<td>8067</td><td>      <a id="8067c7" class="tk">vuint32_t</a> <a id="8067c17" class="tk">CH9</a><a id="8067c20" class="tk">:</a>1;                 <span class="ct">/* Channel 9 Normal Sampling Enable */</span></td></tr>
<tr name="8068" id="8068">
<td>8068</td><td>      <a id="8068c7" class="tk">vuint32_t</a> <a id="8068c17" class="tk">CH8</a><a id="8068c20" class="tk">:</a>1;                 <span class="ct">/* Channel 8 Normal Sampling Enable */</span></td></tr>
<tr name="8069" id="8069">
<td>8069</td><td>      <a id="8069c7" class="tk">vuint32_t</a> <a id="8069c17" class="tk">CH7</a><a id="8069c20" class="tk">:</a>1;                 <span class="ct">/* Channel 7 Normal Sampling Enable */</span></td></tr>
<tr name="8070" id="8070">
<td>8070</td><td>      <a id="8070c7" class="tk">vuint32_t</a> <a id="8070c17" class="tk">CH6</a><a id="8070c20" class="tk">:</a>1;                 <span class="ct">/* Channel 6 Normal Sampling Enable */</span></td></tr>
<tr name="8071" id="8071">
<td>8071</td><td>      <a id="8071c7" class="tk">vuint32_t</a> <a id="8071c17" class="tk">CH5</a><a id="8071c20" class="tk">:</a>1;                 <span class="ct">/* Channel 5 Normal Sampling Enable */</span></td></tr>
<tr name="8072" id="8072">
<td>8072</td><td>      <a id="8072c7" class="tk">vuint32_t</a> <a id="8072c17" class="tk">CH4</a><a id="8072c20" class="tk">:</a>1;                 <span class="ct">/* Channel 4 Normal Sampling Enable */</span></td></tr>
<tr name="8073" id="8073">
<td>8073</td><td>      <a id="8073c7" class="tk">vuint32_t</a> <a id="8073c17" class="tk">CH3</a><a id="8073c20" class="tk">:</a>1;                 <span class="ct">/* Channel 3 Normal Sampling Enable */</span></td></tr>
<tr name="8074" id="8074">
<td>8074</td><td>      <a id="8074c7" class="tk">vuint32_t</a> <a id="8074c17" class="tk">CH2</a><a id="8074c20" class="tk">:</a>1;                 <span class="ct">/* Channel 2 Normal Sampling Enable */</span></td></tr>
<tr name="8075" id="8075">
<td>8075</td><td>      <a id="8075c7" class="tk">vuint32_t</a> <a id="8075c17" class="tk">CH1</a><a id="8075c20" class="tk">:</a>1;                 <span class="ct">/* Channel 1 Normal Sampling Enable */</span></td></tr>
<tr name="8076" id="8076">
<td>8076</td><td>      <a id="8076c7" class="tk">vuint32_t</a> <a id="8076c17" class="tk">CH0</a><a id="8076c20" class="tk">:</a>1;                 <span class="ct">/* Channel 0 Normal Sampling Enable */</span></td></tr>
<tr name="8077" id="8077">
<td>8077</td><td>    <span class="br">}</span> <a id="8077c7" class="tk">B</a>;</td></tr>
<tr name="8078" id="8078">
<td>8078</td><td>  <span class="br">}</span> <a id="8078c5" class="tk">ADC_NCMR0_32B_tag</a>;</td></tr>
<tr name="8079" id="8079">
<td>8079</td><td></td></tr>
<tr name="8080" id="8080">
<td>8080</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* NORMAL CONVERSION MASK REGISTER 1 */</span></td></tr>
<tr name="8081" id="8081">
<td>8081</td><td>    <a id="8081c5" class="tk">vuint32_t</a> <a id="8081c15" class="tk">R</a>;</td></tr>
<tr name="8082" id="8082">
<td>8082</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8083" id="8083">
<td>8083</td><td>      <a id="8083c7" class="tk">vuint32_t</a> <a id="8083c17" class="tk">CH63</a><a id="8083c21" class="tk">:</a>1;                <span class="ct">/* Channel 63 Normal Sampling Enable */</span></td></tr>
<tr name="8084" id="8084">
<td>8084</td><td>      <a id="8084c7" class="tk">vuint32_t</a> <a id="8084c17" class="tk">CH62</a><a id="8084c21" class="tk">:</a>1;                <span class="ct">/* Channel 62 Normal Sampling Enable */</span></td></tr>
<tr name="8085" id="8085">
<td>8085</td><td>      <a id="8085c7" class="tk">vuint32_t</a> <a id="8085c17" class="tk">CH61</a><a id="8085c21" class="tk">:</a>1;                <span class="ct">/* Channel 61 Normal Sampling Enable */</span></td></tr>
<tr name="8086" id="8086">
<td>8086</td><td>      <a id="8086c7" class="tk">vuint32_t</a> <a id="8086c17" class="tk">CH60</a><a id="8086c21" class="tk">:</a>1;                <span class="ct">/* Channel 60 Normal Sampling Enable */</span></td></tr>
<tr name="8087" id="8087">
<td>8087</td><td>      <a id="8087c7" class="tk">vuint32_t</a> <a id="8087c17" class="tk">CH59</a><a id="8087c21" class="tk">:</a>1;                <span class="ct">/* Channel 59 Normal Sampling Enable */</span></td></tr>
<tr name="8088" id="8088">
<td>8088</td><td>      <a id="8088c7" class="tk">vuint32_t</a> <a id="8088c17" class="tk">CH58</a><a id="8088c21" class="tk">:</a>1;                <span class="ct">/* Channel 58 Normal Sampling Enable */</span></td></tr>
<tr name="8089" id="8089">
<td>8089</td><td>      <a id="8089c7" class="tk">vuint32_t</a> <a id="8089c17" class="tk">CH57</a><a id="8089c21" class="tk">:</a>1;                <span class="ct">/* Channel 57 Normal Sampling Enable */</span></td></tr>
<tr name="8090" id="8090">
<td>8090</td><td>      <a id="8090c7" class="tk">vuint32_t</a> <a id="8090c17" class="tk">CH56</a><a id="8090c21" class="tk">:</a>1;                <span class="ct">/* Channel 56 Normal Sampling Enable */</span></td></tr>
<tr name="8091" id="8091">
<td>8091</td><td>      <a id="8091c7" class="tk">vuint32_t</a> <a id="8091c17" class="tk">CH55</a><a id="8091c21" class="tk">:</a>1;                <span class="ct">/* Channel 55 Normal Sampling Enable */</span></td></tr>
<tr name="8092" id="8092">
<td>8092</td><td>      <a id="8092c7" class="tk">vuint32_t</a> <a id="8092c17" class="tk">CH54</a><a id="8092c21" class="tk">:</a>1;                <span class="ct">/* Channel 54 Normal Sampling Enable */</span></td></tr>
<tr name="8093" id="8093">
<td>8093</td><td>      <a id="8093c7" class="tk">vuint32_t</a> <a id="8093c17" class="tk">CH53</a><a id="8093c21" class="tk">:</a>1;                <span class="ct">/* Channel 53 Normal Sampling Enable */</span></td></tr>
<tr name="8094" id="8094">
<td>8094</td><td>      <a id="8094c7" class="tk">vuint32_t</a> <a id="8094c17" class="tk">CH52</a><a id="8094c21" class="tk">:</a>1;                <span class="ct">/* Channel 52 Normal Sampling Enable */</span></td></tr>
<tr name="8095" id="8095">
<td>8095</td><td>      <a id="8095c7" class="tk">vuint32_t</a> <a id="8095c17" class="tk">CH51</a><a id="8095c21" class="tk">:</a>1;                <span class="ct">/* Channel 51 Normal Sampling Enable */</span></td></tr>
<tr name="8096" id="8096">
<td>8096</td><td>      <a id="8096c7" class="tk">vuint32_t</a> <a id="8096c17" class="tk">CH50</a><a id="8096c21" class="tk">:</a>1;                <span class="ct">/* Channel 50 Normal Sampling Enable */</span></td></tr>
<tr name="8097" id="8097">
<td>8097</td><td>      <a id="8097c7" class="tk">vuint32_t</a> <a id="8097c17" class="tk">CH49</a><a id="8097c21" class="tk">:</a>1;                <span class="ct">/* Channel 49 Normal Sampling Enable */</span></td></tr>
<tr name="8098" id="8098">
<td>8098</td><td>      <a id="8098c7" class="tk">vuint32_t</a> <a id="8098c17" class="tk">CH48</a><a id="8098c21" class="tk">:</a>1;                <span class="ct">/* Channel 48 Normal Sampling Enable */</span></td></tr>
<tr name="8099" id="8099">
<td>8099</td><td>      <a id="8099c7" class="tk">vuint32_t</a> <a id="8099c17" class="tk">CH47</a><a id="8099c21" class="tk">:</a>1;                <span class="ct">/* Channel 47 Normal Sampling Enable */</span></td></tr>
<tr name="8100" id="8100">
<td>8100</td><td>      <a id="8100c7" class="tk">vuint32_t</a> <a id="8100c17" class="tk">CH46</a><a id="8100c21" class="tk">:</a>1;                <span class="ct">/* Channel 46 Normal Sampling Enable */</span></td></tr>
<tr name="8101" id="8101">
<td>8101</td><td>      <a id="8101c7" class="tk">vuint32_t</a> <a id="8101c17" class="tk">CH45</a><a id="8101c21" class="tk">:</a>1;                <span class="ct">/* Channel 45 Normal Sampling Enable */</span></td></tr>
<tr name="8102" id="8102">
<td>8102</td><td>      <a id="8102c7" class="tk">vuint32_t</a> <a id="8102c17" class="tk">CH44</a><a id="8102c21" class="tk">:</a>1;                <span class="ct">/* Channel 44 Normal Sampling Enable */</span></td></tr>
<tr name="8103" id="8103">
<td>8103</td><td>      <a id="8103c7" class="tk">vuint32_t</a> <a id="8103c17" class="tk">CH43</a><a id="8103c21" class="tk">:</a>1;                <span class="ct">/* Channel 43 Normal Sampling Enable */</span></td></tr>
<tr name="8104" id="8104">
<td>8104</td><td>      <a id="8104c7" class="tk">vuint32_t</a> <a id="8104c17" class="tk">CH42</a><a id="8104c21" class="tk">:</a>1;                <span class="ct">/* Channel 42 Normal Sampling Enable */</span></td></tr>
<tr name="8105" id="8105">
<td>8105</td><td>      <a id="8105c7" class="tk">vuint32_t</a> <a id="8105c17" class="tk">CH41</a><a id="8105c21" class="tk">:</a>1;                <span class="ct">/* Channel 41 Normal Sampling Enable */</span></td></tr>
<tr name="8106" id="8106">
<td>8106</td><td>      <a id="8106c7" class="tk">vuint32_t</a> <a id="8106c17" class="tk">CH40</a><a id="8106c21" class="tk">:</a>1;                <span class="ct">/* Channel 40 Normal Sampling Enable */</span></td></tr>
<tr name="8107" id="8107">
<td>8107</td><td>      <a id="8107c7" class="tk">vuint32_t</a> <a id="8107c17" class="tk">CH39</a><a id="8107c21" class="tk">:</a>1;                <span class="ct">/* Channel 39 Normal Sampling Enable */</span></td></tr>
<tr name="8108" id="8108">
<td>8108</td><td>      <a id="8108c7" class="tk">vuint32_t</a> <a id="8108c17" class="tk">CH38</a><a id="8108c21" class="tk">:</a>1;                <span class="ct">/* Channel 38 Normal Sampling Enable */</span></td></tr>
<tr name="8109" id="8109">
<td>8109</td><td>      <a id="8109c7" class="tk">vuint32_t</a> <a id="8109c17" class="tk">CH37</a><a id="8109c21" class="tk">:</a>1;                <span class="ct">/* Channel 37 Normal Sampling Enable */</span></td></tr>
<tr name="8110" id="8110">
<td>8110</td><td>      <a id="8110c7" class="tk">vuint32_t</a> <a id="8110c17" class="tk">CH36</a><a id="8110c21" class="tk">:</a>1;                <span class="ct">/* Channel 36 Normal Sampling Enable */</span></td></tr>
<tr name="8111" id="8111">
<td>8111</td><td>      <a id="8111c7" class="tk">vuint32_t</a> <a id="8111c17" class="tk">CH35</a><a id="8111c21" class="tk">:</a>1;                <span class="ct">/* Channel 35 Normal Sampling Enable */</span></td></tr>
<tr name="8112" id="8112">
<td>8112</td><td>      <a id="8112c7" class="tk">vuint32_t</a> <a id="8112c17" class="tk">CH34</a><a id="8112c21" class="tk">:</a>1;                <span class="ct">/* Channel 34 Normal Sampling Enable */</span></td></tr>
<tr name="8113" id="8113">
<td>8113</td><td>      <a id="8113c7" class="tk">vuint32_t</a> <a id="8113c17" class="tk">CH33</a><a id="8113c21" class="tk">:</a>1;                <span class="ct">/* Channel 33 Normal Sampling Enable */</span></td></tr>
<tr name="8114" id="8114">
<td>8114</td><td>      <a id="8114c7" class="tk">vuint32_t</a> <a id="8114c17" class="tk">CH32</a><a id="8114c21" class="tk">:</a>1;                <span class="ct">/* Channel 32 Normal Sampling Enable */</span></td></tr>
<tr name="8115" id="8115">
<td>8115</td><td>    <span class="br">}</span> <a id="8115c7" class="tk">B</a>;</td></tr>
<tr name="8116" id="8116">
<td>8116</td><td>  <span class="br">}</span> <a id="8116c5" class="tk">ADC_NCMR1_32B_tag</a>;</td></tr>
<tr name="8117" id="8117">
<td>8117</td><td></td></tr>
<tr name="8118" id="8118">
<td>8118</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* NORMAL CONVERSION MASK REGISTER 2 */</span></td></tr>
<tr name="8119" id="8119">
<td>8119</td><td>    <a id="8119c5" class="tk">vuint32_t</a> <a id="8119c15" class="tk">R</a>;</td></tr>
<tr name="8120" id="8120">
<td>8120</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8121" id="8121">
<td>8121</td><td>      <a id="8121c7" class="tk">vuint32_t</a> <a id="8121c17" class="tk">CH95</a><a id="8121c21" class="tk">:</a>1;                <span class="ct">/* Channel 95 Normal Sampling Enable */</span></td></tr>
<tr name="8122" id="8122">
<td>8122</td><td>      <a id="8122c7" class="tk">vuint32_t</a> <a id="8122c17" class="tk">CH94</a><a id="8122c21" class="tk">:</a>1;                <span class="ct">/* Channel 94 Normal Sampling Enable */</span></td></tr>
<tr name="8123" id="8123">
<td>8123</td><td>      <a id="8123c7" class="tk">vuint32_t</a> <a id="8123c17" class="tk">CH93</a><a id="8123c21" class="tk">:</a>1;                <span class="ct">/* Channel 93 Normal Sampling Enable */</span></td></tr>
<tr name="8124" id="8124">
<td>8124</td><td>      <a id="8124c7" class="tk">vuint32_t</a> <a id="8124c17" class="tk">CH92</a><a id="8124c21" class="tk">:</a>1;                <span class="ct">/* Channel 92 Normal Sampling Enable */</span></td></tr>
<tr name="8125" id="8125">
<td>8125</td><td>      <a id="8125c7" class="tk">vuint32_t</a> <a id="8125c17" class="tk">CH91</a><a id="8125c21" class="tk">:</a>1;                <span class="ct">/* Channel 91 Normal Sampling Enable */</span></td></tr>
<tr name="8126" id="8126">
<td>8126</td><td>      <a id="8126c7" class="tk">vuint32_t</a> <a id="8126c17" class="tk">CH90</a><a id="8126c21" class="tk">:</a>1;                <span class="ct">/* Channel 90 Normal Sampling Enable */</span></td></tr>
<tr name="8127" id="8127">
<td>8127</td><td>      <a id="8127c7" class="tk">vuint32_t</a> <a id="8127c17" class="tk">CH89</a><a id="8127c21" class="tk">:</a>1;                <span class="ct">/* Channel 89 Normal Sampling Enable */</span></td></tr>
<tr name="8128" id="8128">
<td>8128</td><td>      <a id="8128c7" class="tk">vuint32_t</a> <a id="8128c17" class="tk">CH88</a><a id="8128c21" class="tk">:</a>1;                <span class="ct">/* Channel 88 Normal Sampling Enable */</span></td></tr>
<tr name="8129" id="8129">
<td>8129</td><td>      <a id="8129c7" class="tk">vuint32_t</a> <a id="8129c17" class="tk">CH87</a><a id="8129c21" class="tk">:</a>1;                <span class="ct">/* Channel 87 Normal Sampling Enable */</span></td></tr>
<tr name="8130" id="8130">
<td>8130</td><td>      <a id="8130c7" class="tk">vuint32_t</a> <a id="8130c17" class="tk">CH86</a><a id="8130c21" class="tk">:</a>1;                <span class="ct">/* Channel 86 Normal Sampling Enable */</span></td></tr>
<tr name="8131" id="8131">
<td>8131</td><td>      <a id="8131c7" class="tk">vuint32_t</a> <a id="8131c17" class="tk">CH85</a><a id="8131c21" class="tk">:</a>1;                <span class="ct">/* Channel 85 Normal Sampling Enable */</span></td></tr>
<tr name="8132" id="8132">
<td>8132</td><td>      <a id="8132c7" class="tk">vuint32_t</a> <a id="8132c17" class="tk">CH84</a><a id="8132c21" class="tk">:</a>1;                <span class="ct">/* Channel 84 Normal Sampling Enable */</span></td></tr>
<tr name="8133" id="8133">
<td>8133</td><td>      <a id="8133c7" class="tk">vuint32_t</a> <a id="8133c17" class="tk">CH83</a><a id="8133c21" class="tk">:</a>1;                <span class="ct">/* Channel 83 Normal Sampling Enable */</span></td></tr>
<tr name="8134" id="8134">
<td>8134</td><td>      <a id="8134c7" class="tk">vuint32_t</a> <a id="8134c17" class="tk">CH82</a><a id="8134c21" class="tk">:</a>1;                <span class="ct">/* Channel 82 Normal Sampling Enable */</span></td></tr>
<tr name="8135" id="8135">
<td>8135</td><td>      <a id="8135c7" class="tk">vuint32_t</a> <a id="8135c17" class="tk">CH81</a><a id="8135c21" class="tk">:</a>1;                <span class="ct">/* Channel 81 Normal Sampling Enable */</span></td></tr>
<tr name="8136" id="8136">
<td>8136</td><td>      <a id="8136c7" class="tk">vuint32_t</a> <a id="8136c17" class="tk">CH80</a><a id="8136c21" class="tk">:</a>1;                <span class="ct">/* Channel 80 Normal Sampling Enable */</span></td></tr>
<tr name="8137" id="8137">
<td>8137</td><td>      <a id="8137c7" class="tk">vuint32_t</a> <a id="8137c17" class="tk">CH79</a><a id="8137c21" class="tk">:</a>1;                <span class="ct">/* Channel 79 Normal Sampling Enable */</span></td></tr>
<tr name="8138" id="8138">
<td>8138</td><td>      <a id="8138c7" class="tk">vuint32_t</a> <a id="8138c17" class="tk">CH78</a><a id="8138c21" class="tk">:</a>1;                <span class="ct">/* Channel 78 Normal Sampling Enable */</span></td></tr>
<tr name="8139" id="8139">
<td>8139</td><td>      <a id="8139c7" class="tk">vuint32_t</a> <a id="8139c17" class="tk">CH77</a><a id="8139c21" class="tk">:</a>1;                <span class="ct">/* Channel 77 Normal Sampling Enable */</span></td></tr>
<tr name="8140" id="8140">
<td>8140</td><td>      <a id="8140c7" class="tk">vuint32_t</a> <a id="8140c17" class="tk">CH76</a><a id="8140c21" class="tk">:</a>1;                <span class="ct">/* Channel 76 Normal Sampling Enable */</span></td></tr>
<tr name="8141" id="8141">
<td>8141</td><td>      <a id="8141c7" class="tk">vuint32_t</a> <a id="8141c17" class="tk">CH75</a><a id="8141c21" class="tk">:</a>1;                <span class="ct">/* Channel 75 Normal Sampling Enable */</span></td></tr>
<tr name="8142" id="8142">
<td>8142</td><td>      <a id="8142c7" class="tk">vuint32_t</a> <a id="8142c17" class="tk">CH74</a><a id="8142c21" class="tk">:</a>1;                <span class="ct">/* Channel 74 Normal Sampling Enable */</span></td></tr>
<tr name="8143" id="8143">
<td>8143</td><td>      <a id="8143c7" class="tk">vuint32_t</a> <a id="8143c17" class="tk">CH73</a><a id="8143c21" class="tk">:</a>1;                <span class="ct">/* Channel 73 Normal Sampling Enable */</span></td></tr>
<tr name="8144" id="8144">
<td>8144</td><td>      <a id="8144c7" class="tk">vuint32_t</a> <a id="8144c17" class="tk">CH72</a><a id="8144c21" class="tk">:</a>1;                <span class="ct">/* Channel 72 Normal Sampling Enable */</span></td></tr>
<tr name="8145" id="8145">
<td>8145</td><td>      <a id="8145c7" class="tk">vuint32_t</a> <a id="8145c17" class="tk">CH71</a><a id="8145c21" class="tk">:</a>1;                <span class="ct">/* Channel 71 Normal Sampling Enable */</span></td></tr>
<tr name="8146" id="8146">
<td>8146</td><td>      <a id="8146c7" class="tk">vuint32_t</a> <a id="8146c17" class="tk">CH70</a><a id="8146c21" class="tk">:</a>1;                <span class="ct">/* Channel 70 Normal Sampling Enable */</span></td></tr>
<tr name="8147" id="8147">
<td>8147</td><td>      <a id="8147c7" class="tk">vuint32_t</a> <a id="8147c17" class="tk">CH69</a><a id="8147c21" class="tk">:</a>1;                <span class="ct">/* Channel 69 Normal Sampling Enable */</span></td></tr>
<tr name="8148" id="8148">
<td>8148</td><td>      <a id="8148c7" class="tk">vuint32_t</a> <a id="8148c17" class="tk">CH68</a><a id="8148c21" class="tk">:</a>1;                <span class="ct">/* Channel 68 Normal Sampling Enable */</span></td></tr>
<tr name="8149" id="8149">
<td>8149</td><td>      <a id="8149c7" class="tk">vuint32_t</a> <a id="8149c17" class="tk">CH67</a><a id="8149c21" class="tk">:</a>1;                <span class="ct">/* Channel 67 Normal Sampling Enable */</span></td></tr>
<tr name="8150" id="8150">
<td>8150</td><td>      <a id="8150c7" class="tk">vuint32_t</a> <a id="8150c17" class="tk">CH66</a><a id="8150c21" class="tk">:</a>1;                <span class="ct">/* Channel 66 Normal Sampling Enable */</span></td></tr>
<tr name="8151" id="8151">
<td>8151</td><td>      <a id="8151c7" class="tk">vuint32_t</a> <a id="8151c17" class="tk">CH65</a><a id="8151c21" class="tk">:</a>1;                <span class="ct">/* Channel 65 Normal Sampling Enable */</span></td></tr>
<tr name="8152" id="8152">
<td>8152</td><td>      <a id="8152c7" class="tk">vuint32_t</a> <a id="8152c17" class="tk">CH64</a><a id="8152c21" class="tk">:</a>1;                <span class="ct">/* Channel 64 Normal Sampling Enable */</span></td></tr>
<tr name="8153" id="8153">
<td>8153</td><td>    <span class="br">}</span> <a id="8153c7" class="tk">B</a>;</td></tr>
<tr name="8154" id="8154">
<td>8154</td><td>  <span class="br">}</span> <a id="8154c5" class="tk">ADC_NCMR2_32B_tag</a>;</td></tr>
<tr name="8155" id="8155">
<td>8155</td><td></td></tr>
<tr name="8156" id="8156">
<td>8156</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Injected Conversion Mask Register 0 */</span></td></tr>
<tr name="8157" id="8157">
<td>8157</td><td>    <a id="8157c5" class="tk">vuint32_t</a> <a id="8157c15" class="tk">R</a>;</td></tr>
<tr name="8158" id="8158">
<td>8158</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8159" id="8159">
<td>8159</td><td>      <a id="8159c7" class="tk">vuint32_t</a> <a id="8159c17" class="tk">CH31</a><a id="8159c21" class="tk">:</a>1;                <span class="ct">/* Channel 31 Injected Sampling Enable */</span></td></tr>
<tr name="8160" id="8160">
<td>8160</td><td>      <a id="8160c7" class="tk">vuint32_t</a> <a id="8160c17" class="tk">CH30</a><a id="8160c21" class="tk">:</a>1;                <span class="ct">/* Channel 30 Injected Sampling Enable */</span></td></tr>
<tr name="8161" id="8161">
<td>8161</td><td>      <a id="8161c7" class="tk">vuint32_t</a> <a id="8161c17" class="tk">CH29</a><a id="8161c21" class="tk">:</a>1;                <span class="ct">/* Channel 29 Injected Sampling Enable */</span></td></tr>
<tr name="8162" id="8162">
<td>8162</td><td>      <a id="8162c7" class="tk">vuint32_t</a> <a id="8162c17" class="tk">CH28</a><a id="8162c21" class="tk">:</a>1;                <span class="ct">/* Channel 28 Injected Sampling Enable */</span></td></tr>
<tr name="8163" id="8163">
<td>8163</td><td>      <a id="8163c7" class="tk">vuint32_t</a> <a id="8163c17" class="tk">CH27</a><a id="8163c21" class="tk">:</a>1;                <span class="ct">/* Channel 27 Injected Sampling Enable */</span></td></tr>
<tr name="8164" id="8164">
<td>8164</td><td>      <a id="8164c7" class="tk">vuint32_t</a> <a id="8164c17" class="tk">CH26</a><a id="8164c21" class="tk">:</a>1;                <span class="ct">/* Channel 26 Injected Sampling Enable */</span></td></tr>
<tr name="8165" id="8165">
<td>8165</td><td>      <a id="8165c7" class="tk">vuint32_t</a> <a id="8165c17" class="tk">CH25</a><a id="8165c21" class="tk">:</a>1;                <span class="ct">/* Channel 25 Injected Sampling Enable */</span></td></tr>
<tr name="8166" id="8166">
<td>8166</td><td>      <a id="8166c7" class="tk">vuint32_t</a> <a id="8166c17" class="tk">CH24</a><a id="8166c21" class="tk">:</a>1;                <span class="ct">/* Channel 24 Injected Sampling Enable */</span></td></tr>
<tr name="8167" id="8167">
<td>8167</td><td>      <a id="8167c7" class="tk">vuint32_t</a> <a id="8167c17" class="tk">CH23</a><a id="8167c21" class="tk">:</a>1;                <span class="ct">/* Channel 23 Injected Sampling Enable */</span></td></tr>
<tr name="8168" id="8168">
<td>8168</td><td>      <a id="8168c7" class="tk">vuint32_t</a> <a id="8168c17" class="tk">CH22</a><a id="8168c21" class="tk">:</a>1;                <span class="ct">/* Channel 22 Injected Sampling Enable */</span></td></tr>
<tr name="8169" id="8169">
<td>8169</td><td>      <a id="8169c7" class="tk">vuint32_t</a> <a id="8169c17" class="tk">CH21</a><a id="8169c21" class="tk">:</a>1;                <span class="ct">/* Channel 21 Injected Sampling Enable */</span></td></tr>
<tr name="8170" id="8170">
<td>8170</td><td>      <a id="8170c7" class="tk">vuint32_t</a> <a id="8170c17" class="tk">CH20</a><a id="8170c21" class="tk">:</a>1;                <span class="ct">/* Channel 20 Injected Sampling Enable */</span></td></tr>
<tr name="8171" id="8171">
<td>8171</td><td>      <a id="8171c7" class="tk">vuint32_t</a> <a id="8171c17" class="tk">CH19</a><a id="8171c21" class="tk">:</a>1;                <span class="ct">/* Channel 19 Injected Sampling Enable */</span></td></tr>
<tr name="8172" id="8172">
<td>8172</td><td>      <a id="8172c7" class="tk">vuint32_t</a> <a id="8172c17" class="tk">CH18</a><a id="8172c21" class="tk">:</a>1;                <span class="ct">/* Channel 18 Injected Sampling Enable */</span></td></tr>
<tr name="8173" id="8173">
<td>8173</td><td>      <a id="8173c7" class="tk">vuint32_t</a> <a id="8173c17" class="tk">CH17</a><a id="8173c21" class="tk">:</a>1;                <span class="ct">/* Channel 17 Injected Sampling Enable */</span></td></tr>
<tr name="8174" id="8174">
<td>8174</td><td>      <a id="8174c7" class="tk">vuint32_t</a> <a id="8174c17" class="tk">CH16</a><a id="8174c21" class="tk">:</a>1;                <span class="ct">/* Channel 16 Injected Sampling Enable */</span></td></tr>
<tr name="8175" id="8175">
<td>8175</td><td>      <a id="8175c7" class="tk">vuint32_t</a> <a id="8175c17" class="tk">CH15</a><a id="8175c21" class="tk">:</a>1;                <span class="ct">/* Channel 15   Injected Sampling Enable */</span></td></tr>
<tr name="8176" id="8176">
<td>8176</td><td>      <a id="8176c7" class="tk">vuint32_t</a> <a id="8176c17" class="tk">CH14</a><a id="8176c21" class="tk">:</a>1;                <span class="ct">/* Channel 14   Injected Sampling Enable */</span></td></tr>
<tr name="8177" id="8177">
<td>8177</td><td>      <a id="8177c7" class="tk">vuint32_t</a> <a id="8177c17" class="tk">CH13</a><a id="8177c21" class="tk">:</a>1;                <span class="ct">/* Channel 13  Injected  Sampling Enable */</span></td></tr>
<tr name="8178" id="8178">
<td>8178</td><td>      <a id="8178c7" class="tk">vuint32_t</a> <a id="8178c17" class="tk">CH12</a><a id="8178c21" class="tk">:</a>1;                <span class="ct">/* Channel 12   Injected Sampling Enable */</span></td></tr>
<tr name="8179" id="8179">
<td>8179</td><td>      <a id="8179c7" class="tk">vuint32_t</a> <a id="8179c17" class="tk">CH11</a><a id="8179c21" class="tk">:</a>1;                <span class="ct">/* Channel 11   Injected Sampling Enable */</span></td></tr>
<tr name="8180" id="8180">
<td>8180</td><td>      <a id="8180c7" class="tk">vuint32_t</a> <a id="8180c17" class="tk">CH10</a><a id="8180c21" class="tk">:</a>1;                <span class="ct">/* Channel 10  Injected  Sampling Enable */</span></td></tr>
<tr name="8181" id="8181">
<td>8181</td><td>      <a id="8181c7" class="tk">vuint32_t</a> <a id="8181c17" class="tk">CH9</a><a id="8181c20" class="tk">:</a>1;                 <span class="ct">/* Channel 9 Injected  Sampling Enable */</span></td></tr>
<tr name="8182" id="8182">
<td>8182</td><td>      <a id="8182c7" class="tk">vuint32_t</a> <a id="8182c17" class="tk">CH8</a><a id="8182c20" class="tk">:</a>1;                 <span class="ct">/* Channel 8 Injected Sampling Enable */</span></td></tr>
<tr name="8183" id="8183">
<td>8183</td><td>      <a id="8183c7" class="tk">vuint32_t</a> <a id="8183c17" class="tk">CH7</a><a id="8183c20" class="tk">:</a>1;                 <span class="ct">/* Channel 7 Injected   Sampling Enable */</span></td></tr>
<tr name="8184" id="8184">
<td>8184</td><td>      <a id="8184c7" class="tk">vuint32_t</a> <a id="8184c17" class="tk">CH6</a><a id="8184c20" class="tk">:</a>1;                 <span class="ct">/* Channel 6 Injected  Sampling Enable */</span></td></tr>
<tr name="8185" id="8185">
<td>8185</td><td>      <a id="8185c7" class="tk">vuint32_t</a> <a id="8185c17" class="tk">CH5</a><a id="8185c20" class="tk">:</a>1;                 <span class="ct">/* Channel 5 Injected Sampling Enable */</span></td></tr>
<tr name="8186" id="8186">
<td>8186</td><td>      <a id="8186c7" class="tk">vuint32_t</a> <a id="8186c17" class="tk">CH4</a><a id="8186c20" class="tk">:</a>1;                 <span class="ct">/* Channel 4 Injected Sampling Enable */</span></td></tr>
<tr name="8187" id="8187">
<td>8187</td><td>      <a id="8187c7" class="tk">vuint32_t</a> <a id="8187c17" class="tk">CH3</a><a id="8187c20" class="tk">:</a>1;                 <span class="ct">/* Channel 3 Injected Sampling Enable */</span></td></tr>
<tr name="8188" id="8188">
<td>8188</td><td>      <a id="8188c7" class="tk">vuint32_t</a> <a id="8188c17" class="tk">CH2</a><a id="8188c20" class="tk">:</a>1;                 <span class="ct">/* Channel 2 Injected Sampling Enable */</span></td></tr>
<tr name="8189" id="8189">
<td>8189</td><td>      <a id="8189c7" class="tk">vuint32_t</a> <a id="8189c17" class="tk">CH1</a><a id="8189c20" class="tk">:</a>1;                 <span class="ct">/* Channel 1 injected Sampling Enable */</span></td></tr>
<tr name="8190" id="8190">
<td>8190</td><td>      <a id="8190c7" class="tk">vuint32_t</a> <a id="8190c17" class="tk">CH0</a><a id="8190c20" class="tk">:</a>1;                 <span class="ct">/* Channel 0 injected Sampling Enable */</span></td></tr>
<tr name="8191" id="8191">
<td>8191</td><td>    <span class="br">}</span> <a id="8191c7" class="tk">B</a>;</td></tr>
<tr name="8192" id="8192">
<td>8192</td><td>  <span class="br">}</span> <a id="8192c5" class="tk">ADC_JCMR0_32B_tag</a>;</td></tr>
<tr name="8193" id="8193">
<td>8193</td><td></td></tr>
<tr name="8194" id="8194">
<td>8194</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* INJECTED CONVERSION MASK REGISTER 1 */</span></td></tr>
<tr name="8195" id="8195">
<td>8195</td><td>    <a id="8195c5" class="tk">vuint32_t</a> <a id="8195c15" class="tk">R</a>;</td></tr>
<tr name="8196" id="8196">
<td>8196</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8197" id="8197">
<td>8197</td><td>      <a id="8197c7" class="tk">vuint32_t</a> <a id="8197c17" class="tk">CH63</a><a id="8197c21" class="tk">:</a>1;                <span class="ct">/* Channel 63 Injected Sampling Enable */</span></td></tr>
<tr name="8198" id="8198">
<td>8198</td><td>      <a id="8198c7" class="tk">vuint32_t</a> <a id="8198c17" class="tk">CH62</a><a id="8198c21" class="tk">:</a>1;                <span class="ct">/* Channel 62 Injected Sampling Enable */</span></td></tr>
<tr name="8199" id="8199">
<td>8199</td><td>      <a id="8199c7" class="tk">vuint32_t</a> <a id="8199c17" class="tk">CH61</a><a id="8199c21" class="tk">:</a>1;                <span class="ct">/* Channel 61 Injected Sampling Enable */</span></td></tr>
<tr name="8200" id="8200">
<td>8200</td><td>      <a id="8200c7" class="tk">vuint32_t</a> <a id="8200c17" class="tk">CH60</a><a id="8200c21" class="tk">:</a>1;                <span class="ct">/* Channel 60 Injected Sampling Enable */</span></td></tr>
<tr name="8201" id="8201">
<td>8201</td><td>      <a id="8201c7" class="tk">vuint32_t</a> <a id="8201c17" class="tk">CH59</a><a id="8201c21" class="tk">:</a>1;                <span class="ct">/* Channel 59 Injected Sampling Enable */</span></td></tr>
<tr name="8202" id="8202">
<td>8202</td><td>      <a id="8202c7" class="tk">vuint32_t</a> <a id="8202c17" class="tk">CH58</a><a id="8202c21" class="tk">:</a>1;                <span class="ct">/* Channel 58 Injected Sampling Enable */</span></td></tr>
<tr name="8203" id="8203">
<td>8203</td><td>      <a id="8203c7" class="tk">vuint32_t</a> <a id="8203c17" class="tk">CH57</a><a id="8203c21" class="tk">:</a>1;                <span class="ct">/* Channel 57 Injected Sampling Enable */</span></td></tr>
<tr name="8204" id="8204">
<td>8204</td><td>      <a id="8204c7" class="tk">vuint32_t</a> <a id="8204c17" class="tk">CH56</a><a id="8204c21" class="tk">:</a>1;                <span class="ct">/* Channel 56 Injected Sampling Enable */</span></td></tr>
<tr name="8205" id="8205">
<td>8205</td><td>      <a id="8205c7" class="tk">vuint32_t</a> <a id="8205c17" class="tk">CH55</a><a id="8205c21" class="tk">:</a>1;                <span class="ct">/* Channel 55 Injected Sampling Enable */</span></td></tr>
<tr name="8206" id="8206">
<td>8206</td><td>      <a id="8206c7" class="tk">vuint32_t</a> <a id="8206c17" class="tk">CH54</a><a id="8206c21" class="tk">:</a>1;                <span class="ct">/* Channel 54 Injected Sampling Enable */</span></td></tr>
<tr name="8207" id="8207">
<td>8207</td><td>      <a id="8207c7" class="tk">vuint32_t</a> <a id="8207c17" class="tk">CH53</a><a id="8207c21" class="tk">:</a>1;                <span class="ct">/* Channel 53 Injected Sampling Enable */</span></td></tr>
<tr name="8208" id="8208">
<td>8208</td><td>      <a id="8208c7" class="tk">vuint32_t</a> <a id="8208c17" class="tk">CH52</a><a id="8208c21" class="tk">:</a>1;                <span class="ct">/* Channel 52 Injected Sampling Enable */</span></td></tr>
<tr name="8209" id="8209">
<td>8209</td><td>      <a id="8209c7" class="tk">vuint32_t</a> <a id="8209c17" class="tk">CH51</a><a id="8209c21" class="tk">:</a>1;                <span class="ct">/* Channel 51 Injected Sampling Enable */</span></td></tr>
<tr name="8210" id="8210">
<td>8210</td><td>      <a id="8210c7" class="tk">vuint32_t</a> <a id="8210c17" class="tk">CH50</a><a id="8210c21" class="tk">:</a>1;                <span class="ct">/* Channel 50 Injected Sampling Enable */</span></td></tr>
<tr name="8211" id="8211">
<td>8211</td><td>      <a id="8211c7" class="tk">vuint32_t</a> <a id="8211c17" class="tk">CH49</a><a id="8211c21" class="tk">:</a>1;                <span class="ct">/* Channel 49 Injected Sampling Enable */</span></td></tr>
<tr name="8212" id="8212">
<td>8212</td><td>      <a id="8212c7" class="tk">vuint32_t</a> <a id="8212c17" class="tk">CH48</a><a id="8212c21" class="tk">:</a>1;                <span class="ct">/* Channel 48 Injected Sampling Enable */</span></td></tr>
<tr name="8213" id="8213">
<td>8213</td><td>      <a id="8213c7" class="tk">vuint32_t</a> <a id="8213c17" class="tk">CH47</a><a id="8213c21" class="tk">:</a>1;                <span class="ct">/* Channel 47 Injected Sampling Enable */</span></td></tr>
<tr name="8214" id="8214">
<td>8214</td><td>      <a id="8214c7" class="tk">vuint32_t</a> <a id="8214c17" class="tk">CH46</a><a id="8214c21" class="tk">:</a>1;                <span class="ct">/* Channel 46 Injected Sampling Enable */</span></td></tr>
<tr name="8215" id="8215">
<td>8215</td><td>      <a id="8215c7" class="tk">vuint32_t</a> <a id="8215c17" class="tk">CH45</a><a id="8215c21" class="tk">:</a>1;                <span class="ct">/* Channel 45 Injected Sampling Enable */</span></td></tr>
<tr name="8216" id="8216">
<td>8216</td><td>      <a id="8216c7" class="tk">vuint32_t</a> <a id="8216c17" class="tk">CH44</a><a id="8216c21" class="tk">:</a>1;                <span class="ct">/* Channel 44 Injected Sampling Enable */</span></td></tr>
<tr name="8217" id="8217">
<td>8217</td><td>      <a id="8217c7" class="tk">vuint32_t</a> <a id="8217c17" class="tk">CH43</a><a id="8217c21" class="tk">:</a>1;                <span class="ct">/* Channel 43 Injected Sampling Enable */</span></td></tr>
<tr name="8218" id="8218">
<td>8218</td><td>      <a id="8218c7" class="tk">vuint32_t</a> <a id="8218c17" class="tk">CH42</a><a id="8218c21" class="tk">:</a>1;                <span class="ct">/* Channel 42 Injected Sampling Enable */</span></td></tr>
<tr name="8219" id="8219">
<td>8219</td><td>      <a id="8219c7" class="tk">vuint32_t</a> <a id="8219c17" class="tk">CH41</a><a id="8219c21" class="tk">:</a>1;                <span class="ct">/* Channel 41 Injected Sampling Enable */</span></td></tr>
<tr name="8220" id="8220">
<td>8220</td><td>      <a id="8220c7" class="tk">vuint32_t</a> <a id="8220c17" class="tk">CH40</a><a id="8220c21" class="tk">:</a>1;                <span class="ct">/* Channel 40 Injected Sampling Enable */</span></td></tr>
<tr name="8221" id="8221">
<td>8221</td><td>      <a id="8221c7" class="tk">vuint32_t</a> <a id="8221c17" class="tk">CH39</a><a id="8221c21" class="tk">:</a>1;                <span class="ct">/* Channel 39 Injected Sampling Enable */</span></td></tr>
<tr name="8222" id="8222">
<td>8222</td><td>      <a id="8222c7" class="tk">vuint32_t</a> <a id="8222c17" class="tk">CH38</a><a id="8222c21" class="tk">:</a>1;                <span class="ct">/* Channel 38 Injected Sampling Enable */</span></td></tr>
<tr name="8223" id="8223">
<td>8223</td><td>      <a id="8223c7" class="tk">vuint32_t</a> <a id="8223c17" class="tk">CH37</a><a id="8223c21" class="tk">:</a>1;                <span class="ct">/* Channel 37 Injected Sampling Enable */</span></td></tr>
<tr name="8224" id="8224">
<td>8224</td><td>      <a id="8224c7" class="tk">vuint32_t</a> <a id="8224c17" class="tk">CH36</a><a id="8224c21" class="tk">:</a>1;                <span class="ct">/* Channel 36 Injected Sampling Enable */</span></td></tr>
<tr name="8225" id="8225">
<td>8225</td><td>      <a id="8225c7" class="tk">vuint32_t</a> <a id="8225c17" class="tk">CH35</a><a id="8225c21" class="tk">:</a>1;                <span class="ct">/* Channel 35 Injected Sampling Enable */</span></td></tr>
<tr name="8226" id="8226">
<td>8226</td><td>      <a id="8226c7" class="tk">vuint32_t</a> <a id="8226c17" class="tk">CH34</a><a id="8226c21" class="tk">:</a>1;                <span class="ct">/* Channel 34 Injected Sampling Enable */</span></td></tr>
<tr name="8227" id="8227">
<td>8227</td><td>      <a id="8227c7" class="tk">vuint32_t</a> <a id="8227c17" class="tk">CH33</a><a id="8227c21" class="tk">:</a>1;                <span class="ct">/* Channel 33 Injected Sampling Enable */</span></td></tr>
<tr name="8228" id="8228">
<td>8228</td><td>      <a id="8228c7" class="tk">vuint32_t</a> <a id="8228c17" class="tk">CH32</a><a id="8228c21" class="tk">:</a>1;                <span class="ct">/* Channel 32 Injected Sampling Enable */</span></td></tr>
<tr name="8229" id="8229">
<td>8229</td><td>    <span class="br">}</span> <a id="8229c7" class="tk">B</a>;</td></tr>
<tr name="8230" id="8230">
<td>8230</td><td>  <span class="br">}</span> <a id="8230c5" class="tk">ADC_JCMR1_32B_tag</a>;</td></tr>
<tr name="8231" id="8231">
<td>8231</td><td></td></tr>
<tr name="8232" id="8232">
<td>8232</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* INJECTED CONVERSION MASK REGISTER 2 */</span></td></tr>
<tr name="8233" id="8233">
<td>8233</td><td>    <a id="8233c5" class="tk">vuint32_t</a> <a id="8233c15" class="tk">R</a>;</td></tr>
<tr name="8234" id="8234">
<td>8234</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8235" id="8235">
<td>8235</td><td>      <a id="8235c7" class="tk">vuint32_t</a> <a id="8235c17" class="tk">CH95</a><a id="8235c21" class="tk">:</a>1;                <span class="ct">/* Channel 95 Injected Sampling Enable */</span></td></tr>
<tr name="8236" id="8236">
<td>8236</td><td>      <a id="8236c7" class="tk">vuint32_t</a> <a id="8236c17" class="tk">CH94</a><a id="8236c21" class="tk">:</a>1;                <span class="ct">/* Channel 94 Injected Sampling Enable */</span></td></tr>
<tr name="8237" id="8237">
<td>8237</td><td>      <a id="8237c7" class="tk">vuint32_t</a> <a id="8237c17" class="tk">CH93</a><a id="8237c21" class="tk">:</a>1;                <span class="ct">/* Channel 93 Injected Sampling Enable */</span></td></tr>
<tr name="8238" id="8238">
<td>8238</td><td>      <a id="8238c7" class="tk">vuint32_t</a> <a id="8238c17" class="tk">CH92</a><a id="8238c21" class="tk">:</a>1;                <span class="ct">/* Channel 92 Injected Sampling Enable */</span></td></tr>
<tr name="8239" id="8239">
<td>8239</td><td>      <a id="8239c7" class="tk">vuint32_t</a> <a id="8239c17" class="tk">CH91</a><a id="8239c21" class="tk">:</a>1;                <span class="ct">/* Channel 91 Injected Sampling Enable */</span></td></tr>
<tr name="8240" id="8240">
<td>8240</td><td>      <a id="8240c7" class="tk">vuint32_t</a> <a id="8240c17" class="tk">CH90</a><a id="8240c21" class="tk">:</a>1;                <span class="ct">/* Channel 90 Injected Sampling Enable */</span></td></tr>
<tr name="8241" id="8241">
<td>8241</td><td>      <a id="8241c7" class="tk">vuint32_t</a> <a id="8241c17" class="tk">CH89</a><a id="8241c21" class="tk">:</a>1;                <span class="ct">/* Channel 89 Injected Sampling Enable */</span></td></tr>
<tr name="8242" id="8242">
<td>8242</td><td>      <a id="8242c7" class="tk">vuint32_t</a> <a id="8242c17" class="tk">CH88</a><a id="8242c21" class="tk">:</a>1;                <span class="ct">/* Channel 88 Injected Sampling Enable */</span></td></tr>
<tr name="8243" id="8243">
<td>8243</td><td>      <a id="8243c7" class="tk">vuint32_t</a> <a id="8243c17" class="tk">CH87</a><a id="8243c21" class="tk">:</a>1;                <span class="ct">/* Channel 87 Injected Sampling Enable */</span></td></tr>
<tr name="8244" id="8244">
<td>8244</td><td>      <a id="8244c7" class="tk">vuint32_t</a> <a id="8244c17" class="tk">CH86</a><a id="8244c21" class="tk">:</a>1;                <span class="ct">/* Channel 86 Injected Sampling Enable */</span></td></tr>
<tr name="8245" id="8245">
<td>8245</td><td>      <a id="8245c7" class="tk">vuint32_t</a> <a id="8245c17" class="tk">CH85</a><a id="8245c21" class="tk">:</a>1;                <span class="ct">/* Channel 85 Injected Sampling Enable */</span></td></tr>
<tr name="8246" id="8246">
<td>8246</td><td>      <a id="8246c7" class="tk">vuint32_t</a> <a id="8246c17" class="tk">CH84</a><a id="8246c21" class="tk">:</a>1;                <span class="ct">/* Channel 84 Injected Sampling Enable */</span></td></tr>
<tr name="8247" id="8247">
<td>8247</td><td>      <a id="8247c7" class="tk">vuint32_t</a> <a id="8247c17" class="tk">CH83</a><a id="8247c21" class="tk">:</a>1;                <span class="ct">/* Channel 83 Injected Sampling Enable */</span></td></tr>
<tr name="8248" id="8248">
<td>8248</td><td>      <a id="8248c7" class="tk">vuint32_t</a> <a id="8248c17" class="tk">CH82</a><a id="8248c21" class="tk">:</a>1;                <span class="ct">/* Channel 82 Injected Sampling Enable */</span></td></tr>
<tr name="8249" id="8249">
<td>8249</td><td>      <a id="8249c7" class="tk">vuint32_t</a> <a id="8249c17" class="tk">CH81</a><a id="8249c21" class="tk">:</a>1;                <span class="ct">/* Channel 81 Injected Sampling Enable */</span></td></tr>
<tr name="8250" id="8250">
<td>8250</td><td>      <a id="8250c7" class="tk">vuint32_t</a> <a id="8250c17" class="tk">CH80</a><a id="8250c21" class="tk">:</a>1;                <span class="ct">/* Channel 80 Injected Sampling Enable */</span></td></tr>
<tr name="8251" id="8251">
<td>8251</td><td>      <a id="8251c7" class="tk">vuint32_t</a> <a id="8251c17" class="tk">CH79</a><a id="8251c21" class="tk">:</a>1;                <span class="ct">/* Channel 79 Injected Sampling Enable */</span></td></tr>
<tr name="8252" id="8252">
<td>8252</td><td>      <a id="8252c7" class="tk">vuint32_t</a> <a id="8252c17" class="tk">CH78</a><a id="8252c21" class="tk">:</a>1;                <span class="ct">/* Channel 78 Injected Sampling Enable */</span></td></tr>
<tr name="8253" id="8253">
<td>8253</td><td>      <a id="8253c7" class="tk">vuint32_t</a> <a id="8253c17" class="tk">CH77</a><a id="8253c21" class="tk">:</a>1;                <span class="ct">/* Channel 77 Injected Sampling Enable */</span></td></tr>
<tr name="8254" id="8254">
<td>8254</td><td>      <a id="8254c7" class="tk">vuint32_t</a> <a id="8254c17" class="tk">CH76</a><a id="8254c21" class="tk">:</a>1;                <span class="ct">/* Channel 76 Injected Sampling Enable */</span></td></tr>
<tr name="8255" id="8255">
<td>8255</td><td>      <a id="8255c7" class="tk">vuint32_t</a> <a id="8255c17" class="tk">CH75</a><a id="8255c21" class="tk">:</a>1;                <span class="ct">/* Channel 75 Injected Sampling Enable */</span></td></tr>
<tr name="8256" id="8256">
<td>8256</td><td>      <a id="8256c7" class="tk">vuint32_t</a> <a id="8256c17" class="tk">CH74</a><a id="8256c21" class="tk">:</a>1;                <span class="ct">/* Channel 74 Injected Sampling Enable */</span></td></tr>
<tr name="8257" id="8257">
<td>8257</td><td>      <a id="8257c7" class="tk">vuint32_t</a> <a id="8257c17" class="tk">CH73</a><a id="8257c21" class="tk">:</a>1;                <span class="ct">/* Channel 73 Injected Sampling Enable */</span></td></tr>
<tr name="8258" id="8258">
<td>8258</td><td>      <a id="8258c7" class="tk">vuint32_t</a> <a id="8258c17" class="tk">CH72</a><a id="8258c21" class="tk">:</a>1;                <span class="ct">/* Channel 72 Injected Sampling Enable */</span></td></tr>
<tr name="8259" id="8259">
<td>8259</td><td>      <a id="8259c7" class="tk">vuint32_t</a> <a id="8259c17" class="tk">CH71</a><a id="8259c21" class="tk">:</a>1;                <span class="ct">/* Channel 71 Injected Sampling Enable */</span></td></tr>
<tr name="8260" id="8260">
<td>8260</td><td>      <a id="8260c7" class="tk">vuint32_t</a> <a id="8260c17" class="tk">CH70</a><a id="8260c21" class="tk">:</a>1;                <span class="ct">/* Channel 70 Injected Sampling Enable */</span></td></tr>
<tr name="8261" id="8261">
<td>8261</td><td>      <a id="8261c7" class="tk">vuint32_t</a> <a id="8261c17" class="tk">CH69</a><a id="8261c21" class="tk">:</a>1;                <span class="ct">/* Channel 69 Injected Sampling Enable */</span></td></tr>
<tr name="8262" id="8262">
<td>8262</td><td>      <a id="8262c7" class="tk">vuint32_t</a> <a id="8262c17" class="tk">CH68</a><a id="8262c21" class="tk">:</a>1;                <span class="ct">/* Channel 68 Injected Sampling Enable */</span></td></tr>
<tr name="8263" id="8263">
<td>8263</td><td>      <a id="8263c7" class="tk">vuint32_t</a> <a id="8263c17" class="tk">CH67</a><a id="8263c21" class="tk">:</a>1;                <span class="ct">/* Channel 67 Injected Sampling Enable */</span></td></tr>
<tr name="8264" id="8264">
<td>8264</td><td>      <a id="8264c7" class="tk">vuint32_t</a> <a id="8264c17" class="tk">CH66</a><a id="8264c21" class="tk">:</a>1;                <span class="ct">/* Channel 66 Injected Sampling Enable */</span></td></tr>
<tr name="8265" id="8265">
<td>8265</td><td>      <a id="8265c7" class="tk">vuint32_t</a> <a id="8265c17" class="tk">CH65</a><a id="8265c21" class="tk">:</a>1;                <span class="ct">/* Channel 65 Injected Sampling Enable */</span></td></tr>
<tr name="8266" id="8266">
<td>8266</td><td>      <a id="8266c7" class="tk">vuint32_t</a> <a id="8266c17" class="tk">CH64</a><a id="8266c21" class="tk">:</a>1;                <span class="ct">/* Channel 64 Injected Sampling Enable */</span></td></tr>
<tr name="8267" id="8267">
<td>8267</td><td>    <span class="br">}</span> <a id="8267c7" class="tk">B</a>;</td></tr>
<tr name="8268" id="8268">
<td>8268</td><td>  <span class="br">}</span> <a id="8268c5" class="tk">ADC_JCMR2_32B_tag</a>;</td></tr>
<tr name="8269" id="8269">
<td>8269</td><td></td></tr>
<tr name="8270" id="8270">
<td>8270</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Offset Word Regsiter */</span></td></tr>
<tr name="8271" id="8271">
<td>8271</td><td>    <a id="8271c5" class="tk">vuint32_t</a> <a id="8271c15" class="tk">R</a>;</td></tr>
<tr name="8272" id="8272">
<td>8272</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8273" id="8273">
<td>8273</td><td>     <a id="8273c6" class="tk">vuint32_t</a><a id="8273c15" class="tk">:</a></td></tr>
<tr name="8274" id="8274">
<td>8274</td><td>      15;</td></tr>
<tr name="8275" id="8275">
<td>8275</td><td>      <a id="8275c7" class="tk">vuint32_t</a> <a id="8275c17" class="tk">OFFSETLOAD</a><a id="8275c27" class="tk">:</a>1;          <span class="ct">/* load_offset */</span></td></tr>
<tr name="8276" id="8276">
<td>8276</td><td>     <a id="8276c6" class="tk">vuint32_t</a><a id="8276c15" class="tk">:</a></td></tr>
<tr name="8277" id="8277">
<td>8277</td><td>      8;</td></tr>
<tr name="8278" id="8278">
<td>8278</td><td></td></tr>
<tr name="8279" id="8279">
<td>8279</td><td><span class="pp">#ifndef</span> <a id="8279c9" class="tk">USE_FIELD_ALIASES_ADC</a></td></tr>
<tr name="8280" id="8280">
<td>8280</td><td></td></tr>
<tr name="8281" id="8281">
<td>8281</td><td>      <a id="8281c7" class="tk">vuint32_t</a> <a id="8281c17" class="tk">OFFSET_WORD</a><a id="8281c28" class="tk">:</a>8;         <span class="ct">/* OFFSET word coeff.generated at the end of offset cancellation is lathed int o this register */</span></td></tr>
<tr name="8282" id="8282">
<td>8282</td><td></td></tr>
<tr name="8283" id="8283">
<td>8283</td><td><span class="pp">#else</span></td></tr>
<tr name="8284" id="8284">
<td>8284</td><td></td></tr>
<tr name="8285" id="8285">
<td>8285</td><td>      <a id="8285c7" class="tk">vuint32_t</a> <a id="8285c17" class="tk">OFFSETWORD</a><a id="8285c27" class="tk">:</a>8;          <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="8286" id="8286">
<td>8286</td><td></td></tr>
<tr name="8287" id="8287">
<td>8287</td><td><span class="pp">#endif</span></td></tr>
<tr name="8288" id="8288">
<td>8288</td><td></td></tr>
<tr name="8289" id="8289">
<td>8289</td><td>    <span class="br">}</span> <a id="8289c7" class="tk">B</a>;</td></tr>
<tr name="8290" id="8290">
<td>8290</td><td>  <span class="br">}</span> <a id="8290c5" class="tk">ADC_OFFWR_32B_tag</a>;</td></tr>
<tr name="8291" id="8291">
<td>8291</td><td></td></tr>
<tr name="8292" id="8292">
<td>8292</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Decode Signal Delay Register */</span></td></tr>
<tr name="8293" id="8293">
<td>8293</td><td>    <a id="8293c5" class="tk">vuint32_t</a> <a id="8293c15" class="tk">R</a>;</td></tr>
<tr name="8294" id="8294">
<td>8294</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8295" id="8295">
<td>8295</td><td>     <a id="8295c6" class="tk">vuint32_t</a><a id="8295c15" class="tk">:</a></td></tr>
<tr name="8296" id="8296">
<td>8296</td><td>      24;</td></tr>
<tr name="8297" id="8297">
<td>8297</td><td>      <a id="8297c7" class="tk">vuint32_t</a> <a id="8297c17" class="tk">DSD</a><a id="8297c20" class="tk">:</a>8;                 <span class="ct">/* take into account the settling time of the external mux */</span></td></tr>
<tr name="8298" id="8298">
<td>8298</td><td>    <span class="br">}</span> <a id="8298c7" class="tk">B</a>;</td></tr>
<tr name="8299" id="8299">
<td>8299</td><td>  <span class="br">}</span> <a id="8299c5" class="tk">ADC_DSDR_32B_tag</a>;</td></tr>
<tr name="8300" id="8300">
<td>8300</td><td></td></tr>
<tr name="8301" id="8301">
<td>8301</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Power Down Dealy Register */</span></td></tr>
<tr name="8302" id="8302">
<td>8302</td><td>    <a id="8302c5" class="tk">vuint32_t</a> <a id="8302c15" class="tk">R</a>;</td></tr>
<tr name="8303" id="8303">
<td>8303</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8304" id="8304">
<td>8304</td><td>     <a id="8304c6" class="tk">vuint32_t</a><a id="8304c15" class="tk">:</a></td></tr>
<tr name="8305" id="8305">
<td>8305</td><td>      24;</td></tr>
<tr name="8306" id="8306">
<td>8306</td><td>      <a id="8306c7" class="tk">vuint32_t</a> <a id="8306c17" class="tk">PDED</a><a id="8306c21" class="tk">:</a>8;                <span class="ct">/* The delay between the power down bit reset and the starting of conversion */</span></td></tr>
<tr name="8307" id="8307">
<td>8307</td><td>    <span class="br">}</span> <a id="8307c7" class="tk">B</a>;</td></tr>
<tr name="8308" id="8308">
<td>8308</td><td>  <span class="br">}</span> <a id="8308c5" class="tk">ADC_PDEDR_32B_tag</a>;</td></tr>
<tr name="8309" id="8309">
<td>8309</td><td></td></tr>
<tr name="8310" id="8310">
<td>8310</td><td>  <span class="ct">/* Register layout for all registers CDR ... */</span></td></tr>
<tr name="8311" id="8311">
<td>8311</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CHANNEL DATA REGS */</span></td></tr>
<tr name="8312" id="8312">
<td>8312</td><td>    <a id="8312c5" class="tk">vuint32_t</a> <a id="8312c15" class="tk">R</a>;</td></tr>
<tr name="8313" id="8313">
<td>8313</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8314" id="8314">
<td>8314</td><td>     <a id="8314c6" class="tk">vuint32_t</a><a id="8314c15" class="tk">:</a></td></tr>
<tr name="8315" id="8315">
<td>8315</td><td>      12;</td></tr>
<tr name="8316" id="8316">
<td>8316</td><td>      <a id="8316c7" class="tk">vuint32_t</a> <a id="8316c17" class="tk">VALID</a><a id="8316c22" class="tk">:</a>1;               <span class="ct">/* validity of data */</span></td></tr>
<tr name="8317" id="8317">
<td>8317</td><td>      <a id="8317c7" class="tk">vuint32_t</a> <a id="8317c17" class="tk">OVERW</a><a id="8317c22" class="tk">:</a>1;               <span class="ct">/* overwrite data */</span></td></tr>
<tr name="8318" id="8318">
<td>8318</td><td>      <a id="8318c7" class="tk">vuint32_t</a> <a id="8318c17" class="tk">RESULT</a><a id="8318c23" class="tk">:</a>2;              <span class="ct">/* reflects mode conversion */</span></td></tr>
<tr name="8319" id="8319">
<td>8319</td><td>     <a id="8319c6" class="tk">vuint32_t</a><a id="8319c15" class="tk">:</a></td></tr>
<tr name="8320" id="8320">
<td>8320</td><td>      4;</td></tr>
<tr name="8321" id="8321">
<td>8321</td><td>      <a id="8321c7" class="tk">vuint32_t</a> <a id="8321c17" class="tk">CDATA</a><a id="8321c22" class="tk">:</a>12;              <span class="ct">/* Channel 0 converted data */</span></td></tr>
<tr name="8322" id="8322">
<td>8322</td><td>    <span class="br">}</span> <a id="8322c7" class="tk">B</a>;</td></tr>
<tr name="8323" id="8323">
<td>8323</td><td>  <span class="br">}</span> <a id="8323c5" class="tk">ADC_CDR_32B_tag</a>;</td></tr>
<tr name="8324" id="8324">
<td>8324</td><td></td></tr>
<tr name="8325" id="8325">
<td>8325</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Upper Threshold register 4 is not contiguous to 3 */</span></td></tr>
<tr name="8326" id="8326">
<td>8326</td><td>    <a id="8326c5" class="tk">vuint32_t</a> <a id="8326c15" class="tk">R</a>;</td></tr>
<tr name="8327" id="8327">
<td>8327</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8328" id="8328">
<td>8328</td><td>     <a id="8328c6" class="tk">vuint32_t</a><a id="8328c15" class="tk">:</a></td></tr>
<tr name="8329" id="8329">
<td>8329</td><td>      4;</td></tr>
<tr name="8330" id="8330">
<td>8330</td><td>      <a id="8330c7" class="tk">vuint32_t</a> <a id="8330c17" class="tk">THRH</a><a id="8330c21" class="tk">:</a>12;               <span class="ct">/* high threshold value s */</span></td></tr>
<tr name="8331" id="8331">
<td>8331</td><td>     <a id="8331c6" class="tk">vuint32_t</a><a id="8331c15" class="tk">:</a></td></tr>
<tr name="8332" id="8332">
<td>8332</td><td>      4;</td></tr>
<tr name="8333" id="8333">
<td>8333</td><td>      <a id="8333c7" class="tk">vuint32_t</a> <a id="8333c17" class="tk">THRL</a><a id="8333c21" class="tk">:</a>12;               <span class="ct">/* low threshold value s */</span></td></tr>
<tr name="8334" id="8334">
<td>8334</td><td>    <span class="br">}</span> <a id="8334c7" class="tk">B</a>;</td></tr>
<tr name="8335" id="8335">
<td>8335</td><td>  <span class="br">}</span> <a id="8335c5" class="tk">ADC_THRHLR4_32B_tag</a>;</td></tr>
<tr name="8336" id="8336">
<td>8336</td><td></td></tr>
<tr name="8337" id="8337">
<td>8337</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Upper Threshold register 5 */</span></td></tr>
<tr name="8338" id="8338">
<td>8338</td><td>    <a id="8338c5" class="tk">vuint32_t</a> <a id="8338c15" class="tk">R</a>;</td></tr>
<tr name="8339" id="8339">
<td>8339</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8340" id="8340">
<td>8340</td><td>     <a id="8340c6" class="tk">vuint32_t</a><a id="8340c15" class="tk">:</a></td></tr>
<tr name="8341" id="8341">
<td>8341</td><td>      4;</td></tr>
<tr name="8342" id="8342">
<td>8342</td><td>      <a id="8342c7" class="tk">vuint32_t</a> <a id="8342c17" class="tk">THRH</a><a id="8342c21" class="tk">:</a>12;               <span class="ct">/* high threshold value s */</span></td></tr>
<tr name="8343" id="8343">
<td>8343</td><td>     <a id="8343c6" class="tk">vuint32_t</a><a id="8343c15" class="tk">:</a></td></tr>
<tr name="8344" id="8344">
<td>8344</td><td>      4;</td></tr>
<tr name="8345" id="8345">
<td>8345</td><td>      <a id="8345c7" class="tk">vuint32_t</a> <a id="8345c17" class="tk">THRL</a><a id="8345c21" class="tk">:</a>12;               <span class="ct">/* low threshold value s */</span></td></tr>
<tr name="8346" id="8346">
<td>8346</td><td>    <span class="br">}</span> <a id="8346c7" class="tk">B</a>;</td></tr>
<tr name="8347" id="8347">
<td>8347</td><td>  <span class="br">}</span> <a id="8347c5" class="tk">ADC_THRHLR5_32B_tag</a>;</td></tr>
<tr name="8348" id="8348">
<td>8348</td><td></td></tr>
<tr name="8349" id="8349">
<td>8349</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Upper Threshold register 6 */</span></td></tr>
<tr name="8350" id="8350">
<td>8350</td><td>    <a id="8350c5" class="tk">vuint32_t</a> <a id="8350c15" class="tk">R</a>;</td></tr>
<tr name="8351" id="8351">
<td>8351</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8352" id="8352">
<td>8352</td><td>     <a id="8352c6" class="tk">vuint32_t</a><a id="8352c15" class="tk">:</a></td></tr>
<tr name="8353" id="8353">
<td>8353</td><td>      4;</td></tr>
<tr name="8354" id="8354">
<td>8354</td><td>      <a id="8354c7" class="tk">vuint32_t</a> <a id="8354c17" class="tk">THRH</a><a id="8354c21" class="tk">:</a>12;               <span class="ct">/* high threshold value s */</span></td></tr>
<tr name="8355" id="8355">
<td>8355</td><td>     <a id="8355c6" class="tk">vuint32_t</a><a id="8355c15" class="tk">:</a></td></tr>
<tr name="8356" id="8356">
<td>8356</td><td>      4;</td></tr>
<tr name="8357" id="8357">
<td>8357</td><td>      <a id="8357c7" class="tk">vuint32_t</a> <a id="8357c17" class="tk">THRL</a><a id="8357c21" class="tk">:</a>12;               <span class="ct">/* low threshold value s */</span></td></tr>
<tr name="8358" id="8358">
<td>8358</td><td>    <span class="br">}</span> <a id="8358c7" class="tk">B</a>;</td></tr>
<tr name="8359" id="8359">
<td>8359</td><td>  <span class="br">}</span> <a id="8359c5" class="tk">ADC_THRHLR6_32B_tag</a>;</td></tr>
<tr name="8360" id="8360">
<td>8360</td><td></td></tr>
<tr name="8361" id="8361">
<td>8361</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Upper Threshold register 7 */</span></td></tr>
<tr name="8362" id="8362">
<td>8362</td><td>    <a id="8362c5" class="tk">vuint32_t</a> <a id="8362c15" class="tk">R</a>;</td></tr>
<tr name="8363" id="8363">
<td>8363</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8364" id="8364">
<td>8364</td><td>     <a id="8364c6" class="tk">vuint32_t</a><a id="8364c15" class="tk">:</a></td></tr>
<tr name="8365" id="8365">
<td>8365</td><td>      4;</td></tr>
<tr name="8366" id="8366">
<td>8366</td><td>      <a id="8366c7" class="tk">vuint32_t</a> <a id="8366c17" class="tk">THRH</a><a id="8366c21" class="tk">:</a>12;               <span class="ct">/* high threshold value s */</span></td></tr>
<tr name="8367" id="8367">
<td>8367</td><td>     <a id="8367c6" class="tk">vuint32_t</a><a id="8367c15" class="tk">:</a></td></tr>
<tr name="8368" id="8368">
<td>8368</td><td>      4;</td></tr>
<tr name="8369" id="8369">
<td>8369</td><td>      <a id="8369c7" class="tk">vuint32_t</a> <a id="8369c17" class="tk">THRL</a><a id="8369c21" class="tk">:</a>12;               <span class="ct">/* low threshold value s */</span></td></tr>
<tr name="8370" id="8370">
<td>8370</td><td>    <span class="br">}</span> <a id="8370c7" class="tk">B</a>;</td></tr>
<tr name="8371" id="8371">
<td>8371</td><td>  <span class="br">}</span> <a id="8371c5" class="tk">ADC_THRHLR7_32B_tag</a>;</td></tr>
<tr name="8372" id="8372">
<td>8372</td><td></td></tr>
<tr name="8373" id="8373">
<td>8373</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Upper Threshold register 8 */</span></td></tr>
<tr name="8374" id="8374">
<td>8374</td><td>    <a id="8374c5" class="tk">vuint32_t</a> <a id="8374c15" class="tk">R</a>;</td></tr>
<tr name="8375" id="8375">
<td>8375</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8376" id="8376">
<td>8376</td><td>     <a id="8376c6" class="tk">vuint32_t</a><a id="8376c15" class="tk">:</a></td></tr>
<tr name="8377" id="8377">
<td>8377</td><td>      4;</td></tr>
<tr name="8378" id="8378">
<td>8378</td><td>      <a id="8378c7" class="tk">vuint32_t</a> <a id="8378c17" class="tk">THRH</a><a id="8378c21" class="tk">:</a>12;               <span class="ct">/* high threshold value s */</span></td></tr>
<tr name="8379" id="8379">
<td>8379</td><td>     <a id="8379c6" class="tk">vuint32_t</a><a id="8379c15" class="tk">:</a></td></tr>
<tr name="8380" id="8380">
<td>8380</td><td>      4;</td></tr>
<tr name="8381" id="8381">
<td>8381</td><td>      <a id="8381c7" class="tk">vuint32_t</a> <a id="8381c17" class="tk">THRL</a><a id="8381c21" class="tk">:</a>12;               <span class="ct">/* low threshold value s */</span></td></tr>
<tr name="8382" id="8382">
<td>8382</td><td>    <span class="br">}</span> <a id="8382c7" class="tk">B</a>;</td></tr>
<tr name="8383" id="8383">
<td>8383</td><td>  <span class="br">}</span> <a id="8383c5" class="tk">ADC_THRHLR8_32B_tag</a>;</td></tr>
<tr name="8384" id="8384">
<td>8384</td><td></td></tr>
<tr name="8385" id="8385">
<td>8385</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Upper Threshold register 9 */</span></td></tr>
<tr name="8386" id="8386">
<td>8386</td><td>    <a id="8386c5" class="tk">vuint32_t</a> <a id="8386c15" class="tk">R</a>;</td></tr>
<tr name="8387" id="8387">
<td>8387</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8388" id="8388">
<td>8388</td><td>     <a id="8388c6" class="tk">vuint32_t</a><a id="8388c15" class="tk">:</a></td></tr>
<tr name="8389" id="8389">
<td>8389</td><td>      4;</td></tr>
<tr name="8390" id="8390">
<td>8390</td><td>      <a id="8390c7" class="tk">vuint32_t</a> <a id="8390c17" class="tk">THRH</a><a id="8390c21" class="tk">:</a>12;               <span class="ct">/* high threshold value s */</span></td></tr>
<tr name="8391" id="8391">
<td>8391</td><td>     <a id="8391c6" class="tk">vuint32_t</a><a id="8391c15" class="tk">:</a></td></tr>
<tr name="8392" id="8392">
<td>8392</td><td>      4;</td></tr>
<tr name="8393" id="8393">
<td>8393</td><td>      <a id="8393c7" class="tk">vuint32_t</a> <a id="8393c17" class="tk">THRL</a><a id="8393c21" class="tk">:</a>12;               <span class="ct">/* low threshold value s */</span></td></tr>
<tr name="8394" id="8394">
<td>8394</td><td>    <span class="br">}</span> <a id="8394c7" class="tk">B</a>;</td></tr>
<tr name="8395" id="8395">
<td>8395</td><td>  <span class="br">}</span> <a id="8395c5" class="tk">ADC_THRHLR9_32B_tag</a>;</td></tr>
<tr name="8396" id="8396">
<td>8396</td><td></td></tr>
<tr name="8397" id="8397">
<td>8397</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Upper Threshold register 10 */</span></td></tr>
<tr name="8398" id="8398">
<td>8398</td><td>    <a id="8398c5" class="tk">vuint32_t</a> <a id="8398c15" class="tk">R</a>;</td></tr>
<tr name="8399" id="8399">
<td>8399</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8400" id="8400">
<td>8400</td><td>     <a id="8400c6" class="tk">vuint32_t</a><a id="8400c15" class="tk">:</a></td></tr>
<tr name="8401" id="8401">
<td>8401</td><td>      4;</td></tr>
<tr name="8402" id="8402">
<td>8402</td><td>      <a id="8402c7" class="tk">vuint32_t</a> <a id="8402c17" class="tk">THRH</a><a id="8402c21" class="tk">:</a>12;               <span class="ct">/* high threshold value s */</span></td></tr>
<tr name="8403" id="8403">
<td>8403</td><td>     <a id="8403c6" class="tk">vuint32_t</a><a id="8403c15" class="tk">:</a></td></tr>
<tr name="8404" id="8404">
<td>8404</td><td>      4;</td></tr>
<tr name="8405" id="8405">
<td>8405</td><td>      <a id="8405c7" class="tk">vuint32_t</a> <a id="8405c17" class="tk">THRL</a><a id="8405c21" class="tk">:</a>12;               <span class="ct">/* low threshold value s */</span></td></tr>
<tr name="8406" id="8406">
<td>8406</td><td>    <span class="br">}</span> <a id="8406c7" class="tk">B</a>;</td></tr>
<tr name="8407" id="8407">
<td>8407</td><td>  <span class="br">}</span> <a id="8407c5" class="tk">ADC_THRHLR10_32B_tag</a>;</td></tr>
<tr name="8408" id="8408">
<td>8408</td><td></td></tr>
<tr name="8409" id="8409">
<td>8409</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Upper Threshold register 11 */</span></td></tr>
<tr name="8410" id="8410">
<td>8410</td><td>    <a id="8410c5" class="tk">vuint32_t</a> <a id="8410c15" class="tk">R</a>;</td></tr>
<tr name="8411" id="8411">
<td>8411</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8412" id="8412">
<td>8412</td><td>     <a id="8412c6" class="tk">vuint32_t</a><a id="8412c15" class="tk">:</a></td></tr>
<tr name="8413" id="8413">
<td>8413</td><td>      4;</td></tr>
<tr name="8414" id="8414">
<td>8414</td><td>      <a id="8414c7" class="tk">vuint32_t</a> <a id="8414c17" class="tk">THRH</a><a id="8414c21" class="tk">:</a>12;               <span class="ct">/* high threshold value s */</span></td></tr>
<tr name="8415" id="8415">
<td>8415</td><td>     <a id="8415c6" class="tk">vuint32_t</a><a id="8415c15" class="tk">:</a></td></tr>
<tr name="8416" id="8416">
<td>8416</td><td>      4;</td></tr>
<tr name="8417" id="8417">
<td>8417</td><td>      <a id="8417c7" class="tk">vuint32_t</a> <a id="8417c17" class="tk">THRL</a><a id="8417c21" class="tk">:</a>12;               <span class="ct">/* low threshold value s */</span></td></tr>
<tr name="8418" id="8418">
<td>8418</td><td>    <span class="br">}</span> <a id="8418c7" class="tk">B</a>;</td></tr>
<tr name="8419" id="8419">
<td>8419</td><td>  <span class="br">}</span> <a id="8419c5" class="tk">ADC_THRHLR11_32B_tag</a>;</td></tr>
<tr name="8420" id="8420">
<td>8420</td><td></td></tr>
<tr name="8421" id="8421">
<td>8421</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Upper Threshold register 12 */</span></td></tr>
<tr name="8422" id="8422">
<td>8422</td><td>    <a id="8422c5" class="tk">vuint32_t</a> <a id="8422c15" class="tk">R</a>;</td></tr>
<tr name="8423" id="8423">
<td>8423</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8424" id="8424">
<td>8424</td><td>     <a id="8424c6" class="tk">vuint32_t</a><a id="8424c15" class="tk">:</a></td></tr>
<tr name="8425" id="8425">
<td>8425</td><td>      4;</td></tr>
<tr name="8426" id="8426">
<td>8426</td><td>      <a id="8426c7" class="tk">vuint32_t</a> <a id="8426c17" class="tk">THRH</a><a id="8426c21" class="tk">:</a>12;               <span class="ct">/* high threshold value s */</span></td></tr>
<tr name="8427" id="8427">
<td>8427</td><td>     <a id="8427c6" class="tk">vuint32_t</a><a id="8427c15" class="tk">:</a></td></tr>
<tr name="8428" id="8428">
<td>8428</td><td>      4;</td></tr>
<tr name="8429" id="8429">
<td>8429</td><td>      <a id="8429c7" class="tk">vuint32_t</a> <a id="8429c17" class="tk">THRL</a><a id="8429c21" class="tk">:</a>12;               <span class="ct">/* low threshold value s */</span></td></tr>
<tr name="8430" id="8430">
<td>8430</td><td>    <span class="br">}</span> <a id="8430c7" class="tk">B</a>;</td></tr>
<tr name="8431" id="8431">
<td>8431</td><td>  <span class="br">}</span> <a id="8431c5" class="tk">ADC_THRHLR12_32B_tag</a>;</td></tr>
<tr name="8432" id="8432">
<td>8432</td><td></td></tr>
<tr name="8433" id="8433">
<td>8433</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Upper Threshold register 13 */</span></td></tr>
<tr name="8434" id="8434">
<td>8434</td><td>    <a id="8434c5" class="tk">vuint32_t</a> <a id="8434c15" class="tk">R</a>;</td></tr>
<tr name="8435" id="8435">
<td>8435</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8436" id="8436">
<td>8436</td><td>     <a id="8436c6" class="tk">vuint32_t</a><a id="8436c15" class="tk">:</a></td></tr>
<tr name="8437" id="8437">
<td>8437</td><td>      4;</td></tr>
<tr name="8438" id="8438">
<td>8438</td><td>      <a id="8438c7" class="tk">vuint32_t</a> <a id="8438c17" class="tk">THRH</a><a id="8438c21" class="tk">:</a>12;               <span class="ct">/* high threshold value s */</span></td></tr>
<tr name="8439" id="8439">
<td>8439</td><td>     <a id="8439c6" class="tk">vuint32_t</a><a id="8439c15" class="tk">:</a></td></tr>
<tr name="8440" id="8440">
<td>8440</td><td>      4;</td></tr>
<tr name="8441" id="8441">
<td>8441</td><td>      <a id="8441c7" class="tk">vuint32_t</a> <a id="8441c17" class="tk">THRL</a><a id="8441c21" class="tk">:</a>12;               <span class="ct">/* low threshold value s */</span></td></tr>
<tr name="8442" id="8442">
<td>8442</td><td>    <span class="br">}</span> <a id="8442c7" class="tk">B</a>;</td></tr>
<tr name="8443" id="8443">
<td>8443</td><td>  <span class="br">}</span> <a id="8443c5" class="tk">ADC_THRHLR13_32B_tag</a>;</td></tr>
<tr name="8444" id="8444">
<td>8444</td><td></td></tr>
<tr name="8445" id="8445">
<td>8445</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Upper Threshold register 14 */</span></td></tr>
<tr name="8446" id="8446">
<td>8446</td><td>    <a id="8446c5" class="tk">vuint32_t</a> <a id="8446c15" class="tk">R</a>;</td></tr>
<tr name="8447" id="8447">
<td>8447</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8448" id="8448">
<td>8448</td><td>     <a id="8448c6" class="tk">vuint32_t</a><a id="8448c15" class="tk">:</a></td></tr>
<tr name="8449" id="8449">
<td>8449</td><td>      4;</td></tr>
<tr name="8450" id="8450">
<td>8450</td><td>      <a id="8450c7" class="tk">vuint32_t</a> <a id="8450c17" class="tk">THRH</a><a id="8450c21" class="tk">:</a>12;               <span class="ct">/* high threshold value s */</span></td></tr>
<tr name="8451" id="8451">
<td>8451</td><td>     <a id="8451c6" class="tk">vuint32_t</a><a id="8451c15" class="tk">:</a></td></tr>
<tr name="8452" id="8452">
<td>8452</td><td>      4;</td></tr>
<tr name="8453" id="8453">
<td>8453</td><td>      <a id="8453c7" class="tk">vuint32_t</a> <a id="8453c17" class="tk">THRL</a><a id="8453c21" class="tk">:</a>12;               <span class="ct">/* low threshold value s */</span></td></tr>
<tr name="8454" id="8454">
<td>8454</td><td>    <span class="br">}</span> <a id="8454c7" class="tk">B</a>;</td></tr>
<tr name="8455" id="8455">
<td>8455</td><td>  <span class="br">}</span> <a id="8455c5" class="tk">ADC_THRHLR14_32B_tag</a>;</td></tr>
<tr name="8456" id="8456">
<td>8456</td><td></td></tr>
<tr name="8457" id="8457">
<td>8457</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Upper Threshold register 15 */</span></td></tr>
<tr name="8458" id="8458">
<td>8458</td><td>    <a id="8458c5" class="tk">vuint32_t</a> <a id="8458c15" class="tk">R</a>;</td></tr>
<tr name="8459" id="8459">
<td>8459</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8460" id="8460">
<td>8460</td><td>     <a id="8460c6" class="tk">vuint32_t</a><a id="8460c15" class="tk">:</a></td></tr>
<tr name="8461" id="8461">
<td>8461</td><td>      4;</td></tr>
<tr name="8462" id="8462">
<td>8462</td><td>      <a id="8462c7" class="tk">vuint32_t</a> <a id="8462c17" class="tk">THRH</a><a id="8462c21" class="tk">:</a>12;               <span class="ct">/* high threshold value s */</span></td></tr>
<tr name="8463" id="8463">
<td>8463</td><td>     <a id="8463c6" class="tk">vuint32_t</a><a id="8463c15" class="tk">:</a></td></tr>
<tr name="8464" id="8464">
<td>8464</td><td>      4;</td></tr>
<tr name="8465" id="8465">
<td>8465</td><td>      <a id="8465c7" class="tk">vuint32_t</a> <a id="8465c17" class="tk">THRL</a><a id="8465c21" class="tk">:</a>12;               <span class="ct">/* low threshold value s */</span></td></tr>
<tr name="8466" id="8466">
<td>8466</td><td>    <span class="br">}</span> <a id="8466c7" class="tk">B</a>;</td></tr>
<tr name="8467" id="8467">
<td>8467</td><td>  <span class="br">}</span> <a id="8467c5" class="tk">ADC_THRHLR15_32B_tag</a>;</td></tr>
<tr name="8468" id="8468">
<td>8468</td><td></td></tr>
<tr name="8469" id="8469">
<td>8469</td><td>  <span class="ct">/* Register layout for all registers CWSELR ... */</span></td></tr>
<tr name="8470" id="8470">
<td>8470</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Channel Watchdog Select register */</span></td></tr>
<tr name="8471" id="8471">
<td>8471</td><td>    <a id="8471c5" class="tk">vuint32_t</a> <a id="8471c15" class="tk">R</a>;</td></tr>
<tr name="8472" id="8472">
<td>8472</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8473" id="8473">
<td>8473</td><td>      <a id="8473c7" class="tk">vuint32_t</a> <a id="8473c17" class="tk">WSEL_CH7</a><a id="8473c25" class="tk">:</a>4;            <span class="ct">/* Channel Watchdog select for channel 7+R*8 */</span></td></tr>
<tr name="8474" id="8474">
<td>8474</td><td>      <a id="8474c7" class="tk">vuint32_t</a> <a id="8474c17" class="tk">WSEL_CH6</a><a id="8474c25" class="tk">:</a>4;            <span class="ct">/* Channel Watchdog select for channel 6+R*8 */</span></td></tr>
<tr name="8475" id="8475">
<td>8475</td><td>      <a id="8475c7" class="tk">vuint32_t</a> <a id="8475c17" class="tk">WSEL_CH5</a><a id="8475c25" class="tk">:</a>4;            <span class="ct">/* Channel Watchdog select for channel 5+R*8 */</span></td></tr>
<tr name="8476" id="8476">
<td>8476</td><td>      <a id="8476c7" class="tk">vuint32_t</a> <a id="8476c17" class="tk">WSEL_CH4</a><a id="8476c25" class="tk">:</a>4;            <span class="ct">/* Channel Watchdog select for channel 4+R*8 */</span></td></tr>
<tr name="8477" id="8477">
<td>8477</td><td>      <a id="8477c7" class="tk">vuint32_t</a> <a id="8477c17" class="tk">WSEL_CH3</a><a id="8477c25" class="tk">:</a>4;            <span class="ct">/* Channel Watchdog select for channel 3+R*8 */</span></td></tr>
<tr name="8478" id="8478">
<td>8478</td><td>      <a id="8478c7" class="tk">vuint32_t</a> <a id="8478c17" class="tk">WSEL_CH2</a><a id="8478c25" class="tk">:</a>4;            <span class="ct">/* Channel Watchdog select for channel 2+R*8 */</span></td></tr>
<tr name="8479" id="8479">
<td>8479</td><td>      <a id="8479c7" class="tk">vuint32_t</a> <a id="8479c17" class="tk">WSEL_CH1</a><a id="8479c25" class="tk">:</a>4;            <span class="ct">/* Channel Watchdog select for channel 1+R*8 */</span></td></tr>
<tr name="8480" id="8480">
<td>8480</td><td>      <a id="8480c7" class="tk">vuint32_t</a> <a id="8480c17" class="tk">WSEL_CH0</a><a id="8480c25" class="tk">:</a>4;            <span class="ct">/* Channel Watchdog select for channel 0+R*8 */</span></td></tr>
<tr name="8481" id="8481">
<td>8481</td><td>    <span class="br">}</span> <a id="8481c7" class="tk">B</a>;</td></tr>
<tr name="8482" id="8482">
<td>8482</td><td>  <span class="br">}</span> <a id="8482c5" class="tk">ADC_CWSELR_32B_tag</a>;</td></tr>
<tr name="8483" id="8483">
<td>8483</td><td></td></tr>
<tr name="8484" id="8484">
<td>8484</td><td>  <span class="ct">/* Register layout for all registers CWENR ... */</span></td></tr>
<tr name="8485" id="8485">
<td>8485</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Channel Watchdog Enable Register */</span></td></tr>
<tr name="8486" id="8486">
<td>8486</td><td>    <a id="8486c5" class="tk">vuint32_t</a> <a id="8486c15" class="tk">R</a>;</td></tr>
<tr name="8487" id="8487">
<td>8487</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8488" id="8488">
<td>8488</td><td>     <a id="8488c6" class="tk">vuint32_t</a><a id="8488c15" class="tk">:</a></td></tr>
<tr name="8489" id="8489">
<td>8489</td><td>      16;</td></tr>
<tr name="8490" id="8490">
<td>8490</td><td>      <a id="8490c7" class="tk">vuint32_t</a> <a id="8490c17" class="tk">CWEN15PRT32</a><a id="8490c28" class="tk">:</a>1;         <span class="ct">/* Channel Watchdog Enable 0+R*32 */</span></td></tr>
<tr name="8491" id="8491">
<td>8491</td><td>      <a id="8491c7" class="tk">vuint32_t</a> <a id="8491c17" class="tk">CWEN14PRT32</a><a id="8491c28" class="tk">:</a>1;         <span class="ct">/* Channel Watchdog Enable 0+R*32 */</span></td></tr>
<tr name="8492" id="8492">
<td>8492</td><td>      <a id="8492c7" class="tk">vuint32_t</a> <a id="8492c17" class="tk">CWEN13PRT32</a><a id="8492c28" class="tk">:</a>1;         <span class="ct">/* Channel Watchdog Enable 0+R*32 */</span></td></tr>
<tr name="8493" id="8493">
<td>8493</td><td>      <a id="8493c7" class="tk">vuint32_t</a> <a id="8493c17" class="tk">CWEN12PRT32</a><a id="8493c28" class="tk">:</a>1;         <span class="ct">/* Channel Watchdog Enable 0+R*32 */</span></td></tr>
<tr name="8494" id="8494">
<td>8494</td><td>      <a id="8494c7" class="tk">vuint32_t</a> <a id="8494c17" class="tk">CWEN11PRT32</a><a id="8494c28" class="tk">:</a>1;         <span class="ct">/* Channel Watchdog Enable 0+R*32 */</span></td></tr>
<tr name="8495" id="8495">
<td>8495</td><td>      <a id="8495c7" class="tk">vuint32_t</a> <a id="8495c17" class="tk">CWEN10PRT32</a><a id="8495c28" class="tk">:</a>1;         <span class="ct">/* Channel Watchdog Enable 0+R*32 */</span></td></tr>
<tr name="8496" id="8496">
<td>8496</td><td>      <a id="8496c7" class="tk">vuint32_t</a> <a id="8496c17" class="tk">CWEN09PRT32</a><a id="8496c28" class="tk">:</a>1;         <span class="ct">/* Channel Watchdog Enable 0+R*32 */</span></td></tr>
<tr name="8497" id="8497">
<td>8497</td><td>      <a id="8497c7" class="tk">vuint32_t</a> <a id="8497c17" class="tk">CWEN08PRT32</a><a id="8497c28" class="tk">:</a>1;         <span class="ct">/* Channel Watchdog Enable 0+R*32 */</span></td></tr>
<tr name="8498" id="8498">
<td>8498</td><td>      <a id="8498c7" class="tk">vuint32_t</a> <a id="8498c17" class="tk">CWEN07PRT32</a><a id="8498c28" class="tk">:</a>1;         <span class="ct">/* Channel Watchdog Enable 0+R*32 */</span></td></tr>
<tr name="8499" id="8499">
<td>8499</td><td>      <a id="8499c7" class="tk">vuint32_t</a> <a id="8499c17" class="tk">CWEN06PRT32</a><a id="8499c28" class="tk">:</a>1;         <span class="ct">/* Channel Watchdog Enable 0+R*32 */</span></td></tr>
<tr name="8500" id="8500">
<td>8500</td><td>      <a id="8500c7" class="tk">vuint32_t</a> <a id="8500c17" class="tk">CWEN05PRT32</a><a id="8500c28" class="tk">:</a>1;         <span class="ct">/* Channel Watchdog Enable 0+R*32 */</span></td></tr>
<tr name="8501" id="8501">
<td>8501</td><td>      <a id="8501c7" class="tk">vuint32_t</a> <a id="8501c17" class="tk">CWEN04PRT32</a><a id="8501c28" class="tk">:</a>1;         <span class="ct">/* Channel Watchdog Enable 0+R*32 */</span></td></tr>
<tr name="8502" id="8502">
<td>8502</td><td>      <a id="8502c7" class="tk">vuint32_t</a> <a id="8502c17" class="tk">CWEN03PRT32</a><a id="8502c28" class="tk">:</a>1;         <span class="ct">/* Channel Watchdog Enable 0+R*32 */</span></td></tr>
<tr name="8503" id="8503">
<td>8503</td><td>      <a id="8503c7" class="tk">vuint32_t</a> <a id="8503c17" class="tk">CWEN02PRT32</a><a id="8503c28" class="tk">:</a>1;         <span class="ct">/* Channel Watchdog Enable 0+R*32 */</span></td></tr>
<tr name="8504" id="8504">
<td>8504</td><td>      <a id="8504c7" class="tk">vuint32_t</a> <a id="8504c17" class="tk">CWEN01PRT32</a><a id="8504c28" class="tk">:</a>1;         <span class="ct">/* Channel Watchdog Enable 0+R*32 */</span></td></tr>
<tr name="8505" id="8505">
<td>8505</td><td>      <a id="8505c7" class="tk">vuint32_t</a> <a id="8505c17" class="tk">CWEN00PRT32</a><a id="8505c28" class="tk">:</a>1;         <span class="ct">/* Channel Watchdog Enable 0+R*32 */</span></td></tr>
<tr name="8506" id="8506">
<td>8506</td><td>    <span class="br">}</span> <a id="8506c7" class="tk">B</a>;</td></tr>
<tr name="8507" id="8507">
<td>8507</td><td>  <span class="br">}</span> <a id="8507c5" class="tk">ADC_CWENR_32B_tag</a>;</td></tr>
<tr name="8508" id="8508">
<td>8508</td><td></td></tr>
<tr name="8509" id="8509">
<td>8509</td><td>  <span class="ct">/* Register layout for all registers AWORR ... */</span></td></tr>
<tr name="8510" id="8510">
<td>8510</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Analog Watchdog Out of Range Register */</span></td></tr>
<tr name="8511" id="8511">
<td>8511</td><td>    <a id="8511c5" class="tk">vuint32_t</a> <a id="8511c15" class="tk">R</a>;</td></tr>
<tr name="8512" id="8512">
<td>8512</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8513" id="8513">
<td>8513</td><td>      <a id="8513c7" class="tk">vuint32_t</a> <a id="8513c17" class="tk">AWOR_CH31</a><a id="8513c26" class="tk">:</a>1;           <span class="ct">/* Channel 31+R*32 converted data out of range */</span></td></tr>
<tr name="8514" id="8514">
<td>8514</td><td>      <a id="8514c7" class="tk">vuint32_t</a> <a id="8514c17" class="tk">AWOR_CH30</a><a id="8514c26" class="tk">:</a>1;           <span class="ct">/* Channel 30+R*32 converted data out of range */</span></td></tr>
<tr name="8515" id="8515">
<td>8515</td><td>      <a id="8515c7" class="tk">vuint32_t</a> <a id="8515c17" class="tk">AWOR_CH29</a><a id="8515c26" class="tk">:</a>1;           <span class="ct">/* Channel 29+R*32 converted data out of range */</span></td></tr>
<tr name="8516" id="8516">
<td>8516</td><td>      <a id="8516c7" class="tk">vuint32_t</a> <a id="8516c17" class="tk">AWOR_CH28</a><a id="8516c26" class="tk">:</a>1;           <span class="ct">/* Channel 28+R*32 converted data out of range */</span></td></tr>
<tr name="8517" id="8517">
<td>8517</td><td>      <a id="8517c7" class="tk">vuint32_t</a> <a id="8517c17" class="tk">AWOR_CH27</a><a id="8517c26" class="tk">:</a>1;           <span class="ct">/* Channel 27+R*32 converted data out of range */</span></td></tr>
<tr name="8518" id="8518">
<td>8518</td><td>      <a id="8518c7" class="tk">vuint32_t</a> <a id="8518c17" class="tk">AWOR_CH26</a><a id="8518c26" class="tk">:</a>1;           <span class="ct">/* Channel 26+R*32 converted data out of range */</span></td></tr>
<tr name="8519" id="8519">
<td>8519</td><td>      <a id="8519c7" class="tk">vuint32_t</a> <a id="8519c17" class="tk">AWOR_CH25</a><a id="8519c26" class="tk">:</a>1;           <span class="ct">/* Channel 25+R*32 converted data out of range */</span></td></tr>
<tr name="8520" id="8520">
<td>8520</td><td>      <a id="8520c7" class="tk">vuint32_t</a> <a id="8520c17" class="tk">AWOR_CH24</a><a id="8520c26" class="tk">:</a>1;           <span class="ct">/* Channel 24+R*32 converted data out of range */</span></td></tr>
<tr name="8521" id="8521">
<td>8521</td><td>      <a id="8521c7" class="tk">vuint32_t</a> <a id="8521c17" class="tk">AWOR_CH23</a><a id="8521c26" class="tk">:</a>1;           <span class="ct">/* Channel 23+R*32 converted data out of range */</span></td></tr>
<tr name="8522" id="8522">
<td>8522</td><td>      <a id="8522c7" class="tk">vuint32_t</a> <a id="8522c17" class="tk">AWOR_CH22</a><a id="8522c26" class="tk">:</a>1;           <span class="ct">/* Channel 22+R*32 converted data out of range */</span></td></tr>
<tr name="8523" id="8523">
<td>8523</td><td>      <a id="8523c7" class="tk">vuint32_t</a> <a id="8523c17" class="tk">AWOR_CH21</a><a id="8523c26" class="tk">:</a>1;           <span class="ct">/* Channel 21+R*32 converted data out of range */</span></td></tr>
<tr name="8524" id="8524">
<td>8524</td><td>      <a id="8524c7" class="tk">vuint32_t</a> <a id="8524c17" class="tk">AWOR_CH20</a><a id="8524c26" class="tk">:</a>1;           <span class="ct">/* Channel 20+R*32 converted data out of range */</span></td></tr>
<tr name="8525" id="8525">
<td>8525</td><td>      <a id="8525c7" class="tk">vuint32_t</a> <a id="8525c17" class="tk">AWOR_CH19</a><a id="8525c26" class="tk">:</a>1;           <span class="ct">/* Channel 19+R*32 converted data out of range */</span></td></tr>
<tr name="8526" id="8526">
<td>8526</td><td>      <a id="8526c7" class="tk">vuint32_t</a> <a id="8526c17" class="tk">AWOR_CH18</a><a id="8526c26" class="tk">:</a>1;           <span class="ct">/* Channel 18+R*32 converted data out of range */</span></td></tr>
<tr name="8527" id="8527">
<td>8527</td><td>      <a id="8527c7" class="tk">vuint32_t</a> <a id="8527c17" class="tk">AWOR_CH17</a><a id="8527c26" class="tk">:</a>1;           <span class="ct">/* Channel 17+R*32 converted data out of range */</span></td></tr>
<tr name="8528" id="8528">
<td>8528</td><td>      <a id="8528c7" class="tk">vuint32_t</a> <a id="8528c17" class="tk">AWOR_CH16</a><a id="8528c26" class="tk">:</a>1;           <span class="ct">/* Channel 16+R*32 converted data out of range */</span></td></tr>
<tr name="8529" id="8529">
<td>8529</td><td>      <a id="8529c7" class="tk">vuint32_t</a> <a id="8529c17" class="tk">AWOR_CH15</a><a id="8529c26" class="tk">:</a>1;           <span class="ct">/* Channel 15+R*32 converted data out of range */</span></td></tr>
<tr name="8530" id="8530">
<td>8530</td><td>      <a id="8530c7" class="tk">vuint32_t</a> <a id="8530c17" class="tk">AWOR_CH14</a><a id="8530c26" class="tk">:</a>1;           <span class="ct">/* Channel 14+R*32 converted data out of range */</span></td></tr>
<tr name="8531" id="8531">
<td>8531</td><td>      <a id="8531c7" class="tk">vuint32_t</a> <a id="8531c17" class="tk">AWOR_CH13</a><a id="8531c26" class="tk">:</a>1;           <span class="ct">/* Channel 13+R*32 converted data out of range */</span></td></tr>
<tr name="8532" id="8532">
<td>8532</td><td>      <a id="8532c7" class="tk">vuint32_t</a> <a id="8532c17" class="tk">AWOR_CH12</a><a id="8532c26" class="tk">:</a>1;           <span class="ct">/* Channel 12+R*32 converted data out of range */</span></td></tr>
<tr name="8533" id="8533">
<td>8533</td><td>      <a id="8533c7" class="tk">vuint32_t</a> <a id="8533c17" class="tk">AWOR_CH11</a><a id="8533c26" class="tk">:</a>1;           <span class="ct">/* Channel 11+R*32 converted data out of range */</span></td></tr>
<tr name="8534" id="8534">
<td>8534</td><td>      <a id="8534c7" class="tk">vuint32_t</a> <a id="8534c17" class="tk">AWOR_CH10</a><a id="8534c26" class="tk">:</a>1;           <span class="ct">/* Channel 10+R*32 converted data out of range */</span></td></tr>
<tr name="8535" id="8535">
<td>8535</td><td>      <a id="8535c7" class="tk">vuint32_t</a> <a id="8535c17" class="tk">AWOR_CH9</a><a id="8535c25" class="tk">:</a>1;            <span class="ct">/* Channel 9+R*32 converted data out of range */</span></td></tr>
<tr name="8536" id="8536">
<td>8536</td><td>      <a id="8536c7" class="tk">vuint32_t</a> <a id="8536c17" class="tk">AWOR_CH8</a><a id="8536c25" class="tk">:</a>1;            <span class="ct">/* Channel 8+R*32 converted data out of range */</span></td></tr>
<tr name="8537" id="8537">
<td>8537</td><td>      <a id="8537c7" class="tk">vuint32_t</a> <a id="8537c17" class="tk">AWOR_CH7</a><a id="8537c25" class="tk">:</a>1;            <span class="ct">/* Channel 7+R*32 converted data out of range */</span></td></tr>
<tr name="8538" id="8538">
<td>8538</td><td>      <a id="8538c7" class="tk">vuint32_t</a> <a id="8538c17" class="tk">AWOR_CH6</a><a id="8538c25" class="tk">:</a>1;            <span class="ct">/* Channel 6+R*32 converted data out of range */</span></td></tr>
<tr name="8539" id="8539">
<td>8539</td><td>      <a id="8539c7" class="tk">vuint32_t</a> <a id="8539c17" class="tk">AWOR_CH5</a><a id="8539c25" class="tk">:</a>1;            <span class="ct">/* Channel 5+R*32 converted data out of range */</span></td></tr>
<tr name="8540" id="8540">
<td>8540</td><td>      <a id="8540c7" class="tk">vuint32_t</a> <a id="8540c17" class="tk">AWOR_CH4</a><a id="8540c25" class="tk">:</a>1;            <span class="ct">/* Channel 4+R*32 converted data out of range */</span></td></tr>
<tr name="8541" id="8541">
<td>8541</td><td>      <a id="8541c7" class="tk">vuint32_t</a> <a id="8541c17" class="tk">AWOR_CH3</a><a id="8541c25" class="tk">:</a>1;            <span class="ct">/* Channel 3+R*32 converted data out of range */</span></td></tr>
<tr name="8542" id="8542">
<td>8542</td><td>      <a id="8542c7" class="tk">vuint32_t</a> <a id="8542c17" class="tk">AWOR_CH2</a><a id="8542c25" class="tk">:</a>1;            <span class="ct">/* Channel 2+R*32 converted data out of range */</span></td></tr>
<tr name="8543" id="8543">
<td>8543</td><td>      <a id="8543c7" class="tk">vuint32_t</a> <a id="8543c17" class="tk">AWOR_CH1</a><a id="8543c25" class="tk">:</a>1;            <span class="ct">/* Channel 1+R*32 converted data out of range */</span></td></tr>
<tr name="8544" id="8544">
<td>8544</td><td>      <a id="8544c7" class="tk">vuint32_t</a> <a id="8544c17" class="tk">AWOR_CH0</a><a id="8544c25" class="tk">:</a>1;            <span class="ct">/* Channel 0+R*32 converted data out of range */</span></td></tr>
<tr name="8545" id="8545">
<td>8545</td><td>    <span class="br">}</span> <a id="8545c7" class="tk">B</a>;</td></tr>
<tr name="8546" id="8546">
<td>8546</td><td>  <span class="br">}</span> <a id="8546c5" class="tk">ADC_AWORR_32B_tag</a>;</td></tr>
<tr name="8547" id="8547">
<td>8547</td><td></td></tr>
<tr name="8548" id="8548">
<td>8548</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SELF TEST CONFIGURATION REGISTER 1 */</span></td></tr>
<tr name="8549" id="8549">
<td>8549</td><td>    <a id="8549c5" class="tk">vuint32_t</a> <a id="8549c15" class="tk">R</a>;</td></tr>
<tr name="8550" id="8550">
<td>8550</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8551" id="8551">
<td>8551</td><td>      <a id="8551c7" class="tk">vuint32_t</a> <a id="8551c17" class="tk">INPSAMP_C</a><a id="8551c26" class="tk">:</a>8;           <span class="ct">/* Sampling phase duration for the test conversions - algorithm C */</span></td></tr>
<tr name="8552" id="8552">
<td>8552</td><td>      <a id="8552c7" class="tk">vuint32_t</a> <a id="8552c17" class="tk">INPSAMP_RC</a><a id="8552c27" class="tk">:</a>8;          <span class="ct">/* Sampling phase duration for the test conversions - algorithm RC */</span></td></tr>
<tr name="8553" id="8553">
<td>8553</td><td>      <a id="8553c7" class="tk">vuint32_t</a> <a id="8553c17" class="tk">INPSAMP_S</a><a id="8553c26" class="tk">:</a>8;           <span class="ct">/* Sampling phase duration for the test conversions - algorithm S */</span></td></tr>
<tr name="8554" id="8554">
<td>8554</td><td>     <a id="8554c6" class="tk">vuint32_t</a><a id="8554c15" class="tk">:</a></td></tr>
<tr name="8555" id="8555">
<td>8555</td><td>      5;</td></tr>
<tr name="8556" id="8556">
<td>8556</td><td>      <a id="8556c7" class="tk">vuint32_t</a> <a id="8556c17" class="tk">ST_INPCMP</a><a id="8556c26" class="tk">:</a>2;           <span class="ct">/* Configuration bit for comparison phase duration for self test channel */</span></td></tr>
<tr name="8557" id="8557">
<td>8557</td><td>      <a id="8557c7" class="tk">vuint32_t</a> <a id="8557c17" class="tk">ST_INPLATCH</a><a id="8557c28" class="tk">:</a>1;         <span class="ct">/* Configuration bit for Latching phase duration for self test channel */</span></td></tr>
<tr name="8558" id="8558">
<td>8558</td><td>    <span class="br">}</span> <a id="8558c7" class="tk">B</a>;</td></tr>
<tr name="8559" id="8559">
<td>8559</td><td>  <span class="br">}</span> <a id="8559c5" class="tk">ADC_STCR1_32B_tag</a>;</td></tr>
<tr name="8560" id="8560">
<td>8560</td><td></td></tr>
<tr name="8561" id="8561">
<td>8561</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SELF TEST CONFIGURATION REGISTER 2 */</span></td></tr>
<tr name="8562" id="8562">
<td>8562</td><td>    <a id="8562c5" class="tk">vuint32_t</a> <a id="8562c15" class="tk">R</a>;</td></tr>
<tr name="8563" id="8563">
<td>8563</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8564" id="8564">
<td>8564</td><td>     <a id="8564c6" class="tk">vuint32_t</a><a id="8564c15" class="tk">:</a></td></tr>
<tr name="8565" id="8565">
<td>8565</td><td>      5;</td></tr>
<tr name="8566" id="8566">
<td>8566</td><td>      <a id="8566c7" class="tk">vuint32_t</a> <a id="8566c17" class="tk">SERR</a><a id="8566c21" class="tk">:</a>1;                <span class="ct">/* Error fault injection bit (write only) */</span></td></tr>
<tr name="8567" id="8567">
<td>8567</td><td>      <a id="8567c7" class="tk">vuint32_t</a> <a id="8567c17" class="tk">MSKSTWDTERR</a><a id="8567c28" class="tk">:</a>1;         <span class="ct">/* Interrupt enable (STSR2.WDTERR status bit) */</span></td></tr>
<tr name="8568" id="8568">
<td>8568</td><td>     <a id="8568c6" class="tk">vuint32_t</a><a id="8568c15" class="tk">:</a></td></tr>
<tr name="8569" id="8569">
<td>8569</td><td>      1;</td></tr>
<tr name="8570" id="8570">
<td>8570</td><td>      <a id="8570c7" class="tk">vuint32_t</a> <a id="8570c17" class="tk">MSKST_EOC</a><a id="8570c26" class="tk">:</a>1;           <span class="ct">/* Interrupt enable bit for STSR2.ST_EOC */</span></td></tr>
<tr name="8571" id="8571">
<td>8571</td><td>     <a id="8571c6" class="tk">vuint32_t</a><a id="8571c15" class="tk">:</a></td></tr>
<tr name="8572" id="8572">
<td>8572</td><td>      4;</td></tr>
<tr name="8573" id="8573">
<td>8573</td><td>      <a id="8573c7" class="tk">vuint32_t</a> <a id="8573c17" class="tk">MSKWDG_EOA_C</a><a id="8573c29" class="tk">:</a>1;        <span class="ct">/* Interrupt enable (WDG_EOA_C status bit) */</span></td></tr>
<tr name="8574" id="8574">
<td>8574</td><td>      <a id="8574c7" class="tk">vuint32_t</a> <a id="8574c17" class="tk">MSKWDG_EOA_RC</a><a id="8574c30" class="tk">:</a>1;       <span class="ct">/* Interrupt enable (WDG_EOA_RC status bit) */</span></td></tr>
<tr name="8575" id="8575">
<td>8575</td><td>      <a id="8575c7" class="tk">vuint32_t</a> <a id="8575c17" class="tk">MSKWDG_EOA_S</a><a id="8575c29" class="tk">:</a>1;        <span class="ct">/* Interrupt enable (WDG_EOA_S status bit) */</span></td></tr>
<tr name="8576" id="8576">
<td>8576</td><td>      <a id="8576c7" class="tk">vuint32_t</a> <a id="8576c17" class="tk">MSKERR_C</a><a id="8576c25" class="tk">:</a>1;            <span class="ct">/* Interrupt enable (ERR_C status bit) */</span></td></tr>
<tr name="8577" id="8577">
<td>8577</td><td>      <a id="8577c7" class="tk">vuint32_t</a> <a id="8577c17" class="tk">MSKERR_RC</a><a id="8577c26" class="tk">:</a>1;           <span class="ct">/* Interrupt enable (ERR_RC status bit) */</span></td></tr>
<tr name="8578" id="8578">
<td>8578</td><td>      <a id="8578c7" class="tk">vuint32_t</a> <a id="8578c17" class="tk">MSKERR_S2</a><a id="8578c26" class="tk">:</a>1;           <span class="ct">/* Interrupt enable (ERR_S2 status bit) */</span></td></tr>
<tr name="8579" id="8579">
<td>8579</td><td>      <a id="8579c7" class="tk">vuint32_t</a> <a id="8579c17" class="tk">MSKERR_S1</a><a id="8579c26" class="tk">:</a>1;           <span class="ct">/* Interrupt enable (ERR_S1 status bit) */</span></td></tr>
<tr name="8580" id="8580">
<td>8580</td><td>      <a id="8580c7" class="tk">vuint32_t</a> <a id="8580c17" class="tk">MSKERR_S0</a><a id="8580c26" class="tk">:</a>1;           <span class="ct">/* Interrupt enable (ERR_S0 status bit) */</span></td></tr>
<tr name="8581" id="8581">
<td>8581</td><td>     <a id="8581c6" class="tk">vuint32_t</a><a id="8581c15" class="tk">:</a></td></tr>
<tr name="8582" id="8582">
<td>8582</td><td>      3;</td></tr>
<tr name="8583" id="8583">
<td>8583</td><td>      <a id="8583c7" class="tk">vuint32_t</a> <a id="8583c17" class="tk">EN</a><a id="8583c19" class="tk">:</a>1;                  <span class="ct">/* Self testing channel enable */</span></td></tr>
<tr name="8584" id="8584">
<td>8584</td><td>     <a id="8584c6" class="tk">vuint32_t</a><a id="8584c15" class="tk">:</a></td></tr>
<tr name="8585" id="8585">
<td>8585</td><td>      4;</td></tr>
<tr name="8586" id="8586">
<td>8586</td><td>      <a id="8586c7" class="tk">vuint32_t</a> <a id="8586c17" class="tk">FMA_C</a><a id="8586c22" class="tk">:</a>1;               <span class="ct">/* Fault mapping for the algorithm C */</span></td></tr>
<tr name="8587" id="8587">
<td>8587</td><td>      <a id="8587c7" class="tk">vuint32_t</a> <a id="8587c17" class="tk">FMAR_C</a><a id="8587c23" class="tk">:</a>1;              <span class="ct">/* Fault mapping for the algorithm RC */</span></td></tr>
<tr name="8588" id="8588">
<td>8588</td><td>      <a id="8588c7" class="tk">vuint32_t</a> <a id="8588c17" class="tk">FMA_S</a><a id="8588c22" class="tk">:</a>1;               <span class="ct">/* Fault mapping for the algorithm BGAP */</span></td></tr>
<tr name="8589" id="8589">
<td>8589</td><td>    <span class="br">}</span> <a id="8589c7" class="tk">B</a>;</td></tr>
<tr name="8590" id="8590">
<td>8590</td><td>  <span class="br">}</span> <a id="8590c5" class="tk">ADC_STCR2_32B_tag</a>;</td></tr>
<tr name="8591" id="8591">
<td>8591</td><td></td></tr>
<tr name="8592" id="8592">
<td>8592</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SELF TEST CONFIGURATION REGISTER 3 */</span></td></tr>
<tr name="8593" id="8593">
<td>8593</td><td>    <a id="8593c5" class="tk">vuint32_t</a> <a id="8593c15" class="tk">R</a>;</td></tr>
<tr name="8594" id="8594">
<td>8594</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8595" id="8595">
<td>8595</td><td>     <a id="8595c6" class="tk">vuint32_t</a><a id="8595c15" class="tk">:</a></td></tr>
<tr name="8596" id="8596">
<td>8596</td><td>      22;</td></tr>
<tr name="8597" id="8597">
<td>8597</td><td>      <a id="8597c7" class="tk">vuint32_t</a> <a id="8597c17" class="tk">ALG</a><a id="8597c20" class="tk">:</a>2;                 <span class="ct">/* Algorithm scheduling */</span></td></tr>
<tr name="8598" id="8598">
<td>8598</td><td>     <a id="8598c6" class="tk">vuint32_t</a><a id="8598c15" class="tk">:</a></td></tr>
<tr name="8599" id="8599">
<td>8599</td><td>      8;</td></tr>
<tr name="8600" id="8600">
<td>8600</td><td>    <span class="br">}</span> <a id="8600c7" class="tk">B</a>;</td></tr>
<tr name="8601" id="8601">
<td>8601</td><td>  <span class="br">}</span> <a id="8601c5" class="tk">ADC_STCR3_32B_tag</a>;</td></tr>
<tr name="8602" id="8602">
<td>8602</td><td></td></tr>
<tr name="8603" id="8603">
<td>8603</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SELF TEST BAUD RATE REGISTER */</span></td></tr>
<tr name="8604" id="8604">
<td>8604</td><td>    <a id="8604c5" class="tk">vuint32_t</a> <a id="8604c15" class="tk">R</a>;</td></tr>
<tr name="8605" id="8605">
<td>8605</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8606" id="8606">
<td>8606</td><td>     <a id="8606c6" class="tk">vuint32_t</a><a id="8606c15" class="tk">:</a></td></tr>
<tr name="8607" id="8607">
<td>8607</td><td>      13;</td></tr>
<tr name="8608" id="8608">
<td>8608</td><td>      <a id="8608c7" class="tk">vuint32_t</a> <a id="8608c17" class="tk">WDT</a><a id="8608c20" class="tk">:</a>3;                 <span class="ct">/* Watchdog timer value */</span></td></tr>
<tr name="8609" id="8609">
<td>8609</td><td>     <a id="8609c6" class="tk">vuint32_t</a><a id="8609c15" class="tk">:</a></td></tr>
<tr name="8610" id="8610">
<td>8610</td><td>      8;</td></tr>
<tr name="8611" id="8611">
<td>8611</td><td>      <a id="8611c7" class="tk">vuint32_t</a> <a id="8611c17" class="tk">BR</a><a id="8611c19" class="tk">:</a>8;                  <span class="ct">/* Baud rate for the selected algorithm in SCAN mode */</span></td></tr>
<tr name="8612" id="8612">
<td>8612</td><td>    <span class="br">}</span> <a id="8612c7" class="tk">B</a>;</td></tr>
<tr name="8613" id="8613">
<td>8613</td><td>  <span class="br">}</span> <a id="8613c5" class="tk">ADC_STBRR_32B_tag</a>;</td></tr>
<tr name="8614" id="8614">
<td>8614</td><td></td></tr>
<tr name="8615" id="8615">
<td>8615</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SELF TEST STATUS REGISTER 1 */</span></td></tr>
<tr name="8616" id="8616">
<td>8616</td><td>    <a id="8616c5" class="tk">vuint32_t</a> <a id="8616c15" class="tk">R</a>;</td></tr>
<tr name="8617" id="8617">
<td>8617</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8618" id="8618">
<td>8618</td><td>     <a id="8618c6" class="tk">vuint32_t</a><a id="8618c15" class="tk">:</a></td></tr>
<tr name="8619" id="8619">
<td>8619</td><td>      6;</td></tr>
<tr name="8620" id="8620">
<td>8620</td><td>      <a id="8620c7" class="tk">vuint32_t</a> <a id="8620c17" class="tk">WDTERR</a><a id="8620c23" class="tk">:</a>1;              <span class="ct">/* Watchdog timer error */</span></td></tr>
<tr name="8621" id="8621">
<td>8621</td><td>      <a id="8621c7" class="tk">vuint32_t</a> <a id="8621c17" class="tk">OVERWR</a><a id="8621c23" class="tk">:</a>1;              <span class="ct">/* Overwrite error */</span></td></tr>
<tr name="8622" id="8622">
<td>8622</td><td>      <a id="8622c7" class="tk">vuint32_t</a> <a id="8622c17" class="tk">ST_EOC</a><a id="8622c23" class="tk">:</a>1;              <span class="ct">/* Self test EOC bit */</span></td></tr>
<tr name="8623" id="8623">
<td>8623</td><td>     <a id="8623c6" class="tk">vuint32_t</a><a id="8623c15" class="tk">:</a></td></tr>
<tr name="8624" id="8624">
<td>8624</td><td>      4;</td></tr>
<tr name="8625" id="8625">
<td>8625</td><td>      <a id="8625c7" class="tk">vuint32_t</a> <a id="8625c17" class="tk">WDG_EOA_C</a><a id="8625c26" class="tk">:</a>1;           <span class="ct">/* Algorithm  C completed without error */</span></td></tr>
<tr name="8626" id="8626">
<td>8626</td><td>      <a id="8626c7" class="tk">vuint32_t</a> <a id="8626c17" class="tk">WDG_EOA_RC</a><a id="8626c27" class="tk">:</a>1;          <span class="ct">/* Algorithm RC completed without error */</span></td></tr>
<tr name="8627" id="8627">
<td>8627</td><td>      <a id="8627c7" class="tk">vuint32_t</a> <a id="8627c17" class="tk">WDG_EOA_S</a><a id="8627c26" class="tk">:</a>1;           <span class="ct">/* Algorithm  S completed without error */</span></td></tr>
<tr name="8628" id="8628">
<td>8628</td><td>      <a id="8628c7" class="tk">vuint32_t</a> <a id="8628c17" class="tk">ERR_C</a><a id="8628c22" class="tk">:</a>1;               <span class="ct">/* Error on the self testing channel (algorithm  C) */</span></td></tr>
<tr name="8629" id="8629">
<td>8629</td><td>      <a id="8629c7" class="tk">vuint32_t</a> <a id="8629c17" class="tk">ERR_RC</a><a id="8629c23" class="tk">:</a>1;              <span class="ct">/* Error on the self testing channel (algorithm RC) */</span></td></tr>
<tr name="8630" id="8630">
<td>8630</td><td>      <a id="8630c7" class="tk">vuint32_t</a> <a id="8630c17" class="tk">ERR_S2</a><a id="8630c23" class="tk">:</a>1;              <span class="ct">/* Error on the self testing channel (algorithm SUPPLY, step 2) */</span></td></tr>
<tr name="8631" id="8631">
<td>8631</td><td>      <a id="8631c7" class="tk">vuint32_t</a> <a id="8631c17" class="tk">ERR_S1</a><a id="8631c23" class="tk">:</a>1;              <span class="ct">/* Error on the self testing channel (algorithm SUPPLY, step 1) */</span></td></tr>
<tr name="8632" id="8632">
<td>8632</td><td>      <a id="8632c7" class="tk">vuint32_t</a> <a id="8632c17" class="tk">ERR_S0</a><a id="8632c23" class="tk">:</a>1;              <span class="ct">/* Error on the self testing channel (algorithm SUPPLY, step 0) */</span></td></tr>
<tr name="8633" id="8633">
<td>8633</td><td>     <a id="8633c6" class="tk">vuint32_t</a><a id="8633c15" class="tk">:</a></td></tr>
<tr name="8634" id="8634">
<td>8634</td><td>      1;</td></tr>
<tr name="8635" id="8635">
<td>8635</td><td>      <a id="8635c7" class="tk">vuint32_t</a> <a id="8635c17" class="tk">STEP_C</a><a id="8635c23" class="tk">:</a>5;              <span class="ct">/* Step of algorithm  C when ERR_C  has occurred */</span></td></tr>
<tr name="8636" id="8636">
<td>8636</td><td>      <a id="8636c7" class="tk">vuint32_t</a> <a id="8636c17" class="tk">STEP_RC</a><a id="8636c24" class="tk">:</a>5;             <span class="ct">/* Step of algorithm RC when ERR_RC has occurred */</span></td></tr>
<tr name="8637" id="8637">
<td>8637</td><td>    <span class="br">}</span> <a id="8637c7" class="tk">B</a>;</td></tr>
<tr name="8638" id="8638">
<td>8638</td><td>  <span class="br">}</span> <a id="8638c5" class="tk">ADC_STSR1_32B_tag</a>;</td></tr>
<tr name="8639" id="8639">
<td>8639</td><td></td></tr>
<tr name="8640" id="8640">
<td>8640</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SELF TEST STATUS REGISTER 2 */</span></td></tr>
<tr name="8641" id="8641">
<td>8641</td><td>    <a id="8641c5" class="tk">vuint32_t</a> <a id="8641c15" class="tk">R</a>;</td></tr>
<tr name="8642" id="8642">
<td>8642</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8643" id="8643">
<td>8643</td><td>      <a id="8643c7" class="tk">vuint32_t</a> <a id="8643c17" class="tk">OVFL</a><a id="8643c21" class="tk">:</a>1;                <span class="ct">/* Overflow bit */</span></td></tr>
<tr name="8644" id="8644">
<td>8644</td><td>     <a id="8644c6" class="tk">vuint32_t</a><a id="8644c15" class="tk">:</a></td></tr>
<tr name="8645" id="8645">
<td>8645</td><td>      3;</td></tr>
<tr name="8646" id="8646">
<td>8646</td><td>      <a id="8646c7" class="tk">vuint32_t</a> <a id="8646c17" class="tk">DATA1</a><a id="8646c22" class="tk">:</a>12;              <span class="ct">/* Test channel converted data when ERR_S1 has occurred */</span></td></tr>
<tr name="8647" id="8647">
<td>8647</td><td>     <a id="8647c6" class="tk">vuint32_t</a><a id="8647c15" class="tk">:</a></td></tr>
<tr name="8648" id="8648">
<td>8648</td><td>      4;</td></tr>
<tr name="8649" id="8649">
<td>8649</td><td>      <a id="8649c7" class="tk">vuint32_t</a> <a id="8649c17" class="tk">DATA0</a><a id="8649c22" class="tk">:</a>12;              <span class="ct">/* Test channel converted data when ERR_S1 has occurred */</span></td></tr>
<tr name="8650" id="8650">
<td>8650</td><td>    <span class="br">}</span> <a id="8650c7" class="tk">B</a>;</td></tr>
<tr name="8651" id="8651">
<td>8651</td><td>  <span class="br">}</span> <a id="8651c5" class="tk">ADC_STSR2_32B_tag</a>;</td></tr>
<tr name="8652" id="8652">
<td>8652</td><td></td></tr>
<tr name="8653" id="8653">
<td>8653</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SELF TEST STATUS REGISTER 3 */</span></td></tr>
<tr name="8654" id="8654">
<td>8654</td><td>    <a id="8654c5" class="tk">vuint32_t</a> <a id="8654c15" class="tk">R</a>;</td></tr>
<tr name="8655" id="8655">
<td>8655</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8656" id="8656">
<td>8656</td><td>     <a id="8656c6" class="tk">vuint32_t</a><a id="8656c15" class="tk">:</a></td></tr>
<tr name="8657" id="8657">
<td>8657</td><td>      4;</td></tr>
<tr name="8658" id="8658">
<td>8658</td><td>      <a id="8658c7" class="tk">vuint32_t</a> <a id="8658c17" class="tk">DATA1</a><a id="8658c22" class="tk">:</a>12;              <span class="ct">/* Test channel converted data when ERR_S0 has occurred */</span></td></tr>
<tr name="8659" id="8659">
<td>8659</td><td>     <a id="8659c6" class="tk">vuint32_t</a><a id="8659c15" class="tk">:</a></td></tr>
<tr name="8660" id="8660">
<td>8660</td><td>      4;</td></tr>
<tr name="8661" id="8661">
<td>8661</td><td>      <a id="8661c7" class="tk">vuint32_t</a> <a id="8661c17" class="tk">DATA0</a><a id="8661c22" class="tk">:</a>12;              <span class="ct">/* Test channel converted data when ERR_S0 has occurred */</span></td></tr>
<tr name="8662" id="8662">
<td>8662</td><td>    <span class="br">}</span> <a id="8662c7" class="tk">B</a>;</td></tr>
<tr name="8663" id="8663">
<td>8663</td><td>  <span class="br">}</span> <a id="8663c5" class="tk">ADC_STSR3_32B_tag</a>;</td></tr>
<tr name="8664" id="8664">
<td>8664</td><td></td></tr>
<tr name="8665" id="8665">
<td>8665</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SELF TEST STATUS REGISTER 4 */</span></td></tr>
<tr name="8666" id="8666">
<td>8666</td><td>    <a id="8666c5" class="tk">vuint32_t</a> <a id="8666c15" class="tk">R</a>;</td></tr>
<tr name="8667" id="8667">
<td>8667</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8668" id="8668">
<td>8668</td><td>     <a id="8668c6" class="tk">vuint32_t</a><a id="8668c15" class="tk">:</a></td></tr>
<tr name="8669" id="8669">
<td>8669</td><td>      4;</td></tr>
<tr name="8670" id="8670">
<td>8670</td><td>      <a id="8670c7" class="tk">vuint32_t</a> <a id="8670c17" class="tk">DATA1</a><a id="8670c22" class="tk">:</a>12;              <span class="ct">/* Test channel converted data when ERR_C has occurred */</span></td></tr>
<tr name="8671" id="8671">
<td>8671</td><td>     <a id="8671c6" class="tk">vuint32_t</a><a id="8671c15" class="tk">:</a></td></tr>
<tr name="8672" id="8672">
<td>8672</td><td>      4;</td></tr>
<tr name="8673" id="8673">
<td>8673</td><td>      <a id="8673c7" class="tk">vuint32_t</a> <a id="8673c17" class="tk">DATA0</a><a id="8673c22" class="tk">:</a>12;              <span class="ct">/* Test channel converted data when ERR_C has occurred */</span></td></tr>
<tr name="8674" id="8674">
<td>8674</td><td>    <span class="br">}</span> <a id="8674c7" class="tk">B</a>;</td></tr>
<tr name="8675" id="8675">
<td>8675</td><td>  <span class="br">}</span> <a id="8675c5" class="tk">ADC_STSR4_32B_tag</a>;</td></tr>
<tr name="8676" id="8676">
<td>8676</td><td></td></tr>
<tr name="8677" id="8677">
<td>8677</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SELF TEST DATA REGISTER 1 */</span></td></tr>
<tr name="8678" id="8678">
<td>8678</td><td>    <a id="8678c5" class="tk">vuint32_t</a> <a id="8678c15" class="tk">R</a>;</td></tr>
<tr name="8679" id="8679">
<td>8679</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8680" id="8680">
<td>8680</td><td>     <a id="8680c6" class="tk">vuint32_t</a><a id="8680c15" class="tk">:</a></td></tr>
<tr name="8681" id="8681">
<td>8681</td><td>      12;</td></tr>
<tr name="8682" id="8682">
<td>8682</td><td>      <a id="8682c7" class="tk">vuint32_t</a> <a id="8682c17" class="tk">VALID</a><a id="8682c22" class="tk">:</a>1;               <span class="ct">/* Valid data */</span></td></tr>
<tr name="8683" id="8683">
<td>8683</td><td>      <a id="8683c7" class="tk">vuint32_t</a> <a id="8683c17" class="tk">OVERWR</a><a id="8683c23" class="tk">:</a>1;              <span class="ct">/* Overwrite data */</span></td></tr>
<tr name="8684" id="8684">
<td>8684</td><td>     <a id="8684c6" class="tk">vuint32_t</a><a id="8684c15" class="tk">:</a></td></tr>
<tr name="8685" id="8685">
<td>8685</td><td>      6;</td></tr>
<tr name="8686" id="8686">
<td>8686</td><td>      <a id="8686c7" class="tk">vuint32_t</a> <a id="8686c17" class="tk">TCDATA</a><a id="8686c23" class="tk">:</a>12;             <span class="ct">/* Test channel converted data */</span></td></tr>
<tr name="8687" id="8687">
<td>8687</td><td>    <span class="br">}</span> <a id="8687c7" class="tk">B</a>;</td></tr>
<tr name="8688" id="8688">
<td>8688</td><td>  <span class="br">}</span> <a id="8688c5" class="tk">ADC_STDR1_32B_tag</a>;</td></tr>
<tr name="8689" id="8689">
<td>8689</td><td></td></tr>
<tr name="8690" id="8690">
<td>8690</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SELF TEST DATA REGISTER 2 */</span></td></tr>
<tr name="8691" id="8691">
<td>8691</td><td>    <a id="8691c5" class="tk">vuint32_t</a> <a id="8691c15" class="tk">R</a>;</td></tr>
<tr name="8692" id="8692">
<td>8692</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8693" id="8693">
<td>8693</td><td>      <a id="8693c7" class="tk">vuint32_t</a> <a id="8693c17" class="tk">FDATA</a><a id="8693c22" class="tk">:</a>12;              <span class="ct">/* Fractional part of the ratio TEST for algorithm S */</span></td></tr>
<tr name="8694" id="8694">
<td>8694</td><td>      <a id="8694c7" class="tk">vuint32_t</a> <a id="8694c17" class="tk">VALID</a><a id="8694c22" class="tk">:</a>1;               <span class="ct">/* Valid data */</span></td></tr>
<tr name="8695" id="8695">
<td>8695</td><td>      <a id="8695c7" class="tk">vuint32_t</a> <a id="8695c17" class="tk">OVERWR</a><a id="8695c23" class="tk">:</a>1;              <span class="ct">/* Overwrite data */</span></td></tr>
<tr name="8696" id="8696">
<td>8696</td><td>     <a id="8696c6" class="tk">vuint32_t</a><a id="8696c15" class="tk">:</a></td></tr>
<tr name="8697" id="8697">
<td>8697</td><td>      6;</td></tr>
<tr name="8698" id="8698">
<td>8698</td><td>      <a id="8698c7" class="tk">vuint32_t</a> <a id="8698c17" class="tk">IDATA</a><a id="8698c22" class="tk">:</a>12;              <span class="ct">/* Integer part of the ratio TEST for algorithm S */</span></td></tr>
<tr name="8699" id="8699">
<td>8699</td><td>    <span class="br">}</span> <a id="8699c7" class="tk">B</a>;</td></tr>
<tr name="8700" id="8700">
<td>8700</td><td>  <span class="br">}</span> <a id="8700c5" class="tk">ADC_STDR2_32B_tag</a>;</td></tr>
<tr name="8701" id="8701">
<td>8701</td><td></td></tr>
<tr name="8702" id="8702">
<td>8702</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SELF TEST ANALOG WATCHDOG REGISTER 0 */</span></td></tr>
<tr name="8703" id="8703">
<td>8703</td><td>    <a id="8703c5" class="tk">vuint32_t</a> <a id="8703c15" class="tk">R</a>;</td></tr>
<tr name="8704" id="8704">
<td>8704</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8705" id="8705">
<td>8705</td><td>      <a id="8705c7" class="tk">vuint32_t</a> <a id="8705c17" class="tk">AWDE</a><a id="8705c21" class="tk">:</a>1;                <span class="ct">/* Analog WatchDog Enable - algorithm S */</span></td></tr>
<tr name="8706" id="8706">
<td>8706</td><td>      <a id="8706c7" class="tk">vuint32_t</a> <a id="8706c17" class="tk">WDTE</a><a id="8706c21" class="tk">:</a>1;                <span class="ct">/* WatchDog Timer Enable - algorithm S */</span></td></tr>
<tr name="8707" id="8707">
<td>8707</td><td>     <a id="8707c6" class="tk">vuint32_t</a><a id="8707c15" class="tk">:</a></td></tr>
<tr name="8708" id="8708">
<td>8708</td><td>      2;</td></tr>
<tr name="8709" id="8709">
<td>8709</td><td>      <a id="8709c7" class="tk">vuint32_t</a> <a id="8709c17" class="tk">THRH</a><a id="8709c21" class="tk">:</a>12;               <span class="ct">/* High threshold value for channel 0 */</span></td></tr>
<tr name="8710" id="8710">
<td>8710</td><td>     <a id="8710c6" class="tk">vuint32_t</a><a id="8710c15" class="tk">:</a></td></tr>
<tr name="8711" id="8711">
<td>8711</td><td>      4;</td></tr>
<tr name="8712" id="8712">
<td>8712</td><td>      <a id="8712c7" class="tk">vuint32_t</a> <a id="8712c17" class="tk">THRL</a><a id="8712c21" class="tk">:</a>12;               <span class="ct">/* Low threshold value for channel 0 */</span></td></tr>
<tr name="8713" id="8713">
<td>8713</td><td>    <span class="br">}</span> <a id="8713c7" class="tk">B</a>;</td></tr>
<tr name="8714" id="8714">
<td>8714</td><td>  <span class="br">}</span> <a id="8714c5" class="tk">ADC_STAW0R_32B_tag</a>;</td></tr>
<tr name="8715" id="8715">
<td>8715</td><td></td></tr>
<tr name="8716" id="8716">
<td>8716</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SELF TEST ANALOG WATCHDOG REGISTER 1A */</span></td></tr>
<tr name="8717" id="8717">
<td>8717</td><td>    <a id="8717c5" class="tk">vuint32_t</a> <a id="8717c15" class="tk">R</a>;</td></tr>
<tr name="8718" id="8718">
<td>8718</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8719" id="8719">
<td>8719</td><td>      <a id="8719c7" class="tk">vuint32_t</a> <a id="8719c17" class="tk">AWDE</a><a id="8719c21" class="tk">:</a>1;                <span class="ct">/* Analog WatchDog Enable - algorithm S */</span></td></tr>
<tr name="8720" id="8720">
<td>8720</td><td>     <a id="8720c6" class="tk">vuint32_t</a><a id="8720c15" class="tk">:</a></td></tr>
<tr name="8721" id="8721">
<td>8721</td><td>      3;</td></tr>
<tr name="8722" id="8722">
<td>8722</td><td>      <a id="8722c7" class="tk">vuint32_t</a> <a id="8722c17" class="tk">THRH</a><a id="8722c21" class="tk">:</a>12;               <span class="ct">/* High threshold value for test channel - algorithm S */</span></td></tr>
<tr name="8723" id="8723">
<td>8723</td><td>     <a id="8723c6" class="tk">vuint32_t</a><a id="8723c15" class="tk">:</a></td></tr>
<tr name="8724" id="8724">
<td>8724</td><td>      4;</td></tr>
<tr name="8725" id="8725">
<td>8725</td><td>      <a id="8725c7" class="tk">vuint32_t</a> <a id="8725c17" class="tk">THRL</a><a id="8725c21" class="tk">:</a>12;               <span class="ct">/* Low threshold value for test channel - algorithm S */</span></td></tr>
<tr name="8726" id="8726">
<td>8726</td><td>    <span class="br">}</span> <a id="8726c7" class="tk">B</a>;</td></tr>
<tr name="8727" id="8727">
<td>8727</td><td>  <span class="br">}</span> <a id="8727c5" class="tk">ADC_STAW1AR_32B_tag</a>;</td></tr>
<tr name="8728" id="8728">
<td>8728</td><td></td></tr>
<tr name="8729" id="8729">
<td>8729</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SELF TEST ANALOG WATCHDOG REGISTER 1B */</span></td></tr>
<tr name="8730" id="8730">
<td>8730</td><td>    <a id="8730c5" class="tk">vuint32_t</a> <a id="8730c15" class="tk">R</a>;</td></tr>
<tr name="8731" id="8731">
<td>8731</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8732" id="8732">
<td>8732</td><td>     <a id="8732c6" class="tk">vuint32_t</a><a id="8732c15" class="tk">:</a></td></tr>
<tr name="8733" id="8733">
<td>8733</td><td>      4;</td></tr>
<tr name="8734" id="8734">
<td>8734</td><td>      <a id="8734c7" class="tk">vuint32_t</a> <a id="8734c17" class="tk">THRH</a><a id="8734c21" class="tk">:</a>12;               <span class="ct">/* High threshold value for test channel - algorithm S */</span></td></tr>
<tr name="8735" id="8735">
<td>8735</td><td>     <a id="8735c6" class="tk">vuint32_t</a><a id="8735c15" class="tk">:</a></td></tr>
<tr name="8736" id="8736">
<td>8736</td><td>      4;</td></tr>
<tr name="8737" id="8737">
<td>8737</td><td>      <a id="8737c7" class="tk">vuint32_t</a> <a id="8737c17" class="tk">THRL</a><a id="8737c21" class="tk">:</a>12;               <span class="ct">/* Low threshold value for test channel - algorithm S */</span></td></tr>
<tr name="8738" id="8738">
<td>8738</td><td>    <span class="br">}</span> <a id="8738c7" class="tk">B</a>;</td></tr>
<tr name="8739" id="8739">
<td>8739</td><td>  <span class="br">}</span> <a id="8739c5" class="tk">ADC_STAW1BR_32B_tag</a>;</td></tr>
<tr name="8740" id="8740">
<td>8740</td><td></td></tr>
<tr name="8741" id="8741">
<td>8741</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SELF TEST ANALOG WATCHDOG REGISTER 2 */</span></td></tr>
<tr name="8742" id="8742">
<td>8742</td><td>    <a id="8742c5" class="tk">vuint32_t</a> <a id="8742c15" class="tk">R</a>;</td></tr>
<tr name="8743" id="8743">
<td>8743</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8744" id="8744">
<td>8744</td><td>      <a id="8744c7" class="tk">vuint32_t</a> <a id="8744c17" class="tk">AWDE</a><a id="8744c21" class="tk">:</a>1;                <span class="ct">/* Analog WatchDog Enable - algorithm S */</span></td></tr>
<tr name="8745" id="8745">
<td>8745</td><td>     <a id="8745c6" class="tk">vuint32_t</a><a id="8745c15" class="tk">:</a></td></tr>
<tr name="8746" id="8746">
<td>8746</td><td>      19;</td></tr>
<tr name="8747" id="8747">
<td>8747</td><td>      <a id="8747c7" class="tk">vuint32_t</a> <a id="8747c17" class="tk">THRL</a><a id="8747c21" class="tk">:</a>12;               <span class="ct">/* Low threshold value for channel */</span></td></tr>
<tr name="8748" id="8748">
<td>8748</td><td>    <span class="br">}</span> <a id="8748c7" class="tk">B</a>;</td></tr>
<tr name="8749" id="8749">
<td>8749</td><td>  <span class="br">}</span> <a id="8749c5" class="tk">ADC_STAW2R_32B_tag</a>;</td></tr>
<tr name="8750" id="8750">
<td>8750</td><td></td></tr>
<tr name="8751" id="8751">
<td>8751</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SELF TEST ANALOG WATCHDOG REGISTER 3 */</span></td></tr>
<tr name="8752" id="8752">
<td>8752</td><td>    <a id="8752c5" class="tk">vuint32_t</a> <a id="8752c15" class="tk">R</a>;</td></tr>
<tr name="8753" id="8753">
<td>8753</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8754" id="8754">
<td>8754</td><td>      <a id="8754c7" class="tk">vuint32_t</a> <a id="8754c17" class="tk">AWDE</a><a id="8754c21" class="tk">:</a>1;                <span class="ct">/* Analog WatchDog Enable - algorithm RC */</span></td></tr>
<tr name="8755" id="8755">
<td>8755</td><td>      <a id="8755c7" class="tk">vuint32_t</a> <a id="8755c17" class="tk">WDTE</a><a id="8755c21" class="tk">:</a>1;                <span class="ct">/* WatchDog Timer Enable - algorithm RC */</span></td></tr>
<tr name="8756" id="8756">
<td>8756</td><td>     <a id="8756c6" class="tk">vuint32_t</a><a id="8756c15" class="tk">:</a></td></tr>
<tr name="8757" id="8757">
<td>8757</td><td>      2;</td></tr>
<tr name="8758" id="8758">
<td>8758</td><td>      <a id="8758c7" class="tk">vuint32_t</a> <a id="8758c17" class="tk">THRH</a><a id="8758c21" class="tk">:</a>12;               <span class="ct">/* High threshold value for channel 3 */</span></td></tr>
<tr name="8759" id="8759">
<td>8759</td><td>     <a id="8759c6" class="tk">vuint32_t</a><a id="8759c15" class="tk">:</a></td></tr>
<tr name="8760" id="8760">
<td>8760</td><td>      4;</td></tr>
<tr name="8761" id="8761">
<td>8761</td><td>      <a id="8761c7" class="tk">vuint32_t</a> <a id="8761c17" class="tk">THRL</a><a id="8761c21" class="tk">:</a>12;               <span class="ct">/* Low threshold value for channel 3 */</span></td></tr>
<tr name="8762" id="8762">
<td>8762</td><td>    <span class="br">}</span> <a id="8762c7" class="tk">B</a>;</td></tr>
<tr name="8763" id="8763">
<td>8763</td><td>  <span class="br">}</span> <a id="8763c5" class="tk">ADC_STAW3R_32B_tag</a>;</td></tr>
<tr name="8764" id="8764">
<td>8764</td><td></td></tr>
<tr name="8765" id="8765">
<td>8765</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SELF TEST ANALOG WATCHDOG REGISTER 4 */</span></td></tr>
<tr name="8766" id="8766">
<td>8766</td><td>    <a id="8766c5" class="tk">vuint32_t</a> <a id="8766c15" class="tk">R</a>;</td></tr>
<tr name="8767" id="8767">
<td>8767</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8768" id="8768">
<td>8768</td><td>      <a id="8768c7" class="tk">vuint32_t</a> <a id="8768c17" class="tk">AWDE</a><a id="8768c21" class="tk">:</a>1;                <span class="ct">/* Analog WatchDog Enable - algorithm C */</span></td></tr>
<tr name="8769" id="8769">
<td>8769</td><td>      <a id="8769c7" class="tk">vuint32_t</a> <a id="8769c17" class="tk">WDTE</a><a id="8769c21" class="tk">:</a>1;                <span class="ct">/* WatchDog Timer Enable - algorithm C */</span></td></tr>
<tr name="8770" id="8770">
<td>8770</td><td>     <a id="8770c6" class="tk">vuint32_t</a><a id="8770c15" class="tk">:</a></td></tr>
<tr name="8771" id="8771">
<td>8771</td><td>      2;</td></tr>
<tr name="8772" id="8772">
<td>8772</td><td>      <a id="8772c7" class="tk">vuint32_t</a> <a id="8772c17" class="tk">THRH</a><a id="8772c21" class="tk">:</a>12;               <span class="ct">/* High threshold value for channel 4 */</span></td></tr>
<tr name="8773" id="8773">
<td>8773</td><td>     <a id="8773c6" class="tk">vuint32_t</a><a id="8773c15" class="tk">:</a></td></tr>
<tr name="8774" id="8774">
<td>8774</td><td>      4;</td></tr>
<tr name="8775" id="8775">
<td>8775</td><td>      <a id="8775c7" class="tk">vuint32_t</a> <a id="8775c17" class="tk">THRL</a><a id="8775c21" class="tk">:</a>12;               <span class="ct">/* Low threshold value for channel 4 */</span></td></tr>
<tr name="8776" id="8776">
<td>8776</td><td>    <span class="br">}</span> <a id="8776c7" class="tk">B</a>;</td></tr>
<tr name="8777" id="8777">
<td>8777</td><td>  <span class="br">}</span> <a id="8777c5" class="tk">ADC_STAW4R_32B_tag</a>;</td></tr>
<tr name="8778" id="8778">
<td>8778</td><td></td></tr>
<tr name="8779" id="8779">
<td>8779</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SELF TEST ANALOG WATCHDOG REGISTER 5 */</span></td></tr>
<tr name="8780" id="8780">
<td>8780</td><td>    <a id="8780c5" class="tk">vuint32_t</a> <a id="8780c15" class="tk">R</a>;</td></tr>
<tr name="8781" id="8781">
<td>8781</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8782" id="8782">
<td>8782</td><td>     <a id="8782c6" class="tk">vuint32_t</a><a id="8782c15" class="tk">:</a></td></tr>
<tr name="8783" id="8783">
<td>8783</td><td>      4;</td></tr>
<tr name="8784" id="8784">
<td>8784</td><td>      <a id="8784c7" class="tk">vuint32_t</a> <a id="8784c17" class="tk">THRH</a><a id="8784c21" class="tk">:</a>12;               <span class="ct">/* High threshold value for algorithm C */</span></td></tr>
<tr name="8785" id="8785">
<td>8785</td><td>     <a id="8785c6" class="tk">vuint32_t</a><a id="8785c15" class="tk">:</a></td></tr>
<tr name="8786" id="8786">
<td>8786</td><td>      4;</td></tr>
<tr name="8787" id="8787">
<td>8787</td><td>      <a id="8787c7" class="tk">vuint32_t</a> <a id="8787c17" class="tk">THRL</a><a id="8787c21" class="tk">:</a>12;               <span class="ct">/* Low threshold value for algorithm C */</span></td></tr>
<tr name="8788" id="8788">
<td>8788</td><td>    <span class="br">}</span> <a id="8788c7" class="tk">B</a>;</td></tr>
<tr name="8789" id="8789">
<td>8789</td><td>  <span class="br">}</span> <a id="8789c5" class="tk">ADC_STAW5R_32B_tag</a>;</td></tr>
<tr name="8790" id="8790">
<td>8790</td><td></td></tr>
<tr name="8791" id="8791">
<td>8791</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="8791c18" class="tk">ADC_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="8792" id="8792">
<td>8792</td><td>    <span class="ct">/* module configuration register */</span></td></tr>
<tr name="8793" id="8793">
<td>8793</td><td>    <a id="8793c5" class="tk">ADC_MCR_32B_tag</a> <a id="8793c21" class="tk">MCR</a>;               <span class="ct">/* offset: 0x0000 size: 32 bit */</span></td></tr>
<tr name="8794" id="8794">
<td>8794</td><td></td></tr>
<tr name="8795" id="8795">
<td>8795</td><td>    <span class="ct">/* module status register */</span></td></tr>
<tr name="8796" id="8796">
<td>8796</td><td>    <a id="8796c5" class="tk">ADC_MSR_32B_tag</a> <a id="8796c21" class="tk">MSR</a>;               <span class="ct">/* offset: 0x0004 size: 32 bit */</span></td></tr>
<tr name="8797" id="8797">
<td>8797</td><td>    <a id="8797c5" class="tk">int8_t</a> <a id="8797c12" class="tk">ADC_reserved_0008</a>[8];</td></tr>
<tr name="8798" id="8798">
<td>8798</td><td></td></tr>
<tr name="8799" id="8799">
<td>8799</td><td>    <span class="ct">/* Interrupt status register */</span></td></tr>
<tr name="8800" id="8800">
<td>8800</td><td>    <a id="8800c5" class="tk">ADC_ISR_32B_tag</a> <a id="8800c21" class="tk">ISR</a>;               <span class="ct">/* offset: 0x0010 size: 32 bit */</span></td></tr>
<tr name="8801" id="8801">
<td>8801</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="8802" id="8802">
<td>8802</td><td>      <a id="8802c7" class="tk">ADC_CEOCFR0_32B_tag</a> <a id="8802c27" class="tk">CEOCFR</a>[3];   <span class="ct">/* offset: 0x0014  (0x0004 x 3) */</span></td></tr>
<tr name="8803" id="8803">
<td>8803</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8804" id="8804">
<td>8804</td><td>        <span class="ct">/* CHANNEL PENDING REGISTER 0 */</span></td></tr>
<tr name="8805" id="8805">
<td>8805</td><td>        <a id="8805c9" class="tk">ADC_CEOCFR0_32B_tag</a> <a id="8805c29" class="tk">CEOCFR0</a>;   <span class="ct">/* offset: 0x0014 size: 32 bit */</span></td></tr>
<tr name="8806" id="8806">
<td>8806</td><td></td></tr>
<tr name="8807" id="8807">
<td>8807</td><td>        <span class="ct">/* CHANNEL PENDING REGISTER 1 */</span></td></tr>
<tr name="8808" id="8808">
<td>8808</td><td>        <a id="8808c9" class="tk">ADC_CEOCFR1_32B_tag</a> <a id="8808c29" class="tk">CEOCFR1</a>;   <span class="ct">/* offset: 0x0018 size: 32 bit */</span></td></tr>
<tr name="8809" id="8809">
<td>8809</td><td></td></tr>
<tr name="8810" id="8810">
<td>8810</td><td>        <span class="ct">/* CHANNEL PENDING REGISTER 2 */</span></td></tr>
<tr name="8811" id="8811">
<td>8811</td><td>        <a id="8811c9" class="tk">ADC_CEOCFR2_32B_tag</a> <a id="8811c29" class="tk">CEOCFR2</a>;   <span class="ct">/* offset: 0x001C size: 32 bit */</span></td></tr>
<tr name="8812" id="8812">
<td>8812</td><td>      <span class="br">}</span>;</td></tr>
<tr name="8813" id="8813">
<td>8813</td><td>    <span class="br">}</span>;</td></tr>
<tr name="8814" id="8814">
<td>8814</td><td></td></tr>
<tr name="8815" id="8815">
<td>8815</td><td>    <span class="ct">/* interrupt mask register */</span></td></tr>
<tr name="8816" id="8816">
<td>8816</td><td>    <a id="8816c5" class="tk">ADC_IMR_32B_tag</a> <a id="8816c21" class="tk">IMR</a>;               <span class="ct">/* offset: 0x0020 size: 32 bit */</span></td></tr>
<tr name="8817" id="8817">
<td>8817</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="8818" id="8818">
<td>8818</td><td>      <a id="8818c7" class="tk">ADC_CIMR0_32B_tag</a> <a id="8818c25" class="tk">CIMR</a>[3];       <span class="ct">/* offset: 0x0024  (0x0004 x 3) */</span></td></tr>
<tr name="8819" id="8819">
<td>8819</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8820" id="8820">
<td>8820</td><td>        <span class="ct">/* CHANNEL INTERRUPT MASK REGISTER 0 */</span></td></tr>
<tr name="8821" id="8821">
<td>8821</td><td>        <a id="8821c9" class="tk">ADC_CIMR0_32B_tag</a> <a id="8821c27" class="tk">CIMR0</a>;       <span class="ct">/* offset: 0x0024 size: 32 bit */</span></td></tr>
<tr name="8822" id="8822">
<td>8822</td><td></td></tr>
<tr name="8823" id="8823">
<td>8823</td><td>        <span class="ct">/* CHANNEL INTERRUPT MASK REGISTER 1 */</span></td></tr>
<tr name="8824" id="8824">
<td>8824</td><td>        <a id="8824c9" class="tk">ADC_CIMR1_32B_tag</a> <a id="8824c27" class="tk">CIMR1</a>;       <span class="ct">/* offset: 0x0028 size: 32 bit */</span></td></tr>
<tr name="8825" id="8825">
<td>8825</td><td></td></tr>
<tr name="8826" id="8826">
<td>8826</td><td>        <span class="ct">/* CHANNEL INTERRUPT MASK REGISTER 2 */</span></td></tr>
<tr name="8827" id="8827">
<td>8827</td><td>        <a id="8827c9" class="tk">ADC_CIMR2_32B_tag</a> <a id="8827c27" class="tk">CIMR2</a>;       <span class="ct">/* offset: 0x002C size: 32 bit */</span></td></tr>
<tr name="8828" id="8828">
<td>8828</td><td>      <span class="br">}</span>;</td></tr>
<tr name="8829" id="8829">
<td>8829</td><td>    <span class="br">}</span>;</td></tr>
<tr name="8830" id="8830">
<td>8830</td><td></td></tr>
<tr name="8831" id="8831">
<td>8831</td><td>    <span class="ct">/* Watchdog Threshold interrupt status register */</span></td></tr>
<tr name="8832" id="8832">
<td>8832</td><td>    <a id="8832c5" class="tk">ADC_WTISR_32B_tag</a> <a id="8832c23" class="tk">WTISR</a>;           <span class="ct">/* offset: 0x0030 size: 32 bit */</span></td></tr>
<tr name="8833" id="8833">
<td>8833</td><td></td></tr>
<tr name="8834" id="8834">
<td>8834</td><td>    <span class="ct">/* Watchdog interrupt MASK register */</span></td></tr>
<tr name="8835" id="8835">
<td>8835</td><td>    <a id="8835c5" class="tk">ADC_WTIMR_32B_tag</a> <a id="8835c23" class="tk">WTIMR</a>;           <span class="ct">/* offset: 0x0034 size: 32 bit */</span></td></tr>
<tr name="8836" id="8836">
<td>8836</td><td>    <a id="8836c5" class="tk">int8_t</a> <a id="8836c12" class="tk">ADC_reserved_0038</a>[8];</td></tr>
<tr name="8837" id="8837">
<td>8837</td><td></td></tr>
<tr name="8838" id="8838">
<td>8838</td><td>    <span class="ct">/* DMAE register */</span></td></tr>
<tr name="8839" id="8839">
<td>8839</td><td>    <a id="8839c5" class="tk">ADC_DMAE_32B_tag</a> <a id="8839c22" class="tk">DMAE</a>;             <span class="ct">/* offset: 0x0040 size: 32 bit */</span></td></tr>
<tr name="8840" id="8840">
<td>8840</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="8841" id="8841">
<td>8841</td><td>      <a id="8841c7" class="tk">ADC_DMAR0_32B_tag</a> <a id="8841c25" class="tk">DMAR</a>[3];       <span class="ct">/* offset: 0x0044  (0x0004 x 3) */</span></td></tr>
<tr name="8842" id="8842">
<td>8842</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8843" id="8843">
<td>8843</td><td>        <span class="ct">/* DMA  REGISTER 0 */</span></td></tr>
<tr name="8844" id="8844">
<td>8844</td><td>        <a id="8844c9" class="tk">ADC_DMAR0_32B_tag</a> <a id="8844c27" class="tk">DMAR0</a>;       <span class="ct">/* offset: 0x0044 size: 32 bit */</span></td></tr>
<tr name="8845" id="8845">
<td>8845</td><td></td></tr>
<tr name="8846" id="8846">
<td>8846</td><td>        <span class="ct">/* DMA REGISTER 1 */</span></td></tr>
<tr name="8847" id="8847">
<td>8847</td><td>        <a id="8847c9" class="tk">ADC_DMAR1_32B_tag</a> <a id="8847c27" class="tk">DMAR1</a>;       <span class="ct">/* offset: 0x0048 size: 32 bit */</span></td></tr>
<tr name="8848" id="8848">
<td>8848</td><td></td></tr>
<tr name="8849" id="8849">
<td>8849</td><td>        <span class="ct">/* DMA REGISTER 2 */</span></td></tr>
<tr name="8850" id="8850">
<td>8850</td><td>        <a id="8850c9" class="tk">ADC_DMAR2_32B_tag</a> <a id="8850c27" class="tk">DMAR2</a>;       <span class="ct">/* offset: 0x004C size: 32 bit */</span></td></tr>
<tr name="8851" id="8851">
<td>8851</td><td>      <span class="br">}</span>;</td></tr>
<tr name="8852" id="8852">
<td>8852</td><td>    <span class="br">}</span>;</td></tr>
<tr name="8853" id="8853">
<td>8853</td><td></td></tr>
<tr name="8854" id="8854">
<td>8854</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="8855" id="8855">
<td>8855</td><td>      <span class="ct">/* Threshold Control register C */</span></td></tr>
<tr name="8856" id="8856">
<td>8856</td><td>      <a id="8856c7" class="tk">ADC_TRC_32B_tag</a> <a id="8856c23" class="tk">TRC</a>[4];          <span class="ct">/* offset: 0x0050  (0x0004 x 4) */</span></td></tr>
<tr name="8857" id="8857">
<td>8857</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8858" id="8858">
<td>8858</td><td>        <span class="ct">/* Threshold Control register C */</span></td></tr>
<tr name="8859" id="8859">
<td>8859</td><td>        <a id="8859c9" class="tk">ADC_TRC_32B_tag</a> <a id="8859c25" class="tk">TRC0</a>;          <span class="ct">/* offset: 0x0050 size: 32 bit */</span></td></tr>
<tr name="8860" id="8860">
<td>8860</td><td>        <a id="8860c9" class="tk">ADC_TRC_32B_tag</a> <a id="8860c25" class="tk">TRC1</a>;          <span class="ct">/* offset: 0x0054 size: 32 bit */</span></td></tr>
<tr name="8861" id="8861">
<td>8861</td><td>        <a id="8861c9" class="tk">ADC_TRC_32B_tag</a> <a id="8861c25" class="tk">TRC2</a>;          <span class="ct">/* offset: 0x0058 size: 32 bit */</span></td></tr>
<tr name="8862" id="8862">
<td>8862</td><td>        <a id="8862c9" class="tk">ADC_TRC_32B_tag</a> <a id="8862c25" class="tk">TRC3</a>;          <span class="ct">/* offset: 0x005C size: 32 bit */</span></td></tr>
<tr name="8863" id="8863">
<td>8863</td><td>      <span class="br">}</span>;</td></tr>
<tr name="8864" id="8864">
<td>8864</td><td>    <span class="br">}</span>;</td></tr>
<tr name="8865" id="8865">
<td>8865</td><td></td></tr>
<tr name="8866" id="8866">
<td>8866</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="8867" id="8867">
<td>8867</td><td>      <span class="ct">/* Upper Threshold register */</span></td></tr>
<tr name="8868" id="8868">
<td>8868</td><td>      <a id="8868c7" class="tk">ADC_THRHLR_32B_tag</a> <a id="8868c26" class="tk">THRHLR</a>[4];    <span class="ct">/* offset: 0x0060  (0x0004 x 4) */</span></td></tr>
<tr name="8869" id="8869">
<td>8869</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8870" id="8870">
<td>8870</td><td>        <span class="ct">/* Upper Threshold register */</span></td></tr>
<tr name="8871" id="8871">
<td>8871</td><td>        <a id="8871c9" class="tk">ADC_THRHLR_32B_tag</a> <a id="8871c28" class="tk">THRHLR0</a>;    <span class="ct">/* offset: 0x0060 size: 32 bit */</span></td></tr>
<tr name="8872" id="8872">
<td>8872</td><td>        <a id="8872c9" class="tk">ADC_THRHLR_32B_tag</a> <a id="8872c28" class="tk">THRHLR1</a>;    <span class="ct">/* offset: 0x0064 size: 32 bit */</span></td></tr>
<tr name="8873" id="8873">
<td>8873</td><td>        <a id="8873c9" class="tk">ADC_THRHLR_32B_tag</a> <a id="8873c28" class="tk">THRHLR2</a>;    <span class="ct">/* offset: 0x0068 size: 32 bit */</span></td></tr>
<tr name="8874" id="8874">
<td>8874</td><td>        <a id="8874c9" class="tk">ADC_THRHLR_32B_tag</a> <a id="8874c28" class="tk">THRHLR3</a>;    <span class="ct">/* offset: 0x006C size: 32 bit */</span></td></tr>
<tr name="8875" id="8875">
<td>8875</td><td>      <span class="br">}</span>;</td></tr>
<tr name="8876" id="8876">
<td>8876</td><td>    <span class="br">}</span>;</td></tr>
<tr name="8877" id="8877">
<td>8877</td><td></td></tr>
<tr name="8878" id="8878">
<td>8878</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="8879" id="8879">
<td>8879</td><td>      <span class="ct">/* alternate Upper Threshold register */</span></td></tr>
<tr name="8880" id="8880">
<td>8880</td><td>      <a id="8880c7" class="tk">ADC_THRALT_32B_tag</a> <a id="8880c26" class="tk">THRALT</a>[4];    <span class="ct">/* offset: 0x0070  (0x0004 x 4) */</span></td></tr>
<tr name="8881" id="8881">
<td>8881</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8882" id="8882">
<td>8882</td><td>        <span class="ct">/* alternate Upper Threshold register */</span></td></tr>
<tr name="8883" id="8883">
<td>8883</td><td>        <a id="8883c9" class="tk">ADC_THRALT_32B_tag</a> <a id="8883c28" class="tk">THRALT0</a>;    <span class="ct">/* offset: 0x0070 size: 32 bit */</span></td></tr>
<tr name="8884" id="8884">
<td>8884</td><td>        <a id="8884c9" class="tk">ADC_THRALT_32B_tag</a> <a id="8884c28" class="tk">THRALT1</a>;    <span class="ct">/* offset: 0x0074 size: 32 bit */</span></td></tr>
<tr name="8885" id="8885">
<td>8885</td><td>        <a id="8885c9" class="tk">ADC_THRALT_32B_tag</a> <a id="8885c28" class="tk">THRALT2</a>;    <span class="ct">/* offset: 0x0078 size: 32 bit */</span></td></tr>
<tr name="8886" id="8886">
<td>8886</td><td>        <a id="8886c9" class="tk">ADC_THRALT_32B_tag</a> <a id="8886c28" class="tk">THRALT3</a>;    <span class="ct">/* offset: 0x007C size: 32 bit */</span></td></tr>
<tr name="8887" id="8887">
<td>8887</td><td>      <span class="br">}</span>;</td></tr>
<tr name="8888" id="8888">
<td>8888</td><td>    <span class="br">}</span>;</td></tr>
<tr name="8889" id="8889">
<td>8889</td><td></td></tr>
<tr name="8890" id="8890">
<td>8890</td><td>    <span class="ct">/* PRESAMPLING CONTROL REGISTER */</span></td></tr>
<tr name="8891" id="8891">
<td>8891</td><td>    <a id="8891c5" class="tk">ADC_PSCR_32B_tag</a> <a id="8891c22" class="tk">PSCR</a>;             <span class="ct">/* offset: 0x0080 size: 32 bit */</span></td></tr>
<tr name="8892" id="8892">
<td>8892</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="8893" id="8893">
<td>8893</td><td>      <a id="8893c7" class="tk">ADC_PSR0_32B_tag</a> <a id="8893c24" class="tk">PSR</a>[3];         <span class="ct">/* offset: 0x0084  (0x0004 x 3) */</span></td></tr>
<tr name="8894" id="8894">
<td>8894</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8895" id="8895">
<td>8895</td><td>        <span class="ct">/* Presampling  Register 0 */</span></td></tr>
<tr name="8896" id="8896">
<td>8896</td><td>        <a id="8896c9" class="tk">ADC_PSR0_32B_tag</a> <a id="8896c26" class="tk">PSR0</a>;         <span class="ct">/* offset: 0x0084 size: 32 bit */</span></td></tr>
<tr name="8897" id="8897">
<td>8897</td><td></td></tr>
<tr name="8898" id="8898">
<td>8898</td><td>        <span class="ct">/* Presampling REGISTER 1 */</span></td></tr>
<tr name="8899" id="8899">
<td>8899</td><td>        <a id="8899c9" class="tk">ADC_PSR1_32B_tag</a> <a id="8899c26" class="tk">PSR1</a>;         <span class="ct">/* offset: 0x0088 size: 32 bit */</span></td></tr>
<tr name="8900" id="8900">
<td>8900</td><td></td></tr>
<tr name="8901" id="8901">
<td>8901</td><td>        <span class="ct">/* Presampling REGISTER 2 */</span></td></tr>
<tr name="8902" id="8902">
<td>8902</td><td>        <a id="8902c9" class="tk">ADC_PSR2_32B_tag</a> <a id="8902c26" class="tk">PSR2</a>;         <span class="ct">/* offset: 0x008C size: 32 bit */</span></td></tr>
<tr name="8903" id="8903">
<td>8903</td><td>      <span class="br">}</span>;</td></tr>
<tr name="8904" id="8904">
<td>8904</td><td>    <span class="br">}</span>;</td></tr>
<tr name="8905" id="8905">
<td>8905</td><td></td></tr>
<tr name="8906" id="8906">
<td>8906</td><td>    <a id="8906c5" class="tk">int8_t</a> <a id="8906c12" class="tk">ADC_reserved_0090</a>[4];</td></tr>
<tr name="8907" id="8907">
<td>8907</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="8908" id="8908">
<td>8908</td><td>      <span class="ct">/* conversion timing register */</span></td></tr>
<tr name="8909" id="8909">
<td>8909</td><td>      <a id="8909c7" class="tk">ADC_CTR_32B_tag</a> <a id="8909c23" class="tk">CTR</a>[3];          <span class="ct">/* offset: 0x0094  (0x0004 x 3) */</span></td></tr>
<tr name="8910" id="8910">
<td>8910</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8911" id="8911">
<td>8911</td><td>        <span class="ct">/* conversion timing register */</span></td></tr>
<tr name="8912" id="8912">
<td>8912</td><td>        <a id="8912c9" class="tk">ADC_CTR_32B_tag</a> <a id="8912c25" class="tk">CTR0</a>;          <span class="ct">/* offset: 0x0094 size: 32 bit */</span></td></tr>
<tr name="8913" id="8913">
<td>8913</td><td>        <a id="8913c9" class="tk">ADC_CTR1_32B_tag</a> <a id="8913c26" class="tk">CTR1</a>;         <span class="ct">/* offset: 0x0098 size: 32 bit */</span></td></tr>
<tr name="8914" id="8914">
<td>8914</td><td>        <a id="8914c9" class="tk">ADC_CTR_32B_tag</a> <a id="8914c25" class="tk">CTR2</a>;          <span class="ct">/* offset: 0x009C size: 32 bit */</span></td></tr>
<tr name="8915" id="8915">
<td>8915</td><td>      <span class="br">}</span>;</td></tr>
<tr name="8916" id="8916">
<td>8916</td><td>    <span class="br">}</span>;</td></tr>
<tr name="8917" id="8917">
<td>8917</td><td></td></tr>
<tr name="8918" id="8918">
<td>8918</td><td>    <a id="8918c5" class="tk">int8_t</a> <a id="8918c12" class="tk">ADC_reserved_00A0</a>[4];</td></tr>
<tr name="8919" id="8919">
<td>8919</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="8920" id="8920">
<td>8920</td><td>      <a id="8920c7" class="tk">ADC_NCMR0_32B_tag</a> <a id="8920c25" class="tk">NCMR</a>[3];       <span class="ct">/* offset: 0x00A4  (0x0004 x 3) */</span></td></tr>
<tr name="8921" id="8921">
<td>8921</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8922" id="8922">
<td>8922</td><td>        <span class="ct">/* NORMAL CONVERSION MASK REGISTER 0 */</span></td></tr>
<tr name="8923" id="8923">
<td>8923</td><td>        <a id="8923c9" class="tk">ADC_NCMR0_32B_tag</a> <a id="8923c27" class="tk">NCMR0</a>;       <span class="ct">/* offset: 0x00A4 size: 32 bit */</span></td></tr>
<tr name="8924" id="8924">
<td>8924</td><td></td></tr>
<tr name="8925" id="8925">
<td>8925</td><td>        <span class="ct">/* NORMAL CONVERSION MASK REGISTER 1 */</span></td></tr>
<tr name="8926" id="8926">
<td>8926</td><td>        <a id="8926c9" class="tk">ADC_NCMR1_32B_tag</a> <a id="8926c27" class="tk">NCMR1</a>;       <span class="ct">/* offset: 0x00A8 size: 32 bit */</span></td></tr>
<tr name="8927" id="8927">
<td>8927</td><td></td></tr>
<tr name="8928" id="8928">
<td>8928</td><td>        <span class="ct">/* NORMAL CONVERSION MASK REGISTER 2 */</span></td></tr>
<tr name="8929" id="8929">
<td>8929</td><td>        <a id="8929c9" class="tk">ADC_NCMR2_32B_tag</a> <a id="8929c27" class="tk">NCMR2</a>;       <span class="ct">/* offset: 0x00AC size: 32 bit */</span></td></tr>
<tr name="8930" id="8930">
<td>8930</td><td>      <span class="br">}</span>;</td></tr>
<tr name="8931" id="8931">
<td>8931</td><td>    <span class="br">}</span>;</td></tr>
<tr name="8932" id="8932">
<td>8932</td><td></td></tr>
<tr name="8933" id="8933">
<td>8933</td><td>    <a id="8933c5" class="tk">int8_t</a> <a id="8933c12" class="tk">ADC_reserved_00B0</a>[4];</td></tr>
<tr name="8934" id="8934">
<td>8934</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="8935" id="8935">
<td>8935</td><td>      <a id="8935c7" class="tk">ADC_JCMR0_32B_tag</a> <a id="8935c25" class="tk">JCMR</a>[3];       <span class="ct">/* offset: 0x00B4  (0x0004 x 3) */</span></td></tr>
<tr name="8936" id="8936">
<td>8936</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8937" id="8937">
<td>8937</td><td>        <span class="ct">/* Injected Conversion Mask Register 0 */</span></td></tr>
<tr name="8938" id="8938">
<td>8938</td><td>        <a id="8938c9" class="tk">ADC_JCMR0_32B_tag</a> <a id="8938c27" class="tk">JCMR0</a>;       <span class="ct">/* offset: 0x00B4 size: 32 bit */</span></td></tr>
<tr name="8939" id="8939">
<td>8939</td><td></td></tr>
<tr name="8940" id="8940">
<td>8940</td><td>        <span class="ct">/* INJECTED CONVERSION MASK REGISTER 1 */</span></td></tr>
<tr name="8941" id="8941">
<td>8941</td><td>        <a id="8941c9" class="tk">ADC_JCMR1_32B_tag</a> <a id="8941c27" class="tk">JCMR1</a>;       <span class="ct">/* offset: 0x00B8 size: 32 bit */</span></td></tr>
<tr name="8942" id="8942">
<td>8942</td><td></td></tr>
<tr name="8943" id="8943">
<td>8943</td><td>        <span class="ct">/* INJECTED CONVERSION MASK REGISTER 2 */</span></td></tr>
<tr name="8944" id="8944">
<td>8944</td><td>        <a id="8944c9" class="tk">ADC_JCMR2_32B_tag</a> <a id="8944c27" class="tk">JCMR2</a>;       <span class="ct">/* offset: 0x00BC size: 32 bit */</span></td></tr>
<tr name="8945" id="8945">
<td>8945</td><td>      <span class="br">}</span>;</td></tr>
<tr name="8946" id="8946">
<td>8946</td><td>    <span class="br">}</span>;</td></tr>
<tr name="8947" id="8947">
<td>8947</td><td></td></tr>
<tr name="8948" id="8948">
<td>8948</td><td>    <span class="ct">/* Offset Word Regsiter */</span></td></tr>
<tr name="8949" id="8949">
<td>8949</td><td>    <a id="8949c5" class="tk">ADC_OFFWR_32B_tag</a> <a id="8949c23" class="tk">OFFWR</a>;           <span class="ct">/* offset: 0x00C0 size: 32 bit */</span></td></tr>
<tr name="8950" id="8950">
<td>8950</td><td></td></tr>
<tr name="8951" id="8951">
<td>8951</td><td>    <span class="ct">/* Decode Signal Delay Register */</span></td></tr>
<tr name="8952" id="8952">
<td>8952</td><td>    <a id="8952c5" class="tk">ADC_DSDR_32B_tag</a> <a id="8952c22" class="tk">DSDR</a>;             <span class="ct">/* offset: 0x00C4 size: 32 bit */</span></td></tr>
<tr name="8953" id="8953">
<td>8953</td><td></td></tr>
<tr name="8954" id="8954">
<td>8954</td><td>    <span class="ct">/* Power Down Dealy Register */</span></td></tr>
<tr name="8955" id="8955">
<td>8955</td><td>    <a id="8955c5" class="tk">ADC_PDEDR_32B_tag</a> <a id="8955c23" class="tk">PDEDR</a>;           <span class="ct">/* offset: 0x00C8 size: 32 bit */</span></td></tr>
<tr name="8956" id="8956">
<td>8956</td><td>    <a id="8956c5" class="tk">int8_t</a> <a id="8956c12" class="tk">ADC_reserved_00CC</a>[52];</td></tr>
<tr name="8957" id="8957">
<td>8957</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="8958" id="8958">
<td>8958</td><td>      <span class="ct">/* CHANNEL DATA REGS */</span></td></tr>
<tr name="8959" id="8959">
<td>8959</td><td>      <a id="8959c7" class="tk">ADC_CDR_32B_tag</a> <a id="8959c23" class="tk">CDR</a>[96];         <span class="ct">/* offset: 0x0100  (0x0004 x 96) */</span></td></tr>
<tr name="8960" id="8960">
<td>8960</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="8961" id="8961">
<td>8961</td><td>        <span class="ct">/* CHANNEL DATA REGS */</span></td></tr>
<tr name="8962" id="8962">
<td>8962</td><td>        <a id="8962c9" class="tk">ADC_CDR_32B_tag</a> <a id="8962c25" class="tk">CDR0</a>;          <span class="ct">/* offset: 0x0100 size: 32 bit */</span></td></tr>
<tr name="8963" id="8963">
<td>8963</td><td>        <a id="8963c9" class="tk">ADC_CDR_32B_tag</a> <a id="8963c25" class="tk">CDR1</a>;          <span class="ct">/* offset: 0x0104 size: 32 bit */</span></td></tr>
<tr name="8964" id="8964">
<td>8964</td><td>        <a id="8964c9" class="tk">ADC_CDR_32B_tag</a> <a id="8964c25" class="tk">CDR2</a>;          <span class="ct">/* offset: 0x0108 size: 32 bit */</span></td></tr>
<tr name="8965" id="8965">
<td>8965</td><td>        <a id="8965c9" class="tk">ADC_CDR_32B_tag</a> <a id="8965c25" class="tk">CDR3</a>;          <span class="ct">/* offset: 0x010C size: 32 bit */</span></td></tr>
<tr name="8966" id="8966">
<td>8966</td><td>        <a id="8966c9" class="tk">ADC_CDR_32B_tag</a> <a id="8966c25" class="tk">CDR4</a>;          <span class="ct">/* offset: 0x0110 size: 32 bit */</span></td></tr>
<tr name="8967" id="8967">
<td>8967</td><td>        <a id="8967c9" class="tk">ADC_CDR_32B_tag</a> <a id="8967c25" class="tk">CDR5</a>;          <span class="ct">/* offset: 0x0114 size: 32 bit */</span></td></tr>
<tr name="8968" id="8968">
<td>8968</td><td>        <a id="8968c9" class="tk">ADC_CDR_32B_tag</a> <a id="8968c25" class="tk">CDR6</a>;          <span class="ct">/* offset: 0x0118 size: 32 bit */</span></td></tr>
<tr name="8969" id="8969">
<td>8969</td><td>        <a id="8969c9" class="tk">ADC_CDR_32B_tag</a> <a id="8969c25" class="tk">CDR7</a>;          <span class="ct">/* offset: 0x011C size: 32 bit */</span></td></tr>
<tr name="8970" id="8970">
<td>8970</td><td>        <a id="8970c9" class="tk">ADC_CDR_32B_tag</a> <a id="8970c25" class="tk">CDR8</a>;          <span class="ct">/* offset: 0x0120 size: 32 bit */</span></td></tr>
<tr name="8971" id="8971">
<td>8971</td><td>        <a id="8971c9" class="tk">ADC_CDR_32B_tag</a> <a id="8971c25" class="tk">CDR9</a>;          <span class="ct">/* offset: 0x0124 size: 32 bit */</span></td></tr>
<tr name="8972" id="8972">
<td>8972</td><td>        <a id="8972c9" class="tk">ADC_CDR_32B_tag</a> <a id="8972c25" class="tk">CDR10</a>;         <span class="ct">/* offset: 0x0128 size: 32 bit */</span></td></tr>
<tr name="8973" id="8973">
<td>8973</td><td>        <a id="8973c9" class="tk">ADC_CDR_32B_tag</a> <a id="8973c25" class="tk">CDR11</a>;         <span class="ct">/* offset: 0x012C size: 32 bit */</span></td></tr>
<tr name="8974" id="8974">
<td>8974</td><td>        <a id="8974c9" class="tk">ADC_CDR_32B_tag</a> <a id="8974c25" class="tk">CDR12</a>;         <span class="ct">/* offset: 0x0130 size: 32 bit */</span></td></tr>
<tr name="8975" id="8975">
<td>8975</td><td>        <a id="8975c9" class="tk">ADC_CDR_32B_tag</a> <a id="8975c25" class="tk">CDR13</a>;         <span class="ct">/* offset: 0x0134 size: 32 bit */</span></td></tr>
<tr name="8976" id="8976">
<td>8976</td><td>        <a id="8976c9" class="tk">ADC_CDR_32B_tag</a> <a id="8976c25" class="tk">CDR14</a>;         <span class="ct">/* offset: 0x0138 size: 32 bit */</span></td></tr>
<tr name="8977" id="8977">
<td>8977</td><td>        <a id="8977c9" class="tk">ADC_CDR_32B_tag</a> <a id="8977c25" class="tk">CDR15</a>;         <span class="ct">/* offset: 0x013C size: 32 bit */</span></td></tr>
<tr name="8978" id="8978">
<td>8978</td><td>        <a id="8978c9" class="tk">ADC_CDR_32B_tag</a> <a id="8978c25" class="tk">CDR16</a>;         <span class="ct">/* offset: 0x0140 size: 32 bit */</span></td></tr>
<tr name="8979" id="8979">
<td>8979</td><td>        <a id="8979c9" class="tk">ADC_CDR_32B_tag</a> <a id="8979c25" class="tk">CDR17</a>;         <span class="ct">/* offset: 0x0144 size: 32 bit */</span></td></tr>
<tr name="8980" id="8980">
<td>8980</td><td>        <a id="8980c9" class="tk">ADC_CDR_32B_tag</a> <a id="8980c25" class="tk">CDR18</a>;         <span class="ct">/* offset: 0x0148 size: 32 bit */</span></td></tr>
<tr name="8981" id="8981">
<td>8981</td><td>        <a id="8981c9" class="tk">ADC_CDR_32B_tag</a> <a id="8981c25" class="tk">CDR19</a>;         <span class="ct">/* offset: 0x014C size: 32 bit */</span></td></tr>
<tr name="8982" id="8982">
<td>8982</td><td>        <a id="8982c9" class="tk">ADC_CDR_32B_tag</a> <a id="8982c25" class="tk">CDR20</a>;         <span class="ct">/* offset: 0x0150 size: 32 bit */</span></td></tr>
<tr name="8983" id="8983">
<td>8983</td><td>        <a id="8983c9" class="tk">ADC_CDR_32B_tag</a> <a id="8983c25" class="tk">CDR21</a>;         <span class="ct">/* offset: 0x0154 size: 32 bit */</span></td></tr>
<tr name="8984" id="8984">
<td>8984</td><td>        <a id="8984c9" class="tk">ADC_CDR_32B_tag</a> <a id="8984c25" class="tk">CDR22</a>;         <span class="ct">/* offset: 0x0158 size: 32 bit */</span></td></tr>
<tr name="8985" id="8985">
<td>8985</td><td>        <a id="8985c9" class="tk">ADC_CDR_32B_tag</a> <a id="8985c25" class="tk">CDR23</a>;         <span class="ct">/* offset: 0x015C size: 32 bit */</span></td></tr>
<tr name="8986" id="8986">
<td>8986</td><td>        <a id="8986c9" class="tk">ADC_CDR_32B_tag</a> <a id="8986c25" class="tk">CDR24</a>;         <span class="ct">/* offset: 0x0160 size: 32 bit */</span></td></tr>
<tr name="8987" id="8987">
<td>8987</td><td>        <a id="8987c9" class="tk">ADC_CDR_32B_tag</a> <a id="8987c25" class="tk">CDR25</a>;         <span class="ct">/* offset: 0x0164 size: 32 bit */</span></td></tr>
<tr name="8988" id="8988">
<td>8988</td><td>        <a id="8988c9" class="tk">ADC_CDR_32B_tag</a> <a id="8988c25" class="tk">CDR26</a>;         <span class="ct">/* offset: 0x0168 size: 32 bit */</span></td></tr>
<tr name="8989" id="8989">
<td>8989</td><td>        <a id="8989c9" class="tk">ADC_CDR_32B_tag</a> <a id="8989c25" class="tk">CDR27</a>;         <span class="ct">/* offset: 0x016C size: 32 bit */</span></td></tr>
<tr name="8990" id="8990">
<td>8990</td><td>        <a id="8990c9" class="tk">ADC_CDR_32B_tag</a> <a id="8990c25" class="tk">CDR28</a>;         <span class="ct">/* offset: 0x0170 size: 32 bit */</span></td></tr>
<tr name="8991" id="8991">
<td>8991</td><td>        <a id="8991c9" class="tk">ADC_CDR_32B_tag</a> <a id="8991c25" class="tk">CDR29</a>;         <span class="ct">/* offset: 0x0174 size: 32 bit */</span></td></tr>
<tr name="8992" id="8992">
<td>8992</td><td>        <a id="8992c9" class="tk">ADC_CDR_32B_tag</a> <a id="8992c25" class="tk">CDR30</a>;         <span class="ct">/* offset: 0x0178 size: 32 bit */</span></td></tr>
<tr name="8993" id="8993">
<td>8993</td><td>        <a id="8993c9" class="tk">ADC_CDR_32B_tag</a> <a id="8993c25" class="tk">CDR31</a>;         <span class="ct">/* offset: 0x017C size: 32 bit */</span></td></tr>
<tr name="8994" id="8994">
<td>8994</td><td>        <a id="8994c9" class="tk">ADC_CDR_32B_tag</a> <a id="8994c25" class="tk">CDR32</a>;         <span class="ct">/* offset: 0x0180 size: 32 bit */</span></td></tr>
<tr name="8995" id="8995">
<td>8995</td><td>        <a id="8995c9" class="tk">ADC_CDR_32B_tag</a> <a id="8995c25" class="tk">CDR33</a>;         <span class="ct">/* offset: 0x0184 size: 32 bit */</span></td></tr>
<tr name="8996" id="8996">
<td>8996</td><td>        <a id="8996c9" class="tk">ADC_CDR_32B_tag</a> <a id="8996c25" class="tk">CDR34</a>;         <span class="ct">/* offset: 0x0188 size: 32 bit */</span></td></tr>
<tr name="8997" id="8997">
<td>8997</td><td>        <a id="8997c9" class="tk">ADC_CDR_32B_tag</a> <a id="8997c25" class="tk">CDR35</a>;         <span class="ct">/* offset: 0x018C size: 32 bit */</span></td></tr>
<tr name="8998" id="8998">
<td>8998</td><td>        <a id="8998c9" class="tk">ADC_CDR_32B_tag</a> <a id="8998c25" class="tk">CDR36</a>;         <span class="ct">/* offset: 0x0190 size: 32 bit */</span></td></tr>
<tr name="8999" id="8999">
<td>8999</td><td>        <a id="8999c9" class="tk">ADC_CDR_32B_tag</a> <a id="8999c25" class="tk">CDR37</a>;         <span class="ct">/* offset: 0x0194 size: 32 bit */</span></td></tr>
<tr name="9000" id="9000">
<td>9000</td><td>        <a id="9000c9" class="tk">ADC_CDR_32B_tag</a> <a id="9000c25" class="tk">CDR38</a>;         <span class="ct">/* offset: 0x0198 size: 32 bit */</span></td></tr>
<tr name="9001" id="9001">
<td>9001</td><td>        <a id="9001c9" class="tk">ADC_CDR_32B_tag</a> <a id="9001c25" class="tk">CDR39</a>;         <span class="ct">/* offset: 0x019C size: 32 bit */</span></td></tr>
<tr name="9002" id="9002">
<td>9002</td><td>        <a id="9002c9" class="tk">ADC_CDR_32B_tag</a> <a id="9002c25" class="tk">CDR40</a>;         <span class="ct">/* offset: 0x01A0 size: 32 bit */</span></td></tr>
<tr name="9003" id="9003">
<td>9003</td><td>        <a id="9003c9" class="tk">ADC_CDR_32B_tag</a> <a id="9003c25" class="tk">CDR41</a>;         <span class="ct">/* offset: 0x01A4 size: 32 bit */</span></td></tr>
<tr name="9004" id="9004">
<td>9004</td><td>        <a id="9004c9" class="tk">ADC_CDR_32B_tag</a> <a id="9004c25" class="tk">CDR42</a>;         <span class="ct">/* offset: 0x01A8 size: 32 bit */</span></td></tr>
<tr name="9005" id="9005">
<td>9005</td><td>        <a id="9005c9" class="tk">ADC_CDR_32B_tag</a> <a id="9005c25" class="tk">CDR43</a>;         <span class="ct">/* offset: 0x01AC size: 32 bit */</span></td></tr>
<tr name="9006" id="9006">
<td>9006</td><td>        <a id="9006c9" class="tk">ADC_CDR_32B_tag</a> <a id="9006c25" class="tk">CDR44</a>;         <span class="ct">/* offset: 0x01B0 size: 32 bit */</span></td></tr>
<tr name="9007" id="9007">
<td>9007</td><td>        <a id="9007c9" class="tk">ADC_CDR_32B_tag</a> <a id="9007c25" class="tk">CDR45</a>;         <span class="ct">/* offset: 0x01B4 size: 32 bit */</span></td></tr>
<tr name="9008" id="9008">
<td>9008</td><td>        <a id="9008c9" class="tk">ADC_CDR_32B_tag</a> <a id="9008c25" class="tk">CDR46</a>;         <span class="ct">/* offset: 0x01B8 size: 32 bit */</span></td></tr>
<tr name="9009" id="9009">
<td>9009</td><td>        <a id="9009c9" class="tk">ADC_CDR_32B_tag</a> <a id="9009c25" class="tk">CDR47</a>;         <span class="ct">/* offset: 0x01BC size: 32 bit */</span></td></tr>
<tr name="9010" id="9010">
<td>9010</td><td>        <a id="9010c9" class="tk">ADC_CDR_32B_tag</a> <a id="9010c25" class="tk">CDR48</a>;         <span class="ct">/* offset: 0x01C0 size: 32 bit */</span></td></tr>
<tr name="9011" id="9011">
<td>9011</td><td>        <a id="9011c9" class="tk">ADC_CDR_32B_tag</a> <a id="9011c25" class="tk">CDR49</a>;         <span class="ct">/* offset: 0x01C4 size: 32 bit */</span></td></tr>
<tr name="9012" id="9012">
<td>9012</td><td>        <a id="9012c9" class="tk">ADC_CDR_32B_tag</a> <a id="9012c25" class="tk">CDR50</a>;         <span class="ct">/* offset: 0x01C8 size: 32 bit */</span></td></tr>
<tr name="9013" id="9013">
<td>9013</td><td>        <a id="9013c9" class="tk">ADC_CDR_32B_tag</a> <a id="9013c25" class="tk">CDR51</a>;         <span class="ct">/* offset: 0x01CC size: 32 bit */</span></td></tr>
<tr name="9014" id="9014">
<td>9014</td><td>        <a id="9014c9" class="tk">ADC_CDR_32B_tag</a> <a id="9014c25" class="tk">CDR52</a>;         <span class="ct">/* offset: 0x01D0 size: 32 bit */</span></td></tr>
<tr name="9015" id="9015">
<td>9015</td><td>        <a id="9015c9" class="tk">ADC_CDR_32B_tag</a> <a id="9015c25" class="tk">CDR53</a>;         <span class="ct">/* offset: 0x01D4 size: 32 bit */</span></td></tr>
<tr name="9016" id="9016">
<td>9016</td><td>        <a id="9016c9" class="tk">ADC_CDR_32B_tag</a> <a id="9016c25" class="tk">CDR54</a>;         <span class="ct">/* offset: 0x01D8 size: 32 bit */</span></td></tr>
<tr name="9017" id="9017">
<td>9017</td><td>        <a id="9017c9" class="tk">ADC_CDR_32B_tag</a> <a id="9017c25" class="tk">CDR55</a>;         <span class="ct">/* offset: 0x01DC size: 32 bit */</span></td></tr>
<tr name="9018" id="9018">
<td>9018</td><td>        <a id="9018c9" class="tk">ADC_CDR_32B_tag</a> <a id="9018c25" class="tk">CDR56</a>;         <span class="ct">/* offset: 0x01E0 size: 32 bit */</span></td></tr>
<tr name="9019" id="9019">
<td>9019</td><td>        <a id="9019c9" class="tk">ADC_CDR_32B_tag</a> <a id="9019c25" class="tk">CDR57</a>;         <span class="ct">/* offset: 0x01E4 size: 32 bit */</span></td></tr>
<tr name="9020" id="9020">
<td>9020</td><td>        <a id="9020c9" class="tk">ADC_CDR_32B_tag</a> <a id="9020c25" class="tk">CDR58</a>;         <span class="ct">/* offset: 0x01E8 size: 32 bit */</span></td></tr>
<tr name="9021" id="9021">
<td>9021</td><td>        <a id="9021c9" class="tk">ADC_CDR_32B_tag</a> <a id="9021c25" class="tk">CDR59</a>;         <span class="ct">/* offset: 0x01EC size: 32 bit */</span></td></tr>
<tr name="9022" id="9022">
<td>9022</td><td>        <a id="9022c9" class="tk">ADC_CDR_32B_tag</a> <a id="9022c25" class="tk">CDR60</a>;         <span class="ct">/* offset: 0x01F0 size: 32 bit */</span></td></tr>
<tr name="9023" id="9023">
<td>9023</td><td>        <a id="9023c9" class="tk">ADC_CDR_32B_tag</a> <a id="9023c25" class="tk">CDR61</a>;         <span class="ct">/* offset: 0x01F4 size: 32 bit */</span></td></tr>
<tr name="9024" id="9024">
<td>9024</td><td>        <a id="9024c9" class="tk">ADC_CDR_32B_tag</a> <a id="9024c25" class="tk">CDR62</a>;         <span class="ct">/* offset: 0x01F8 size: 32 bit */</span></td></tr>
<tr name="9025" id="9025">
<td>9025</td><td>        <a id="9025c9" class="tk">ADC_CDR_32B_tag</a> <a id="9025c25" class="tk">CDR63</a>;         <span class="ct">/* offset: 0x01FC size: 32 bit */</span></td></tr>
<tr name="9026" id="9026">
<td>9026</td><td>        <a id="9026c9" class="tk">ADC_CDR_32B_tag</a> <a id="9026c25" class="tk">CDR64</a>;         <span class="ct">/* offset: 0x0200 size: 32 bit */</span></td></tr>
<tr name="9027" id="9027">
<td>9027</td><td>        <a id="9027c9" class="tk">ADC_CDR_32B_tag</a> <a id="9027c25" class="tk">CDR65</a>;         <span class="ct">/* offset: 0x0204 size: 32 bit */</span></td></tr>
<tr name="9028" id="9028">
<td>9028</td><td>        <a id="9028c9" class="tk">ADC_CDR_32B_tag</a> <a id="9028c25" class="tk">CDR66</a>;         <span class="ct">/* offset: 0x0208 size: 32 bit */</span></td></tr>
<tr name="9029" id="9029">
<td>9029</td><td>        <a id="9029c9" class="tk">ADC_CDR_32B_tag</a> <a id="9029c25" class="tk">CDR67</a>;         <span class="ct">/* offset: 0x020C size: 32 bit */</span></td></tr>
<tr name="9030" id="9030">
<td>9030</td><td>        <a id="9030c9" class="tk">ADC_CDR_32B_tag</a> <a id="9030c25" class="tk">CDR68</a>;         <span class="ct">/* offset: 0x0210 size: 32 bit */</span></td></tr>
<tr name="9031" id="9031">
<td>9031</td><td>        <a id="9031c9" class="tk">ADC_CDR_32B_tag</a> <a id="9031c25" class="tk">CDR69</a>;         <span class="ct">/* offset: 0x0214 size: 32 bit */</span></td></tr>
<tr name="9032" id="9032">
<td>9032</td><td>        <a id="9032c9" class="tk">ADC_CDR_32B_tag</a> <a id="9032c25" class="tk">CDR70</a>;         <span class="ct">/* offset: 0x0218 size: 32 bit */</span></td></tr>
<tr name="9033" id="9033">
<td>9033</td><td>        <a id="9033c9" class="tk">ADC_CDR_32B_tag</a> <a id="9033c25" class="tk">CDR71</a>;         <span class="ct">/* offset: 0x021C size: 32 bit */</span></td></tr>
<tr name="9034" id="9034">
<td>9034</td><td>        <a id="9034c9" class="tk">ADC_CDR_32B_tag</a> <a id="9034c25" class="tk">CDR72</a>;         <span class="ct">/* offset: 0x0220 size: 32 bit */</span></td></tr>
<tr name="9035" id="9035">
<td>9035</td><td>        <a id="9035c9" class="tk">ADC_CDR_32B_tag</a> <a id="9035c25" class="tk">CDR73</a>;         <span class="ct">/* offset: 0x0224 size: 32 bit */</span></td></tr>
<tr name="9036" id="9036">
<td>9036</td><td>        <a id="9036c9" class="tk">ADC_CDR_32B_tag</a> <a id="9036c25" class="tk">CDR74</a>;         <span class="ct">/* offset: 0x0228 size: 32 bit */</span></td></tr>
<tr name="9037" id="9037">
<td>9037</td><td>        <a id="9037c9" class="tk">ADC_CDR_32B_tag</a> <a id="9037c25" class="tk">CDR75</a>;         <span class="ct">/* offset: 0x022C size: 32 bit */</span></td></tr>
<tr name="9038" id="9038">
<td>9038</td><td>        <a id="9038c9" class="tk">ADC_CDR_32B_tag</a> <a id="9038c25" class="tk">CDR76</a>;         <span class="ct">/* offset: 0x0230 size: 32 bit */</span></td></tr>
<tr name="9039" id="9039">
<td>9039</td><td>        <a id="9039c9" class="tk">ADC_CDR_32B_tag</a> <a id="9039c25" class="tk">CDR77</a>;         <span class="ct">/* offset: 0x0234 size: 32 bit */</span></td></tr>
<tr name="9040" id="9040">
<td>9040</td><td>        <a id="9040c9" class="tk">ADC_CDR_32B_tag</a> <a id="9040c25" class="tk">CDR78</a>;         <span class="ct">/* offset: 0x0238 size: 32 bit */</span></td></tr>
<tr name="9041" id="9041">
<td>9041</td><td>        <a id="9041c9" class="tk">ADC_CDR_32B_tag</a> <a id="9041c25" class="tk">CDR79</a>;         <span class="ct">/* offset: 0x023C size: 32 bit */</span></td></tr>
<tr name="9042" id="9042">
<td>9042</td><td>        <a id="9042c9" class="tk">ADC_CDR_32B_tag</a> <a id="9042c25" class="tk">CDR80</a>;         <span class="ct">/* offset: 0x0240 size: 32 bit */</span></td></tr>
<tr name="9043" id="9043">
<td>9043</td><td>        <a id="9043c9" class="tk">ADC_CDR_32B_tag</a> <a id="9043c25" class="tk">CDR81</a>;         <span class="ct">/* offset: 0x0244 size: 32 bit */</span></td></tr>
<tr name="9044" id="9044">
<td>9044</td><td>        <a id="9044c9" class="tk">ADC_CDR_32B_tag</a> <a id="9044c25" class="tk">CDR82</a>;         <span class="ct">/* offset: 0x0248 size: 32 bit */</span></td></tr>
<tr name="9045" id="9045">
<td>9045</td><td>        <a id="9045c9" class="tk">ADC_CDR_32B_tag</a> <a id="9045c25" class="tk">CDR83</a>;         <span class="ct">/* offset: 0x024C size: 32 bit */</span></td></tr>
<tr name="9046" id="9046">
<td>9046</td><td>        <a id="9046c9" class="tk">ADC_CDR_32B_tag</a> <a id="9046c25" class="tk">CDR84</a>;         <span class="ct">/* offset: 0x0250 size: 32 bit */</span></td></tr>
<tr name="9047" id="9047">
<td>9047</td><td>        <a id="9047c9" class="tk">ADC_CDR_32B_tag</a> <a id="9047c25" class="tk">CDR85</a>;         <span class="ct">/* offset: 0x0254 size: 32 bit */</span></td></tr>
<tr name="9048" id="9048">
<td>9048</td><td>        <a id="9048c9" class="tk">ADC_CDR_32B_tag</a> <a id="9048c25" class="tk">CDR86</a>;         <span class="ct">/* offset: 0x0258 size: 32 bit */</span></td></tr>
<tr name="9049" id="9049">
<td>9049</td><td>        <a id="9049c9" class="tk">ADC_CDR_32B_tag</a> <a id="9049c25" class="tk">CDR87</a>;         <span class="ct">/* offset: 0x025C size: 32 bit */</span></td></tr>
<tr name="9050" id="9050">
<td>9050</td><td>        <a id="9050c9" class="tk">ADC_CDR_32B_tag</a> <a id="9050c25" class="tk">CDR88</a>;         <span class="ct">/* offset: 0x0260 size: 32 bit */</span></td></tr>
<tr name="9051" id="9051">
<td>9051</td><td>        <a id="9051c9" class="tk">ADC_CDR_32B_tag</a> <a id="9051c25" class="tk">CDR89</a>;         <span class="ct">/* offset: 0x0264 size: 32 bit */</span></td></tr>
<tr name="9052" id="9052">
<td>9052</td><td>        <a id="9052c9" class="tk">ADC_CDR_32B_tag</a> <a id="9052c25" class="tk">CDR90</a>;         <span class="ct">/* offset: 0x0268 size: 32 bit */</span></td></tr>
<tr name="9053" id="9053">
<td>9053</td><td>        <a id="9053c9" class="tk">ADC_CDR_32B_tag</a> <a id="9053c25" class="tk">CDR91</a>;         <span class="ct">/* offset: 0x026C size: 32 bit */</span></td></tr>
<tr name="9054" id="9054">
<td>9054</td><td>        <a id="9054c9" class="tk">ADC_CDR_32B_tag</a> <a id="9054c25" class="tk">CDR92</a>;         <span class="ct">/* offset: 0x0270 size: 32 bit */</span></td></tr>
<tr name="9055" id="9055">
<td>9055</td><td>        <a id="9055c9" class="tk">ADC_CDR_32B_tag</a> <a id="9055c25" class="tk">CDR93</a>;         <span class="ct">/* offset: 0x0274 size: 32 bit */</span></td></tr>
<tr name="9056" id="9056">
<td>9056</td><td>        <a id="9056c9" class="tk">ADC_CDR_32B_tag</a> <a id="9056c25" class="tk">CDR94</a>;         <span class="ct">/* offset: 0x0278 size: 32 bit */</span></td></tr>
<tr name="9057" id="9057">
<td>9057</td><td>        <a id="9057c9" class="tk">ADC_CDR_32B_tag</a> <a id="9057c25" class="tk">CDR95</a>;         <span class="ct">/* offset: 0x027C size: 32 bit */</span></td></tr>
<tr name="9058" id="9058">
<td>9058</td><td>      <span class="br">}</span>;</td></tr>
<tr name="9059" id="9059">
<td>9059</td><td>    <span class="br">}</span>;</td></tr>
<tr name="9060" id="9060">
<td>9060</td><td></td></tr>
<tr name="9061" id="9061">
<td>9061</td><td>    <span class="ct">/* Upper Threshold register 4 is not contiguous to 3 */</span></td></tr>
<tr name="9062" id="9062">
<td>9062</td><td>    <a id="9062c5" class="tk">ADC_THRHLR4_32B_tag</a> <a id="9062c25" class="tk">THRHLR4</a>;       <span class="ct">/* offset: 0x0280 size: 32 bit */</span></td></tr>
<tr name="9063" id="9063">
<td>9063</td><td></td></tr>
<tr name="9064" id="9064">
<td>9064</td><td>    <span class="ct">/* Upper Threshold register 5 */</span></td></tr>
<tr name="9065" id="9065">
<td>9065</td><td>    <a id="9065c5" class="tk">ADC_THRHLR5_32B_tag</a> <a id="9065c25" class="tk">THRHLR5</a>;       <span class="ct">/* offset: 0x0284 size: 32 bit */</span></td></tr>
<tr name="9066" id="9066">
<td>9066</td><td></td></tr>
<tr name="9067" id="9067">
<td>9067</td><td>    <span class="ct">/* Upper Threshold register 6 */</span></td></tr>
<tr name="9068" id="9068">
<td>9068</td><td>    <a id="9068c5" class="tk">ADC_THRHLR6_32B_tag</a> <a id="9068c25" class="tk">THRHLR6</a>;       <span class="ct">/* offset: 0x0288 size: 32 bit */</span></td></tr>
<tr name="9069" id="9069">
<td>9069</td><td></td></tr>
<tr name="9070" id="9070">
<td>9070</td><td>    <span class="ct">/* Upper Threshold register 7 */</span></td></tr>
<tr name="9071" id="9071">
<td>9071</td><td>    <a id="9071c5" class="tk">ADC_THRHLR7_32B_tag</a> <a id="9071c25" class="tk">THRHLR7</a>;       <span class="ct">/* offset: 0x028C size: 32 bit */</span></td></tr>
<tr name="9072" id="9072">
<td>9072</td><td></td></tr>
<tr name="9073" id="9073">
<td>9073</td><td>    <span class="ct">/* Upper Threshold register 8 */</span></td></tr>
<tr name="9074" id="9074">
<td>9074</td><td>    <a id="9074c5" class="tk">ADC_THRHLR8_32B_tag</a> <a id="9074c25" class="tk">THRHLR8</a>;       <span class="ct">/* offset: 0x0290 size: 32 bit */</span></td></tr>
<tr name="9075" id="9075">
<td>9075</td><td></td></tr>
<tr name="9076" id="9076">
<td>9076</td><td>    <span class="ct">/* Upper Threshold register 9 */</span></td></tr>
<tr name="9077" id="9077">
<td>9077</td><td>    <a id="9077c5" class="tk">ADC_THRHLR9_32B_tag</a> <a id="9077c25" class="tk">THRHLR9</a>;       <span class="ct">/* offset: 0x0294 size: 32 bit */</span></td></tr>
<tr name="9078" id="9078">
<td>9078</td><td></td></tr>
<tr name="9079" id="9079">
<td>9079</td><td>    <span class="ct">/* Upper Threshold register 10 */</span></td></tr>
<tr name="9080" id="9080">
<td>9080</td><td>    <a id="9080c5" class="tk">ADC_THRHLR10_32B_tag</a> <a id="9080c26" class="tk">THRHLR10</a>;     <span class="ct">/* offset: 0x0298 size: 32 bit */</span></td></tr>
<tr name="9081" id="9081">
<td>9081</td><td></td></tr>
<tr name="9082" id="9082">
<td>9082</td><td>    <span class="ct">/* Upper Threshold register 11 */</span></td></tr>
<tr name="9083" id="9083">
<td>9083</td><td>    <a id="9083c5" class="tk">ADC_THRHLR11_32B_tag</a> <a id="9083c26" class="tk">THRHLR11</a>;     <span class="ct">/* offset: 0x029C size: 32 bit */</span></td></tr>
<tr name="9084" id="9084">
<td>9084</td><td></td></tr>
<tr name="9085" id="9085">
<td>9085</td><td>    <span class="ct">/* Upper Threshold register 12 */</span></td></tr>
<tr name="9086" id="9086">
<td>9086</td><td>    <a id="9086c5" class="tk">ADC_THRHLR12_32B_tag</a> <a id="9086c26" class="tk">THRHLR12</a>;     <span class="ct">/* offset: 0x02A0 size: 32 bit */</span></td></tr>
<tr name="9087" id="9087">
<td>9087</td><td></td></tr>
<tr name="9088" id="9088">
<td>9088</td><td>    <span class="ct">/* Upper Threshold register 13 */</span></td></tr>
<tr name="9089" id="9089">
<td>9089</td><td>    <a id="9089c5" class="tk">ADC_THRHLR13_32B_tag</a> <a id="9089c26" class="tk">THRHLR13</a>;     <span class="ct">/* offset: 0x02A4 size: 32 bit */</span></td></tr>
<tr name="9090" id="9090">
<td>9090</td><td></td></tr>
<tr name="9091" id="9091">
<td>9091</td><td>    <span class="ct">/* Upper Threshold register 14 */</span></td></tr>
<tr name="9092" id="9092">
<td>9092</td><td>    <a id="9092c5" class="tk">ADC_THRHLR14_32B_tag</a> <a id="9092c26" class="tk">THRHLR14</a>;     <span class="ct">/* offset: 0x02A8 size: 32 bit */</span></td></tr>
<tr name="9093" id="9093">
<td>9093</td><td></td></tr>
<tr name="9094" id="9094">
<td>9094</td><td>    <span class="ct">/* Upper Threshold register 15 */</span></td></tr>
<tr name="9095" id="9095">
<td>9095</td><td>    <a id="9095c5" class="tk">ADC_THRHLR15_32B_tag</a> <a id="9095c26" class="tk">THRHLR15</a>;     <span class="ct">/* offset: 0x02AC size: 32 bit */</span></td></tr>
<tr name="9096" id="9096">
<td>9096</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="9097" id="9097">
<td>9097</td><td>      <span class="ct">/* Channel Watchdog Select register */</span></td></tr>
<tr name="9098" id="9098">
<td>9098</td><td>      <a id="9098c7" class="tk">ADC_CWSELR_32B_tag</a> <a id="9098c26" class="tk">CWSELR</a>[12];   <span class="ct">/* offset: 0x02B0  (0x0004 x 12) */</span></td></tr>
<tr name="9099" id="9099">
<td>9099</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="9100" id="9100">
<td>9100</td><td>        <span class="ct">/* Channel Watchdog Select register */</span></td></tr>
<tr name="9101" id="9101">
<td>9101</td><td>        <a id="9101c9" class="tk">ADC_CWSELR_32B_tag</a> <a id="9101c28" class="tk">CWSELR0</a>;    <span class="ct">/* offset: 0x02B0 size: 32 bit */</span></td></tr>
<tr name="9102" id="9102">
<td>9102</td><td>        <a id="9102c9" class="tk">ADC_CWSELR_32B_tag</a> <a id="9102c28" class="tk">CWSELR1</a>;    <span class="ct">/* offset: 0x02B4 size: 32 bit */</span></td></tr>
<tr name="9103" id="9103">
<td>9103</td><td>        <a id="9103c9" class="tk">ADC_CWSELR_32B_tag</a> <a id="9103c28" class="tk">CWSELR2</a>;    <span class="ct">/* offset: 0x02B8 size: 32 bit */</span></td></tr>
<tr name="9104" id="9104">
<td>9104</td><td>        <a id="9104c9" class="tk">ADC_CWSELR_32B_tag</a> <a id="9104c28" class="tk">CWSELR3</a>;    <span class="ct">/* offset: 0x02BC size: 32 bit */</span></td></tr>
<tr name="9105" id="9105">
<td>9105</td><td>        <a id="9105c9" class="tk">ADC_CWSELR_32B_tag</a> <a id="9105c28" class="tk">CWSELR4</a>;    <span class="ct">/* offset: 0x02C0 size: 32 bit */</span></td></tr>
<tr name="9106" id="9106">
<td>9106</td><td>        <a id="9106c9" class="tk">ADC_CWSELR_32B_tag</a> <a id="9106c28" class="tk">CWSELR5</a>;    <span class="ct">/* offset: 0x02C4 size: 32 bit */</span></td></tr>
<tr name="9107" id="9107">
<td>9107</td><td>        <a id="9107c9" class="tk">ADC_CWSELR_32B_tag</a> <a id="9107c28" class="tk">CWSELR6</a>;    <span class="ct">/* offset: 0x02C8 size: 32 bit */</span></td></tr>
<tr name="9108" id="9108">
<td>9108</td><td>        <a id="9108c9" class="tk">ADC_CWSELR_32B_tag</a> <a id="9108c28" class="tk">CWSELR7</a>;    <span class="ct">/* offset: 0x02CC size: 32 bit */</span></td></tr>
<tr name="9109" id="9109">
<td>9109</td><td>        <a id="9109c9" class="tk">ADC_CWSELR_32B_tag</a> <a id="9109c28" class="tk">CWSELR8</a>;    <span class="ct">/* offset: 0x02D0 size: 32 bit */</span></td></tr>
<tr name="9110" id="9110">
<td>9110</td><td>        <a id="9110c9" class="tk">ADC_CWSELR_32B_tag</a> <a id="9110c28" class="tk">CWSELR9</a>;    <span class="ct">/* offset: 0x02D4 size: 32 bit */</span></td></tr>
<tr name="9111" id="9111">
<td>9111</td><td>        <a id="9111c9" class="tk">ADC_CWSELR_32B_tag</a> <a id="9111c28" class="tk">CWSELR10</a>;   <span class="ct">/* offset: 0x02D8 size: 32 bit */</span></td></tr>
<tr name="9112" id="9112">
<td>9112</td><td>        <a id="9112c9" class="tk">ADC_CWSELR_32B_tag</a> <a id="9112c28" class="tk">CWSELR11</a>;   <span class="ct">/* offset: 0x02DC size: 32 bit */</span></td></tr>
<tr name="9113" id="9113">
<td>9113</td><td>      <span class="br">}</span>;</td></tr>
<tr name="9114" id="9114">
<td>9114</td><td>    <span class="br">}</span>;</td></tr>
<tr name="9115" id="9115">
<td>9115</td><td></td></tr>
<tr name="9116" id="9116">
<td>9116</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="9117" id="9117">
<td>9117</td><td>      <span class="ct">/* Channel Watchdog Enable Register */</span></td></tr>
<tr name="9118" id="9118">
<td>9118</td><td>      <a id="9118c7" class="tk">ADC_CWENR_32B_tag</a> <a id="9118c25" class="tk">CWENR</a>[3];      <span class="ct">/* offset: 0x02E0  (0x0004 x 3) */</span></td></tr>
<tr name="9119" id="9119">
<td>9119</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="9120" id="9120">
<td>9120</td><td>        <span class="ct">/* Channel Watchdog Enable Register */</span></td></tr>
<tr name="9121" id="9121">
<td>9121</td><td>        <a id="9121c9" class="tk">ADC_CWENR_32B_tag</a> <a id="9121c27" class="tk">CWENR0</a>;      <span class="ct">/* offset: 0x02E0 size: 32 bit */</span></td></tr>
<tr name="9122" id="9122">
<td>9122</td><td>        <a id="9122c9" class="tk">ADC_CWENR_32B_tag</a> <a id="9122c27" class="tk">CWENR1</a>;      <span class="ct">/* offset: 0x02E4 size: 32 bit */</span></td></tr>
<tr name="9123" id="9123">
<td>9123</td><td>        <a id="9123c9" class="tk">ADC_CWENR_32B_tag</a> <a id="9123c27" class="tk">CWENR2</a>;      <span class="ct">/* offset: 0x02E8 size: 32 bit */</span></td></tr>
<tr name="9124" id="9124">
<td>9124</td><td>      <span class="br">}</span>;</td></tr>
<tr name="9125" id="9125">
<td>9125</td><td>    <span class="br">}</span>;</td></tr>
<tr name="9126" id="9126">
<td>9126</td><td></td></tr>
<tr name="9127" id="9127">
<td>9127</td><td>    <a id="9127c5" class="tk">int8_t</a> <a id="9127c12" class="tk">ADC_reserved_02EC</a>[4];</td></tr>
<tr name="9128" id="9128">
<td>9128</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="9129" id="9129">
<td>9129</td><td>      <span class="ct">/* Analog Watchdog Out of Range Register */</span></td></tr>
<tr name="9130" id="9130">
<td>9130</td><td>      <a id="9130c7" class="tk">ADC_AWORR_32B_tag</a> <a id="9130c25" class="tk">AWORR</a>[3];      <span class="ct">/* offset: 0x02F0  (0x0004 x 3) */</span></td></tr>
<tr name="9131" id="9131">
<td>9131</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="9132" id="9132">
<td>9132</td><td>        <span class="ct">/* Analog Watchdog Out of Range Register */</span></td></tr>
<tr name="9133" id="9133">
<td>9133</td><td>        <a id="9133c9" class="tk">ADC_AWORR_32B_tag</a> <a id="9133c27" class="tk">AWORR0</a>;      <span class="ct">/* offset: 0x02F0 size: 32 bit */</span></td></tr>
<tr name="9134" id="9134">
<td>9134</td><td>        <a id="9134c9" class="tk">ADC_AWORR_32B_tag</a> <a id="9134c27" class="tk">AWORR1</a>;      <span class="ct">/* offset: 0x02F4 size: 32 bit */</span></td></tr>
<tr name="9135" id="9135">
<td>9135</td><td>        <a id="9135c9" class="tk">ADC_AWORR_32B_tag</a> <a id="9135c27" class="tk">AWORR2</a>;      <span class="ct">/* offset: 0x02F8 size: 32 bit */</span></td></tr>
<tr name="9136" id="9136">
<td>9136</td><td>      <span class="br">}</span>;</td></tr>
<tr name="9137" id="9137">
<td>9137</td><td>    <span class="br">}</span>;</td></tr>
<tr name="9138" id="9138">
<td>9138</td><td></td></tr>
<tr name="9139" id="9139">
<td>9139</td><td>    <a id="9139c5" class="tk">int8_t</a> <a id="9139c12" class="tk">ADC_reserved_02FC</a>[68];</td></tr>
<tr name="9140" id="9140">
<td>9140</td><td></td></tr>
<tr name="9141" id="9141">
<td>9141</td><td>    <span class="ct">/* SELF TEST CONFIGURATION REGISTER 1 */</span></td></tr>
<tr name="9142" id="9142">
<td>9142</td><td>    <a id="9142c5" class="tk">ADC_STCR1_32B_tag</a> <a id="9142c23" class="tk">STCR1</a>;           <span class="ct">/* offset: 0x0340 size: 32 bit */</span></td></tr>
<tr name="9143" id="9143">
<td>9143</td><td></td></tr>
<tr name="9144" id="9144">
<td>9144</td><td>    <span class="ct">/* SELF TEST CONFIGURATION REGISTER 2 */</span></td></tr>
<tr name="9145" id="9145">
<td>9145</td><td>    <a id="9145c5" class="tk">ADC_STCR2_32B_tag</a> <a id="9145c23" class="tk">STCR2</a>;           <span class="ct">/* offset: 0x0344 size: 32 bit */</span></td></tr>
<tr name="9146" id="9146">
<td>9146</td><td></td></tr>
<tr name="9147" id="9147">
<td>9147</td><td>    <span class="ct">/* SELF TEST CONFIGURATION REGISTER 3 */</span></td></tr>
<tr name="9148" id="9148">
<td>9148</td><td>    <a id="9148c5" class="tk">ADC_STCR3_32B_tag</a> <a id="9148c23" class="tk">STCR3</a>;           <span class="ct">/* offset: 0x0348 size: 32 bit */</span></td></tr>
<tr name="9149" id="9149">
<td>9149</td><td></td></tr>
<tr name="9150" id="9150">
<td>9150</td><td>    <span class="ct">/* SELF TEST BAUD RATE REGISTER */</span></td></tr>
<tr name="9151" id="9151">
<td>9151</td><td>    <a id="9151c5" class="tk">ADC_STBRR_32B_tag</a> <a id="9151c23" class="tk">STBRR</a>;           <span class="ct">/* offset: 0x034C size: 32 bit */</span></td></tr>
<tr name="9152" id="9152">
<td>9152</td><td></td></tr>
<tr name="9153" id="9153">
<td>9153</td><td>    <span class="ct">/* SELF TEST STATUS REGISTER 1 */</span></td></tr>
<tr name="9154" id="9154">
<td>9154</td><td>    <a id="9154c5" class="tk">ADC_STSR1_32B_tag</a> <a id="9154c23" class="tk">STSR1</a>;           <span class="ct">/* offset: 0x0350 size: 32 bit */</span></td></tr>
<tr name="9155" id="9155">
<td>9155</td><td></td></tr>
<tr name="9156" id="9156">
<td>9156</td><td>    <span class="ct">/* SELF TEST STATUS REGISTER 2 */</span></td></tr>
<tr name="9157" id="9157">
<td>9157</td><td>    <a id="9157c5" class="tk">ADC_STSR2_32B_tag</a> <a id="9157c23" class="tk">STSR2</a>;           <span class="ct">/* offset: 0x0354 size: 32 bit */</span></td></tr>
<tr name="9158" id="9158">
<td>9158</td><td></td></tr>
<tr name="9159" id="9159">
<td>9159</td><td>    <span class="ct">/* SELF TEST STATUS REGISTER 3 */</span></td></tr>
<tr name="9160" id="9160">
<td>9160</td><td>    <a id="9160c5" class="tk">ADC_STSR3_32B_tag</a> <a id="9160c23" class="tk">STSR3</a>;           <span class="ct">/* offset: 0x0358 size: 32 bit */</span></td></tr>
<tr name="9161" id="9161">
<td>9161</td><td></td></tr>
<tr name="9162" id="9162">
<td>9162</td><td>    <span class="ct">/* SELF TEST STATUS REGISTER 4 */</span></td></tr>
<tr name="9163" id="9163">
<td>9163</td><td>    <a id="9163c5" class="tk">ADC_STSR4_32B_tag</a> <a id="9163c23" class="tk">STSR4</a>;           <span class="ct">/* offset: 0x035C size: 32 bit */</span></td></tr>
<tr name="9164" id="9164">
<td>9164</td><td>    <a id="9164c5" class="tk">int8_t</a> <a id="9164c12" class="tk">ADC_reserved_0360</a>[16];</td></tr>
<tr name="9165" id="9165">
<td>9165</td><td></td></tr>
<tr name="9166" id="9166">
<td>9166</td><td>    <span class="ct">/* SELF TEST DATA REGISTER 1 */</span></td></tr>
<tr name="9167" id="9167">
<td>9167</td><td>    <a id="9167c5" class="tk">ADC_STDR1_32B_tag</a> <a id="9167c23" class="tk">STDR1</a>;           <span class="ct">/* offset: 0x0370 size: 32 bit */</span></td></tr>
<tr name="9168" id="9168">
<td>9168</td><td></td></tr>
<tr name="9169" id="9169">
<td>9169</td><td>    <span class="ct">/* SELF TEST DATA REGISTER 2 */</span></td></tr>
<tr name="9170" id="9170">
<td>9170</td><td>    <a id="9170c5" class="tk">ADC_STDR2_32B_tag</a> <a id="9170c23" class="tk">STDR2</a>;           <span class="ct">/* offset: 0x0374 size: 32 bit */</span></td></tr>
<tr name="9171" id="9171">
<td>9171</td><td>    <a id="9171c5" class="tk">int8_t</a> <a id="9171c12" class="tk">ADC_reserved_0378</a>[8];</td></tr>
<tr name="9172" id="9172">
<td>9172</td><td></td></tr>
<tr name="9173" id="9173">
<td>9173</td><td>    <span class="ct">/* SELF TEST ANALOG WATCHDOG REGISTER 0 */</span></td></tr>
<tr name="9174" id="9174">
<td>9174</td><td>    <a id="9174c5" class="tk">ADC_STAW0R_32B_tag</a> <a id="9174c24" class="tk">STAW0R</a>;         <span class="ct">/* offset: 0x0380 size: 32 bit */</span></td></tr>
<tr name="9175" id="9175">
<td>9175</td><td></td></tr>
<tr name="9176" id="9176">
<td>9176</td><td>    <span class="ct">/* SELF TEST ANALOG WATCHDOG REGISTER 1A */</span></td></tr>
<tr name="9177" id="9177">
<td>9177</td><td>    <a id="9177c5" class="tk">ADC_STAW1AR_32B_tag</a> <a id="9177c25" class="tk">STAW1AR</a>;       <span class="ct">/* offset: 0x0384 size: 32 bit */</span></td></tr>
<tr name="9178" id="9178">
<td>9178</td><td></td></tr>
<tr name="9179" id="9179">
<td>9179</td><td>    <span class="ct">/* SELF TEST ANALOG WATCHDOG REGISTER 1B */</span></td></tr>
<tr name="9180" id="9180">
<td>9180</td><td>    <a id="9180c5" class="tk">ADC_STAW1BR_32B_tag</a> <a id="9180c25" class="tk">STAW1BR</a>;       <span class="ct">/* offset: 0x0388 size: 32 bit */</span></td></tr>
<tr name="9181" id="9181">
<td>9181</td><td></td></tr>
<tr name="9182" id="9182">
<td>9182</td><td>    <span class="ct">/* SELF TEST ANALOG WATCHDOG REGISTER 2 */</span></td></tr>
<tr name="9183" id="9183">
<td>9183</td><td>    <a id="9183c5" class="tk">ADC_STAW2R_32B_tag</a> <a id="9183c24" class="tk">STAW2R</a>;         <span class="ct">/* offset: 0x038C size: 32 bit */</span></td></tr>
<tr name="9184" id="9184">
<td>9184</td><td></td></tr>
<tr name="9185" id="9185">
<td>9185</td><td>    <span class="ct">/* SELF TEST ANALOG WATCHDOG REGISTER 3 */</span></td></tr>
<tr name="9186" id="9186">
<td>9186</td><td>    <a id="9186c5" class="tk">ADC_STAW3R_32B_tag</a> <a id="9186c24" class="tk">STAW3R</a>;         <span class="ct">/* offset: 0x0390 size: 32 bit */</span></td></tr>
<tr name="9187" id="9187">
<td>9187</td><td></td></tr>
<tr name="9188" id="9188">
<td>9188</td><td>    <span class="ct">/* SELF TEST ANALOG WATCHDOG REGISTER 4 */</span></td></tr>
<tr name="9189" id="9189">
<td>9189</td><td>    <a id="9189c5" class="tk">ADC_STAW4R_32B_tag</a> <a id="9189c24" class="tk">STAW4R</a>;         <span class="ct">/* offset: 0x0394 size: 32 bit */</span></td></tr>
<tr name="9190" id="9190">
<td>9190</td><td></td></tr>
<tr name="9191" id="9191">
<td>9191</td><td>    <span class="ct">/* SELF TEST ANALOG WATCHDOG REGISTER 5 */</span></td></tr>
<tr name="9192" id="9192">
<td>9192</td><td>    <a id="9192c5" class="tk">ADC_STAW5R_32B_tag</a> <a id="9192c24" class="tk">STAW5R</a>;         <span class="ct">/* offset: 0x0398 size: 32 bit */</span></td></tr>
<tr name="9193" id="9193">
<td>9193</td><td>    <a id="9193c5" class="tk">int8_t</a> <a id="9193c12" class="tk">ADC_reserved_039C</a>[15460];</td></tr>
<tr name="9194" id="9194">
<td>9194</td><td>  <span class="br">}</span> <a id="9194c5" class="tk">ADC_tag</a>;</td></tr>
<tr name="9195" id="9195">
<td>9195</td><td></td></tr>
<tr name="9196" id="9196">
<td>9196</td><td><span class="pp">#define</span> <a id="9196c9" class="tk">ADC0</a>                           (<a id="9196c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="9196c52" class="tk">ADC_tag</a> <a id="9196c60" class="tk">*</a>) 0xFFE00000UL)</td></tr>
<tr name="9197" id="9197">
<td>9197</td><td><span class="pp">#define</span> <a id="9197c9" class="tk">ADC1</a>                           (<a id="9197c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="9197c52" class="tk">ADC_tag</a> <a id="9197c60" class="tk">*</a>) 0xFFE04000UL)</td></tr>
<tr name="9198" id="9198">
<td>9198</td><td></td></tr>
<tr name="9199" id="9199">
<td>9199</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="9200" id="9200">
<td>9200</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="9201" id="9201">
<td>9201</td><td>  <span class="ct">/* Module: CTU  */</span></td></tr>
<tr name="9202" id="9202">
<td>9202</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="9203" id="9203">
<td>9203</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="9204" id="9204">
<td>9204</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Trigger Generator Subunit Input Selection register */</span></td></tr>
<tr name="9205" id="9205">
<td>9205</td><td>    <a id="9205c5" class="tk">vuint32_t</a> <a id="9205c15" class="tk">R</a>;</td></tr>
<tr name="9206" id="9206">
<td>9206</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="9207" id="9207">
<td>9207</td><td>      <a id="9207c7" class="tk">vuint32_t</a> <a id="9207c17" class="tk">I15_FE</a><a id="9207c23" class="tk">:</a>1;              <span class="ct">/* ext_signal Falling Edge */</span></td></tr>
<tr name="9208" id="9208">
<td>9208</td><td>      <a id="9208c7" class="tk">vuint32_t</a> <a id="9208c17" class="tk">I15_RE</a><a id="9208c23" class="tk">:</a>1;              <span class="ct">/* ext_signal Rising  Edge */</span></td></tr>
<tr name="9209" id="9209">
<td>9209</td><td>      <a id="9209c7" class="tk">vuint32_t</a> <a id="9209c17" class="tk">I14_FE</a><a id="9209c23" class="tk">:</a>1;              <span class="ct">/* eTimer2 Falling Edge Enable */</span></td></tr>
<tr name="9210" id="9210">
<td>9210</td><td>      <a id="9210c7" class="tk">vuint32_t</a> <a id="9210c17" class="tk">I14_RE</a><a id="9210c23" class="tk">:</a>1;              <span class="ct">/* eTimer2 Rising  Edge Enable */</span></td></tr>
<tr name="9211" id="9211">
<td>9211</td><td>      <a id="9211c7" class="tk">vuint32_t</a> <a id="9211c17" class="tk">I13_FE</a><a id="9211c23" class="tk">:</a>1;              <span class="ct">/* eTimer1 Falling Edge Enable */</span></td></tr>
<tr name="9212" id="9212">
<td>9212</td><td>      <a id="9212c7" class="tk">vuint32_t</a> <a id="9212c17" class="tk">I13_RE</a><a id="9212c23" class="tk">:</a>1;              <span class="ct">/* eTimer1 Rising  Edge Enable */</span></td></tr>
<tr name="9213" id="9213">
<td>9213</td><td>      <a id="9213c7" class="tk">vuint32_t</a> <a id="9213c17" class="tk">I12_FE</a><a id="9213c23" class="tk">:</a>1;              <span class="ct">/* RPWM ch3 Falling Edge Enable */</span></td></tr>
<tr name="9214" id="9214">
<td>9214</td><td>      <a id="9214c7" class="tk">vuint32_t</a> <a id="9214c17" class="tk">I12_RE</a><a id="9214c23" class="tk">:</a>1;              <span class="ct">/* RPWM ch3 Rising  Edge Enable */</span></td></tr>
<tr name="9215" id="9215">
<td>9215</td><td>      <a id="9215c7" class="tk">vuint32_t</a> <a id="9215c17" class="tk">I11_FE</a><a id="9215c23" class="tk">:</a>1;              <span class="ct">/* RPWM ch2 Falling Edge Enable */</span></td></tr>
<tr name="9216" id="9216">
<td>9216</td><td>      <a id="9216c7" class="tk">vuint32_t</a> <a id="9216c17" class="tk">I11_RE</a><a id="9216c23" class="tk">:</a>1;              <span class="ct">/* RPWM ch2 Rising  Edge Enable */</span></td></tr>
<tr name="9217" id="9217">
<td>9217</td><td>      <a id="9217c7" class="tk">vuint32_t</a> <a id="9217c17" class="tk">I10_FE</a><a id="9217c23" class="tk">:</a>1;              <span class="ct">/* RPWM ch1 Falling Edge Enable */</span></td></tr>
<tr name="9218" id="9218">
<td>9218</td><td>      <a id="9218c7" class="tk">vuint32_t</a> <a id="9218c17" class="tk">I10_RE</a><a id="9218c23" class="tk">:</a>1;              <span class="ct">/* RPWM ch1 Rising  Edge Enable */</span></td></tr>
<tr name="9219" id="9219">
<td>9219</td><td>      <a id="9219c7" class="tk">vuint32_t</a> <a id="9219c17" class="tk">I9_FE</a><a id="9219c22" class="tk">:</a>1;               <span class="ct">/* RPWM ch0 Falling Edge Enable */</span></td></tr>
<tr name="9220" id="9220">
<td>9220</td><td>      <a id="9220c7" class="tk">vuint32_t</a> <a id="9220c17" class="tk">I9_RE</a><a id="9220c22" class="tk">:</a>1;               <span class="ct">/* RPWM ch0 Rising  Edge Enable */</span></td></tr>
<tr name="9221" id="9221">
<td>9221</td><td>      <a id="9221c7" class="tk">vuint32_t</a> <a id="9221c17" class="tk">I8_FE</a><a id="9221c22" class="tk">:</a>1;               <span class="ct">/* PWM ch3 even trig Falling edge Enable */</span></td></tr>
<tr name="9222" id="9222">
<td>9222</td><td>      <a id="9222c7" class="tk">vuint32_t</a> <a id="9222c17" class="tk">I8_RE</a><a id="9222c22" class="tk">:</a>1;               <span class="ct">/* PWM ch3 even trig Rising  edge Enable */</span></td></tr>
<tr name="9223" id="9223">
<td>9223</td><td>      <a id="9223c7" class="tk">vuint32_t</a> <a id="9223c17" class="tk">I7_FE</a><a id="9223c22" class="tk">:</a>1;               <span class="ct">/* PWM ch2 even trig Falling edge Enable */</span></td></tr>
<tr name="9224" id="9224">
<td>9224</td><td>      <a id="9224c7" class="tk">vuint32_t</a> <a id="9224c17" class="tk">I7_RE</a><a id="9224c22" class="tk">:</a>1;               <span class="ct">/* PWM ch2 even trig Rising  edge Enable */</span></td></tr>
<tr name="9225" id="9225">
<td>9225</td><td>      <a id="9225c7" class="tk">vuint32_t</a> <a id="9225c17" class="tk">I6_FE</a><a id="9225c22" class="tk">:</a>1;               <span class="ct">/* PWM ch1 even trig Falling edge Enable */</span></td></tr>
<tr name="9226" id="9226">
<td>9226</td><td>      <a id="9226c7" class="tk">vuint32_t</a> <a id="9226c17" class="tk">I6_RE</a><a id="9226c22" class="tk">:</a>1;               <span class="ct">/* PWM ch1 even trig Rising  edge Enable */</span></td></tr>
<tr name="9227" id="9227">
<td>9227</td><td>      <a id="9227c7" class="tk">vuint32_t</a> <a id="9227c17" class="tk">I5_FE</a><a id="9227c22" class="tk">:</a>1;               <span class="ct">/* PWM ch0 even trig Falling edge Enable */</span></td></tr>
<tr name="9228" id="9228">
<td>9228</td><td>      <a id="9228c7" class="tk">vuint32_t</a> <a id="9228c17" class="tk">I5_RE</a><a id="9228c22" class="tk">:</a>1;               <span class="ct">/* PWM ch0 even trig Rising edge Enable */</span></td></tr>
<tr name="9229" id="9229">
<td>9229</td><td>      <a id="9229c7" class="tk">vuint32_t</a> <a id="9229c17" class="tk">I4_FE</a><a id="9229c22" class="tk">:</a>1;               <span class="ct">/* PWM ch3 odd trig Falling edge Enable */</span></td></tr>
<tr name="9230" id="9230">
<td>9230</td><td>      <a id="9230c7" class="tk">vuint32_t</a> <a id="9230c17" class="tk">I4_RE</a><a id="9230c22" class="tk">:</a>1;               <span class="ct">/* PWM ch3 odd trig Rising  edge Enable */</span></td></tr>
<tr name="9231" id="9231">
<td>9231</td><td>      <a id="9231c7" class="tk">vuint32_t</a> <a id="9231c17" class="tk">I3_FE</a><a id="9231c22" class="tk">:</a>1;               <span class="ct">/* PWM ch2 odd trig Falling edge Enable */</span></td></tr>
<tr name="9232" id="9232">
<td>9232</td><td>      <a id="9232c7" class="tk">vuint32_t</a> <a id="9232c17" class="tk">I3_RE</a><a id="9232c22" class="tk">:</a>1;               <span class="ct">/* PWM ch2 odd trig Rising  edge Enable */</span></td></tr>
<tr name="9233" id="9233">
<td>9233</td><td>      <a id="9233c7" class="tk">vuint32_t</a> <a id="9233c17" class="tk">I2_FE</a><a id="9233c22" class="tk">:</a>1;               <span class="ct">/* PWM ch1 odd trig Falling edge Enable */</span></td></tr>
<tr name="9234" id="9234">
<td>9234</td><td>      <a id="9234c7" class="tk">vuint32_t</a> <a id="9234c17" class="tk">I2_RE</a><a id="9234c22" class="tk">:</a>1;               <span class="ct">/* PWM ch1 odd trig Rising  edge Enable */</span></td></tr>
<tr name="9235" id="9235">
<td>9235</td><td>      <a id="9235c7" class="tk">vuint32_t</a> <a id="9235c17" class="tk">I1_FE</a><a id="9235c22" class="tk">:</a>1;               <span class="ct">/* PWM ch0 odd trig Falling edge Enable */</span></td></tr>
<tr name="9236" id="9236">
<td>9236</td><td>      <a id="9236c7" class="tk">vuint32_t</a> <a id="9236c17" class="tk">I1_RE</a><a id="9236c22" class="tk">:</a>1;               <span class="ct">/* PWM ch0 odd trig Rising  edge Enable */</span></td></tr>
<tr name="9237" id="9237">
<td>9237</td><td>      <a id="9237c7" class="tk">vuint32_t</a> <a id="9237c17" class="tk">I0_FE</a><a id="9237c22" class="tk">:</a>1;               <span class="ct">/* PWM Reload Falling Edge Enable */</span></td></tr>
<tr name="9238" id="9238">
<td>9238</td><td>      <a id="9238c7" class="tk">vuint32_t</a> <a id="9238c17" class="tk">I0_RE</a><a id="9238c22" class="tk">:</a>1;               <span class="ct">/* PWM Reload Rising  Edge Enable */</span></td></tr>
<tr name="9239" id="9239">
<td>9239</td><td>    <span class="br">}</span> <a id="9239c7" class="tk">B</a>;</td></tr>
<tr name="9240" id="9240">
<td>9240</td><td>  <span class="br">}</span> <a id="9240c5" class="tk">CTU_TGSISR_32B_tag</a>;</td></tr>
<tr name="9241" id="9241">
<td>9241</td><td></td></tr>
<tr name="9242" id="9242">
<td>9242</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Trigger Generator Subunit Control Register */</span></td></tr>
<tr name="9243" id="9243">
<td>9243</td><td>    <a id="9243c5" class="tk">vuint16_t</a> <a id="9243c15" class="tk">R</a>;</td></tr>
<tr name="9244" id="9244">
<td>9244</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="9245" id="9245">
<td>9245</td><td>     <a id="9245c6" class="tk">vuint16_t</a><a id="9245c15" class="tk">:</a></td></tr>
<tr name="9246" id="9246">
<td>9246</td><td>      7;</td></tr>
<tr name="9247" id="9247">
<td>9247</td><td></td></tr>
<tr name="9248" id="9248">
<td>9248</td><td><span class="pp">#ifndef</span> <a id="9248c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9249" id="9249">
<td>9249</td><td></td></tr>
<tr name="9250" id="9250">
<td>9250</td><td>      <a id="9250c7" class="tk">vuint16_t</a> <a id="9250c17" class="tk">ET_TM</a><a id="9250c22" class="tk">:</a>1;               <span class="ct">/* Toggle Mode Enable */</span></td></tr>
<tr name="9251" id="9251">
<td>9251</td><td></td></tr>
<tr name="9252" id="9252">
<td>9252</td><td><span class="pp">#else</span></td></tr>
<tr name="9253" id="9253">
<td>9253</td><td></td></tr>
<tr name="9254" id="9254">
<td>9254</td><td>      <a id="9254c7" class="tk">vuint16_t</a> <a id="9254c17" class="tk">ETTM</a><a id="9254c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9255" id="9255">
<td>9255</td><td></td></tr>
<tr name="9256" id="9256">
<td>9256</td><td><span class="pp">#endif</span></td></tr>
<tr name="9257" id="9257">
<td>9257</td><td></td></tr>
<tr name="9258" id="9258">
<td>9258</td><td>      <a id="9258c7" class="tk">vuint16_t</a> <a id="9258c17" class="tk">PRES</a><a id="9258c21" class="tk">:</a>2;                <span class="ct">/* TGS Prescaler Selection */</span></td></tr>
<tr name="9259" id="9259">
<td>9259</td><td></td></tr>
<tr name="9260" id="9260">
<td>9260</td><td><span class="pp">#ifndef</span> <a id="9260c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9261" id="9261">
<td>9261</td><td></td></tr>
<tr name="9262" id="9262">
<td>9262</td><td>      <a id="9262c7" class="tk">vuint16_t</a> <a id="9262c17" class="tk">MRS_SM</a><a id="9262c23" class="tk">:</a>5;              <span class="ct">/* MRS Selection in Sequential Mode */</span></td></tr>
<tr name="9263" id="9263">
<td>9263</td><td></td></tr>
<tr name="9264" id="9264">
<td>9264</td><td><span class="pp">#else</span></td></tr>
<tr name="9265" id="9265">
<td>9265</td><td></td></tr>
<tr name="9266" id="9266">
<td>9266</td><td>      <a id="9266c7" class="tk">vuint16_t</a> <a id="9266c17" class="tk">MRSSM</a><a id="9266c22" class="tk">:</a>5;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9267" id="9267">
<td>9267</td><td></td></tr>
<tr name="9268" id="9268">
<td>9268</td><td><span class="pp">#endif</span></td></tr>
<tr name="9269" id="9269">
<td>9269</td><td></td></tr>
<tr name="9270" id="9270">
<td>9270</td><td><span class="pp">#ifndef</span> <a id="9270c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9271" id="9271">
<td>9271</td><td></td></tr>
<tr name="9272" id="9272">
<td>9272</td><td>      <a id="9272c7" class="tk">vuint16_t</a> <a id="9272c17" class="tk">TGS_M</a><a id="9272c22" class="tk">:</a>1;               <span class="ct">/* Trigger Generator Subunit Mode */</span></td></tr>
<tr name="9273" id="9273">
<td>9273</td><td></td></tr>
<tr name="9274" id="9274">
<td>9274</td><td><span class="pp">#else</span></td></tr>
<tr name="9275" id="9275">
<td>9275</td><td></td></tr>
<tr name="9276" id="9276">
<td>9276</td><td>      <a id="9276c7" class="tk">vuint16_t</a> <a id="9276c17" class="tk">TGSM</a><a id="9276c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9277" id="9277">
<td>9277</td><td></td></tr>
<tr name="9278" id="9278">
<td>9278</td><td><span class="pp">#endif</span></td></tr>
<tr name="9279" id="9279">
<td>9279</td><td></td></tr>
<tr name="9280" id="9280">
<td>9280</td><td>    <span class="br">}</span> <a id="9280c7" class="tk">B</a>;</td></tr>
<tr name="9281" id="9281">
<td>9281</td><td>  <span class="br">}</span> <a id="9281c5" class="tk">CTU_TGSCR_16B_tag</a>;</td></tr>
<tr name="9282" id="9282">
<td>9282</td><td></td></tr>
<tr name="9283" id="9283">
<td>9283</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/*  */</span></td></tr>
<tr name="9284" id="9284">
<td>9284</td><td>    <a id="9284c5" class="tk">vuint16_t</a> <a id="9284c15" class="tk">R</a>;</td></tr>
<tr name="9285" id="9285">
<td>9285</td><td>  <span class="br">}</span> <a id="9285c5" class="tk">CTU_TCR_16B_tag</a>;</td></tr>
<tr name="9286" id="9286">
<td>9286</td><td></td></tr>
<tr name="9287" id="9287">
<td>9287</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* TGS Counter Compare Register */</span></td></tr>
<tr name="9288" id="9288">
<td>9288</td><td>    <a id="9288c5" class="tk">vuint16_t</a> <a id="9288c15" class="tk">R</a>;</td></tr>
<tr name="9289" id="9289">
<td>9289</td><td></td></tr>
<tr name="9290" id="9290">
<td>9290</td><td><span class="pp">#ifdef</span> <a id="9290c8" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9291" id="9291">
<td>9291</td><td></td></tr>
<tr name="9292" id="9292">
<td>9292</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="9293" id="9293">
<td>9293</td><td>      <a id="9293c7" class="tk">vuint16_t</a> <a id="9293c17" class="tk">TGSCCV</a><a id="9293c23" class="tk">:</a>16;             <span class="ct">/* deprecated field -- do not use */</span></td></tr>
<tr name="9294" id="9294">
<td>9294</td><td>    <span class="br">}</span> <a id="9294c7" class="tk">B</a>;</td></tr>
<tr name="9295" id="9295">
<td>9295</td><td></td></tr>
<tr name="9296" id="9296">
<td>9296</td><td><span class="pp">#endif</span></td></tr>
<tr name="9297" id="9297">
<td>9297</td><td></td></tr>
<tr name="9298" id="9298">
<td>9298</td><td>  <span class="br">}</span> <a id="9298c5" class="tk">CTU_TGSCCR_16B_tag</a>;</td></tr>
<tr name="9299" id="9299">
<td>9299</td><td></td></tr>
<tr name="9300" id="9300">
<td>9300</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* TGS Counter Reload Register */</span></td></tr>
<tr name="9301" id="9301">
<td>9301</td><td>    <a id="9301c5" class="tk">vuint16_t</a> <a id="9301c15" class="tk">R</a>;</td></tr>
<tr name="9302" id="9302">
<td>9302</td><td></td></tr>
<tr name="9303" id="9303">
<td>9303</td><td><span class="pp">#ifdef</span> <a id="9303c8" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9304" id="9304">
<td>9304</td><td></td></tr>
<tr name="9305" id="9305">
<td>9305</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="9306" id="9306">
<td>9306</td><td>      <a id="9306c7" class="tk">vuint16_t</a> <a id="9306c17" class="tk">TGSCRV</a><a id="9306c23" class="tk">:</a>16;             <span class="ct">/* deprecated field -- do not use */</span></td></tr>
<tr name="9307" id="9307">
<td>9307</td><td>    <span class="br">}</span> <a id="9307c7" class="tk">B</a>;</td></tr>
<tr name="9308" id="9308">
<td>9308</td><td></td></tr>
<tr name="9309" id="9309">
<td>9309</td><td><span class="pp">#endif</span></td></tr>
<tr name="9310" id="9310">
<td>9310</td><td></td></tr>
<tr name="9311" id="9311">
<td>9311</td><td>  <span class="br">}</span> <a id="9311c5" class="tk">CTU_TGSCRR_16B_tag</a>;</td></tr>
<tr name="9312" id="9312">
<td>9312</td><td></td></tr>
<tr name="9313" id="9313">
<td>9313</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Commands List Control Register 1 */</span></td></tr>
<tr name="9314" id="9314">
<td>9314</td><td>    <a id="9314c5" class="tk">vuint32_t</a> <a id="9314c15" class="tk">R</a>;</td></tr>
<tr name="9315" id="9315">
<td>9315</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="9316" id="9316">
<td>9316</td><td>     <a id="9316c6" class="tk">vuint32_t</a><a id="9316c15" class="tk">:</a></td></tr>
<tr name="9317" id="9317">
<td>9317</td><td>      3;</td></tr>
<tr name="9318" id="9318">
<td>9318</td><td>      <a id="9318c7" class="tk">vuint32_t</a> <a id="9318c17" class="tk">T3INDEX</a><a id="9318c24" class="tk">:</a>5;             <span class="ct">/* Trigger 3 First Command address */</span></td></tr>
<tr name="9319" id="9319">
<td>9319</td><td>     <a id="9319c6" class="tk">vuint32_t</a><a id="9319c15" class="tk">:</a></td></tr>
<tr name="9320" id="9320">
<td>9320</td><td>      3;</td></tr>
<tr name="9321" id="9321">
<td>9321</td><td>      <a id="9321c7" class="tk">vuint32_t</a> <a id="9321c17" class="tk">T2INDEX</a><a id="9321c24" class="tk">:</a>5;             <span class="ct">/* Trigger 2 First Command address */</span></td></tr>
<tr name="9322" id="9322">
<td>9322</td><td>     <a id="9322c6" class="tk">vuint32_t</a><a id="9322c15" class="tk">:</a></td></tr>
<tr name="9323" id="9323">
<td>9323</td><td>      3;</td></tr>
<tr name="9324" id="9324">
<td>9324</td><td>      <a id="9324c7" class="tk">vuint32_t</a> <a id="9324c17" class="tk">T1INDEX</a><a id="9324c24" class="tk">:</a>5;             <span class="ct">/* Trigger 1 First Command address */</span></td></tr>
<tr name="9325" id="9325">
<td>9325</td><td>     <a id="9325c6" class="tk">vuint32_t</a><a id="9325c15" class="tk">:</a></td></tr>
<tr name="9326" id="9326">
<td>9326</td><td>      3;</td></tr>
<tr name="9327" id="9327">
<td>9327</td><td>      <a id="9327c7" class="tk">vuint32_t</a> <a id="9327c17" class="tk">T0INDEX</a><a id="9327c24" class="tk">:</a>5;             <span class="ct">/* Trigger 0 First Command address */</span></td></tr>
<tr name="9328" id="9328">
<td>9328</td><td>    <span class="br">}</span> <a id="9328c7" class="tk">B</a>;</td></tr>
<tr name="9329" id="9329">
<td>9329</td><td>  <span class="br">}</span> <a id="9329c5" class="tk">CTU_CLCR1_32B_tag</a>;</td></tr>
<tr name="9330" id="9330">
<td>9330</td><td></td></tr>
<tr name="9331" id="9331">
<td>9331</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Commands List Control Register 2 */</span></td></tr>
<tr name="9332" id="9332">
<td>9332</td><td>    <a id="9332c5" class="tk">vuint32_t</a> <a id="9332c15" class="tk">R</a>;</td></tr>
<tr name="9333" id="9333">
<td>9333</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="9334" id="9334">
<td>9334</td><td>     <a id="9334c6" class="tk">vuint32_t</a><a id="9334c15" class="tk">:</a></td></tr>
<tr name="9335" id="9335">
<td>9335</td><td>      3;</td></tr>
<tr name="9336" id="9336">
<td>9336</td><td>      <a id="9336c7" class="tk">vuint32_t</a> <a id="9336c17" class="tk">T7INDEX</a><a id="9336c24" class="tk">:</a>5;             <span class="ct">/* Trigger 7 First Command address */</span></td></tr>
<tr name="9337" id="9337">
<td>9337</td><td>     <a id="9337c6" class="tk">vuint32_t</a><a id="9337c15" class="tk">:</a></td></tr>
<tr name="9338" id="9338">
<td>9338</td><td>      3;</td></tr>
<tr name="9339" id="9339">
<td>9339</td><td>      <a id="9339c7" class="tk">vuint32_t</a> <a id="9339c17" class="tk">T6INDEX</a><a id="9339c24" class="tk">:</a>5;             <span class="ct">/* Trigger 6 First Command address */</span></td></tr>
<tr name="9340" id="9340">
<td>9340</td><td>     <a id="9340c6" class="tk">vuint32_t</a><a id="9340c15" class="tk">:</a></td></tr>
<tr name="9341" id="9341">
<td>9341</td><td>      3;</td></tr>
<tr name="9342" id="9342">
<td>9342</td><td>      <a id="9342c7" class="tk">vuint32_t</a> <a id="9342c17" class="tk">T5INDEX</a><a id="9342c24" class="tk">:</a>5;             <span class="ct">/* Trigger 5 First Command address */</span></td></tr>
<tr name="9343" id="9343">
<td>9343</td><td>     <a id="9343c6" class="tk">vuint32_t</a><a id="9343c15" class="tk">:</a></td></tr>
<tr name="9344" id="9344">
<td>9344</td><td>      3;</td></tr>
<tr name="9345" id="9345">
<td>9345</td><td>      <a id="9345c7" class="tk">vuint32_t</a> <a id="9345c17" class="tk">T4INDEX</a><a id="9345c24" class="tk">:</a>5;             <span class="ct">/* Trigger 4 First Command address */</span></td></tr>
<tr name="9346" id="9346">
<td>9346</td><td>    <span class="br">}</span> <a id="9346c7" class="tk">B</a>;</td></tr>
<tr name="9347" id="9347">
<td>9347</td><td>  <span class="br">}</span> <a id="9347c5" class="tk">CTU_CLCR2_32B_tag</a>;</td></tr>
<tr name="9348" id="9348">
<td>9348</td><td></td></tr>
<tr name="9349" id="9349">
<td>9349</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Trigger Handler Control Register 1 */</span></td></tr>
<tr name="9350" id="9350">
<td>9350</td><td>    <a id="9350c5" class="tk">vuint32_t</a> <a id="9350c15" class="tk">R</a>;</td></tr>
<tr name="9351" id="9351">
<td>9351</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="9352" id="9352">
<td>9352</td><td>     <a id="9352c6" class="tk">vuint32_t</a><a id="9352c15" class="tk">:</a></td></tr>
<tr name="9353" id="9353">
<td>9353</td><td>      1;</td></tr>
<tr name="9354" id="9354">
<td>9354</td><td>      <a id="9354c7" class="tk">vuint32_t</a> <a id="9354c17" class="tk">T3_E</a><a id="9354c21" class="tk">:</a>1;                <span class="ct">/* Trigger 3 enable */</span></td></tr>
<tr name="9355" id="9355">
<td>9355</td><td>      <a id="9355c7" class="tk">vuint32_t</a> <a id="9355c17" class="tk">T3_ETE</a><a id="9355c23" class="tk">:</a>1;              <span class="ct">/* Trigger 3 Ext Trigger output enable */</span></td></tr>
<tr name="9356" id="9356">
<td>9356</td><td>      <a id="9356c7" class="tk">vuint32_t</a> <a id="9356c17" class="tk">T3_T4E</a><a id="9356c23" class="tk">:</a>1;              <span class="ct">/* Trigger 3 Timer4 output enable */</span></td></tr>
<tr name="9357" id="9357">
<td>9357</td><td>      <a id="9357c7" class="tk">vuint32_t</a> <a id="9357c17" class="tk">T3_T3E</a><a id="9357c23" class="tk">:</a>1;              <span class="ct">/* Trigger 3 Timer3 output enable */</span></td></tr>
<tr name="9358" id="9358">
<td>9358</td><td>      <a id="9358c7" class="tk">vuint32_t</a> <a id="9358c17" class="tk">T3_T2E</a><a id="9358c23" class="tk">:</a>1;              <span class="ct">/* Trigger 3 Timer2 output enable */</span></td></tr>
<tr name="9359" id="9359">
<td>9359</td><td>      <a id="9359c7" class="tk">vuint32_t</a> <a id="9359c17" class="tk">T3_T1E</a><a id="9359c23" class="tk">:</a>1;              <span class="ct">/* Trigger 3 Timer1 output enable */</span></td></tr>
<tr name="9360" id="9360">
<td>9360</td><td>      <a id="9360c7" class="tk">vuint32_t</a> <a id="9360c17" class="tk">T3_ADCE</a><a id="9360c24" class="tk">:</a>1;             <span class="ct">/* Trigger 3 ADC Command output enable */</span></td></tr>
<tr name="9361" id="9361">
<td>9361</td><td>     <a id="9361c6" class="tk">vuint32_t</a><a id="9361c15" class="tk">:</a></td></tr>
<tr name="9362" id="9362">
<td>9362</td><td>      1;</td></tr>
<tr name="9363" id="9363">
<td>9363</td><td>      <a id="9363c7" class="tk">vuint32_t</a> <a id="9363c17" class="tk">T2_E</a><a id="9363c21" class="tk">:</a>1;                <span class="ct">/* Trigger 2 enable */</span></td></tr>
<tr name="9364" id="9364">
<td>9364</td><td>      <a id="9364c7" class="tk">vuint32_t</a> <a id="9364c17" class="tk">T2_ETE</a><a id="9364c23" class="tk">:</a>1;              <span class="ct">/* Trigger 2 Ext Trigger output enable */</span></td></tr>
<tr name="9365" id="9365">
<td>9365</td><td>      <a id="9365c7" class="tk">vuint32_t</a> <a id="9365c17" class="tk">T2_T4E</a><a id="9365c23" class="tk">:</a>1;              <span class="ct">/* Trigger 2 Timer4 output enable */</span></td></tr>
<tr name="9366" id="9366">
<td>9366</td><td>      <a id="9366c7" class="tk">vuint32_t</a> <a id="9366c17" class="tk">T2_T3E</a><a id="9366c23" class="tk">:</a>1;              <span class="ct">/* Trigger 2 Timer3 output enable */</span></td></tr>
<tr name="9367" id="9367">
<td>9367</td><td>      <a id="9367c7" class="tk">vuint32_t</a> <a id="9367c17" class="tk">T2_T2E</a><a id="9367c23" class="tk">:</a>1;              <span class="ct">/* Trigger 2 Timer2 output enable */</span></td></tr>
<tr name="9368" id="9368">
<td>9368</td><td>      <a id="9368c7" class="tk">vuint32_t</a> <a id="9368c17" class="tk">T2_T1E</a><a id="9368c23" class="tk">:</a>1;              <span class="ct">/* Trigger 2 Timer1 output enable */</span></td></tr>
<tr name="9369" id="9369">
<td>9369</td><td>      <a id="9369c7" class="tk">vuint32_t</a> <a id="9369c17" class="tk">T2_ADCE</a><a id="9369c24" class="tk">:</a>1;             <span class="ct">/* Trigger 2 ADC Command output enable */</span></td></tr>
<tr name="9370" id="9370">
<td>9370</td><td>     <a id="9370c6" class="tk">vuint32_t</a><a id="9370c15" class="tk">:</a></td></tr>
<tr name="9371" id="9371">
<td>9371</td><td>      1;</td></tr>
<tr name="9372" id="9372">
<td>9372</td><td>      <a id="9372c7" class="tk">vuint32_t</a> <a id="9372c17" class="tk">T1_E</a><a id="9372c21" class="tk">:</a>1;                <span class="ct">/* Trigger 1 enable */</span></td></tr>
<tr name="9373" id="9373">
<td>9373</td><td>      <a id="9373c7" class="tk">vuint32_t</a> <a id="9373c17" class="tk">T1_ETE</a><a id="9373c23" class="tk">:</a>1;              <span class="ct">/* Trigger 1 Ext Trigger output enable */</span></td></tr>
<tr name="9374" id="9374">
<td>9374</td><td>      <a id="9374c7" class="tk">vuint32_t</a> <a id="9374c17" class="tk">T1_T4E</a><a id="9374c23" class="tk">:</a>1;              <span class="ct">/* Trigger 1 Timer4 output enable */</span></td></tr>
<tr name="9375" id="9375">
<td>9375</td><td>      <a id="9375c7" class="tk">vuint32_t</a> <a id="9375c17" class="tk">T1_T3E</a><a id="9375c23" class="tk">:</a>1;              <span class="ct">/* Trigger 1 Timer3 output enable */</span></td></tr>
<tr name="9376" id="9376">
<td>9376</td><td>      <a id="9376c7" class="tk">vuint32_t</a> <a id="9376c17" class="tk">T1_T2E</a><a id="9376c23" class="tk">:</a>1;              <span class="ct">/* Trigger 1 Timer2 output enable */</span></td></tr>
<tr name="9377" id="9377">
<td>9377</td><td>      <a id="9377c7" class="tk">vuint32_t</a> <a id="9377c17" class="tk">T1_T1E</a><a id="9377c23" class="tk">:</a>1;              <span class="ct">/* Trigger 1 Timer1 output enable */</span></td></tr>
<tr name="9378" id="9378">
<td>9378</td><td>      <a id="9378c7" class="tk">vuint32_t</a> <a id="9378c17" class="tk">T1_ADCE</a><a id="9378c24" class="tk">:</a>1;             <span class="ct">/* Trigger 1 ADC Command output enable */</span></td></tr>
<tr name="9379" id="9379">
<td>9379</td><td>     <a id="9379c6" class="tk">vuint32_t</a><a id="9379c15" class="tk">:</a></td></tr>
<tr name="9380" id="9380">
<td>9380</td><td>      1;</td></tr>
<tr name="9381" id="9381">
<td>9381</td><td>      <a id="9381c7" class="tk">vuint32_t</a> <a id="9381c17" class="tk">T0_E</a><a id="9381c21" class="tk">:</a>1;                <span class="ct">/* Trigger 0 enable */</span></td></tr>
<tr name="9382" id="9382">
<td>9382</td><td>      <a id="9382c7" class="tk">vuint32_t</a> <a id="9382c17" class="tk">T0_ETE</a><a id="9382c23" class="tk">:</a>1;              <span class="ct">/* Trigger 0 Ext Trigger output enable */</span></td></tr>
<tr name="9383" id="9383">
<td>9383</td><td>      <a id="9383c7" class="tk">vuint32_t</a> <a id="9383c17" class="tk">T0_T4E</a><a id="9383c23" class="tk">:</a>1;              <span class="ct">/* Trigger 0 Timer4 output enable */</span></td></tr>
<tr name="9384" id="9384">
<td>9384</td><td>      <a id="9384c7" class="tk">vuint32_t</a> <a id="9384c17" class="tk">T0_T3E</a><a id="9384c23" class="tk">:</a>1;              <span class="ct">/* Trigger 0 Timer3 output enable */</span></td></tr>
<tr name="9385" id="9385">
<td>9385</td><td>      <a id="9385c7" class="tk">vuint32_t</a> <a id="9385c17" class="tk">T0_T2E</a><a id="9385c23" class="tk">:</a>1;              <span class="ct">/* Trigger 0 Timer2 output enable */</span></td></tr>
<tr name="9386" id="9386">
<td>9386</td><td>      <a id="9386c7" class="tk">vuint32_t</a> <a id="9386c17" class="tk">T0_T1E</a><a id="9386c23" class="tk">:</a>1;              <span class="ct">/* Trigger 0 Timer1 output enable */</span></td></tr>
<tr name="9387" id="9387">
<td>9387</td><td>      <a id="9387c7" class="tk">vuint32_t</a> <a id="9387c17" class="tk">T0_ADCE</a><a id="9387c24" class="tk">:</a>1;             <span class="ct">/* Trigger 0 ADC Command output enable */</span></td></tr>
<tr name="9388" id="9388">
<td>9388</td><td>    <span class="br">}</span> <a id="9388c7" class="tk">B</a>;</td></tr>
<tr name="9389" id="9389">
<td>9389</td><td>  <span class="br">}</span> <a id="9389c5" class="tk">CTU_THCR1_32B_tag</a>;</td></tr>
<tr name="9390" id="9390">
<td>9390</td><td></td></tr>
<tr name="9391" id="9391">
<td>9391</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Trigger Handler Control Register 2 */</span></td></tr>
<tr name="9392" id="9392">
<td>9392</td><td>    <a id="9392c5" class="tk">vuint32_t</a> <a id="9392c15" class="tk">R</a>;</td></tr>
<tr name="9393" id="9393">
<td>9393</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="9394" id="9394">
<td>9394</td><td>     <a id="9394c6" class="tk">vuint32_t</a><a id="9394c15" class="tk">:</a></td></tr>
<tr name="9395" id="9395">
<td>9395</td><td>      1;</td></tr>
<tr name="9396" id="9396">
<td>9396</td><td>      <a id="9396c7" class="tk">vuint32_t</a> <a id="9396c17" class="tk">T7_E</a><a id="9396c21" class="tk">:</a>1;                <span class="ct">/* Trigger 7 enable */</span></td></tr>
<tr name="9397" id="9397">
<td>9397</td><td>      <a id="9397c7" class="tk">vuint32_t</a> <a id="9397c17" class="tk">T7_ETE</a><a id="9397c23" class="tk">:</a>1;              <span class="ct">/* Trigger 7 Ext Trigger output enable */</span></td></tr>
<tr name="9398" id="9398">
<td>9398</td><td>      <a id="9398c7" class="tk">vuint32_t</a> <a id="9398c17" class="tk">T7_T4E</a><a id="9398c23" class="tk">:</a>1;              <span class="ct">/* Trigger 7 Timer4 output enable */</span></td></tr>
<tr name="9399" id="9399">
<td>9399</td><td>      <a id="9399c7" class="tk">vuint32_t</a> <a id="9399c17" class="tk">T7_T3E</a><a id="9399c23" class="tk">:</a>1;              <span class="ct">/* Trigger 7 Timer3 output enable */</span></td></tr>
<tr name="9400" id="9400">
<td>9400</td><td>      <a id="9400c7" class="tk">vuint32_t</a> <a id="9400c17" class="tk">T7_T2E</a><a id="9400c23" class="tk">:</a>1;              <span class="ct">/* Trigger 7 Timer2 output enable */</span></td></tr>
<tr name="9401" id="9401">
<td>9401</td><td>      <a id="9401c7" class="tk">vuint32_t</a> <a id="9401c17" class="tk">T7_T1E</a><a id="9401c23" class="tk">:</a>1;              <span class="ct">/* Trigger 7 Timer1 output enable */</span></td></tr>
<tr name="9402" id="9402">
<td>9402</td><td>      <a id="9402c7" class="tk">vuint32_t</a> <a id="9402c17" class="tk">T7_ADCE</a><a id="9402c24" class="tk">:</a>1;             <span class="ct">/* Trigger 7 ADC Command output enable */</span></td></tr>
<tr name="9403" id="9403">
<td>9403</td><td>     <a id="9403c6" class="tk">vuint32_t</a><a id="9403c15" class="tk">:</a></td></tr>
<tr name="9404" id="9404">
<td>9404</td><td>      1;</td></tr>
<tr name="9405" id="9405">
<td>9405</td><td>      <a id="9405c7" class="tk">vuint32_t</a> <a id="9405c17" class="tk">T6_E</a><a id="9405c21" class="tk">:</a>1;                <span class="ct">/* Trigger 6 enable */</span></td></tr>
<tr name="9406" id="9406">
<td>9406</td><td>      <a id="9406c7" class="tk">vuint32_t</a> <a id="9406c17" class="tk">T6_ETE</a><a id="9406c23" class="tk">:</a>1;              <span class="ct">/* Trigger 6 Ext Trigger output enable */</span></td></tr>
<tr name="9407" id="9407">
<td>9407</td><td>      <a id="9407c7" class="tk">vuint32_t</a> <a id="9407c17" class="tk">T6_T4E</a><a id="9407c23" class="tk">:</a>1;              <span class="ct">/* Trigger 6 Timer4 output enable */</span></td></tr>
<tr name="9408" id="9408">
<td>9408</td><td>      <a id="9408c7" class="tk">vuint32_t</a> <a id="9408c17" class="tk">T6_T3E</a><a id="9408c23" class="tk">:</a>1;              <span class="ct">/* Trigger 6 Timer3 output enable */</span></td></tr>
<tr name="9409" id="9409">
<td>9409</td><td>      <a id="9409c7" class="tk">vuint32_t</a> <a id="9409c17" class="tk">T6_T2E</a><a id="9409c23" class="tk">:</a>1;              <span class="ct">/* Trigger 6 Timer2 output enable */</span></td></tr>
<tr name="9410" id="9410">
<td>9410</td><td>      <a id="9410c7" class="tk">vuint32_t</a> <a id="9410c17" class="tk">T6_T1E</a><a id="9410c23" class="tk">:</a>1;              <span class="ct">/* Trigger 6 Timer1 output enable */</span></td></tr>
<tr name="9411" id="9411">
<td>9411</td><td>      <a id="9411c7" class="tk">vuint32_t</a> <a id="9411c17" class="tk">T6_ADCE</a><a id="9411c24" class="tk">:</a>1;             <span class="ct">/* Trigger 6 ADC Command output enable */</span></td></tr>
<tr name="9412" id="9412">
<td>9412</td><td>     <a id="9412c6" class="tk">vuint32_t</a><a id="9412c15" class="tk">:</a></td></tr>
<tr name="9413" id="9413">
<td>9413</td><td>      1;</td></tr>
<tr name="9414" id="9414">
<td>9414</td><td>      <a id="9414c7" class="tk">vuint32_t</a> <a id="9414c17" class="tk">T5_E</a><a id="9414c21" class="tk">:</a>1;                <span class="ct">/* Trigger 5 enable */</span></td></tr>
<tr name="9415" id="9415">
<td>9415</td><td>      <a id="9415c7" class="tk">vuint32_t</a> <a id="9415c17" class="tk">T5_ETE</a><a id="9415c23" class="tk">:</a>1;              <span class="ct">/* Trigger 5 Ext Trigger output enable */</span></td></tr>
<tr name="9416" id="9416">
<td>9416</td><td>      <a id="9416c7" class="tk">vuint32_t</a> <a id="9416c17" class="tk">T5_T4E</a><a id="9416c23" class="tk">:</a>1;              <span class="ct">/* Trigger 5 Timer4 output enable */</span></td></tr>
<tr name="9417" id="9417">
<td>9417</td><td>      <a id="9417c7" class="tk">vuint32_t</a> <a id="9417c17" class="tk">T5_T3E</a><a id="9417c23" class="tk">:</a>1;              <span class="ct">/* Trigger 5 Timer3 output enable */</span></td></tr>
<tr name="9418" id="9418">
<td>9418</td><td>      <a id="9418c7" class="tk">vuint32_t</a> <a id="9418c17" class="tk">T5_T2E</a><a id="9418c23" class="tk">:</a>1;              <span class="ct">/* Trigger 5 Timer2 output enable */</span></td></tr>
<tr name="9419" id="9419">
<td>9419</td><td>      <a id="9419c7" class="tk">vuint32_t</a> <a id="9419c17" class="tk">T5_T1E</a><a id="9419c23" class="tk">:</a>1;              <span class="ct">/* Trigger 5 Timer1 output enable */</span></td></tr>
<tr name="9420" id="9420">
<td>9420</td><td>      <a id="9420c7" class="tk">vuint32_t</a> <a id="9420c17" class="tk">T5_ADCE</a><a id="9420c24" class="tk">:</a>1;             <span class="ct">/* Trigger 5 ADC Command output enable */</span></td></tr>
<tr name="9421" id="9421">
<td>9421</td><td>     <a id="9421c6" class="tk">vuint32_t</a><a id="9421c15" class="tk">:</a></td></tr>
<tr name="9422" id="9422">
<td>9422</td><td>      1;</td></tr>
<tr name="9423" id="9423">
<td>9423</td><td>      <a id="9423c7" class="tk">vuint32_t</a> <a id="9423c17" class="tk">T4_E</a><a id="9423c21" class="tk">:</a>1;                <span class="ct">/* Trigger 4 enable */</span></td></tr>
<tr name="9424" id="9424">
<td>9424</td><td>      <a id="9424c7" class="tk">vuint32_t</a> <a id="9424c17" class="tk">T4_ETE</a><a id="9424c23" class="tk">:</a>1;              <span class="ct">/* Trigger 4 Ext Trigger output enable */</span></td></tr>
<tr name="9425" id="9425">
<td>9425</td><td>      <a id="9425c7" class="tk">vuint32_t</a> <a id="9425c17" class="tk">T4_T4E</a><a id="9425c23" class="tk">:</a>1;              <span class="ct">/* Trigger 4 Timer4 output enable */</span></td></tr>
<tr name="9426" id="9426">
<td>9426</td><td>      <a id="9426c7" class="tk">vuint32_t</a> <a id="9426c17" class="tk">T4_T3E</a><a id="9426c23" class="tk">:</a>1;              <span class="ct">/* Trigger 4 Timer3 output enable */</span></td></tr>
<tr name="9427" id="9427">
<td>9427</td><td>      <a id="9427c7" class="tk">vuint32_t</a> <a id="9427c17" class="tk">T4_T2E</a><a id="9427c23" class="tk">:</a>1;              <span class="ct">/* Trigger 4 Timer2 output enable */</span></td></tr>
<tr name="9428" id="9428">
<td>9428</td><td>      <a id="9428c7" class="tk">vuint32_t</a> <a id="9428c17" class="tk">T4_T1E</a><a id="9428c23" class="tk">:</a>1;              <span class="ct">/* Trigger 4 Timer1 output enable */</span></td></tr>
<tr name="9429" id="9429">
<td>9429</td><td>      <a id="9429c7" class="tk">vuint32_t</a> <a id="9429c17" class="tk">T4_ADCE</a><a id="9429c24" class="tk">:</a>1;             <span class="ct">/* Trigger 4 ADC Command output enable */</span></td></tr>
<tr name="9430" id="9430">
<td>9430</td><td>    <span class="br">}</span> <a id="9430c7" class="tk">B</a>;</td></tr>
<tr name="9431" id="9431">
<td>9431</td><td>  <span class="br">}</span> <a id="9431c5" class="tk">CTU_THCR2_32B_tag</a>;</td></tr>
<tr name="9432" id="9432">
<td>9432</td><td></td></tr>
<tr name="9433" id="9433">
<td>9433</td><td>  <span class="ct">/* Register layout for all registers CLR_DCM ... */</span></td></tr>
<tr name="9434" id="9434">
<td>9434</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Command List Register. View: (CMS=BIT13=)ST1 = 1, (BIT9=)ST0 = DONT CARE */</span></td></tr>
<tr name="9435" id="9435">
<td>9435</td><td>    <a id="9435c5" class="tk">vuint16_t</a> <a id="9435c15" class="tk">R</a>;</td></tr>
<tr name="9436" id="9436">
<td>9436</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="9437" id="9437">
<td>9437</td><td>      <a id="9437c7" class="tk">vuint16_t</a> <a id="9437c17" class="tk">CIR</a><a id="9437c20" class="tk">:</a>1;                 <span class="ct">/* Command Interrupt Request */</span></td></tr>
<tr name="9438" id="9438">
<td>9438</td><td>      <a id="9438c7" class="tk">vuint16_t</a> <a id="9438c17" class="tk">LC</a><a id="9438c19" class="tk">:</a>1;                  <span class="ct">/* Last Command */</span></td></tr>
<tr name="9439" id="9439">
<td>9439</td><td>      <a id="9439c7" class="tk">vuint16_t</a> <a id="9439c17" class="tk">CMS</a><a id="9439c20" class="tk">:</a>1;                 <span class="ct">/* Conversion Mode Selection */</span></td></tr>
<tr name="9440" id="9440">
<td>9440</td><td>      <a id="9440c7" class="tk">vuint16_t</a> <a id="9440c17" class="tk">FIFO</a><a id="9440c21" class="tk">:</a>3;                <span class="ct">/* FIFO for ADC A/B */</span></td></tr>
<tr name="9441" id="9441">
<td>9441</td><td>     <a id="9441c6" class="tk">vuint16_t</a><a id="9441c15" class="tk">:</a></td></tr>
<tr name="9442" id="9442">
<td>9442</td><td>      1;</td></tr>
<tr name="9443" id="9443">
<td>9443</td><td>      <a id="9443c7" class="tk">vuint16_t</a> <a id="9443c17" class="tk">CHB</a><a id="9443c20" class="tk">:</a>4;                 <span class="ct">/* ADC unit B channel number */</span></td></tr>
<tr name="9444" id="9444">
<td>9444</td><td>     <a id="9444c6" class="tk">vuint16_t</a><a id="9444c15" class="tk">:</a></td></tr>
<tr name="9445" id="9445">
<td>9445</td><td>      1;</td></tr>
<tr name="9446" id="9446">
<td>9446</td><td>      <a id="9446c7" class="tk">vuint16_t</a> <a id="9446c17" class="tk">CHA</a><a id="9446c20" class="tk">:</a>4;                 <span class="ct">/* ADC unit A channel number */</span></td></tr>
<tr name="9447" id="9447">
<td>9447</td><td>    <span class="br">}</span> <a id="9447c7" class="tk">B</a>;</td></tr>
<tr name="9448" id="9448">
<td>9448</td><td>  <span class="br">}</span> <a id="9448c5" class="tk">CTU_CLR_DCM_16B_tag</a>;</td></tr>
<tr name="9449" id="9449">
<td>9449</td><td></td></tr>
<tr name="9450" id="9450">
<td>9450</td><td>  <span class="ct">/* Register layout for all registers CLR_SCM ... */</span></td></tr>
<tr name="9451" id="9451">
<td>9451</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Command List Register. View: (CMS=BIT13=)ST1 = 0, (BIT9=)ST0 = 0 */</span></td></tr>
<tr name="9452" id="9452">
<td>9452</td><td>    <a id="9452c5" class="tk">vuint16_t</a> <a id="9452c15" class="tk">R</a>;</td></tr>
<tr name="9453" id="9453">
<td>9453</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="9454" id="9454">
<td>9454</td><td>      <a id="9454c7" class="tk">vuint16_t</a> <a id="9454c17" class="tk">CIR</a><a id="9454c20" class="tk">:</a>1;                 <span class="ct">/* Command Interrupt Request */</span></td></tr>
<tr name="9455" id="9455">
<td>9455</td><td>      <a id="9455c7" class="tk">vuint16_t</a> <a id="9455c17" class="tk">LC</a><a id="9455c19" class="tk">:</a>1;                  <span class="ct">/* Last Command */</span></td></tr>
<tr name="9456" id="9456">
<td>9456</td><td>      <a id="9456c7" class="tk">vuint16_t</a> <a id="9456c17" class="tk">CMS</a><a id="9456c20" class="tk">:</a>1;                 <span class="ct">/* Conversion Mode Selection */</span></td></tr>
<tr name="9457" id="9457">
<td>9457</td><td>      <a id="9457c7" class="tk">vuint16_t</a> <a id="9457c17" class="tk">FIFO</a><a id="9457c21" class="tk">:</a>3;                <span class="ct">/* FIFO for ADC A/B */</span></td></tr>
<tr name="9458" id="9458">
<td>9458</td><td>     <a id="9458c6" class="tk">vuint16_t</a><a id="9458c15" class="tk">:</a></td></tr>
<tr name="9459" id="9459">
<td>9459</td><td>      4;</td></tr>
<tr name="9460" id="9460">
<td>9460</td><td>      <a id="9460c7" class="tk">vuint16_t</a> <a id="9460c17" class="tk">SU</a><a id="9460c19" class="tk">:</a>1;                  <span class="ct">/* Selection ADC Unit */</span></td></tr>
<tr name="9461" id="9461">
<td>9461</td><td>     <a id="9461c6" class="tk">vuint16_t</a><a id="9461c15" class="tk">:</a></td></tr>
<tr name="9462" id="9462">
<td>9462</td><td>      1;</td></tr>
<tr name="9463" id="9463">
<td>9463</td><td>      <a id="9463c7" class="tk">vuint16_t</a> <a id="9463c17" class="tk">CH</a><a id="9463c19" class="tk">:</a>4;                  <span class="ct">/* ADC unit channel number */</span></td></tr>
<tr name="9464" id="9464">
<td>9464</td><td>    <span class="br">}</span> <a id="9464c7" class="tk">B</a>;</td></tr>
<tr name="9465" id="9465">
<td>9465</td><td>  <span class="br">}</span> <a id="9465c5" class="tk">CTU_CLR_SCM_16B_tag</a>;</td></tr>
<tr name="9466" id="9466">
<td>9466</td><td></td></tr>
<tr name="9467" id="9467">
<td>9467</td><td>  <span class="ct">/* Register layout for all registers CLR ... */</span></td></tr>
<tr name="9468" id="9468">
<td>9468</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Command List Register. View: BIT13, BIT9 */</span></td></tr>
<tr name="9469" id="9469">
<td>9469</td><td>    <a id="9469c5" class="tk">vuint16_t</a> <a id="9469c15" class="tk">R</a>;</td></tr>
<tr name="9470" id="9470">
<td>9470</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="9471" id="9471">
<td>9471</td><td>     <a id="9471c6" class="tk">vuint16_t</a><a id="9471c15" class="tk">:</a></td></tr>
<tr name="9472" id="9472">
<td>9472</td><td>      2;</td></tr>
<tr name="9473" id="9473">
<td>9473</td><td>      <a id="9473c7" class="tk">vuint16_t</a> <a id="9473c17" class="tk">ST1</a><a id="9473c20" class="tk">:</a>1;                 <span class="ct">/* Self test mode bit 1 */</span></td></tr>
<tr name="9474" id="9474">
<td>9474</td><td>     <a id="9474c6" class="tk">vuint16_t</a><a id="9474c15" class="tk">:</a></td></tr>
<tr name="9475" id="9475">
<td>9475</td><td>      3;</td></tr>
<tr name="9476" id="9476">
<td>9476</td><td>      <a id="9476c7" class="tk">vuint16_t</a> <a id="9476c17" class="tk">ST0</a><a id="9476c20" class="tk">:</a>1;                 <span class="ct">/* Self test mode bit 0 */</span></td></tr>
<tr name="9477" id="9477">
<td>9477</td><td>     <a id="9477c6" class="tk">vuint16_t</a><a id="9477c15" class="tk">:</a></td></tr>
<tr name="9478" id="9478">
<td>9478</td><td>      9;</td></tr>
<tr name="9479" id="9479">
<td>9479</td><td>    <span class="br">}</span> <a id="9479c7" class="tk">B</a>;</td></tr>
<tr name="9480" id="9480">
<td>9480</td><td>  <span class="br">}</span> <a id="9480c5" class="tk">CTU_CLR_16B_tag</a>;</td></tr>
<tr name="9481" id="9481">
<td>9481</td><td></td></tr>
<tr name="9482" id="9482">
<td>9482</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Control Register */</span></td></tr>
<tr name="9483" id="9483">
<td>9483</td><td>    <a id="9483c5" class="tk">vuint16_t</a> <a id="9483c15" class="tk">R</a>;</td></tr>
<tr name="9484" id="9484">
<td>9484</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="9485" id="9485">
<td>9485</td><td>      <a id="9485c7" class="tk">vuint16_t</a> <a id="9485c17" class="tk">EMPTY_CLR7</a><a id="9485c27" class="tk">:</a>1;          <span class="ct">/* Empty Clear 7 */</span></td></tr>
<tr name="9486" id="9486">
<td>9486</td><td>      <a id="9486c7" class="tk">vuint16_t</a> <a id="9486c17" class="tk">EMPTY_CLR6</a><a id="9486c27" class="tk">:</a>1;          <span class="ct">/* Empty Clear 6 */</span></td></tr>
<tr name="9487" id="9487">
<td>9487</td><td>      <a id="9487c7" class="tk">vuint16_t</a> <a id="9487c17" class="tk">EMPTY_CLR5</a><a id="9487c27" class="tk">:</a>1;          <span class="ct">/* Empty Clear 5 */</span></td></tr>
<tr name="9488" id="9488">
<td>9488</td><td>      <a id="9488c7" class="tk">vuint16_t</a> <a id="9488c17" class="tk">EMPTY_CLR4</a><a id="9488c27" class="tk">:</a>1;          <span class="ct">/* Empty Clear 4 */</span></td></tr>
<tr name="9489" id="9489">
<td>9489</td><td>      <a id="9489c7" class="tk">vuint16_t</a> <a id="9489c17" class="tk">EMPTY_CLR3</a><a id="9489c27" class="tk">:</a>1;          <span class="ct">/* Empty Clear 3 */</span></td></tr>
<tr name="9490" id="9490">
<td>9490</td><td>      <a id="9490c7" class="tk">vuint16_t</a> <a id="9490c17" class="tk">EMPTY_CLR2</a><a id="9490c27" class="tk">:</a>1;          <span class="ct">/* Empty Clear 2 */</span></td></tr>
<tr name="9491" id="9491">
<td>9491</td><td>      <a id="9491c7" class="tk">vuint16_t</a> <a id="9491c17" class="tk">EMPTY_CLR1</a><a id="9491c27" class="tk">:</a>1;          <span class="ct">/* Empty Clear 1 */</span></td></tr>
<tr name="9492" id="9492">
<td>9492</td><td>      <a id="9492c7" class="tk">vuint16_t</a> <a id="9492c17" class="tk">EMPTY_CLR0</a><a id="9492c27" class="tk">:</a>1;          <span class="ct">/* Empty Clear 0 */</span></td></tr>
<tr name="9493" id="9493">
<td>9493</td><td></td></tr>
<tr name="9494" id="9494">
<td>9494</td><td><span class="pp">#ifndef</span> <a id="9494c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9495" id="9495">
<td>9495</td><td></td></tr>
<tr name="9496" id="9496">
<td>9496</td><td>      <a id="9496c7" class="tk">vuint16_t</a> <a id="9496c17" class="tk">DMA_EN7</a><a id="9496c24" class="tk">:</a>1;             <span class="ct">/* Enable DMA interface for FIFO 7 */</span></td></tr>
<tr name="9497" id="9497">
<td>9497</td><td></td></tr>
<tr name="9498" id="9498">
<td>9498</td><td><span class="pp">#else</span></td></tr>
<tr name="9499" id="9499">
<td>9499</td><td></td></tr>
<tr name="9500" id="9500">
<td>9500</td><td>      <a id="9500c7" class="tk">vuint16_t</a> <a id="9500c17" class="tk">DMAEN7</a><a id="9500c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9501" id="9501">
<td>9501</td><td></td></tr>
<tr name="9502" id="9502">
<td>9502</td><td><span class="pp">#endif</span></td></tr>
<tr name="9503" id="9503">
<td>9503</td><td></td></tr>
<tr name="9504" id="9504">
<td>9504</td><td><span class="pp">#ifndef</span> <a id="9504c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9505" id="9505">
<td>9505</td><td></td></tr>
<tr name="9506" id="9506">
<td>9506</td><td>      <a id="9506c7" class="tk">vuint16_t</a> <a id="9506c17" class="tk">DMA_EN6</a><a id="9506c24" class="tk">:</a>1;             <span class="ct">/* Enable DMA interface for FIFO 6 */</span></td></tr>
<tr name="9507" id="9507">
<td>9507</td><td></td></tr>
<tr name="9508" id="9508">
<td>9508</td><td><span class="pp">#else</span></td></tr>
<tr name="9509" id="9509">
<td>9509</td><td></td></tr>
<tr name="9510" id="9510">
<td>9510</td><td>      <a id="9510c7" class="tk">vuint16_t</a> <a id="9510c17" class="tk">DMAEN6</a><a id="9510c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9511" id="9511">
<td>9511</td><td></td></tr>
<tr name="9512" id="9512">
<td>9512</td><td><span class="pp">#endif</span></td></tr>
<tr name="9513" id="9513">
<td>9513</td><td></td></tr>
<tr name="9514" id="9514">
<td>9514</td><td><span class="pp">#ifndef</span> <a id="9514c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9515" id="9515">
<td>9515</td><td></td></tr>
<tr name="9516" id="9516">
<td>9516</td><td>      <a id="9516c7" class="tk">vuint16_t</a> <a id="9516c17" class="tk">DMA_EN5</a><a id="9516c24" class="tk">:</a>1;             <span class="ct">/* Enable DMA interface for FIFO 5 */</span></td></tr>
<tr name="9517" id="9517">
<td>9517</td><td></td></tr>
<tr name="9518" id="9518">
<td>9518</td><td><span class="pp">#else</span></td></tr>
<tr name="9519" id="9519">
<td>9519</td><td></td></tr>
<tr name="9520" id="9520">
<td>9520</td><td>      <a id="9520c7" class="tk">vuint16_t</a> <a id="9520c17" class="tk">DMAEN5</a><a id="9520c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9521" id="9521">
<td>9521</td><td></td></tr>
<tr name="9522" id="9522">
<td>9522</td><td><span class="pp">#endif</span></td></tr>
<tr name="9523" id="9523">
<td>9523</td><td></td></tr>
<tr name="9524" id="9524">
<td>9524</td><td><span class="pp">#ifndef</span> <a id="9524c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9525" id="9525">
<td>9525</td><td></td></tr>
<tr name="9526" id="9526">
<td>9526</td><td>      <a id="9526c7" class="tk">vuint16_t</a> <a id="9526c17" class="tk">DMA_EN4</a><a id="9526c24" class="tk">:</a>1;             <span class="ct">/* Enable DMA interface for FIFO 4 */</span></td></tr>
<tr name="9527" id="9527">
<td>9527</td><td></td></tr>
<tr name="9528" id="9528">
<td>9528</td><td><span class="pp">#else</span></td></tr>
<tr name="9529" id="9529">
<td>9529</td><td></td></tr>
<tr name="9530" id="9530">
<td>9530</td><td>      <a id="9530c7" class="tk">vuint16_t</a> <a id="9530c17" class="tk">DMAEN4</a><a id="9530c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9531" id="9531">
<td>9531</td><td></td></tr>
<tr name="9532" id="9532">
<td>9532</td><td><span class="pp">#endif</span></td></tr>
<tr name="9533" id="9533">
<td>9533</td><td></td></tr>
<tr name="9534" id="9534">
<td>9534</td><td><span class="pp">#ifndef</span> <a id="9534c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9535" id="9535">
<td>9535</td><td></td></tr>
<tr name="9536" id="9536">
<td>9536</td><td>      <a id="9536c7" class="tk">vuint16_t</a> <a id="9536c17" class="tk">DMA_EN3</a><a id="9536c24" class="tk">:</a>1;             <span class="ct">/* Enable DMA interface for FIFO 3 */</span></td></tr>
<tr name="9537" id="9537">
<td>9537</td><td></td></tr>
<tr name="9538" id="9538">
<td>9538</td><td><span class="pp">#else</span></td></tr>
<tr name="9539" id="9539">
<td>9539</td><td></td></tr>
<tr name="9540" id="9540">
<td>9540</td><td>      <a id="9540c7" class="tk">vuint16_t</a> <a id="9540c17" class="tk">DMAEN3</a><a id="9540c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9541" id="9541">
<td>9541</td><td></td></tr>
<tr name="9542" id="9542">
<td>9542</td><td><span class="pp">#endif</span></td></tr>
<tr name="9543" id="9543">
<td>9543</td><td></td></tr>
<tr name="9544" id="9544">
<td>9544</td><td><span class="pp">#ifndef</span> <a id="9544c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9545" id="9545">
<td>9545</td><td></td></tr>
<tr name="9546" id="9546">
<td>9546</td><td>      <a id="9546c7" class="tk">vuint16_t</a> <a id="9546c17" class="tk">DMA_EN2</a><a id="9546c24" class="tk">:</a>1;             <span class="ct">/* Enable DMA interface for FIFO 2 */</span></td></tr>
<tr name="9547" id="9547">
<td>9547</td><td></td></tr>
<tr name="9548" id="9548">
<td>9548</td><td><span class="pp">#else</span></td></tr>
<tr name="9549" id="9549">
<td>9549</td><td></td></tr>
<tr name="9550" id="9550">
<td>9550</td><td>      <a id="9550c7" class="tk">vuint16_t</a> <a id="9550c17" class="tk">DMAEN2</a><a id="9550c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9551" id="9551">
<td>9551</td><td></td></tr>
<tr name="9552" id="9552">
<td>9552</td><td><span class="pp">#endif</span></td></tr>
<tr name="9553" id="9553">
<td>9553</td><td></td></tr>
<tr name="9554" id="9554">
<td>9554</td><td><span class="pp">#ifndef</span> <a id="9554c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9555" id="9555">
<td>9555</td><td></td></tr>
<tr name="9556" id="9556">
<td>9556</td><td>      <a id="9556c7" class="tk">vuint16_t</a> <a id="9556c17" class="tk">DMA_EN1</a><a id="9556c24" class="tk">:</a>1;             <span class="ct">/* Enable DMA interface for FIFO 1 */</span></td></tr>
<tr name="9557" id="9557">
<td>9557</td><td></td></tr>
<tr name="9558" id="9558">
<td>9558</td><td><span class="pp">#else</span></td></tr>
<tr name="9559" id="9559">
<td>9559</td><td></td></tr>
<tr name="9560" id="9560">
<td>9560</td><td>      <a id="9560c7" class="tk">vuint16_t</a> <a id="9560c17" class="tk">DMAEN1</a><a id="9560c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9561" id="9561">
<td>9561</td><td></td></tr>
<tr name="9562" id="9562">
<td>9562</td><td><span class="pp">#endif</span></td></tr>
<tr name="9563" id="9563">
<td>9563</td><td></td></tr>
<tr name="9564" id="9564">
<td>9564</td><td><span class="pp">#ifndef</span> <a id="9564c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9565" id="9565">
<td>9565</td><td></td></tr>
<tr name="9566" id="9566">
<td>9566</td><td>      <a id="9566c7" class="tk">vuint16_t</a> <a id="9566c17" class="tk">DMA_EN0</a><a id="9566c24" class="tk">:</a>1;             <span class="ct">/* Enable DMA interface for FIFO 0 */</span></td></tr>
<tr name="9567" id="9567">
<td>9567</td><td></td></tr>
<tr name="9568" id="9568">
<td>9568</td><td><span class="pp">#else</span></td></tr>
<tr name="9569" id="9569">
<td>9569</td><td></td></tr>
<tr name="9570" id="9570">
<td>9570</td><td>      <a id="9570c7" class="tk">vuint16_t</a> <a id="9570c17" class="tk">DMAEN0</a><a id="9570c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9571" id="9571">
<td>9571</td><td></td></tr>
<tr name="9572" id="9572">
<td>9572</td><td><span class="pp">#endif</span></td></tr>
<tr name="9573" id="9573">
<td>9573</td><td></td></tr>
<tr name="9574" id="9574">
<td>9574</td><td>    <span class="br">}</span> <a id="9574c7" class="tk">B</a>;</td></tr>
<tr name="9575" id="9575">
<td>9575</td><td>  <span class="br">}</span> <a id="9575c5" class="tk">CTU_CR_16B_tag</a>;</td></tr>
<tr name="9576" id="9576">
<td>9576</td><td></td></tr>
<tr name="9577" id="9577">
<td>9577</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Control Register FIFO */</span></td></tr>
<tr name="9578" id="9578">
<td>9578</td><td>    <a id="9578c5" class="tk">vuint32_t</a> <a id="9578c15" class="tk">R</a>;</td></tr>
<tr name="9579" id="9579">
<td>9579</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="9580" id="9580">
<td>9580</td><td>      <a id="9580c7" class="tk">vuint32_t</a> <a id="9580c17" class="tk">FIFO_OVERRUN_EN7</a><a id="9580c33" class="tk">:</a>1;    <span class="ct">/* FIFO 7 OVERRUN  Enable Interrupt */</span></td></tr>
<tr name="9581" id="9581">
<td>9581</td><td>      <a id="9581c7" class="tk">vuint32_t</a> <a id="9581c17" class="tk">FIFO_OVERFLOW_EN7</a><a id="9581c34" class="tk">:</a>1;   <span class="ct">/* FIFO 7 OVERFLOW Enable Interrupt */</span></td></tr>
<tr name="9582" id="9582">
<td>9582</td><td>      <a id="9582c7" class="tk">vuint32_t</a> <a id="9582c17" class="tk">FIFO_EMPTY_EN7</a><a id="9582c31" class="tk">:</a>1;      <span class="ct">/* FIFO 7 EMPTY Enable Interrupt */</span></td></tr>
<tr name="9583" id="9583">
<td>9583</td><td>      <a id="9583c7" class="tk">vuint32_t</a> <a id="9583c17" class="tk">FIFO_FULL_EN7</a><a id="9583c30" class="tk">:</a>1;       <span class="ct">/* FIFO 7 FULL Enable Interrupt */</span></td></tr>
<tr name="9584" id="9584">
<td>9584</td><td>      <a id="9584c7" class="tk">vuint32_t</a> <a id="9584c17" class="tk">FIFO_OVERRUN_EN6</a><a id="9584c33" class="tk">:</a>1;    <span class="ct">/* FIFO 6 OVERRUN  Enable Interrupt */</span></td></tr>
<tr name="9585" id="9585">
<td>9585</td><td>      <a id="9585c7" class="tk">vuint32_t</a> <a id="9585c17" class="tk">FIFO_OVERFLOW_EN6</a><a id="9585c34" class="tk">:</a>1;   <span class="ct">/* FIFO 6 OVERFLOW Enable Interrupt */</span></td></tr>
<tr name="9586" id="9586">
<td>9586</td><td>      <a id="9586c7" class="tk">vuint32_t</a> <a id="9586c17" class="tk">FIFO_EMPTY_EN6</a><a id="9586c31" class="tk">:</a>1;      <span class="ct">/* FIFO 6 EMPTY Enable Interrupt */</span></td></tr>
<tr name="9587" id="9587">
<td>9587</td><td>      <a id="9587c7" class="tk">vuint32_t</a> <a id="9587c17" class="tk">FIFO_FULL_EN6</a><a id="9587c30" class="tk">:</a>1;       <span class="ct">/* FIFO 6 FULL Enable Interrupt */</span></td></tr>
<tr name="9588" id="9588">
<td>9588</td><td>      <a id="9588c7" class="tk">vuint32_t</a> <a id="9588c17" class="tk">FIFO_OVERRUN_EN5</a><a id="9588c33" class="tk">:</a>1;    <span class="ct">/* FIFO 5 OVERRUN  Enable Interrupt */</span></td></tr>
<tr name="9589" id="9589">
<td>9589</td><td>      <a id="9589c7" class="tk">vuint32_t</a> <a id="9589c17" class="tk">FIFO_OVERFLOW_EN5</a><a id="9589c34" class="tk">:</a>1;   <span class="ct">/* FIFO 5 OVERFLOW Enable Interrupt */</span></td></tr>
<tr name="9590" id="9590">
<td>9590</td><td>      <a id="9590c7" class="tk">vuint32_t</a> <a id="9590c17" class="tk">FIFO_EMPTY_EN5</a><a id="9590c31" class="tk">:</a>1;      <span class="ct">/* FIFO 5 EMPTY Enable Interrupt */</span></td></tr>
<tr name="9591" id="9591">
<td>9591</td><td>      <a id="9591c7" class="tk">vuint32_t</a> <a id="9591c17" class="tk">FIFO_FULL_EN5</a><a id="9591c30" class="tk">:</a>1;       <span class="ct">/* FIFO 5 FULL Enable Interrupt */</span></td></tr>
<tr name="9592" id="9592">
<td>9592</td><td>      <a id="9592c7" class="tk">vuint32_t</a> <a id="9592c17" class="tk">FIFO_OVERRUN_EN4</a><a id="9592c33" class="tk">:</a>1;    <span class="ct">/* FIFO 4 OVERRUN  Enable Interrupt */</span></td></tr>
<tr name="9593" id="9593">
<td>9593</td><td>      <a id="9593c7" class="tk">vuint32_t</a> <a id="9593c17" class="tk">FIFO_OVERFLOW_EN4</a><a id="9593c34" class="tk">:</a>1;   <span class="ct">/* FIFO 4 OVERFLOW Enable Interrupt */</span></td></tr>
<tr name="9594" id="9594">
<td>9594</td><td>      <a id="9594c7" class="tk">vuint32_t</a> <a id="9594c17" class="tk">FIFO_EMPTY_EN4</a><a id="9594c31" class="tk">:</a>1;      <span class="ct">/* FIFO 4 EMPTY Enable Interrupt */</span></td></tr>
<tr name="9595" id="9595">
<td>9595</td><td>      <a id="9595c7" class="tk">vuint32_t</a> <a id="9595c17" class="tk">FIFO_FULL_EN4</a><a id="9595c30" class="tk">:</a>1;       <span class="ct">/* FIFO 4 FULL Enable Interrupt */</span></td></tr>
<tr name="9596" id="9596">
<td>9596</td><td>      <a id="9596c7" class="tk">vuint32_t</a> <a id="9596c17" class="tk">FIFO_OVERRUN_EN3</a><a id="9596c33" class="tk">:</a>1;    <span class="ct">/* FIFO 3 OVERRUN  Enable Interrupt */</span></td></tr>
<tr name="9597" id="9597">
<td>9597</td><td>      <a id="9597c7" class="tk">vuint32_t</a> <a id="9597c17" class="tk">FIFO_OVERFLOW_EN3</a><a id="9597c34" class="tk">:</a>1;   <span class="ct">/* FIFO 3 OVERFLOW Enable Interrupt */</span></td></tr>
<tr name="9598" id="9598">
<td>9598</td><td>      <a id="9598c7" class="tk">vuint32_t</a> <a id="9598c17" class="tk">FIFO_EMPTY_EN3</a><a id="9598c31" class="tk">:</a>1;      <span class="ct">/* FIFO 3 EMPTY Enable Interrupt */</span></td></tr>
<tr name="9599" id="9599">
<td>9599</td><td>      <a id="9599c7" class="tk">vuint32_t</a> <a id="9599c17" class="tk">FIFO_FULL_EN3</a><a id="9599c30" class="tk">:</a>1;       <span class="ct">/* FIFO 3 FULL Enable Interrupt */</span></td></tr>
<tr name="9600" id="9600">
<td>9600</td><td>      <a id="9600c7" class="tk">vuint32_t</a> <a id="9600c17" class="tk">FIFO_OVERRUN_EN2</a><a id="9600c33" class="tk">:</a>1;    <span class="ct">/* FIFO 2 OVERRUN  Enable Interrupt */</span></td></tr>
<tr name="9601" id="9601">
<td>9601</td><td>      <a id="9601c7" class="tk">vuint32_t</a> <a id="9601c17" class="tk">FIFO_OVERFLOW_EN2</a><a id="9601c34" class="tk">:</a>1;   <span class="ct">/* FIFO 2 OVERFLOW Enable Interrupt */</span></td></tr>
<tr name="9602" id="9602">
<td>9602</td><td>      <a id="9602c7" class="tk">vuint32_t</a> <a id="9602c17" class="tk">FIFO_EMPTY_EN2</a><a id="9602c31" class="tk">:</a>1;      <span class="ct">/* FIFO 2 EMPTY Enable Interrupt */</span></td></tr>
<tr name="9603" id="9603">
<td>9603</td><td>      <a id="9603c7" class="tk">vuint32_t</a> <a id="9603c17" class="tk">FIFO_FULL_EN2</a><a id="9603c30" class="tk">:</a>1;       <span class="ct">/* FIFO 2 FULL Enable Interrupt */</span></td></tr>
<tr name="9604" id="9604">
<td>9604</td><td>      <a id="9604c7" class="tk">vuint32_t</a> <a id="9604c17" class="tk">FIFO_OVERRUN_EN1</a><a id="9604c33" class="tk">:</a>1;    <span class="ct">/* FIFO 1 OVERRUN  Enable Interrupt */</span></td></tr>
<tr name="9605" id="9605">
<td>9605</td><td>      <a id="9605c7" class="tk">vuint32_t</a> <a id="9605c17" class="tk">FIFO_OVERFLOW_EN1</a><a id="9605c34" class="tk">:</a>1;   <span class="ct">/* FIFO 1 OVERFLOW Enable Interrupt */</span></td></tr>
<tr name="9606" id="9606">
<td>9606</td><td>      <a id="9606c7" class="tk">vuint32_t</a> <a id="9606c17" class="tk">FIFO_EMPTY_EN1</a><a id="9606c31" class="tk">:</a>1;      <span class="ct">/* FIFO 1 EMPTY Enable Interrupt */</span></td></tr>
<tr name="9607" id="9607">
<td>9607</td><td>      <a id="9607c7" class="tk">vuint32_t</a> <a id="9607c17" class="tk">FIFO_FULL_EN1</a><a id="9607c30" class="tk">:</a>1;       <span class="ct">/* FIFO 1 FULL Enable Interrupt */</span></td></tr>
<tr name="9608" id="9608">
<td>9608</td><td>      <a id="9608c7" class="tk">vuint32_t</a> <a id="9608c17" class="tk">FIFO_OVERRUN_EN0</a><a id="9608c33" class="tk">:</a>1;    <span class="ct">/* FIFO 0 OVERRUN  Enable Interrupt */</span></td></tr>
<tr name="9609" id="9609">
<td>9609</td><td>      <a id="9609c7" class="tk">vuint32_t</a> <a id="9609c17" class="tk">FIFO_OVERFLOW_EN0</a><a id="9609c34" class="tk">:</a>1;   <span class="ct">/* FIFO 0 OVERFLOW Enable Interrupt */</span></td></tr>
<tr name="9610" id="9610">
<td>9610</td><td>      <a id="9610c7" class="tk">vuint32_t</a> <a id="9610c17" class="tk">FIFO_EMPTY_EN0</a><a id="9610c31" class="tk">:</a>1;      <span class="ct">/* FIFO 0 EMPTY Enable Interrupt */</span></td></tr>
<tr name="9611" id="9611">
<td>9611</td><td>      <a id="9611c7" class="tk">vuint32_t</a> <a id="9611c17" class="tk">FIFO_FULL_EN0</a><a id="9611c30" class="tk">:</a>1;       <span class="ct">/* FIFO 0 FULL Enable Interrupt */</span></td></tr>
<tr name="9612" id="9612">
<td>9612</td><td>    <span class="br">}</span> <a id="9612c7" class="tk">B</a>;</td></tr>
<tr name="9613" id="9613">
<td>9613</td><td>  <span class="br">}</span> <a id="9613c5" class="tk">CTU_FCR_32B_tag</a>;</td></tr>
<tr name="9614" id="9614">
<td>9614</td><td></td></tr>
<tr name="9615" id="9615">
<td>9615</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Threshold 1 Register */</span></td></tr>
<tr name="9616" id="9616">
<td>9616</td><td>    <a id="9616c5" class="tk">vuint32_t</a> <a id="9616c15" class="tk">R</a>;</td></tr>
<tr name="9617" id="9617">
<td>9617</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="9618" id="9618">
<td>9618</td><td>      <a id="9618c7" class="tk">vuint32_t</a> <a id="9618c17" class="tk">THRESHOLD3</a><a id="9618c27" class="tk">:</a>8;          <span class="ct">/* Threshold FIFO 3 */</span></td></tr>
<tr name="9619" id="9619">
<td>9619</td><td>      <a id="9619c7" class="tk">vuint32_t</a> <a id="9619c17" class="tk">THRESHOLD2</a><a id="9619c27" class="tk">:</a>8;          <span class="ct">/* Threshold FIFO 2 */</span></td></tr>
<tr name="9620" id="9620">
<td>9620</td><td>      <a id="9620c7" class="tk">vuint32_t</a> <a id="9620c17" class="tk">THRESHOLD1</a><a id="9620c27" class="tk">:</a>8;          <span class="ct">/* Threshold FIFO 1 */</span></td></tr>
<tr name="9621" id="9621">
<td>9621</td><td>      <a id="9621c7" class="tk">vuint32_t</a> <a id="9621c17" class="tk">THRESHOLD0</a><a id="9621c27" class="tk">:</a>8;          <span class="ct">/* Threshold FIFO 0 */</span></td></tr>
<tr name="9622" id="9622">
<td>9622</td><td>    <span class="br">}</span> <a id="9622c7" class="tk">B</a>;</td></tr>
<tr name="9623" id="9623">
<td>9623</td><td>  <span class="br">}</span> <a id="9623c5" class="tk">CTU_TH1_32B_tag</a>;</td></tr>
<tr name="9624" id="9624">
<td>9624</td><td></td></tr>
<tr name="9625" id="9625">
<td>9625</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Threshold 2 Register */</span></td></tr>
<tr name="9626" id="9626">
<td>9626</td><td>    <a id="9626c5" class="tk">vuint32_t</a> <a id="9626c15" class="tk">R</a>;</td></tr>
<tr name="9627" id="9627">
<td>9627</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="9628" id="9628">
<td>9628</td><td>      <a id="9628c7" class="tk">vuint32_t</a> <a id="9628c17" class="tk">THRESHOLD7</a><a id="9628c27" class="tk">:</a>8;          <span class="ct">/* Threshold FIFO 7 */</span></td></tr>
<tr name="9629" id="9629">
<td>9629</td><td>      <a id="9629c7" class="tk">vuint32_t</a> <a id="9629c17" class="tk">THRESHOLD6</a><a id="9629c27" class="tk">:</a>8;          <span class="ct">/* Threshold FIFO 6 */</span></td></tr>
<tr name="9630" id="9630">
<td>9630</td><td>      <a id="9630c7" class="tk">vuint32_t</a> <a id="9630c17" class="tk">THRESHOLD5</a><a id="9630c27" class="tk">:</a>8;          <span class="ct">/* Threshold FIFO 5 */</span></td></tr>
<tr name="9631" id="9631">
<td>9631</td><td>      <a id="9631c7" class="tk">vuint32_t</a> <a id="9631c17" class="tk">THRESHOLD4</a><a id="9631c27" class="tk">:</a>8;          <span class="ct">/* Threshold FIFO 4 */</span></td></tr>
<tr name="9632" id="9632">
<td>9632</td><td>    <span class="br">}</span> <a id="9632c7" class="tk">B</a>;</td></tr>
<tr name="9633" id="9633">
<td>9633</td><td>  <span class="br">}</span> <a id="9633c5" class="tk">CTU_TH2_32B_tag</a>;</td></tr>
<tr name="9634" id="9634">
<td>9634</td><td></td></tr>
<tr name="9635" id="9635">
<td>9635</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Status Register */</span></td></tr>
<tr name="9636" id="9636">
<td>9636</td><td>    <a id="9636c5" class="tk">vuint32_t</a> <a id="9636c15" class="tk">R</a>;</td></tr>
<tr name="9637" id="9637">
<td>9637</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="9638" id="9638">
<td>9638</td><td>      <a id="9638c7" class="tk">vuint32_t</a> <a id="9638c17" class="tk">FIFO_OVERRUN7</a><a id="9638c30" class="tk">:</a>1;       <span class="ct">/* FIFO 7 OVERRUN  Flag */</span></td></tr>
<tr name="9639" id="9639">
<td>9639</td><td>      <a id="9639c7" class="tk">vuint32_t</a> <a id="9639c17" class="tk">FIFO_OVERFLOW7</a><a id="9639c31" class="tk">:</a>1;      <span class="ct">/* FIFO 7 OVERFLOW Flag */</span></td></tr>
<tr name="9640" id="9640">
<td>9640</td><td>      <a id="9640c7" class="tk">vuint32_t</a> <a id="9640c17" class="tk">FIFO_EMPTY7</a><a id="9640c28" class="tk">:</a>1;         <span class="ct">/* FIFO 7 EMPTY Flag */</span></td></tr>
<tr name="9641" id="9641">
<td>9641</td><td>      <a id="9641c7" class="tk">vuint32_t</a> <a id="9641c17" class="tk">FIFO_FULL7</a><a id="9641c27" class="tk">:</a>1;          <span class="ct">/* FIFO 7 FULL Flag */</span></td></tr>
<tr name="9642" id="9642">
<td>9642</td><td>      <a id="9642c7" class="tk">vuint32_t</a> <a id="9642c17" class="tk">FIFO_OVERRUN6</a><a id="9642c30" class="tk">:</a>1;       <span class="ct">/* FIFO 6 OVERRUN  Flag */</span></td></tr>
<tr name="9643" id="9643">
<td>9643</td><td>      <a id="9643c7" class="tk">vuint32_t</a> <a id="9643c17" class="tk">FIFO_OVERFLOW6</a><a id="9643c31" class="tk">:</a>1;      <span class="ct">/* FIFO 6 OVERFLOW Flag */</span></td></tr>
<tr name="9644" id="9644">
<td>9644</td><td>      <a id="9644c7" class="tk">vuint32_t</a> <a id="9644c17" class="tk">FIFO_EMPTY6</a><a id="9644c28" class="tk">:</a>1;         <span class="ct">/* FIFO 6 EMPTY Flag */</span></td></tr>
<tr name="9645" id="9645">
<td>9645</td><td>      <a id="9645c7" class="tk">vuint32_t</a> <a id="9645c17" class="tk">FIFO_FULL6</a><a id="9645c27" class="tk">:</a>1;          <span class="ct">/* FIFO 6 FULL Flag */</span></td></tr>
<tr name="9646" id="9646">
<td>9646</td><td>      <a id="9646c7" class="tk">vuint32_t</a> <a id="9646c17" class="tk">FIFO_OVERRUN5</a><a id="9646c30" class="tk">:</a>1;       <span class="ct">/* FIFO 5 OVERRUN  Flag */</span></td></tr>
<tr name="9647" id="9647">
<td>9647</td><td>      <a id="9647c7" class="tk">vuint32_t</a> <a id="9647c17" class="tk">FIFO_OVERFLOW5</a><a id="9647c31" class="tk">:</a>1;      <span class="ct">/* FIFO 5 OVERFLOW Flag */</span></td></tr>
<tr name="9648" id="9648">
<td>9648</td><td>      <a id="9648c7" class="tk">vuint32_t</a> <a id="9648c17" class="tk">FIFO_EMPTY5</a><a id="9648c28" class="tk">:</a>1;         <span class="ct">/* FIFO 5 EMPTY Flag */</span></td></tr>
<tr name="9649" id="9649">
<td>9649</td><td>      <a id="9649c7" class="tk">vuint32_t</a> <a id="9649c17" class="tk">FIFO_FULL5</a><a id="9649c27" class="tk">:</a>1;          <span class="ct">/* FIFO 5 FULL Flag */</span></td></tr>
<tr name="9650" id="9650">
<td>9650</td><td>      <a id="9650c7" class="tk">vuint32_t</a> <a id="9650c17" class="tk">FIFO_OVERRUN4</a><a id="9650c30" class="tk">:</a>1;       <span class="ct">/* FIFO 4 OVERRUN  Flag */</span></td></tr>
<tr name="9651" id="9651">
<td>9651</td><td>      <a id="9651c7" class="tk">vuint32_t</a> <a id="9651c17" class="tk">FIFO_OVERFLOW4</a><a id="9651c31" class="tk">:</a>1;      <span class="ct">/* FIFO 4 OVERFLOW Flag */</span></td></tr>
<tr name="9652" id="9652">
<td>9652</td><td>      <a id="9652c7" class="tk">vuint32_t</a> <a id="9652c17" class="tk">FIFO_EMPTY4</a><a id="9652c28" class="tk">:</a>1;         <span class="ct">/* FIFO 4 EMPTY Flag */</span></td></tr>
<tr name="9653" id="9653">
<td>9653</td><td>      <a id="9653c7" class="tk">vuint32_t</a> <a id="9653c17" class="tk">FIFO_FULL4</a><a id="9653c27" class="tk">:</a>1;          <span class="ct">/* FIFO 4 FULL Flag */</span></td></tr>
<tr name="9654" id="9654">
<td>9654</td><td>      <a id="9654c7" class="tk">vuint32_t</a> <a id="9654c17" class="tk">FIFO_OVERRUN3</a><a id="9654c30" class="tk">:</a>1;       <span class="ct">/* FIFO 3 OVERRUN  Flag */</span></td></tr>
<tr name="9655" id="9655">
<td>9655</td><td>      <a id="9655c7" class="tk">vuint32_t</a> <a id="9655c17" class="tk">FIFO_OVERFLOW3</a><a id="9655c31" class="tk">:</a>1;      <span class="ct">/* FIFO 3 OVERFLOW Flag */</span></td></tr>
<tr name="9656" id="9656">
<td>9656</td><td>      <a id="9656c7" class="tk">vuint32_t</a> <a id="9656c17" class="tk">FIFO_EMPTY3</a><a id="9656c28" class="tk">:</a>1;         <span class="ct">/* FIFO 3 EMPTY Flag */</span></td></tr>
<tr name="9657" id="9657">
<td>9657</td><td>      <a id="9657c7" class="tk">vuint32_t</a> <a id="9657c17" class="tk">FIFO_FULL3</a><a id="9657c27" class="tk">:</a>1;          <span class="ct">/* FIFO 3 FULL Flag */</span></td></tr>
<tr name="9658" id="9658">
<td>9658</td><td>      <a id="9658c7" class="tk">vuint32_t</a> <a id="9658c17" class="tk">FIFO_OVERRUN2</a><a id="9658c30" class="tk">:</a>1;       <span class="ct">/* FIFO 2 OVERRUN  Flag */</span></td></tr>
<tr name="9659" id="9659">
<td>9659</td><td>      <a id="9659c7" class="tk">vuint32_t</a> <a id="9659c17" class="tk">FIFO_OVERFLOW2</a><a id="9659c31" class="tk">:</a>1;      <span class="ct">/* FIFO 2 OVERFLOW Flag */</span></td></tr>
<tr name="9660" id="9660">
<td>9660</td><td>      <a id="9660c7" class="tk">vuint32_t</a> <a id="9660c17" class="tk">FIFO_EMPTY2</a><a id="9660c28" class="tk">:</a>1;         <span class="ct">/* FIFO 2 EMPTY Flag */</span></td></tr>
<tr name="9661" id="9661">
<td>9661</td><td>      <a id="9661c7" class="tk">vuint32_t</a> <a id="9661c17" class="tk">FIFO_FULL2</a><a id="9661c27" class="tk">:</a>1;          <span class="ct">/* FIFO 2 FULL Flag */</span></td></tr>
<tr name="9662" id="9662">
<td>9662</td><td>      <a id="9662c7" class="tk">vuint32_t</a> <a id="9662c17" class="tk">FIFO_OVERRUN1</a><a id="9662c30" class="tk">:</a>1;       <span class="ct">/* FIFO 1 OVERRUN  Flag */</span></td></tr>
<tr name="9663" id="9663">
<td>9663</td><td>      <a id="9663c7" class="tk">vuint32_t</a> <a id="9663c17" class="tk">FIFO_OVERFLOW1</a><a id="9663c31" class="tk">:</a>1;      <span class="ct">/* FIFO 1 OVERFLOW Flag */</span></td></tr>
<tr name="9664" id="9664">
<td>9664</td><td>      <a id="9664c7" class="tk">vuint32_t</a> <a id="9664c17" class="tk">FIFO_EMPTY1</a><a id="9664c28" class="tk">:</a>1;         <span class="ct">/* FIFO 1 EMPTY Flag */</span></td></tr>
<tr name="9665" id="9665">
<td>9665</td><td>      <a id="9665c7" class="tk">vuint32_t</a> <a id="9665c17" class="tk">FIFO_FULL1</a><a id="9665c27" class="tk">:</a>1;          <span class="ct">/* FIFO 1 FULL Flag */</span></td></tr>
<tr name="9666" id="9666">
<td>9666</td><td>      <a id="9666c7" class="tk">vuint32_t</a> <a id="9666c17" class="tk">FIFO_OVERRUN0</a><a id="9666c30" class="tk">:</a>1;       <span class="ct">/* FIFO 0 OVERRUN  Flag */</span></td></tr>
<tr name="9667" id="9667">
<td>9667</td><td>      <a id="9667c7" class="tk">vuint32_t</a> <a id="9667c17" class="tk">FIFO_OVERFLOW0</a><a id="9667c31" class="tk">:</a>1;      <span class="ct">/* FIFO 0 OVERFLOW Flag */</span></td></tr>
<tr name="9668" id="9668">
<td>9668</td><td>      <a id="9668c7" class="tk">vuint32_t</a> <a id="9668c17" class="tk">FIFO_EMPTY0</a><a id="9668c28" class="tk">:</a>1;         <span class="ct">/* FIFO 0 EMPTY Flag */</span></td></tr>
<tr name="9669" id="9669">
<td>9669</td><td>      <a id="9669c7" class="tk">vuint32_t</a> <a id="9669c17" class="tk">FIFO_FULL0</a><a id="9669c27" class="tk">:</a>1;          <span class="ct">/* FIFO 0 FULL Flag */</span></td></tr>
<tr name="9670" id="9670">
<td>9670</td><td>    <span class="br">}</span> <a id="9670c7" class="tk">B</a>;</td></tr>
<tr name="9671" id="9671">
<td>9671</td><td>  <span class="br">}</span> <a id="9671c5" class="tk">CTU_STS_32B_tag</a>;</td></tr>
<tr name="9672" id="9672">
<td>9672</td><td></td></tr>
<tr name="9673" id="9673">
<td>9673</td><td>  <span class="ct">/* Register layout for all registers FR ... */</span></td></tr>
<tr name="9674" id="9674">
<td>9674</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FIFO Right Aligned register */</span></td></tr>
<tr name="9675" id="9675">
<td>9675</td><td>    <a id="9675c5" class="tk">vuint32_t</a> <a id="9675c15" class="tk">R</a>;</td></tr>
<tr name="9676" id="9676">
<td>9676</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="9677" id="9677">
<td>9677</td><td>     <a id="9677c6" class="tk">vuint32_t</a><a id="9677c15" class="tk">:</a></td></tr>
<tr name="9678" id="9678">
<td>9678</td><td>      11;</td></tr>
<tr name="9679" id="9679">
<td>9679</td><td>      <a id="9679c7" class="tk">vuint32_t</a> <a id="9679c17" class="tk">ADC</a><a id="9679c20" class="tk">:</a>1;                 <span class="ct">/* ADC Unit */</span></td></tr>
<tr name="9680" id="9680">
<td>9680</td><td>      <a id="9680c7" class="tk">vuint32_t</a> <a id="9680c17" class="tk">N_CH</a><a id="9680c21" class="tk">:</a>4;                <span class="ct">/* Number Channel */</span></td></tr>
<tr name="9681" id="9681">
<td>9681</td><td>     <a id="9681c6" class="tk">vuint32_t</a><a id="9681c15" class="tk">:</a></td></tr>
<tr name="9682" id="9682">
<td>9682</td><td>      4;</td></tr>
<tr name="9683" id="9683">
<td>9683</td><td>      <a id="9683c7" class="tk">vuint32_t</a> <a id="9683c17" class="tk">DATA</a><a id="9683c21" class="tk">:</a>12;               <span class="ct">/* Data Fifo */</span></td></tr>
<tr name="9684" id="9684">
<td>9684</td><td>    <span class="br">}</span> <a id="9684c7" class="tk">B</a>;</td></tr>
<tr name="9685" id="9685">
<td>9685</td><td>  <span class="br">}</span> <a id="9685c5" class="tk">CTU_FR_32B_tag</a>;</td></tr>
<tr name="9686" id="9686">
<td>9686</td><td></td></tr>
<tr name="9687" id="9687">
<td>9687</td><td>  <span class="ct">/* Register layout for all registers FL ... */</span></td></tr>
<tr name="9688" id="9688">
<td>9688</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FIFO Left Aligned register */</span></td></tr>
<tr name="9689" id="9689">
<td>9689</td><td>    <a id="9689c5" class="tk">vuint32_t</a> <a id="9689c15" class="tk">R</a>;</td></tr>
<tr name="9690" id="9690">
<td>9690</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="9691" id="9691">
<td>9691</td><td>     <a id="9691c6" class="tk">vuint32_t</a><a id="9691c15" class="tk">:</a></td></tr>
<tr name="9692" id="9692">
<td>9692</td><td>      11;</td></tr>
<tr name="9693" id="9693">
<td>9693</td><td>      <a id="9693c7" class="tk">vuint32_t</a> <a id="9693c17" class="tk">ADC</a><a id="9693c20" class="tk">:</a>1;                 <span class="ct">/* ADC Unit */</span></td></tr>
<tr name="9694" id="9694">
<td>9694</td><td>      <a id="9694c7" class="tk">vuint32_t</a> <a id="9694c17" class="tk">N_CH</a><a id="9694c21" class="tk">:</a>4;                <span class="ct">/* Number Channel */</span></td></tr>
<tr name="9695" id="9695">
<td>9695</td><td>     <a id="9695c6" class="tk">vuint32_t</a><a id="9695c15" class="tk">:</a></td></tr>
<tr name="9696" id="9696">
<td>9696</td><td>      1;</td></tr>
<tr name="9697" id="9697">
<td>9697</td><td>      <a id="9697c7" class="tk">vuint32_t</a> <a id="9697c17" class="tk">DATA</a><a id="9697c21" class="tk">:</a>12;               <span class="ct">/* Data Fifo */</span></td></tr>
<tr name="9698" id="9698">
<td>9698</td><td>     <a id="9698c6" class="tk">vuint32_t</a><a id="9698c15" class="tk">:</a></td></tr>
<tr name="9699" id="9699">
<td>9699</td><td>      3;</td></tr>
<tr name="9700" id="9700">
<td>9700</td><td>    <span class="br">}</span> <a id="9700c7" class="tk">B</a>;</td></tr>
<tr name="9701" id="9701">
<td>9701</td><td>  <span class="br">}</span> <a id="9701c5" class="tk">CTU_FL_32B_tag</a>;</td></tr>
<tr name="9702" id="9702">
<td>9702</td><td></td></tr>
<tr name="9703" id="9703">
<td>9703</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CTU Error Flag Register */</span></td></tr>
<tr name="9704" id="9704">
<td>9704</td><td>    <a id="9704c5" class="tk">vuint16_t</a> <a id="9704c15" class="tk">R</a>;</td></tr>
<tr name="9705" id="9705">
<td>9705</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="9706" id="9706">
<td>9706</td><td>     <a id="9706c6" class="tk">vuint16_t</a><a id="9706c15" class="tk">:</a></td></tr>
<tr name="9707" id="9707">
<td>9707</td><td>      3;</td></tr>
<tr name="9708" id="9708">
<td>9708</td><td>      <a id="9708c7" class="tk">vuint16_t</a> <a id="9708c17" class="tk">CS</a><a id="9708c19" class="tk">:</a>1;                  <span class="ct">/* Counter Status */</span></td></tr>
<tr name="9709" id="9709">
<td>9709</td><td>      <a id="9709c7" class="tk">vuint16_t</a> <a id="9709c17" class="tk">ET_OE</a><a id="9709c22" class="tk">:</a>1;               <span class="ct">/* ExtTrigger Generation Overrun */</span></td></tr>
<tr name="9710" id="9710">
<td>9710</td><td>      <a id="9710c7" class="tk">vuint16_t</a> <a id="9710c17" class="tk">ERR_CMP</a><a id="9710c24" class="tk">:</a>1;             <span class="ct">/* Set if counter reaches TGSCCR register */</span></td></tr>
<tr name="9711" id="9711">
<td>9711</td><td>      <a id="9711c7" class="tk">vuint16_t</a> <a id="9711c17" class="tk">T4_OE</a><a id="9711c22" class="tk">:</a>1;               <span class="ct">/* Timer4 Generation Overrun */</span></td></tr>
<tr name="9712" id="9712">
<td>9712</td><td>      <a id="9712c7" class="tk">vuint16_t</a> <a id="9712c17" class="tk">T3_OE</a><a id="9712c22" class="tk">:</a>1;               <span class="ct">/* Timer3 Generation Overrun */</span></td></tr>
<tr name="9713" id="9713">
<td>9713</td><td>      <a id="9713c7" class="tk">vuint16_t</a> <a id="9713c17" class="tk">T2_OE</a><a id="9713c22" class="tk">:</a>1;               <span class="ct">/* Timer2 Generation Overrun */</span></td></tr>
<tr name="9714" id="9714">
<td>9714</td><td>      <a id="9714c7" class="tk">vuint16_t</a> <a id="9714c17" class="tk">T1_OE</a><a id="9714c22" class="tk">:</a>1;               <span class="ct">/* Timer1 Generation Overrun */</span></td></tr>
<tr name="9715" id="9715">
<td>9715</td><td></td></tr>
<tr name="9716" id="9716">
<td>9716</td><td><span class="pp">#ifndef</span> <a id="9716c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9717" id="9717">
<td>9717</td><td></td></tr>
<tr name="9718" id="9718">
<td>9718</td><td>      <a id="9718c7" class="tk">vuint16_t</a> <a id="9718c17" class="tk">ADC_OE</a><a id="9718c23" class="tk">:</a>1;              <span class="ct">/* ADC Command Generation Overrun */</span></td></tr>
<tr name="9719" id="9719">
<td>9719</td><td></td></tr>
<tr name="9720" id="9720">
<td>9720</td><td><span class="pp">#else</span></td></tr>
<tr name="9721" id="9721">
<td>9721</td><td></td></tr>
<tr name="9722" id="9722">
<td>9722</td><td>      <a id="9722c7" class="tk">vuint16_t</a> <a id="9722c17" class="tk">ADCOE</a><a id="9722c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9723" id="9723">
<td>9723</td><td></td></tr>
<tr name="9724" id="9724">
<td>9724</td><td><span class="pp">#endif</span></td></tr>
<tr name="9725" id="9725">
<td>9725</td><td></td></tr>
<tr name="9726" id="9726">
<td>9726</td><td><span class="pp">#ifndef</span> <a id="9726c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9727" id="9727">
<td>9727</td><td></td></tr>
<tr name="9728" id="9728">
<td>9728</td><td>      <a id="9728c7" class="tk">vuint16_t</a> <a id="9728c17" class="tk">TGS_OSM</a><a id="9728c24" class="tk">:</a>1;             <span class="ct">/* TGS Overrun */</span></td></tr>
<tr name="9729" id="9729">
<td>9729</td><td></td></tr>
<tr name="9730" id="9730">
<td>9730</td><td><span class="pp">#else</span></td></tr>
<tr name="9731" id="9731">
<td>9731</td><td></td></tr>
<tr name="9732" id="9732">
<td>9732</td><td>      <a id="9732c7" class="tk">vuint16_t</a> <a id="9732c17" class="tk">TGSOSM</a><a id="9732c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9733" id="9733">
<td>9733</td><td></td></tr>
<tr name="9734" id="9734">
<td>9734</td><td><span class="pp">#endif</span></td></tr>
<tr name="9735" id="9735">
<td>9735</td><td></td></tr>
<tr name="9736" id="9736">
<td>9736</td><td><span class="pp">#ifndef</span> <a id="9736c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9737" id="9737">
<td>9737</td><td></td></tr>
<tr name="9738" id="9738">
<td>9738</td><td>      <a id="9738c7" class="tk">vuint16_t</a> <a id="9738c17" class="tk">MRS_O</a><a id="9738c22" class="tk">:</a>1;               <span class="ct">/* MRS Overrun */</span></td></tr>
<tr name="9739" id="9739">
<td>9739</td><td></td></tr>
<tr name="9740" id="9740">
<td>9740</td><td><span class="pp">#else</span></td></tr>
<tr name="9741" id="9741">
<td>9741</td><td></td></tr>
<tr name="9742" id="9742">
<td>9742</td><td>      <a id="9742c7" class="tk">vuint16_t</a> <a id="9742c17" class="tk">MRSO</a><a id="9742c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9743" id="9743">
<td>9743</td><td></td></tr>
<tr name="9744" id="9744">
<td>9744</td><td><span class="pp">#endif</span></td></tr>
<tr name="9745" id="9745">
<td>9745</td><td></td></tr>
<tr name="9746" id="9746">
<td>9746</td><td>      <a id="9746c7" class="tk">vuint16_t</a> <a id="9746c17" class="tk">ICE</a><a id="9746c20" class="tk">:</a>1;                 <span class="ct">/* Invalid Command Error */</span></td></tr>
<tr name="9747" id="9747">
<td>9747</td><td></td></tr>
<tr name="9748" id="9748">
<td>9748</td><td><span class="pp">#ifndef</span> <a id="9748c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9749" id="9749">
<td>9749</td><td></td></tr>
<tr name="9750" id="9750">
<td>9750</td><td>      <a id="9750c7" class="tk">vuint16_t</a> <a id="9750c17" class="tk">SM_TO</a><a id="9750c22" class="tk">:</a>1;               <span class="ct">/* Trigger Overrun */</span></td></tr>
<tr name="9751" id="9751">
<td>9751</td><td></td></tr>
<tr name="9752" id="9752">
<td>9752</td><td><span class="pp">#else</span></td></tr>
<tr name="9753" id="9753">
<td>9753</td><td></td></tr>
<tr name="9754" id="9754">
<td>9754</td><td>      <a id="9754c7" class="tk">vuint16_t</a> <a id="9754c17" class="tk">SMTO</a><a id="9754c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9755" id="9755">
<td>9755</td><td></td></tr>
<tr name="9756" id="9756">
<td>9756</td><td><span class="pp">#endif</span></td></tr>
<tr name="9757" id="9757">
<td>9757</td><td></td></tr>
<tr name="9758" id="9758">
<td>9758</td><td><span class="pp">#ifndef</span> <a id="9758c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9759" id="9759">
<td>9759</td><td></td></tr>
<tr name="9760" id="9760">
<td>9760</td><td>      <a id="9760c7" class="tk">vuint16_t</a> <a id="9760c17" class="tk">MRS_RE</a><a id="9760c23" class="tk">:</a>1;              <span class="ct">/* MRS Reload Error */</span></td></tr>
<tr name="9761" id="9761">
<td>9761</td><td></td></tr>
<tr name="9762" id="9762">
<td>9762</td><td><span class="pp">#else</span></td></tr>
<tr name="9763" id="9763">
<td>9763</td><td></td></tr>
<tr name="9764" id="9764">
<td>9764</td><td>      <a id="9764c7" class="tk">vuint16_t</a> <a id="9764c17" class="tk">MRSRE</a><a id="9764c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9765" id="9765">
<td>9765</td><td></td></tr>
<tr name="9766" id="9766">
<td>9766</td><td><span class="pp">#endif</span></td></tr>
<tr name="9767" id="9767">
<td>9767</td><td></td></tr>
<tr name="9768" id="9768">
<td>9768</td><td>    <span class="br">}</span> <a id="9768c7" class="tk">B</a>;</td></tr>
<tr name="9769" id="9769">
<td>9769</td><td>  <span class="br">}</span> <a id="9769c5" class="tk">CTU_CTUEFR_16B_tag</a>;</td></tr>
<tr name="9770" id="9770">
<td>9770</td><td></td></tr>
<tr name="9771" id="9771">
<td>9771</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CTU Interrupt Flag Register */</span></td></tr>
<tr name="9772" id="9772">
<td>9772</td><td>    <a id="9772c5" class="tk">vuint16_t</a> <a id="9772c15" class="tk">R</a>;</td></tr>
<tr name="9773" id="9773">
<td>9773</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="9774" id="9774">
<td>9774</td><td>     <a id="9774c6" class="tk">vuint16_t</a><a id="9774c15" class="tk">:</a></td></tr>
<tr name="9775" id="9775">
<td>9775</td><td>      4;</td></tr>
<tr name="9776" id="9776">
<td>9776</td><td>      <a id="9776c7" class="tk">vuint16_t</a> <a id="9776c17" class="tk">S_E_B</a><a id="9776c22" class="tk">:</a>1;               <span class="ct">/* Slice time OK */</span></td></tr>
<tr name="9777" id="9777">
<td>9777</td><td>      <a id="9777c7" class="tk">vuint16_t</a> <a id="9777c17" class="tk">S_E_A</a><a id="9777c22" class="tk">:</a>1;               <span class="ct">/* Slice time OK */</span></td></tr>
<tr name="9778" id="9778">
<td>9778</td><td></td></tr>
<tr name="9779" id="9779">
<td>9779</td><td><span class="pp">#ifndef</span> <a id="9779c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9780" id="9780">
<td>9780</td><td></td></tr>
<tr name="9781" id="9781">
<td>9781</td><td>      <a id="9781c7" class="tk">vuint16_t</a> <a id="9781c17" class="tk">ADC_I</a><a id="9781c22" class="tk">:</a>1;               <span class="ct">/* ADC Command Interrupt Flag */</span></td></tr>
<tr name="9782" id="9782">
<td>9782</td><td></td></tr>
<tr name="9783" id="9783">
<td>9783</td><td><span class="pp">#else</span></td></tr>
<tr name="9784" id="9784">
<td>9784</td><td></td></tr>
<tr name="9785" id="9785">
<td>9785</td><td>      <a id="9785c7" class="tk">vuint16_t</a> <a id="9785c17" class="tk">ADC</a><a id="9785c20" class="tk">:</a>1;                 <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9786" id="9786">
<td>9786</td><td></td></tr>
<tr name="9787" id="9787">
<td>9787</td><td><span class="pp">#endif</span></td></tr>
<tr name="9788" id="9788">
<td>9788</td><td></td></tr>
<tr name="9789" id="9789">
<td>9789</td><td><span class="pp">#ifndef</span> <a id="9789c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9790" id="9790">
<td>9790</td><td></td></tr>
<tr name="9791" id="9791">
<td>9791</td><td>      <a id="9791c7" class="tk">vuint16_t</a> <a id="9791c17" class="tk">T7_I</a><a id="9791c21" class="tk">:</a>1;                <span class="ct">/* Trigger 7  Interrupt Flag */</span></td></tr>
<tr name="9792" id="9792">
<td>9792</td><td></td></tr>
<tr name="9793" id="9793">
<td>9793</td><td><span class="pp">#else</span></td></tr>
<tr name="9794" id="9794">
<td>9794</td><td></td></tr>
<tr name="9795" id="9795">
<td>9795</td><td>      <a id="9795c7" class="tk">vuint16_t</a> <a id="9795c17" class="tk">T7</a><a id="9795c19" class="tk">:</a>1;                  <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9796" id="9796">
<td>9796</td><td></td></tr>
<tr name="9797" id="9797">
<td>9797</td><td><span class="pp">#endif</span></td></tr>
<tr name="9798" id="9798">
<td>9798</td><td></td></tr>
<tr name="9799" id="9799">
<td>9799</td><td><span class="pp">#ifndef</span> <a id="9799c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9800" id="9800">
<td>9800</td><td></td></tr>
<tr name="9801" id="9801">
<td>9801</td><td>      <a id="9801c7" class="tk">vuint16_t</a> <a id="9801c17" class="tk">T6_I</a><a id="9801c21" class="tk">:</a>1;                <span class="ct">/* Trigger 6  Interrupt Flag */</span></td></tr>
<tr name="9802" id="9802">
<td>9802</td><td></td></tr>
<tr name="9803" id="9803">
<td>9803</td><td><span class="pp">#else</span></td></tr>
<tr name="9804" id="9804">
<td>9804</td><td></td></tr>
<tr name="9805" id="9805">
<td>9805</td><td>      <a id="9805c7" class="tk">vuint16_t</a> <a id="9805c17" class="tk">T6</a><a id="9805c19" class="tk">:</a>1;                  <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9806" id="9806">
<td>9806</td><td></td></tr>
<tr name="9807" id="9807">
<td>9807</td><td><span class="pp">#endif</span></td></tr>
<tr name="9808" id="9808">
<td>9808</td><td></td></tr>
<tr name="9809" id="9809">
<td>9809</td><td><span class="pp">#ifndef</span> <a id="9809c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9810" id="9810">
<td>9810</td><td></td></tr>
<tr name="9811" id="9811">
<td>9811</td><td>      <a id="9811c7" class="tk">vuint16_t</a> <a id="9811c17" class="tk">T5_I</a><a id="9811c21" class="tk">:</a>1;                <span class="ct">/* Trigger 5  Interrupt Flag */</span></td></tr>
<tr name="9812" id="9812">
<td>9812</td><td></td></tr>
<tr name="9813" id="9813">
<td>9813</td><td><span class="pp">#else</span></td></tr>
<tr name="9814" id="9814">
<td>9814</td><td></td></tr>
<tr name="9815" id="9815">
<td>9815</td><td>      <a id="9815c7" class="tk">vuint16_t</a> <a id="9815c17" class="tk">T5</a><a id="9815c19" class="tk">:</a>1;                  <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9816" id="9816">
<td>9816</td><td></td></tr>
<tr name="9817" id="9817">
<td>9817</td><td><span class="pp">#endif</span></td></tr>
<tr name="9818" id="9818">
<td>9818</td><td></td></tr>
<tr name="9819" id="9819">
<td>9819</td><td><span class="pp">#ifndef</span> <a id="9819c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9820" id="9820">
<td>9820</td><td></td></tr>
<tr name="9821" id="9821">
<td>9821</td><td>      <a id="9821c7" class="tk">vuint16_t</a> <a id="9821c17" class="tk">T4_I</a><a id="9821c21" class="tk">:</a>1;                <span class="ct">/* Trigger 4  Interrupt Flag */</span></td></tr>
<tr name="9822" id="9822">
<td>9822</td><td></td></tr>
<tr name="9823" id="9823">
<td>9823</td><td><span class="pp">#else</span></td></tr>
<tr name="9824" id="9824">
<td>9824</td><td></td></tr>
<tr name="9825" id="9825">
<td>9825</td><td>      <a id="9825c7" class="tk">vuint16_t</a> <a id="9825c17" class="tk">T4</a><a id="9825c19" class="tk">:</a>1;                  <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9826" id="9826">
<td>9826</td><td></td></tr>
<tr name="9827" id="9827">
<td>9827</td><td><span class="pp">#endif</span></td></tr>
<tr name="9828" id="9828">
<td>9828</td><td></td></tr>
<tr name="9829" id="9829">
<td>9829</td><td><span class="pp">#ifndef</span> <a id="9829c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9830" id="9830">
<td>9830</td><td></td></tr>
<tr name="9831" id="9831">
<td>9831</td><td>      <a id="9831c7" class="tk">vuint16_t</a> <a id="9831c17" class="tk">T3_I</a><a id="9831c21" class="tk">:</a>1;                <span class="ct">/* Trigger 3  Interrupt Flag */</span></td></tr>
<tr name="9832" id="9832">
<td>9832</td><td></td></tr>
<tr name="9833" id="9833">
<td>9833</td><td><span class="pp">#else</span></td></tr>
<tr name="9834" id="9834">
<td>9834</td><td></td></tr>
<tr name="9835" id="9835">
<td>9835</td><td>      <a id="9835c7" class="tk">vuint16_t</a> <a id="9835c17" class="tk">T3</a><a id="9835c19" class="tk">:</a>1;                  <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9836" id="9836">
<td>9836</td><td></td></tr>
<tr name="9837" id="9837">
<td>9837</td><td><span class="pp">#endif</span></td></tr>
<tr name="9838" id="9838">
<td>9838</td><td></td></tr>
<tr name="9839" id="9839">
<td>9839</td><td><span class="pp">#ifndef</span> <a id="9839c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9840" id="9840">
<td>9840</td><td></td></tr>
<tr name="9841" id="9841">
<td>9841</td><td>      <a id="9841c7" class="tk">vuint16_t</a> <a id="9841c17" class="tk">T2_I</a><a id="9841c21" class="tk">:</a>1;                <span class="ct">/* Trigger 2  Interrupt Flag */</span></td></tr>
<tr name="9842" id="9842">
<td>9842</td><td></td></tr>
<tr name="9843" id="9843">
<td>9843</td><td><span class="pp">#else</span></td></tr>
<tr name="9844" id="9844">
<td>9844</td><td></td></tr>
<tr name="9845" id="9845">
<td>9845</td><td>      <a id="9845c7" class="tk">vuint16_t</a> <a id="9845c17" class="tk">T2</a><a id="9845c19" class="tk">:</a>1;                  <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9846" id="9846">
<td>9846</td><td></td></tr>
<tr name="9847" id="9847">
<td>9847</td><td><span class="pp">#endif</span></td></tr>
<tr name="9848" id="9848">
<td>9848</td><td></td></tr>
<tr name="9849" id="9849">
<td>9849</td><td><span class="pp">#ifndef</span> <a id="9849c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9850" id="9850">
<td>9850</td><td></td></tr>
<tr name="9851" id="9851">
<td>9851</td><td>      <a id="9851c7" class="tk">vuint16_t</a> <a id="9851c17" class="tk">T1_I</a><a id="9851c21" class="tk">:</a>1;                <span class="ct">/* Trigger 1  Interrupt Flag */</span></td></tr>
<tr name="9852" id="9852">
<td>9852</td><td></td></tr>
<tr name="9853" id="9853">
<td>9853</td><td><span class="pp">#else</span></td></tr>
<tr name="9854" id="9854">
<td>9854</td><td></td></tr>
<tr name="9855" id="9855">
<td>9855</td><td>      <a id="9855c7" class="tk">vuint16_t</a> <a id="9855c17" class="tk">T1</a><a id="9855c19" class="tk">:</a>1;                  <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9856" id="9856">
<td>9856</td><td></td></tr>
<tr name="9857" id="9857">
<td>9857</td><td><span class="pp">#endif</span></td></tr>
<tr name="9858" id="9858">
<td>9858</td><td></td></tr>
<tr name="9859" id="9859">
<td>9859</td><td><span class="pp">#ifndef</span> <a id="9859c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9860" id="9860">
<td>9860</td><td></td></tr>
<tr name="9861" id="9861">
<td>9861</td><td>      <a id="9861c7" class="tk">vuint16_t</a> <a id="9861c17" class="tk">T0_I</a><a id="9861c21" class="tk">:</a>1;                <span class="ct">/* Trigger 0  Interrupt Flag */</span></td></tr>
<tr name="9862" id="9862">
<td>9862</td><td></td></tr>
<tr name="9863" id="9863">
<td>9863</td><td><span class="pp">#else</span></td></tr>
<tr name="9864" id="9864">
<td>9864</td><td></td></tr>
<tr name="9865" id="9865">
<td>9865</td><td>      <a id="9865c7" class="tk">vuint16_t</a> <a id="9865c17" class="tk">T0</a><a id="9865c19" class="tk">:</a>1;                  <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9866" id="9866">
<td>9866</td><td></td></tr>
<tr name="9867" id="9867">
<td>9867</td><td><span class="pp">#endif</span></td></tr>
<tr name="9868" id="9868">
<td>9868</td><td></td></tr>
<tr name="9869" id="9869">
<td>9869</td><td><span class="pp">#ifndef</span> <a id="9869c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9870" id="9870">
<td>9870</td><td></td></tr>
<tr name="9871" id="9871">
<td>9871</td><td>      <a id="9871c7" class="tk">vuint16_t</a> <a id="9871c17" class="tk">MRS_I</a><a id="9871c22" class="tk">:</a>1;               <span class="ct">/* MRS Interrupt Flag */</span></td></tr>
<tr name="9872" id="9872">
<td>9872</td><td></td></tr>
<tr name="9873" id="9873">
<td>9873</td><td><span class="pp">#else</span></td></tr>
<tr name="9874" id="9874">
<td>9874</td><td></td></tr>
<tr name="9875" id="9875">
<td>9875</td><td>      <a id="9875c7" class="tk">vuint16_t</a> <a id="9875c17" class="tk">MRS</a><a id="9875c20" class="tk">:</a>1;                 <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9876" id="9876">
<td>9876</td><td></td></tr>
<tr name="9877" id="9877">
<td>9877</td><td><span class="pp">#endif</span></td></tr>
<tr name="9878" id="9878">
<td>9878</td><td></td></tr>
<tr name="9879" id="9879">
<td>9879</td><td>    <span class="br">}</span> <a id="9879c7" class="tk">B</a>;</td></tr>
<tr name="9880" id="9880">
<td>9880</td><td>  <span class="br">}</span> <a id="9880c5" class="tk">CTU_CTUIFR_16B_tag</a>;</td></tr>
<tr name="9881" id="9881">
<td>9881</td><td></td></tr>
<tr name="9882" id="9882">
<td>9882</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CTU Interrupt/DMA Register */</span></td></tr>
<tr name="9883" id="9883">
<td>9883</td><td>    <a id="9883c5" class="tk">vuint16_t</a> <a id="9883c15" class="tk">R</a>;</td></tr>
<tr name="9884" id="9884">
<td>9884</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="9885" id="9885">
<td>9885</td><td></td></tr>
<tr name="9886" id="9886">
<td>9886</td><td><span class="pp">#ifndef</span> <a id="9886c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9887" id="9887">
<td>9887</td><td></td></tr>
<tr name="9888" id="9888">
<td>9888</td><td>      <a id="9888c7" class="tk">vuint16_t</a> <a id="9888c17" class="tk">T7_I</a><a id="9888c21" class="tk">:</a>1;                <span class="ct">/* Trigger 7  Interrupt Enable */</span></td></tr>
<tr name="9889" id="9889">
<td>9889</td><td></td></tr>
<tr name="9890" id="9890">
<td>9890</td><td><span class="pp">#else</span></td></tr>
<tr name="9891" id="9891">
<td>9891</td><td></td></tr>
<tr name="9892" id="9892">
<td>9892</td><td>      <a id="9892c7" class="tk">vuint16_t</a> <a id="9892c17" class="tk">T7IE</a><a id="9892c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9893" id="9893">
<td>9893</td><td></td></tr>
<tr name="9894" id="9894">
<td>9894</td><td><span class="pp">#endif</span></td></tr>
<tr name="9895" id="9895">
<td>9895</td><td></td></tr>
<tr name="9896" id="9896">
<td>9896</td><td><span class="pp">#ifndef</span> <a id="9896c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9897" id="9897">
<td>9897</td><td></td></tr>
<tr name="9898" id="9898">
<td>9898</td><td>      <a id="9898c7" class="tk">vuint16_t</a> <a id="9898c17" class="tk">T6_I</a><a id="9898c21" class="tk">:</a>1;                <span class="ct">/* Trigger 6  Interrupt Enable */</span></td></tr>
<tr name="9899" id="9899">
<td>9899</td><td></td></tr>
<tr name="9900" id="9900">
<td>9900</td><td><span class="pp">#else</span></td></tr>
<tr name="9901" id="9901">
<td>9901</td><td></td></tr>
<tr name="9902" id="9902">
<td>9902</td><td>      <a id="9902c7" class="tk">vuint16_t</a> <a id="9902c17" class="tk">T6IE</a><a id="9902c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9903" id="9903">
<td>9903</td><td></td></tr>
<tr name="9904" id="9904">
<td>9904</td><td><span class="pp">#endif</span></td></tr>
<tr name="9905" id="9905">
<td>9905</td><td></td></tr>
<tr name="9906" id="9906">
<td>9906</td><td><span class="pp">#ifndef</span> <a id="9906c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9907" id="9907">
<td>9907</td><td></td></tr>
<tr name="9908" id="9908">
<td>9908</td><td>      <a id="9908c7" class="tk">vuint16_t</a> <a id="9908c17" class="tk">T5_I</a><a id="9908c21" class="tk">:</a>1;                <span class="ct">/* Trigger 5  Interrupt Enable */</span></td></tr>
<tr name="9909" id="9909">
<td>9909</td><td></td></tr>
<tr name="9910" id="9910">
<td>9910</td><td><span class="pp">#else</span></td></tr>
<tr name="9911" id="9911">
<td>9911</td><td></td></tr>
<tr name="9912" id="9912">
<td>9912</td><td>      <a id="9912c7" class="tk">vuint16_t</a> <a id="9912c17" class="tk">T5IE</a><a id="9912c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9913" id="9913">
<td>9913</td><td></td></tr>
<tr name="9914" id="9914">
<td>9914</td><td><span class="pp">#endif</span></td></tr>
<tr name="9915" id="9915">
<td>9915</td><td></td></tr>
<tr name="9916" id="9916">
<td>9916</td><td><span class="pp">#ifndef</span> <a id="9916c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9917" id="9917">
<td>9917</td><td></td></tr>
<tr name="9918" id="9918">
<td>9918</td><td>      <a id="9918c7" class="tk">vuint16_t</a> <a id="9918c17" class="tk">T4_I</a><a id="9918c21" class="tk">:</a>1;                <span class="ct">/* Trigger 4  Interrupt Enable */</span></td></tr>
<tr name="9919" id="9919">
<td>9919</td><td></td></tr>
<tr name="9920" id="9920">
<td>9920</td><td><span class="pp">#else</span></td></tr>
<tr name="9921" id="9921">
<td>9921</td><td></td></tr>
<tr name="9922" id="9922">
<td>9922</td><td>      <a id="9922c7" class="tk">vuint16_t</a> <a id="9922c17" class="tk">T4IE</a><a id="9922c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9923" id="9923">
<td>9923</td><td></td></tr>
<tr name="9924" id="9924">
<td>9924</td><td><span class="pp">#endif</span></td></tr>
<tr name="9925" id="9925">
<td>9925</td><td></td></tr>
<tr name="9926" id="9926">
<td>9926</td><td><span class="pp">#ifndef</span> <a id="9926c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9927" id="9927">
<td>9927</td><td></td></tr>
<tr name="9928" id="9928">
<td>9928</td><td>      <a id="9928c7" class="tk">vuint16_t</a> <a id="9928c17" class="tk">T3_I</a><a id="9928c21" class="tk">:</a>1;                <span class="ct">/* Trigger 3  Interrupt Enable */</span></td></tr>
<tr name="9929" id="9929">
<td>9929</td><td></td></tr>
<tr name="9930" id="9930">
<td>9930</td><td><span class="pp">#else</span></td></tr>
<tr name="9931" id="9931">
<td>9931</td><td></td></tr>
<tr name="9932" id="9932">
<td>9932</td><td>      <a id="9932c7" class="tk">vuint16_t</a> <a id="9932c17" class="tk">T3IE</a><a id="9932c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9933" id="9933">
<td>9933</td><td></td></tr>
<tr name="9934" id="9934">
<td>9934</td><td><span class="pp">#endif</span></td></tr>
<tr name="9935" id="9935">
<td>9935</td><td></td></tr>
<tr name="9936" id="9936">
<td>9936</td><td><span class="pp">#ifndef</span> <a id="9936c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9937" id="9937">
<td>9937</td><td></td></tr>
<tr name="9938" id="9938">
<td>9938</td><td>      <a id="9938c7" class="tk">vuint16_t</a> <a id="9938c17" class="tk">T2_I</a><a id="9938c21" class="tk">:</a>1;                <span class="ct">/* Trigger 2  Interrupt Enable */</span></td></tr>
<tr name="9939" id="9939">
<td>9939</td><td></td></tr>
<tr name="9940" id="9940">
<td>9940</td><td><span class="pp">#else</span></td></tr>
<tr name="9941" id="9941">
<td>9941</td><td></td></tr>
<tr name="9942" id="9942">
<td>9942</td><td>      <a id="9942c7" class="tk">vuint16_t</a> <a id="9942c17" class="tk">T2IE</a><a id="9942c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9943" id="9943">
<td>9943</td><td></td></tr>
<tr name="9944" id="9944">
<td>9944</td><td><span class="pp">#endif</span></td></tr>
<tr name="9945" id="9945">
<td>9945</td><td></td></tr>
<tr name="9946" id="9946">
<td>9946</td><td><span class="pp">#ifndef</span> <a id="9946c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9947" id="9947">
<td>9947</td><td></td></tr>
<tr name="9948" id="9948">
<td>9948</td><td>      <a id="9948c7" class="tk">vuint16_t</a> <a id="9948c17" class="tk">T1_I</a><a id="9948c21" class="tk">:</a>1;                <span class="ct">/* Trigger 1  Interrupt Enable */</span></td></tr>
<tr name="9949" id="9949">
<td>9949</td><td></td></tr>
<tr name="9950" id="9950">
<td>9950</td><td><span class="pp">#else</span></td></tr>
<tr name="9951" id="9951">
<td>9951</td><td></td></tr>
<tr name="9952" id="9952">
<td>9952</td><td>      <a id="9952c7" class="tk">vuint16_t</a> <a id="9952c17" class="tk">T1IE</a><a id="9952c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9953" id="9953">
<td>9953</td><td></td></tr>
<tr name="9954" id="9954">
<td>9954</td><td><span class="pp">#endif</span></td></tr>
<tr name="9955" id="9955">
<td>9955</td><td></td></tr>
<tr name="9956" id="9956">
<td>9956</td><td><span class="pp">#ifndef</span> <a id="9956c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9957" id="9957">
<td>9957</td><td></td></tr>
<tr name="9958" id="9958">
<td>9958</td><td>      <a id="9958c7" class="tk">vuint16_t</a> <a id="9958c17" class="tk">T0_I</a><a id="9958c21" class="tk">:</a>1;                <span class="ct">/* Trigger 0  Interrupt Enable */</span></td></tr>
<tr name="9959" id="9959">
<td>9959</td><td></td></tr>
<tr name="9960" id="9960">
<td>9960</td><td><span class="pp">#else</span></td></tr>
<tr name="9961" id="9961">
<td>9961</td><td></td></tr>
<tr name="9962" id="9962">
<td>9962</td><td>      <a id="9962c7" class="tk">vuint16_t</a> <a id="9962c17" class="tk">T0IE</a><a id="9962c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9963" id="9963">
<td>9963</td><td></td></tr>
<tr name="9964" id="9964">
<td>9964</td><td><span class="pp">#endif</span></td></tr>
<tr name="9965" id="9965">
<td>9965</td><td></td></tr>
<tr name="9966" id="9966">
<td>9966</td><td>     <a id="9966c6" class="tk">vuint16_t</a><a id="9966c15" class="tk">:</a></td></tr>
<tr name="9967" id="9967">
<td>9967</td><td>      2;</td></tr>
<tr name="9968" id="9968">
<td>9968</td><td>      <a id="9968c7" class="tk">vuint16_t</a> <a id="9968c17" class="tk">SAF_CNT_B_EN</a><a id="9968c29" class="tk">:</a>1;        <span class="ct">/* Conversion time counter enabled */</span></td></tr>
<tr name="9969" id="9969">
<td>9969</td><td>      <a id="9969c7" class="tk">vuint16_t</a> <a id="9969c17" class="tk">SAF_CNT_A_EN</a><a id="9969c29" class="tk">:</a>1;        <span class="ct">/* Conversion time counter enabled */</span></td></tr>
<tr name="9970" id="9970">
<td>9970</td><td>      <a id="9970c7" class="tk">vuint16_t</a> <a id="9970c17" class="tk">DMA_DE</a><a id="9970c23" class="tk">:</a>1;              <span class="ct">/* DMA and gre bit */</span></td></tr>
<tr name="9971" id="9971">
<td>9971</td><td></td></tr>
<tr name="9972" id="9972">
<td>9972</td><td><span class="pp">#ifndef</span> <a id="9972c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9973" id="9973">
<td>9973</td><td></td></tr>
<tr name="9974" id="9974">
<td>9974</td><td>      <a id="9974c7" class="tk">vuint16_t</a> <a id="9974c17" class="tk">MRS_DMAE</a><a id="9974c25" class="tk">:</a>1;            <span class="ct">/* DMA Transfer Enable */</span></td></tr>
<tr name="9975" id="9975">
<td>9975</td><td></td></tr>
<tr name="9976" id="9976">
<td>9976</td><td><span class="pp">#else</span></td></tr>
<tr name="9977" id="9977">
<td>9977</td><td></td></tr>
<tr name="9978" id="9978">
<td>9978</td><td>      <a id="9978c7" class="tk">vuint16_t</a> <a id="9978c17" class="tk">MRSDMAE</a><a id="9978c24" class="tk">:</a>1;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9979" id="9979">
<td>9979</td><td></td></tr>
<tr name="9980" id="9980">
<td>9980</td><td><span class="pp">#endif</span></td></tr>
<tr name="9981" id="9981">
<td>9981</td><td></td></tr>
<tr name="9982" id="9982">
<td>9982</td><td><span class="pp">#ifndef</span> <a id="9982c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="9983" id="9983">
<td>9983</td><td></td></tr>
<tr name="9984" id="9984">
<td>9984</td><td>      <a id="9984c7" class="tk">vuint16_t</a> <a id="9984c17" class="tk">MRS_IE</a><a id="9984c23" class="tk">:</a>1;              <span class="ct">/* MRS Interrupt Enable */</span></td></tr>
<tr name="9985" id="9985">
<td>9985</td><td></td></tr>
<tr name="9986" id="9986">
<td>9986</td><td><span class="pp">#else</span></td></tr>
<tr name="9987" id="9987">
<td>9987</td><td></td></tr>
<tr name="9988" id="9988">
<td>9988</td><td>      <a id="9988c7" class="tk">vuint16_t</a> <a id="9988c17" class="tk">MRSIE</a><a id="9988c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="9989" id="9989">
<td>9989</td><td></td></tr>
<tr name="9990" id="9990">
<td>9990</td><td><span class="pp">#endif</span></td></tr>
<tr name="9991" id="9991">
<td>9991</td><td></td></tr>
<tr name="9992" id="9992">
<td>9992</td><td>      <a id="9992c7" class="tk">vuint16_t</a> <a id="9992c17" class="tk">IEE</a><a id="9992c20" class="tk">:</a>1;                 <span class="ct">/* Interrupt Error Enable */</span></td></tr>
<tr name="9993" id="9993">
<td>9993</td><td>    <span class="br">}</span> <a id="9993c7" class="tk">B</a>;</td></tr>
<tr name="9994" id="9994">
<td>9994</td><td>  <span class="br">}</span> <a id="9994c5" class="tk">CTU_CTUIR_16B_tag</a>;</td></tr>
<tr name="9995" id="9995">
<td>9995</td><td></td></tr>
<tr name="9996" id="9996">
<td>9996</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Control On-Time Register */</span></td></tr>
<tr name="9997" id="9997">
<td>9997</td><td>    <a id="9997c5" class="tk">vuint16_t</a> <a id="9997c15" class="tk">R</a>;</td></tr>
<tr name="9998" id="9998">
<td>9998</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="9999" id="9999">
<td>9999</td><td>     <a id="9999c6" class="tk">vuint16_t</a><a id="9999c15" class="tk">:</a></td></tr>
<tr name="10000" id="10000">
<td>10000</td><td>      8;</td></tr>
<tr name="10001" id="10001">
<td>10001</td><td></td></tr>
<tr name="10002" id="10002">
<td>10002</td><td><span class="pp">#ifndef</span> <a id="10002c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="10003" id="10003">
<td>10003</td><td></td></tr>
<tr name="10004" id="10004">
<td>10004</td><td>      <a id="10004c7" class="tk">vuint16_t</a> <a id="10004c17" class="tk">COTR_COTR</a><a id="10004c26" class="tk">:</a>8;           <span class="ct">/* Control On-Time Register and Guard Time */</span></td></tr>
<tr name="10005" id="10005">
<td>10005</td><td></td></tr>
<tr name="10006" id="10006">
<td>10006</td><td><span class="pp">#else</span></td></tr>
<tr name="10007" id="10007">
<td>10007</td><td></td></tr>
<tr name="10008" id="10008">
<td>10008</td><td>      <a id="10008c7" class="tk">vuint16_t</a> <a id="10008c17" class="tk">COTR</a><a id="10008c21" class="tk">:</a>8;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="10009" id="10009">
<td>10009</td><td></td></tr>
<tr name="10010" id="10010">
<td>10010</td><td><span class="pp">#endif</span></td></tr>
<tr name="10011" id="10011">
<td>10011</td><td></td></tr>
<tr name="10012" id="10012">
<td>10012</td><td>    <span class="br">}</span> <a id="10012c7" class="tk">B</a>;</td></tr>
<tr name="10013" id="10013">
<td>10013</td><td>  <span class="br">}</span> <a id="10013c5" class="tk">CTU_COTR_16B_tag</a>;</td></tr>
<tr name="10014" id="10014">
<td>10014</td><td></td></tr>
<tr name="10015" id="10015">
<td>10015</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CTU Control Register */</span></td></tr>
<tr name="10016" id="10016">
<td>10016</td><td>    <a id="10016c5" class="tk">vuint16_t</a> <a id="10016c15" class="tk">R</a>;</td></tr>
<tr name="10017" id="10017">
<td>10017</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10018" id="10018">
<td>10018</td><td></td></tr>
<tr name="10019" id="10019">
<td>10019</td><td><span class="pp">#ifndef</span> <a id="10019c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="10020" id="10020">
<td>10020</td><td></td></tr>
<tr name="10021" id="10021">
<td>10021</td><td>      <a id="10021c7" class="tk">vuint16_t</a> <a id="10021c17" class="tk">T7_SG</a><a id="10021c22" class="tk">:</a>1;               <span class="ct">/* Trigger 7 Software Generated */</span></td></tr>
<tr name="10022" id="10022">
<td>10022</td><td></td></tr>
<tr name="10023" id="10023">
<td>10023</td><td><span class="pp">#else</span></td></tr>
<tr name="10024" id="10024">
<td>10024</td><td></td></tr>
<tr name="10025" id="10025">
<td>10025</td><td>      <a id="10025c7" class="tk">vuint16_t</a> <a id="10025c17" class="tk">T7SG</a><a id="10025c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="10026" id="10026">
<td>10026</td><td></td></tr>
<tr name="10027" id="10027">
<td>10027</td><td><span class="pp">#endif</span></td></tr>
<tr name="10028" id="10028">
<td>10028</td><td></td></tr>
<tr name="10029" id="10029">
<td>10029</td><td><span class="pp">#ifndef</span> <a id="10029c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="10030" id="10030">
<td>10030</td><td></td></tr>
<tr name="10031" id="10031">
<td>10031</td><td>      <a id="10031c7" class="tk">vuint16_t</a> <a id="10031c17" class="tk">T6_SG</a><a id="10031c22" class="tk">:</a>1;               <span class="ct">/* Trigger 6 Software Generated */</span></td></tr>
<tr name="10032" id="10032">
<td>10032</td><td></td></tr>
<tr name="10033" id="10033">
<td>10033</td><td><span class="pp">#else</span></td></tr>
<tr name="10034" id="10034">
<td>10034</td><td></td></tr>
<tr name="10035" id="10035">
<td>10035</td><td>      <a id="10035c7" class="tk">vuint16_t</a> <a id="10035c17" class="tk">T6SG</a><a id="10035c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="10036" id="10036">
<td>10036</td><td></td></tr>
<tr name="10037" id="10037">
<td>10037</td><td><span class="pp">#endif</span></td></tr>
<tr name="10038" id="10038">
<td>10038</td><td></td></tr>
<tr name="10039" id="10039">
<td>10039</td><td><span class="pp">#ifndef</span> <a id="10039c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="10040" id="10040">
<td>10040</td><td></td></tr>
<tr name="10041" id="10041">
<td>10041</td><td>      <a id="10041c7" class="tk">vuint16_t</a> <a id="10041c17" class="tk">T5_SG</a><a id="10041c22" class="tk">:</a>1;               <span class="ct">/* Trigger 5 Software Generated */</span></td></tr>
<tr name="10042" id="10042">
<td>10042</td><td></td></tr>
<tr name="10043" id="10043">
<td>10043</td><td><span class="pp">#else</span></td></tr>
<tr name="10044" id="10044">
<td>10044</td><td></td></tr>
<tr name="10045" id="10045">
<td>10045</td><td>      <a id="10045c7" class="tk">vuint16_t</a> <a id="10045c17" class="tk">T5SG</a><a id="10045c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="10046" id="10046">
<td>10046</td><td></td></tr>
<tr name="10047" id="10047">
<td>10047</td><td><span class="pp">#endif</span></td></tr>
<tr name="10048" id="10048">
<td>10048</td><td></td></tr>
<tr name="10049" id="10049">
<td>10049</td><td><span class="pp">#ifndef</span> <a id="10049c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="10050" id="10050">
<td>10050</td><td></td></tr>
<tr name="10051" id="10051">
<td>10051</td><td>      <a id="10051c7" class="tk">vuint16_t</a> <a id="10051c17" class="tk">T4_SG</a><a id="10051c22" class="tk">:</a>1;               <span class="ct">/* Trigger 4 Software Generated */</span></td></tr>
<tr name="10052" id="10052">
<td>10052</td><td></td></tr>
<tr name="10053" id="10053">
<td>10053</td><td><span class="pp">#else</span></td></tr>
<tr name="10054" id="10054">
<td>10054</td><td></td></tr>
<tr name="10055" id="10055">
<td>10055</td><td>      <a id="10055c7" class="tk">vuint16_t</a> <a id="10055c17" class="tk">T4SG</a><a id="10055c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="10056" id="10056">
<td>10056</td><td></td></tr>
<tr name="10057" id="10057">
<td>10057</td><td><span class="pp">#endif</span></td></tr>
<tr name="10058" id="10058">
<td>10058</td><td></td></tr>
<tr name="10059" id="10059">
<td>10059</td><td><span class="pp">#ifndef</span> <a id="10059c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="10060" id="10060">
<td>10060</td><td></td></tr>
<tr name="10061" id="10061">
<td>10061</td><td>      <a id="10061c7" class="tk">vuint16_t</a> <a id="10061c17" class="tk">T3_SG</a><a id="10061c22" class="tk">:</a>1;               <span class="ct">/* Trigger 3 Software Generated */</span></td></tr>
<tr name="10062" id="10062">
<td>10062</td><td></td></tr>
<tr name="10063" id="10063">
<td>10063</td><td><span class="pp">#else</span></td></tr>
<tr name="10064" id="10064">
<td>10064</td><td></td></tr>
<tr name="10065" id="10065">
<td>10065</td><td>      <a id="10065c7" class="tk">vuint16_t</a> <a id="10065c17" class="tk">T3SG</a><a id="10065c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="10066" id="10066">
<td>10066</td><td></td></tr>
<tr name="10067" id="10067">
<td>10067</td><td><span class="pp">#endif</span></td></tr>
<tr name="10068" id="10068">
<td>10068</td><td></td></tr>
<tr name="10069" id="10069">
<td>10069</td><td><span class="pp">#ifndef</span> <a id="10069c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="10070" id="10070">
<td>10070</td><td></td></tr>
<tr name="10071" id="10071">
<td>10071</td><td>      <a id="10071c7" class="tk">vuint16_t</a> <a id="10071c17" class="tk">T2_SG</a><a id="10071c22" class="tk">:</a>1;               <span class="ct">/* Trigger 2 Software Generated */</span></td></tr>
<tr name="10072" id="10072">
<td>10072</td><td></td></tr>
<tr name="10073" id="10073">
<td>10073</td><td><span class="pp">#else</span></td></tr>
<tr name="10074" id="10074">
<td>10074</td><td></td></tr>
<tr name="10075" id="10075">
<td>10075</td><td>      <a id="10075c7" class="tk">vuint16_t</a> <a id="10075c17" class="tk">T2SG</a><a id="10075c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="10076" id="10076">
<td>10076</td><td></td></tr>
<tr name="10077" id="10077">
<td>10077</td><td><span class="pp">#endif</span></td></tr>
<tr name="10078" id="10078">
<td>10078</td><td></td></tr>
<tr name="10079" id="10079">
<td>10079</td><td><span class="pp">#ifndef</span> <a id="10079c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="10080" id="10080">
<td>10080</td><td></td></tr>
<tr name="10081" id="10081">
<td>10081</td><td>      <a id="10081c7" class="tk">vuint16_t</a> <a id="10081c17" class="tk">T1_SG</a><a id="10081c22" class="tk">:</a>1;               <span class="ct">/* Trigger 1 Software Generated */</span></td></tr>
<tr name="10082" id="10082">
<td>10082</td><td></td></tr>
<tr name="10083" id="10083">
<td>10083</td><td><span class="pp">#else</span></td></tr>
<tr name="10084" id="10084">
<td>10084</td><td></td></tr>
<tr name="10085" id="10085">
<td>10085</td><td>      <a id="10085c7" class="tk">vuint16_t</a> <a id="10085c17" class="tk">T1SG</a><a id="10085c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="10086" id="10086">
<td>10086</td><td></td></tr>
<tr name="10087" id="10087">
<td>10087</td><td><span class="pp">#endif</span></td></tr>
<tr name="10088" id="10088">
<td>10088</td><td></td></tr>
<tr name="10089" id="10089">
<td>10089</td><td><span class="pp">#ifndef</span> <a id="10089c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="10090" id="10090">
<td>10090</td><td></td></tr>
<tr name="10091" id="10091">
<td>10091</td><td>      <a id="10091c7" class="tk">vuint16_t</a> <a id="10091c17" class="tk">T0_SG</a><a id="10091c22" class="tk">:</a>1;               <span class="ct">/* Trigger 0 Software Generated */</span></td></tr>
<tr name="10092" id="10092">
<td>10092</td><td></td></tr>
<tr name="10093" id="10093">
<td>10093</td><td><span class="pp">#else</span></td></tr>
<tr name="10094" id="10094">
<td>10094</td><td></td></tr>
<tr name="10095" id="10095">
<td>10095</td><td>      <a id="10095c7" class="tk">vuint16_t</a> <a id="10095c17" class="tk">T0SG</a><a id="10095c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="10096" id="10096">
<td>10096</td><td></td></tr>
<tr name="10097" id="10097">
<td>10097</td><td><span class="pp">#endif</span></td></tr>
<tr name="10098" id="10098">
<td>10098</td><td></td></tr>
<tr name="10099" id="10099">
<td>10099</td><td><span class="pp">#ifndef</span> <a id="10099c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="10100" id="10100">
<td>10100</td><td></td></tr>
<tr name="10101" id="10101">
<td>10101</td><td>      <a id="10101c7" class="tk">vuint16_t</a> <a id="10101c17" class="tk">CTU_ADC_RESET</a><a id="10101c30" class="tk">:</a>1;       <span class="ct">/* CTU ADC State Machine Reset */</span></td></tr>
<tr name="10102" id="10102">
<td>10102</td><td></td></tr>
<tr name="10103" id="10103">
<td>10103</td><td><span class="pp">#else</span></td></tr>
<tr name="10104" id="10104">
<td>10104</td><td></td></tr>
<tr name="10105" id="10105">
<td>10105</td><td>      <a id="10105c7" class="tk">vuint16_t</a> <a id="10105c17" class="tk">CTUADCRESET</a><a id="10105c28" class="tk">:</a>1;         <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="10106" id="10106">
<td>10106</td><td></td></tr>
<tr name="10107" id="10107">
<td>10107</td><td><span class="pp">#endif</span></td></tr>
<tr name="10108" id="10108">
<td>10108</td><td></td></tr>
<tr name="10109" id="10109">
<td>10109</td><td><span class="pp">#ifndef</span> <a id="10109c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="10110" id="10110">
<td>10110</td><td></td></tr>
<tr name="10111" id="10111">
<td>10111</td><td>      <a id="10111c7" class="tk">vuint16_t</a> <a id="10111c17" class="tk">CTU_ODIS</a><a id="10111c25" class="tk">:</a>1;            <span class="ct">/* CTU Output Disable */</span></td></tr>
<tr name="10112" id="10112">
<td>10112</td><td></td></tr>
<tr name="10113" id="10113">
<td>10113</td><td><span class="pp">#else</span></td></tr>
<tr name="10114" id="10114">
<td>10114</td><td></td></tr>
<tr name="10115" id="10115">
<td>10115</td><td>      <a id="10115c7" class="tk">vuint16_t</a> <a id="10115c17" class="tk">CTUODIS</a><a id="10115c24" class="tk">:</a>1;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="10116" id="10116">
<td>10116</td><td></td></tr>
<tr name="10117" id="10117">
<td>10117</td><td><span class="pp">#endif</span></td></tr>
<tr name="10118" id="10118">
<td>10118</td><td></td></tr>
<tr name="10119" id="10119">
<td>10119</td><td><span class="pp">#ifndef</span> <a id="10119c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="10120" id="10120">
<td>10120</td><td></td></tr>
<tr name="10121" id="10121">
<td>10121</td><td>      <a id="10121c7" class="tk">vuint16_t</a> <a id="10121c17" class="tk">FILTER_EN</a><a id="10121c26" class="tk">:</a>1;           <span class="ct">/* Synchronize Filter Register value */</span></td></tr>
<tr name="10122" id="10122">
<td>10122</td><td></td></tr>
<tr name="10123" id="10123">
<td>10123</td><td><span class="pp">#else</span></td></tr>
<tr name="10124" id="10124">
<td>10124</td><td></td></tr>
<tr name="10125" id="10125">
<td>10125</td><td>      <a id="10125c7" class="tk">vuint16_t</a> <a id="10125c17" class="tk">FILTERENABLE</a><a id="10125c29" class="tk">:</a>1;        <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="10126" id="10126">
<td>10126</td><td></td></tr>
<tr name="10127" id="10127">
<td>10127</td><td><span class="pp">#endif</span></td></tr>
<tr name="10128" id="10128">
<td>10128</td><td></td></tr>
<tr name="10129" id="10129">
<td>10129</td><td>      <a id="10129c7" class="tk">vuint16_t</a> <a id="10129c17" class="tk">CGRE</a><a id="10129c21" class="tk">:</a>1;                <span class="ct">/* Clear GRE */</span></td></tr>
<tr name="10130" id="10130">
<td>10130</td><td>      <a id="10130c7" class="tk">vuint16_t</a> <a id="10130c17" class="tk">FGRE</a><a id="10130c21" class="tk">:</a>1;                <span class="ct">/* GRE Flag */</span></td></tr>
<tr name="10131" id="10131">
<td>10131</td><td></td></tr>
<tr name="10132" id="10132">
<td>10132</td><td><span class="pp">#ifndef</span> <a id="10132c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="10133" id="10133">
<td>10133</td><td></td></tr>
<tr name="10134" id="10134">
<td>10134</td><td>      <a id="10134c7" class="tk">vuint16_t</a> <a id="10134c17" class="tk">MRS_SG</a><a id="10134c23" class="tk">:</a>1;              <span class="ct">/* MRS Software Generated */</span></td></tr>
<tr name="10135" id="10135">
<td>10135</td><td></td></tr>
<tr name="10136" id="10136">
<td>10136</td><td><span class="pp">#else</span></td></tr>
<tr name="10137" id="10137">
<td>10137</td><td></td></tr>
<tr name="10138" id="10138">
<td>10138</td><td>      <a id="10138c7" class="tk">vuint16_t</a> <a id="10138c17" class="tk">MRSSG</a><a id="10138c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="10139" id="10139">
<td>10139</td><td></td></tr>
<tr name="10140" id="10140">
<td>10140</td><td><span class="pp">#endif</span></td></tr>
<tr name="10141" id="10141">
<td>10141</td><td></td></tr>
<tr name="10142" id="10142">
<td>10142</td><td>      <a id="10142c7" class="tk">vuint16_t</a> <a id="10142c17" class="tk">GRE</a><a id="10142c20" class="tk">:</a>1;                 <span class="ct">/* General Reload Enable */</span></td></tr>
<tr name="10143" id="10143">
<td>10143</td><td></td></tr>
<tr name="10144" id="10144">
<td>10144</td><td><span class="pp">#ifndef</span> <a id="10144c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="10145" id="10145">
<td>10145</td><td></td></tr>
<tr name="10146" id="10146">
<td>10146</td><td>      <a id="10146c7" class="tk">vuint16_t</a> <a id="10146c17" class="tk">TGSISR_RE</a><a id="10146c26" class="tk">:</a>1;           <span class="ct">/* TGSISR Reload Enable */</span></td></tr>
<tr name="10147" id="10147">
<td>10147</td><td></td></tr>
<tr name="10148" id="10148">
<td>10148</td><td><span class="pp">#else</span></td></tr>
<tr name="10149" id="10149">
<td>10149</td><td></td></tr>
<tr name="10150" id="10150">
<td>10150</td><td>      <a id="10150c7" class="tk">vuint16_t</a> <a id="10150c17" class="tk">TGSISRRE</a><a id="10150c25" class="tk">:</a>1;            <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="10151" id="10151">
<td>10151</td><td></td></tr>
<tr name="10152" id="10152">
<td>10152</td><td><span class="pp">#endif</span></td></tr>
<tr name="10153" id="10153">
<td>10153</td><td></td></tr>
<tr name="10154" id="10154">
<td>10154</td><td>    <span class="br">}</span> <a id="10154c7" class="tk">B</a>;</td></tr>
<tr name="10155" id="10155">
<td>10155</td><td>  <span class="br">}</span> <a id="10155c5" class="tk">CTU_CTUCR_16B_tag</a>;</td></tr>
<tr name="10156" id="10156">
<td>10156</td><td></td></tr>
<tr name="10157" id="10157">
<td>10157</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CTU Digital Filter Register */</span></td></tr>
<tr name="10158" id="10158">
<td>10158</td><td>    <a id="10158c5" class="tk">vuint16_t</a> <a id="10158c15" class="tk">R</a>;</td></tr>
<tr name="10159" id="10159">
<td>10159</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10160" id="10160">
<td>10160</td><td>     <a id="10160c6" class="tk">vuint16_t</a><a id="10160c15" class="tk">:</a></td></tr>
<tr name="10161" id="10161">
<td>10161</td><td>      8;</td></tr>
<tr name="10162" id="10162">
<td>10162</td><td></td></tr>
<tr name="10163" id="10163">
<td>10163</td><td><span class="pp">#ifndef</span> <a id="10163c9" class="tk">USE_FIELD_ALIASES_CTU</a></td></tr>
<tr name="10164" id="10164">
<td>10164</td><td></td></tr>
<tr name="10165" id="10165">
<td>10165</td><td>      <a id="10165c7" class="tk">vuint16_t</a> <a id="10165c17" class="tk">FILTER_VALUE</a><a id="10165c29" class="tk">:</a>8;        <span class="ct">/* Filter Value */</span></td></tr>
<tr name="10166" id="10166">
<td>10166</td><td></td></tr>
<tr name="10167" id="10167">
<td>10167</td><td><span class="pp">#else</span></td></tr>
<tr name="10168" id="10168">
<td>10168</td><td></td></tr>
<tr name="10169" id="10169">
<td>10169</td><td>      <a id="10169c7" class="tk">vuint16_t</a> <a id="10169c17" class="tk">FILTERVALUE</a><a id="10169c28" class="tk">:</a>8;         <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="10170" id="10170">
<td>10170</td><td></td></tr>
<tr name="10171" id="10171">
<td>10171</td><td><span class="pp">#endif</span></td></tr>
<tr name="10172" id="10172">
<td>10172</td><td></td></tr>
<tr name="10173" id="10173">
<td>10173</td><td>    <span class="br">}</span> <a id="10173c7" class="tk">B</a>;</td></tr>
<tr name="10174" id="10174">
<td>10174</td><td>  <span class="br">}</span> <a id="10174c5" class="tk">CTU_FILTER_16B_tag</a>;</td></tr>
<tr name="10175" id="10175">
<td>10175</td><td></td></tr>
<tr name="10176" id="10176">
<td>10176</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CTU Expected A Value Register */</span></td></tr>
<tr name="10177" id="10177">
<td>10177</td><td>    <a id="10177c5" class="tk">vuint16_t</a> <a id="10177c15" class="tk">R</a>;</td></tr>
<tr name="10178" id="10178">
<td>10178</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10179" id="10179">
<td>10179</td><td>      <a id="10179c7" class="tk">vuint16_t</a> <a id="10179c17" class="tk">EXPECTED_A_VALUE</a><a id="10179c33" class="tk">:</a>16;   <span class="ct">/* Expected A Value */</span></td></tr>
<tr name="10180" id="10180">
<td>10180</td><td>    <span class="br">}</span> <a id="10180c7" class="tk">B</a>;</td></tr>
<tr name="10181" id="10181">
<td>10181</td><td>  <span class="br">}</span> <a id="10181c5" class="tk">CTU_EXPECTED_A_16B_tag</a>;</td></tr>
<tr name="10182" id="10182">
<td>10182</td><td></td></tr>
<tr name="10183" id="10183">
<td>10183</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CTU Expected B Value Register */</span></td></tr>
<tr name="10184" id="10184">
<td>10184</td><td>    <a id="10184c5" class="tk">vuint16_t</a> <a id="10184c15" class="tk">R</a>;</td></tr>
<tr name="10185" id="10185">
<td>10185</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10186" id="10186">
<td>10186</td><td>      <a id="10186c7" class="tk">vuint16_t</a> <a id="10186c17" class="tk">EXPECTED_B_VALUE</a><a id="10186c33" class="tk">:</a>16;   <span class="ct">/* Expected B Value */</span></td></tr>
<tr name="10187" id="10187">
<td>10187</td><td>    <span class="br">}</span> <a id="10187c7" class="tk">B</a>;</td></tr>
<tr name="10188" id="10188">
<td>10188</td><td>  <span class="br">}</span> <a id="10188c5" class="tk">CTU_EXPECTED_B_16B_tag</a>;</td></tr>
<tr name="10189" id="10189">
<td>10189</td><td></td></tr>
<tr name="10190" id="10190">
<td>10190</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CTU Counter Range Register */</span></td></tr>
<tr name="10191" id="10191">
<td>10191</td><td>    <a id="10191c5" class="tk">vuint16_t</a> <a id="10191c15" class="tk">R</a>;</td></tr>
<tr name="10192" id="10192">
<td>10192</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10193" id="10193">
<td>10193</td><td>     <a id="10193c6" class="tk">vuint16_t</a><a id="10193c15" class="tk">:</a></td></tr>
<tr name="10194" id="10194">
<td>10194</td><td>      8;</td></tr>
<tr name="10195" id="10195">
<td>10195</td><td>      <a id="10195c7" class="tk">vuint16_t</a> <a id="10195c17" class="tk">CNT_RANGE_VALUE</a><a id="10195c32" class="tk">:</a>8;     <span class="ct">/* Counter Range Value */</span></td></tr>
<tr name="10196" id="10196">
<td>10196</td><td>    <span class="br">}</span> <a id="10196c7" class="tk">B</a>;</td></tr>
<tr name="10197" id="10197">
<td>10197</td><td>  <span class="br">}</span> <a id="10197c5" class="tk">CTU_CNT_RANGE_16B_tag</a>;</td></tr>
<tr name="10198" id="10198">
<td>10198</td><td></td></tr>
<tr name="10199" id="10199">
<td>10199</td><td>  <span class="ct">/* Register layout for generated register(s) FRA... */</span></td></tr>
<tr name="10200" id="10200">
<td>10200</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/*  */</span></td></tr>
<tr name="10201" id="10201">
<td>10201</td><td>    <a id="10201c5" class="tk">vuint32_t</a> <a id="10201c15" class="tk">R</a>;</td></tr>
<tr name="10202" id="10202">
<td>10202</td><td>  <span class="br">}</span> <a id="10202c5" class="tk">CTU_FRA_32B_tag</a>;</td></tr>
<tr name="10203" id="10203">
<td>10203</td><td></td></tr>
<tr name="10204" id="10204">
<td>10204</td><td>  <span class="ct">/* Register layout for generated register(s) FLA... */</span></td></tr>
<tr name="10205" id="10205">
<td>10205</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/*  */</span></td></tr>
<tr name="10206" id="10206">
<td>10206</td><td>    <a id="10206c5" class="tk">vuint32_t</a> <a id="10206c15" class="tk">R</a>;</td></tr>
<tr name="10207" id="10207">
<td>10207</td><td>  <span class="br">}</span> <a id="10207c5" class="tk">CTU_FLA_32B_tag</a>;</td></tr>
<tr name="10208" id="10208">
<td>10208</td><td></td></tr>
<tr name="10209" id="10209">
<td>10209</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="10209c18" class="tk">CTU_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="10210" id="10210">
<td>10210</td><td>    <span class="ct">/* Trigger Generator Subunit Input Selection register */</span></td></tr>
<tr name="10211" id="10211">
<td>10211</td><td>    <a id="10211c5" class="tk">CTU_TGSISR_32B_tag</a> <a id="10211c24" class="tk">TGSISR</a>;         <span class="ct">/* offset: 0x0000 size: 32 bit */</span></td></tr>
<tr name="10212" id="10212">
<td>10212</td><td></td></tr>
<tr name="10213" id="10213">
<td>10213</td><td>    <span class="ct">/* Trigger Generator Subunit Control Register */</span></td></tr>
<tr name="10214" id="10214">
<td>10214</td><td>    <a id="10214c5" class="tk">CTU_TGSCR_16B_tag</a> <a id="10214c23" class="tk">TGSCR</a>;           <span class="ct">/* offset: 0x0004 size: 16 bit */</span></td></tr>
<tr name="10215" id="10215">
<td>10215</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="10216" id="10216">
<td>10216</td><td>      <a id="10216c7" class="tk">CTU_TCR_16B_tag</a> <a id="10216c23" class="tk">TCR</a>[8];          <span class="ct">/* offset: 0x0006  (0x0002 x 8) */</span></td></tr>
<tr name="10217" id="10217">
<td>10217</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10218" id="10218">
<td>10218</td><td>        <a id="10218c9" class="tk">CTU_TCR_16B_tag</a> <a id="10218c25" class="tk">T0CR</a>;          <span class="ct">/* offset: 0x0006 size: 16 bit */</span></td></tr>
<tr name="10219" id="10219">
<td>10219</td><td>        <a id="10219c9" class="tk">CTU_TCR_16B_tag</a> <a id="10219c25" class="tk">T1CR</a>;          <span class="ct">/* offset: 0x0008 size: 16 bit */</span></td></tr>
<tr name="10220" id="10220">
<td>10220</td><td>        <a id="10220c9" class="tk">CTU_TCR_16B_tag</a> <a id="10220c25" class="tk">T2CR</a>;          <span class="ct">/* offset: 0x000A size: 16 bit */</span></td></tr>
<tr name="10221" id="10221">
<td>10221</td><td>        <a id="10221c9" class="tk">CTU_TCR_16B_tag</a> <a id="10221c25" class="tk">T3CR</a>;          <span class="ct">/* offset: 0x000C size: 16 bit */</span></td></tr>
<tr name="10222" id="10222">
<td>10222</td><td>        <a id="10222c9" class="tk">CTU_TCR_16B_tag</a> <a id="10222c25" class="tk">T4CR</a>;          <span class="ct">/* offset: 0x000E size: 16 bit */</span></td></tr>
<tr name="10223" id="10223">
<td>10223</td><td>        <a id="10223c9" class="tk">CTU_TCR_16B_tag</a> <a id="10223c25" class="tk">T5CR</a>;          <span class="ct">/* offset: 0x0010 size: 16 bit */</span></td></tr>
<tr name="10224" id="10224">
<td>10224</td><td>        <a id="10224c9" class="tk">CTU_TCR_16B_tag</a> <a id="10224c25" class="tk">T6CR</a>;          <span class="ct">/* offset: 0x0012 size: 16 bit */</span></td></tr>
<tr name="10225" id="10225">
<td>10225</td><td>        <a id="10225c9" class="tk">CTU_TCR_16B_tag</a> <a id="10225c25" class="tk">T7CR</a>;          <span class="ct">/* offset: 0x0014 size: 16 bit */</span></td></tr>
<tr name="10226" id="10226">
<td>10226</td><td>      <span class="br">}</span>;</td></tr>
<tr name="10227" id="10227">
<td>10227</td><td>    <span class="br">}</span>;</td></tr>
<tr name="10228" id="10228">
<td>10228</td><td></td></tr>
<tr name="10229" id="10229">
<td>10229</td><td>    <span class="ct">/* TGS Counter Compare Register */</span></td></tr>
<tr name="10230" id="10230">
<td>10230</td><td>    <a id="10230c5" class="tk">CTU_TGSCCR_16B_tag</a> <a id="10230c24" class="tk">TGSCCR</a>;         <span class="ct">/* offset: 0x0016 size: 16 bit */</span></td></tr>
<tr name="10231" id="10231">
<td>10231</td><td></td></tr>
<tr name="10232" id="10232">
<td>10232</td><td>    <span class="ct">/* TGS Counter Reload Register */</span></td></tr>
<tr name="10233" id="10233">
<td>10233</td><td>    <a id="10233c5" class="tk">CTU_TGSCRR_16B_tag</a> <a id="10233c24" class="tk">TGSCRR</a>;         <span class="ct">/* offset: 0x0018 size: 16 bit */</span></td></tr>
<tr name="10234" id="10234">
<td>10234</td><td>    <a id="10234c5" class="tk">int8_t</a> <a id="10234c12" class="tk">CTU_reserved_001A</a>[2];</td></tr>
<tr name="10235" id="10235">
<td>10235</td><td></td></tr>
<tr name="10236" id="10236">
<td>10236</td><td>    <span class="ct">/* Commands List Control Register 1 */</span></td></tr>
<tr name="10237" id="10237">
<td>10237</td><td>    <a id="10237c5" class="tk">CTU_CLCR1_32B_tag</a> <a id="10237c23" class="tk">CLCR1</a>;           <span class="ct">/* offset: 0x001C size: 32 bit */</span></td></tr>
<tr name="10238" id="10238">
<td>10238</td><td></td></tr>
<tr name="10239" id="10239">
<td>10239</td><td>    <span class="ct">/* Commands List Control Register 2 */</span></td></tr>
<tr name="10240" id="10240">
<td>10240</td><td>    <a id="10240c5" class="tk">CTU_CLCR2_32B_tag</a> <a id="10240c23" class="tk">CLCR2</a>;           <span class="ct">/* offset: 0x0020 size: 32 bit */</span></td></tr>
<tr name="10241" id="10241">
<td>10241</td><td></td></tr>
<tr name="10242" id="10242">
<td>10242</td><td>    <span class="ct">/* Trigger Handler Control Register 1 */</span></td></tr>
<tr name="10243" id="10243">
<td>10243</td><td>    <a id="10243c5" class="tk">CTU_THCR1_32B_tag</a> <a id="10243c23" class="tk">THCR1</a>;           <span class="ct">/* offset: 0x0024 size: 32 bit */</span></td></tr>
<tr name="10244" id="10244">
<td>10244</td><td></td></tr>
<tr name="10245" id="10245">
<td>10245</td><td>    <span class="ct">/* Trigger Handler Control Register 2 */</span></td></tr>
<tr name="10246" id="10246">
<td>10246</td><td>    <a id="10246c5" class="tk">CTU_THCR2_32B_tag</a> <a id="10246c23" class="tk">THCR2</a>;           <span class="ct">/* offset: 0x0028 size: 32 bit */</span></td></tr>
<tr name="10247" id="10247">
<td>10247</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="10248" id="10248">
<td>10248</td><td>      <span class="ct">/* Command List Register. View: BIT13, BIT9 */</span></td></tr>
<tr name="10249" id="10249">
<td>10249</td><td>      <a id="10249c7" class="tk">CTU_CLR_16B_tag</a> <a id="10249c23" class="tk">CLR</a>[24];         <span class="ct">/* offset: 0x002C  (0x0002 x 24) */</span></td></tr>
<tr name="10250" id="10250">
<td>10250</td><td></td></tr>
<tr name="10251" id="10251">
<td>10251</td><td>      <span class="ct">/* Command List Register. View: (CMS=BIT13=)ST1 = 0, (BIT9=)ST0 = 0 */</span></td></tr>
<tr name="10252" id="10252">
<td>10252</td><td>      <a id="10252c7" class="tk">CTU_CLR_SCM_16B_tag</a> <a id="10252c27" class="tk">CLR_SCM</a>[24]; <span class="ct">/* offset: 0x002C  (0x0002 x 24) */</span></td></tr>
<tr name="10253" id="10253">
<td>10253</td><td></td></tr>
<tr name="10254" id="10254">
<td>10254</td><td>      <span class="ct">/* Command List Register. View: (CMS=BIT13=)ST1 = 1, (BIT9=)ST0 = DONT CARE */</span></td></tr>
<tr name="10255" id="10255">
<td>10255</td><td>      <a id="10255c7" class="tk">CTU_CLR_DCM_16B_tag</a> <a id="10255c27" class="tk">CLR_DCM</a>[24]; <span class="ct">/* offset: 0x002C  (0x0002 x 24) */</span></td></tr>
<tr name="10256" id="10256">
<td>10256</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10257" id="10257">
<td>10257</td><td>        <span class="ct">/* Command List Register. View: (CMS=BIT13=)ST1 = 0, (BIT9=)ST0 = 0 */</span></td></tr>
<tr name="10258" id="10258">
<td>10258</td><td>        <a id="10258c9" class="tk">CTU_CLR_SCM_16B_tag</a> <a id="10258c29" class="tk">CLR_SCM1</a>;  <span class="ct">/* offset: 0x002C size: 16 bit */</span></td></tr>
<tr name="10259" id="10259">
<td>10259</td><td>        <a id="10259c9" class="tk">CTU_CLR_SCM_16B_tag</a> <a id="10259c29" class="tk">CLR_SCM2</a>;  <span class="ct">/* offset: 0x002E size: 16 bit */</span></td></tr>
<tr name="10260" id="10260">
<td>10260</td><td>        <a id="10260c9" class="tk">CTU_CLR_SCM_16B_tag</a> <a id="10260c29" class="tk">CLR_SCM3</a>;  <span class="ct">/* offset: 0x0030 size: 16 bit */</span></td></tr>
<tr name="10261" id="10261">
<td>10261</td><td>        <a id="10261c9" class="tk">CTU_CLR_SCM_16B_tag</a> <a id="10261c29" class="tk">CLR_SCM4</a>;  <span class="ct">/* offset: 0x0032 size: 16 bit */</span></td></tr>
<tr name="10262" id="10262">
<td>10262</td><td>        <a id="10262c9" class="tk">CTU_CLR_SCM_16B_tag</a> <a id="10262c29" class="tk">CLR_SCM5</a>;  <span class="ct">/* offset: 0x0034 size: 16 bit */</span></td></tr>
<tr name="10263" id="10263">
<td>10263</td><td>        <a id="10263c9" class="tk">CTU_CLR_SCM_16B_tag</a> <a id="10263c29" class="tk">CLR_SCM6</a>;  <span class="ct">/* offset: 0x0036 size: 16 bit */</span></td></tr>
<tr name="10264" id="10264">
<td>10264</td><td>        <a id="10264c9" class="tk">CTU_CLR_SCM_16B_tag</a> <a id="10264c29" class="tk">CLR_SCM7</a>;  <span class="ct">/* offset: 0x0038 size: 16 bit */</span></td></tr>
<tr name="10265" id="10265">
<td>10265</td><td>        <a id="10265c9" class="tk">CTU_CLR_SCM_16B_tag</a> <a id="10265c29" class="tk">CLR_SCM8</a>;  <span class="ct">/* offset: 0x003A size: 16 bit */</span></td></tr>
<tr name="10266" id="10266">
<td>10266</td><td>        <a id="10266c9" class="tk">CTU_CLR_SCM_16B_tag</a> <a id="10266c29" class="tk">CLR_SCM9</a>;  <span class="ct">/* offset: 0x003C size: 16 bit */</span></td></tr>
<tr name="10267" id="10267">
<td>10267</td><td>        <a id="10267c9" class="tk">CTU_CLR_SCM_16B_tag</a> <a id="10267c29" class="tk">CLR_SCM10</a>; <span class="ct">/* offset: 0x003E size: 16 bit */</span></td></tr>
<tr name="10268" id="10268">
<td>10268</td><td>        <a id="10268c9" class="tk">CTU_CLR_SCM_16B_tag</a> <a id="10268c29" class="tk">CLR_SCM11</a>; <span class="ct">/* offset: 0x0040 size: 16 bit */</span></td></tr>
<tr name="10269" id="10269">
<td>10269</td><td>        <a id="10269c9" class="tk">CTU_CLR_SCM_16B_tag</a> <a id="10269c29" class="tk">CLR_SCM12</a>; <span class="ct">/* offset: 0x0042 size: 16 bit */</span></td></tr>
<tr name="10270" id="10270">
<td>10270</td><td>        <a id="10270c9" class="tk">CTU_CLR_SCM_16B_tag</a> <a id="10270c29" class="tk">CLR_SCM13</a>; <span class="ct">/* offset: 0x0044 size: 16 bit */</span></td></tr>
<tr name="10271" id="10271">
<td>10271</td><td>        <a id="10271c9" class="tk">CTU_CLR_SCM_16B_tag</a> <a id="10271c29" class="tk">CLR_SCM14</a>; <span class="ct">/* offset: 0x0046 size: 16 bit */</span></td></tr>
<tr name="10272" id="10272">
<td>10272</td><td>        <a id="10272c9" class="tk">CTU_CLR_SCM_16B_tag</a> <a id="10272c29" class="tk">CLR_SCM15</a>; <span class="ct">/* offset: 0x0048 size: 16 bit */</span></td></tr>
<tr name="10273" id="10273">
<td>10273</td><td>        <a id="10273c9" class="tk">CTU_CLR_SCM_16B_tag</a> <a id="10273c29" class="tk">CLR_SCM16</a>; <span class="ct">/* offset: 0x004A size: 16 bit */</span></td></tr>
<tr name="10274" id="10274">
<td>10274</td><td>        <a id="10274c9" class="tk">CTU_CLR_SCM_16B_tag</a> <a id="10274c29" class="tk">CLR_SCM17</a>; <span class="ct">/* offset: 0x004C size: 16 bit */</span></td></tr>
<tr name="10275" id="10275">
<td>10275</td><td>        <a id="10275c9" class="tk">CTU_CLR_SCM_16B_tag</a> <a id="10275c29" class="tk">CLR_SCM18</a>; <span class="ct">/* offset: 0x004E size: 16 bit */</span></td></tr>
<tr name="10276" id="10276">
<td>10276</td><td>        <a id="10276c9" class="tk">CTU_CLR_SCM_16B_tag</a> <a id="10276c29" class="tk">CLR_SCM19</a>; <span class="ct">/* offset: 0x0050 size: 16 bit */</span></td></tr>
<tr name="10277" id="10277">
<td>10277</td><td>        <a id="10277c9" class="tk">CTU_CLR_SCM_16B_tag</a> <a id="10277c29" class="tk">CLR_SCM20</a>; <span class="ct">/* offset: 0x0052 size: 16 bit */</span></td></tr>
<tr name="10278" id="10278">
<td>10278</td><td>        <a id="10278c9" class="tk">CTU_CLR_SCM_16B_tag</a> <a id="10278c29" class="tk">CLR_SCM21</a>; <span class="ct">/* offset: 0x0054 size: 16 bit */</span></td></tr>
<tr name="10279" id="10279">
<td>10279</td><td>        <a id="10279c9" class="tk">CTU_CLR_SCM_16B_tag</a> <a id="10279c29" class="tk">CLR_SCM22</a>; <span class="ct">/* offset: 0x0056 size: 16 bit */</span></td></tr>
<tr name="10280" id="10280">
<td>10280</td><td>        <a id="10280c9" class="tk">CTU_CLR_SCM_16B_tag</a> <a id="10280c29" class="tk">CLR_SCM23</a>; <span class="ct">/* offset: 0x0058 size: 16 bit */</span></td></tr>
<tr name="10281" id="10281">
<td>10281</td><td>        <a id="10281c9" class="tk">CTU_CLR_SCM_16B_tag</a> <a id="10281c29" class="tk">CLR_SCM24</a>; <span class="ct">/* offset: 0x005A size: 16 bit */</span></td></tr>
<tr name="10282" id="10282">
<td>10282</td><td>      <span class="br">}</span>;</td></tr>
<tr name="10283" id="10283">
<td>10283</td><td></td></tr>
<tr name="10284" id="10284">
<td>10284</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10285" id="10285">
<td>10285</td><td>        <span class="ct">/* Command List Register. View: (CMS=BIT13=)ST1 = 1, (BIT9=)ST0 = DONT CARE */</span></td></tr>
<tr name="10286" id="10286">
<td>10286</td><td>        <a id="10286c9" class="tk">CTU_CLR_DCM_16B_tag</a> <a id="10286c29" class="tk">CLR_DCM1</a>;  <span class="ct">/* offset: 0x002C size: 16 bit */</span></td></tr>
<tr name="10287" id="10287">
<td>10287</td><td>        <a id="10287c9" class="tk">CTU_CLR_DCM_16B_tag</a> <a id="10287c29" class="tk">CLR_DCM2</a>;  <span class="ct">/* offset: 0x002E size: 16 bit */</span></td></tr>
<tr name="10288" id="10288">
<td>10288</td><td>        <a id="10288c9" class="tk">CTU_CLR_DCM_16B_tag</a> <a id="10288c29" class="tk">CLR_DCM3</a>;  <span class="ct">/* offset: 0x0030 size: 16 bit */</span></td></tr>
<tr name="10289" id="10289">
<td>10289</td><td>        <a id="10289c9" class="tk">CTU_CLR_DCM_16B_tag</a> <a id="10289c29" class="tk">CLR_DCM4</a>;  <span class="ct">/* offset: 0x0032 size: 16 bit */</span></td></tr>
<tr name="10290" id="10290">
<td>10290</td><td>        <a id="10290c9" class="tk">CTU_CLR_DCM_16B_tag</a> <a id="10290c29" class="tk">CLR_DCM5</a>;  <span class="ct">/* offset: 0x0034 size: 16 bit */</span></td></tr>
<tr name="10291" id="10291">
<td>10291</td><td>        <a id="10291c9" class="tk">CTU_CLR_DCM_16B_tag</a> <a id="10291c29" class="tk">CLR_DCM6</a>;  <span class="ct">/* offset: 0x0036 size: 16 bit */</span></td></tr>
<tr name="10292" id="10292">
<td>10292</td><td>        <a id="10292c9" class="tk">CTU_CLR_DCM_16B_tag</a> <a id="10292c29" class="tk">CLR_DCM7</a>;  <span class="ct">/* offset: 0x0038 size: 16 bit */</span></td></tr>
<tr name="10293" id="10293">
<td>10293</td><td>        <a id="10293c9" class="tk">CTU_CLR_DCM_16B_tag</a> <a id="10293c29" class="tk">CLR_DCM8</a>;  <span class="ct">/* offset: 0x003A size: 16 bit */</span></td></tr>
<tr name="10294" id="10294">
<td>10294</td><td>        <a id="10294c9" class="tk">CTU_CLR_DCM_16B_tag</a> <a id="10294c29" class="tk">CLR_DCM9</a>;  <span class="ct">/* offset: 0x003C size: 16 bit */</span></td></tr>
<tr name="10295" id="10295">
<td>10295</td><td>        <a id="10295c9" class="tk">CTU_CLR_DCM_16B_tag</a> <a id="10295c29" class="tk">CLR_DCM10</a>; <span class="ct">/* offset: 0x003E size: 16 bit */</span></td></tr>
<tr name="10296" id="10296">
<td>10296</td><td>        <a id="10296c9" class="tk">CTU_CLR_DCM_16B_tag</a> <a id="10296c29" class="tk">CLR_DCM11</a>; <span class="ct">/* offset: 0x0040 size: 16 bit */</span></td></tr>
<tr name="10297" id="10297">
<td>10297</td><td>        <a id="10297c9" class="tk">CTU_CLR_DCM_16B_tag</a> <a id="10297c29" class="tk">CLR_DCM12</a>; <span class="ct">/* offset: 0x0042 size: 16 bit */</span></td></tr>
<tr name="10298" id="10298">
<td>10298</td><td>        <a id="10298c9" class="tk">CTU_CLR_DCM_16B_tag</a> <a id="10298c29" class="tk">CLR_DCM13</a>; <span class="ct">/* offset: 0x0044 size: 16 bit */</span></td></tr>
<tr name="10299" id="10299">
<td>10299</td><td>        <a id="10299c9" class="tk">CTU_CLR_DCM_16B_tag</a> <a id="10299c29" class="tk">CLR_DCM14</a>; <span class="ct">/* offset: 0x0046 size: 16 bit */</span></td></tr>
<tr name="10300" id="10300">
<td>10300</td><td>        <a id="10300c9" class="tk">CTU_CLR_DCM_16B_tag</a> <a id="10300c29" class="tk">CLR_DCM15</a>; <span class="ct">/* offset: 0x0048 size: 16 bit */</span></td></tr>
<tr name="10301" id="10301">
<td>10301</td><td>        <a id="10301c9" class="tk">CTU_CLR_DCM_16B_tag</a> <a id="10301c29" class="tk">CLR_DCM16</a>; <span class="ct">/* offset: 0x004A size: 16 bit */</span></td></tr>
<tr name="10302" id="10302">
<td>10302</td><td>        <a id="10302c9" class="tk">CTU_CLR_DCM_16B_tag</a> <a id="10302c29" class="tk">CLR_DCM17</a>; <span class="ct">/* offset: 0x004C size: 16 bit */</span></td></tr>
<tr name="10303" id="10303">
<td>10303</td><td>        <a id="10303c9" class="tk">CTU_CLR_DCM_16B_tag</a> <a id="10303c29" class="tk">CLR_DCM18</a>; <span class="ct">/* offset: 0x004E size: 16 bit */</span></td></tr>
<tr name="10304" id="10304">
<td>10304</td><td>        <a id="10304c9" class="tk">CTU_CLR_DCM_16B_tag</a> <a id="10304c29" class="tk">CLR_DCM19</a>; <span class="ct">/* offset: 0x0050 size: 16 bit */</span></td></tr>
<tr name="10305" id="10305">
<td>10305</td><td>        <a id="10305c9" class="tk">CTU_CLR_DCM_16B_tag</a> <a id="10305c29" class="tk">CLR_DCM20</a>; <span class="ct">/* offset: 0x0052 size: 16 bit */</span></td></tr>
<tr name="10306" id="10306">
<td>10306</td><td>        <a id="10306c9" class="tk">CTU_CLR_DCM_16B_tag</a> <a id="10306c29" class="tk">CLR_DCM21</a>; <span class="ct">/* offset: 0x0054 size: 16 bit */</span></td></tr>
<tr name="10307" id="10307">
<td>10307</td><td>        <a id="10307c9" class="tk">CTU_CLR_DCM_16B_tag</a> <a id="10307c29" class="tk">CLR_DCM22</a>; <span class="ct">/* offset: 0x0056 size: 16 bit */</span></td></tr>
<tr name="10308" id="10308">
<td>10308</td><td>        <a id="10308c9" class="tk">CTU_CLR_DCM_16B_tag</a> <a id="10308c29" class="tk">CLR_DCM23</a>; <span class="ct">/* offset: 0x0058 size: 16 bit */</span></td></tr>
<tr name="10309" id="10309">
<td>10309</td><td>        <a id="10309c9" class="tk">CTU_CLR_DCM_16B_tag</a> <a id="10309c29" class="tk">CLR_DCM24</a>; <span class="ct">/* offset: 0x005A size: 16 bit */</span></td></tr>
<tr name="10310" id="10310">
<td>10310</td><td>      <span class="br">}</span>;</td></tr>
<tr name="10311" id="10311">
<td>10311</td><td></td></tr>
<tr name="10312" id="10312">
<td>10312</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10313" id="10313">
<td>10313</td><td>        <span class="ct">/* Command List Register. View: BIT13, BIT9 */</span></td></tr>
<tr name="10314" id="10314">
<td>10314</td><td>        <a id="10314c9" class="tk">CTU_CLR_16B_tag</a> <a id="10314c25" class="tk">CLR1</a>;          <span class="ct">/* offset: 0x002C size: 16 bit */</span></td></tr>
<tr name="10315" id="10315">
<td>10315</td><td>        <a id="10315c9" class="tk">CTU_CLR_16B_tag</a> <a id="10315c25" class="tk">CLR2</a>;          <span class="ct">/* offset: 0x002E size: 16 bit */</span></td></tr>
<tr name="10316" id="10316">
<td>10316</td><td>        <a id="10316c9" class="tk">CTU_CLR_16B_tag</a> <a id="10316c25" class="tk">CLR3</a>;          <span class="ct">/* offset: 0x0030 size: 16 bit */</span></td></tr>
<tr name="10317" id="10317">
<td>10317</td><td>        <a id="10317c9" class="tk">CTU_CLR_16B_tag</a> <a id="10317c25" class="tk">CLR4</a>;          <span class="ct">/* offset: 0x0032 size: 16 bit */</span></td></tr>
<tr name="10318" id="10318">
<td>10318</td><td>        <a id="10318c9" class="tk">CTU_CLR_16B_tag</a> <a id="10318c25" class="tk">CLR5</a>;          <span class="ct">/* offset: 0x0034 size: 16 bit */</span></td></tr>
<tr name="10319" id="10319">
<td>10319</td><td>        <a id="10319c9" class="tk">CTU_CLR_16B_tag</a> <a id="10319c25" class="tk">CLR6</a>;          <span class="ct">/* offset: 0x0036 size: 16 bit */</span></td></tr>
<tr name="10320" id="10320">
<td>10320</td><td>        <a id="10320c9" class="tk">CTU_CLR_16B_tag</a> <a id="10320c25" class="tk">CLR7</a>;          <span class="ct">/* offset: 0x0038 size: 16 bit */</span></td></tr>
<tr name="10321" id="10321">
<td>10321</td><td>        <a id="10321c9" class="tk">CTU_CLR_16B_tag</a> <a id="10321c25" class="tk">CLR8</a>;          <span class="ct">/* offset: 0x003A size: 16 bit */</span></td></tr>
<tr name="10322" id="10322">
<td>10322</td><td>        <a id="10322c9" class="tk">CTU_CLR_16B_tag</a> <a id="10322c25" class="tk">CLR9</a>;          <span class="ct">/* offset: 0x003C size: 16 bit */</span></td></tr>
<tr name="10323" id="10323">
<td>10323</td><td>        <a id="10323c9" class="tk">CTU_CLR_16B_tag</a> <a id="10323c25" class="tk">CLR10</a>;         <span class="ct">/* offset: 0x003E size: 16 bit */</span></td></tr>
<tr name="10324" id="10324">
<td>10324</td><td>        <a id="10324c9" class="tk">CTU_CLR_16B_tag</a> <a id="10324c25" class="tk">CLR11</a>;         <span class="ct">/* offset: 0x0040 size: 16 bit */</span></td></tr>
<tr name="10325" id="10325">
<td>10325</td><td>        <a id="10325c9" class="tk">CTU_CLR_16B_tag</a> <a id="10325c25" class="tk">CLR12</a>;         <span class="ct">/* offset: 0x0042 size: 16 bit */</span></td></tr>
<tr name="10326" id="10326">
<td>10326</td><td>        <a id="10326c9" class="tk">CTU_CLR_16B_tag</a> <a id="10326c25" class="tk">CLR13</a>;         <span class="ct">/* offset: 0x0044 size: 16 bit */</span></td></tr>
<tr name="10327" id="10327">
<td>10327</td><td>        <a id="10327c9" class="tk">CTU_CLR_16B_tag</a> <a id="10327c25" class="tk">CLR14</a>;         <span class="ct">/* offset: 0x0046 size: 16 bit */</span></td></tr>
<tr name="10328" id="10328">
<td>10328</td><td>        <a id="10328c9" class="tk">CTU_CLR_16B_tag</a> <a id="10328c25" class="tk">CLR15</a>;         <span class="ct">/* offset: 0x0048 size: 16 bit */</span></td></tr>
<tr name="10329" id="10329">
<td>10329</td><td>        <a id="10329c9" class="tk">CTU_CLR_16B_tag</a> <a id="10329c25" class="tk">CLR16</a>;         <span class="ct">/* offset: 0x004A size: 16 bit */</span></td></tr>
<tr name="10330" id="10330">
<td>10330</td><td>        <a id="10330c9" class="tk">CTU_CLR_16B_tag</a> <a id="10330c25" class="tk">CLR17</a>;         <span class="ct">/* offset: 0x004C size: 16 bit */</span></td></tr>
<tr name="10331" id="10331">
<td>10331</td><td>        <a id="10331c9" class="tk">CTU_CLR_16B_tag</a> <a id="10331c25" class="tk">CLR18</a>;         <span class="ct">/* offset: 0x004E size: 16 bit */</span></td></tr>
<tr name="10332" id="10332">
<td>10332</td><td>        <a id="10332c9" class="tk">CTU_CLR_16B_tag</a> <a id="10332c25" class="tk">CLR19</a>;         <span class="ct">/* offset: 0x0050 size: 16 bit */</span></td></tr>
<tr name="10333" id="10333">
<td>10333</td><td>        <a id="10333c9" class="tk">CTU_CLR_16B_tag</a> <a id="10333c25" class="tk">CLR20</a>;         <span class="ct">/* offset: 0x0052 size: 16 bit */</span></td></tr>
<tr name="10334" id="10334">
<td>10334</td><td>        <a id="10334c9" class="tk">CTU_CLR_16B_tag</a> <a id="10334c25" class="tk">CLR21</a>;         <span class="ct">/* offset: 0x0054 size: 16 bit */</span></td></tr>
<tr name="10335" id="10335">
<td>10335</td><td>        <a id="10335c9" class="tk">CTU_CLR_16B_tag</a> <a id="10335c25" class="tk">CLR22</a>;         <span class="ct">/* offset: 0x0056 size: 16 bit */</span></td></tr>
<tr name="10336" id="10336">
<td>10336</td><td>        <a id="10336c9" class="tk">CTU_CLR_16B_tag</a> <a id="10336c25" class="tk">CLR23</a>;         <span class="ct">/* offset: 0x0058 size: 16 bit */</span></td></tr>
<tr name="10337" id="10337">
<td>10337</td><td>        <a id="10337c9" class="tk">CTU_CLR_16B_tag</a> <a id="10337c25" class="tk">CLR24</a>;         <span class="ct">/* offset: 0x005A size: 16 bit */</span></td></tr>
<tr name="10338" id="10338">
<td>10338</td><td>      <span class="br">}</span>;</td></tr>
<tr name="10339" id="10339">
<td>10339</td><td>    <span class="br">}</span>;</td></tr>
<tr name="10340" id="10340">
<td>10340</td><td></td></tr>
<tr name="10341" id="10341">
<td>10341</td><td>    <a id="10341c5" class="tk">int8_t</a> <a id="10341c12" class="tk">CTU_reserved_005C</a>[16];</td></tr>
<tr name="10342" id="10342">
<td>10342</td><td></td></tr>
<tr name="10343" id="10343">
<td>10343</td><td>    <span class="ct">/* Control Register */</span></td></tr>
<tr name="10344" id="10344">
<td>10344</td><td>    <a id="10344c5" class="tk">CTU_CR_16B_tag</a> <a id="10344c20" class="tk">CR</a>;                 <span class="ct">/* offset: 0x006C size: 16 bit */</span></td></tr>
<tr name="10345" id="10345">
<td>10345</td><td>    <a id="10345c5" class="tk">int8_t</a> <a id="10345c12" class="tk">CTU_reserved_006E</a>[2];</td></tr>
<tr name="10346" id="10346">
<td>10346</td><td></td></tr>
<tr name="10347" id="10347">
<td>10347</td><td>    <span class="ct">/* Control Register FIFO */</span></td></tr>
<tr name="10348" id="10348">
<td>10348</td><td>    <a id="10348c5" class="tk">CTU_FCR_32B_tag</a> <a id="10348c21" class="tk">FCR</a>;               <span class="ct">/* offset: 0x0070 size: 32 bit */</span></td></tr>
<tr name="10349" id="10349">
<td>10349</td><td></td></tr>
<tr name="10350" id="10350">
<td>10350</td><td>    <span class="ct">/* Threshold 1 Register */</span></td></tr>
<tr name="10351" id="10351">
<td>10351</td><td>    <a id="10351c5" class="tk">CTU_TH1_32B_tag</a> <a id="10351c21" class="tk">TH1</a>;               <span class="ct">/* offset: 0x0074 size: 32 bit */</span></td></tr>
<tr name="10352" id="10352">
<td>10352</td><td></td></tr>
<tr name="10353" id="10353">
<td>10353</td><td>    <span class="ct">/* Threshold 2 Register */</span></td></tr>
<tr name="10354" id="10354">
<td>10354</td><td>    <a id="10354c5" class="tk">CTU_TH2_32B_tag</a> <a id="10354c21" class="tk">TH2</a>;               <span class="ct">/* offset: 0x0078 size: 32 bit */</span></td></tr>
<tr name="10355" id="10355">
<td>10355</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="10356" id="10356">
<td>10356</td><td>      <span class="ct">/* Status Register */</span></td></tr>
<tr name="10357" id="10357">
<td>10357</td><td>      <a id="10357c7" class="tk">CTU_STS_32B_tag</a> <a id="10357c23" class="tk">STS</a>;             <span class="ct">/* offset: 0x007C size: 32 bit */</span></td></tr>
<tr name="10358" id="10358">
<td>10358</td><td>      <a id="10358c7" class="tk">CTU_STS_32B_tag</a> <a id="10358c23" class="tk">STATUS</a>;          <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="10359" id="10359">
<td>10359</td><td>    <span class="br">}</span>;</td></tr>
<tr name="10360" id="10360">
<td>10360</td><td></td></tr>
<tr name="10361" id="10361">
<td>10361</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="10362" id="10362">
<td>10362</td><td>      <a id="10362c7" class="tk">CTU_FRA_32B_tag</a> <a id="10362c23" class="tk">FRA</a>[8];          <span class="ct">/* offset: 0x0080  (0x0004 x 8) */</span></td></tr>
<tr name="10363" id="10363">
<td>10363</td><td></td></tr>
<tr name="10364" id="10364">
<td>10364</td><td>      <span class="ct">/* FIFO Right Aligned register */</span></td></tr>
<tr name="10365" id="10365">
<td>10365</td><td>      <a id="10365c7" class="tk">CTU_FR_32B_tag</a> <a id="10365c22" class="tk">FR</a>[8];            <span class="ct">/* offset: 0x0080  (0x0004 x 8) */</span></td></tr>
<tr name="10366" id="10366">
<td>10366</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10367" id="10367">
<td>10367</td><td>        <span class="ct">/* FIFO Right Aligned register */</span></td></tr>
<tr name="10368" id="10368">
<td>10368</td><td>        <a id="10368c9" class="tk">CTU_FR_32B_tag</a> <a id="10368c24" class="tk">FR0</a>;            <span class="ct">/* offset: 0x0080 size: 32 bit */</span></td></tr>
<tr name="10369" id="10369">
<td>10369</td><td>        <a id="10369c9" class="tk">CTU_FR_32B_tag</a> <a id="10369c24" class="tk">FR1</a>;            <span class="ct">/* offset: 0x0084 size: 32 bit */</span></td></tr>
<tr name="10370" id="10370">
<td>10370</td><td>        <a id="10370c9" class="tk">CTU_FR_32B_tag</a> <a id="10370c24" class="tk">FR2</a>;            <span class="ct">/* offset: 0x0088 size: 32 bit */</span></td></tr>
<tr name="10371" id="10371">
<td>10371</td><td>        <a id="10371c9" class="tk">CTU_FR_32B_tag</a> <a id="10371c24" class="tk">FR3</a>;            <span class="ct">/* offset: 0x008C size: 32 bit */</span></td></tr>
<tr name="10372" id="10372">
<td>10372</td><td>        <a id="10372c9" class="tk">CTU_FR_32B_tag</a> <a id="10372c24" class="tk">FR4</a>;            <span class="ct">/* offset: 0x0090 size: 32 bit */</span></td></tr>
<tr name="10373" id="10373">
<td>10373</td><td>        <a id="10373c9" class="tk">CTU_FR_32B_tag</a> <a id="10373c24" class="tk">FR5</a>;            <span class="ct">/* offset: 0x0094 size: 32 bit */</span></td></tr>
<tr name="10374" id="10374">
<td>10374</td><td>        <a id="10374c9" class="tk">CTU_FR_32B_tag</a> <a id="10374c24" class="tk">FR6</a>;            <span class="ct">/* offset: 0x0098 size: 32 bit */</span></td></tr>
<tr name="10375" id="10375">
<td>10375</td><td>        <a id="10375c9" class="tk">CTU_FR_32B_tag</a> <a id="10375c24" class="tk">FR7</a>;            <span class="ct">/* offset: 0x009C size: 32 bit */</span></td></tr>
<tr name="10376" id="10376">
<td>10376</td><td>      <span class="br">}</span>;</td></tr>
<tr name="10377" id="10377">
<td>10377</td><td>    <span class="br">}</span>;</td></tr>
<tr name="10378" id="10378">
<td>10378</td><td></td></tr>
<tr name="10379" id="10379">
<td>10379</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="10380" id="10380">
<td>10380</td><td>      <a id="10380c7" class="tk">CTU_FLA_32B_tag</a> <a id="10380c23" class="tk">FLA</a>[8];          <span class="ct">/* offset: 0x00A0  (0x0004 x 8) */</span></td></tr>
<tr name="10381" id="10381">
<td>10381</td><td></td></tr>
<tr name="10382" id="10382">
<td>10382</td><td>      <span class="ct">/* FIFO Left Aligned register */</span></td></tr>
<tr name="10383" id="10383">
<td>10383</td><td>      <a id="10383c7" class="tk">CTU_FL_32B_tag</a> <a id="10383c22" class="tk">FL</a>[8];            <span class="ct">/* offset: 0x00A0  (0x0004 x 8) */</span></td></tr>
<tr name="10384" id="10384">
<td>10384</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10385" id="10385">
<td>10385</td><td>        <span class="ct">/* FIFO Left Aligned register */</span></td></tr>
<tr name="10386" id="10386">
<td>10386</td><td>        <a id="10386c9" class="tk">CTU_FL_32B_tag</a> <a id="10386c24" class="tk">FL0</a>;            <span class="ct">/* offset: 0x00A0 size: 32 bit */</span></td></tr>
<tr name="10387" id="10387">
<td>10387</td><td>        <a id="10387c9" class="tk">CTU_FL_32B_tag</a> <a id="10387c24" class="tk">FL1</a>;            <span class="ct">/* offset: 0x00A4 size: 32 bit */</span></td></tr>
<tr name="10388" id="10388">
<td>10388</td><td>        <a id="10388c9" class="tk">CTU_FL_32B_tag</a> <a id="10388c24" class="tk">FL2</a>;            <span class="ct">/* offset: 0x00A8 size: 32 bit */</span></td></tr>
<tr name="10389" id="10389">
<td>10389</td><td>        <a id="10389c9" class="tk">CTU_FL_32B_tag</a> <a id="10389c24" class="tk">FL3</a>;            <span class="ct">/* offset: 0x00AC size: 32 bit */</span></td></tr>
<tr name="10390" id="10390">
<td>10390</td><td>        <a id="10390c9" class="tk">CTU_FL_32B_tag</a> <a id="10390c24" class="tk">FL4</a>;            <span class="ct">/* offset: 0x00B0 size: 32 bit */</span></td></tr>
<tr name="10391" id="10391">
<td>10391</td><td>        <a id="10391c9" class="tk">CTU_FL_32B_tag</a> <a id="10391c24" class="tk">FL5</a>;            <span class="ct">/* offset: 0x00B4 size: 32 bit */</span></td></tr>
<tr name="10392" id="10392">
<td>10392</td><td>        <a id="10392c9" class="tk">CTU_FL_32B_tag</a> <a id="10392c24" class="tk">FL6</a>;            <span class="ct">/* offset: 0x00B8 size: 32 bit */</span></td></tr>
<tr name="10393" id="10393">
<td>10393</td><td>        <a id="10393c9" class="tk">CTU_FL_32B_tag</a> <a id="10393c24" class="tk">FL7</a>;            <span class="ct">/* offset: 0x00BC size: 32 bit */</span></td></tr>
<tr name="10394" id="10394">
<td>10394</td><td>      <span class="br">}</span>;</td></tr>
<tr name="10395" id="10395">
<td>10395</td><td>    <span class="br">}</span>;</td></tr>
<tr name="10396" id="10396">
<td>10396</td><td></td></tr>
<tr name="10397" id="10397">
<td>10397</td><td>    <span class="ct">/* CTU Error Flag Register */</span></td></tr>
<tr name="10398" id="10398">
<td>10398</td><td>    <a id="10398c5" class="tk">CTU_CTUEFR_16B_tag</a> <a id="10398c24" class="tk">CTUEFR</a>;         <span class="ct">/* offset: 0x00C0 size: 16 bit */</span></td></tr>
<tr name="10399" id="10399">
<td>10399</td><td></td></tr>
<tr name="10400" id="10400">
<td>10400</td><td>    <span class="ct">/* CTU Interrupt Flag Register */</span></td></tr>
<tr name="10401" id="10401">
<td>10401</td><td>    <a id="10401c5" class="tk">CTU_CTUIFR_16B_tag</a> <a id="10401c24" class="tk">CTUIFR</a>;         <span class="ct">/* offset: 0x00C2 size: 16 bit */</span></td></tr>
<tr name="10402" id="10402">
<td>10402</td><td></td></tr>
<tr name="10403" id="10403">
<td>10403</td><td>    <span class="ct">/* CTU Interrupt/DMA Register */</span></td></tr>
<tr name="10404" id="10404">
<td>10404</td><td>    <a id="10404c5" class="tk">CTU_CTUIR_16B_tag</a> <a id="10404c23" class="tk">CTUIR</a>;           <span class="ct">/* offset: 0x00C4 size: 16 bit */</span></td></tr>
<tr name="10405" id="10405">
<td>10405</td><td></td></tr>
<tr name="10406" id="10406">
<td>10406</td><td>    <span class="ct">/* Control On-Time Register */</span></td></tr>
<tr name="10407" id="10407">
<td>10407</td><td>    <a id="10407c5" class="tk">CTU_COTR_16B_tag</a> <a id="10407c22" class="tk">COTR</a>;             <span class="ct">/* offset: 0x00C6 size: 16 bit */</span></td></tr>
<tr name="10408" id="10408">
<td>10408</td><td></td></tr>
<tr name="10409" id="10409">
<td>10409</td><td>    <span class="ct">/* CTU Control Register */</span></td></tr>
<tr name="10410" id="10410">
<td>10410</td><td>    <a id="10410c5" class="tk">CTU_CTUCR_16B_tag</a> <a id="10410c23" class="tk">CTUCR</a>;           <span class="ct">/* offset: 0x00C8 size: 16 bit */</span></td></tr>
<tr name="10411" id="10411">
<td>10411</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="10412" id="10412">
<td>10412</td><td>      <span class="ct">/* CTU Digital Filter Register */</span></td></tr>
<tr name="10413" id="10413">
<td>10413</td><td>      <a id="10413c7" class="tk">CTU_FILTER_16B_tag</a> <a id="10413c26" class="tk">FILTER</a>;       <span class="ct">/* offset: 0x00CA size: 16 bit */</span></td></tr>
<tr name="10414" id="10414">
<td>10414</td><td>      <a id="10414c7" class="tk">CTU_FILTER_16B_tag</a> <a id="10414c26" class="tk">CTUFILTER</a>;    <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="10415" id="10415">
<td>10415</td><td>    <span class="br">}</span>;</td></tr>
<tr name="10416" id="10416">
<td>10416</td><td></td></tr>
<tr name="10417" id="10417">
<td>10417</td><td>    <span class="ct">/* CTU Expected A Value Register */</span></td></tr>
<tr name="10418" id="10418">
<td>10418</td><td>    <a id="10418c5" class="tk">CTU_EXPECTED_A_16B_tag</a> <a id="10418c28" class="tk">EXPECTED_A</a>; <span class="ct">/* offset: 0x00CC size: 16 bit */</span></td></tr>
<tr name="10419" id="10419">
<td>10419</td><td></td></tr>
<tr name="10420" id="10420">
<td>10420</td><td>    <span class="ct">/* CTU Expected B Value Register */</span></td></tr>
<tr name="10421" id="10421">
<td>10421</td><td>    <a id="10421c5" class="tk">CTU_EXPECTED_B_16B_tag</a> <a id="10421c28" class="tk">EXPECTED_B</a>; <span class="ct">/* offset: 0x00CE size: 16 bit */</span></td></tr>
<tr name="10422" id="10422">
<td>10422</td><td></td></tr>
<tr name="10423" id="10423">
<td>10423</td><td>    <span class="ct">/* CTU Counter Range Register */</span></td></tr>
<tr name="10424" id="10424">
<td>10424</td><td>    <a id="10424c5" class="tk">CTU_CNT_RANGE_16B_tag</a> <a id="10424c27" class="tk">CNT_RANGE</a>;   <span class="ct">/* offset: 0x00D0 size: 16 bit */</span></td></tr>
<tr name="10425" id="10425">
<td>10425</td><td>    <a id="10425c5" class="tk">int8_t</a> <a id="10425c12" class="tk">CTU_reserved_00D2</a>[16174];</td></tr>
<tr name="10426" id="10426">
<td>10426</td><td>  <span class="br">}</span> <a id="10426c5" class="tk">CTU_tag</a>;</td></tr>
<tr name="10427" id="10427">
<td>10427</td><td></td></tr>
<tr name="10428" id="10428">
<td>10428</td><td><span class="pp">#define</span> <a id="10428c9" class="tk">CTU</a>                            (<a id="10428c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="10428c52" class="tk">CTU_tag</a> <a id="10428c60" class="tk">*</a>) 0xFFE0C000UL)</td></tr>
<tr name="10429" id="10429">
<td>10429</td><td></td></tr>
<tr name="10430" id="10430">
<td>10430</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="10431" id="10431">
<td>10431</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="10432" id="10432">
<td>10432</td><td>  <span class="ct">/* Module: mcTIMER  */</span></td></tr>
<tr name="10433" id="10433">
<td>10433</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="10434" id="10434">
<td>10434</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="10435" id="10435">
<td>10435</td><td></td></tr>
<tr name="10436" id="10436">
<td>10436</td><td>  <span class="ct">/* Register layout for all registers COMP1 ... */</span></td></tr>
<tr name="10437" id="10437">
<td>10437</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Compare Register 1 */</span></td></tr>
<tr name="10438" id="10438">
<td>10438</td><td>    <a id="10438c5" class="tk">vuint16_t</a> <a id="10438c15" class="tk">R</a>;</td></tr>
<tr name="10439" id="10439">
<td>10439</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10440" id="10440">
<td>10440</td><td>      <a id="10440c7" class="tk">vuint16_t</a> <a id="10440c17" class="tk">COMP1</a><a id="10440c22" class="tk">:</a>16;              <span class="ct">/* deprecated definition -- do not use */</span></td></tr>
<tr name="10441" id="10441">
<td>10441</td><td>    <span class="br">}</span> <a id="10441c7" class="tk">B</a>;</td></tr>
<tr name="10442" id="10442">
<td>10442</td><td>  <span class="br">}</span> <a id="10442c5" class="tk">mcTIMER_COMP1_16B_tag</a>;</td></tr>
<tr name="10443" id="10443">
<td>10443</td><td></td></tr>
<tr name="10444" id="10444">
<td>10444</td><td>  <span class="ct">/* Register layout for all registers COMP2 ... */</span></td></tr>
<tr name="10445" id="10445">
<td>10445</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Compare Register 2 */</span></td></tr>
<tr name="10446" id="10446">
<td>10446</td><td>    <a id="10446c5" class="tk">vuint16_t</a> <a id="10446c15" class="tk">R</a>;</td></tr>
<tr name="10447" id="10447">
<td>10447</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10448" id="10448">
<td>10448</td><td>      <a id="10448c7" class="tk">vuint16_t</a> <a id="10448c17" class="tk">COMP2</a><a id="10448c22" class="tk">:</a>16;              <span class="ct">/* deprecated definition -- do not use */</span></td></tr>
<tr name="10449" id="10449">
<td>10449</td><td>    <span class="br">}</span> <a id="10449c7" class="tk">B</a>;</td></tr>
<tr name="10450" id="10450">
<td>10450</td><td>  <span class="br">}</span> <a id="10450c5" class="tk">mcTIMER_COMP2_16B_tag</a>;</td></tr>
<tr name="10451" id="10451">
<td>10451</td><td></td></tr>
<tr name="10452" id="10452">
<td>10452</td><td>  <span class="ct">/* Register layout for all registers CAPT1 ... */</span></td></tr>
<tr name="10453" id="10453">
<td>10453</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Capture Register 1 */</span></td></tr>
<tr name="10454" id="10454">
<td>10454</td><td>    <a id="10454c5" class="tk">vuint16_t</a> <a id="10454c15" class="tk">R</a>;</td></tr>
<tr name="10455" id="10455">
<td>10455</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10456" id="10456">
<td>10456</td><td>      <a id="10456c7" class="tk">vuint16_t</a> <a id="10456c17" class="tk">CAPT1</a><a id="10456c22" class="tk">:</a>16;              <span class="ct">/* deprecated definition -- do not use */</span></td></tr>
<tr name="10457" id="10457">
<td>10457</td><td>    <span class="br">}</span> <a id="10457c7" class="tk">B</a>;</td></tr>
<tr name="10458" id="10458">
<td>10458</td><td>  <span class="br">}</span> <a id="10458c5" class="tk">mcTIMER_CAPT1_16B_tag</a>;</td></tr>
<tr name="10459" id="10459">
<td>10459</td><td></td></tr>
<tr name="10460" id="10460">
<td>10460</td><td>  <span class="ct">/* Register layout for all registers CAPT2 ... */</span></td></tr>
<tr name="10461" id="10461">
<td>10461</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Capture Register 2 */</span></td></tr>
<tr name="10462" id="10462">
<td>10462</td><td>    <a id="10462c5" class="tk">vuint16_t</a> <a id="10462c15" class="tk">R</a>;</td></tr>
<tr name="10463" id="10463">
<td>10463</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10464" id="10464">
<td>10464</td><td>      <a id="10464c7" class="tk">vuint16_t</a> <a id="10464c17" class="tk">CAPT2</a><a id="10464c22" class="tk">:</a>16;              <span class="ct">/* deprecated definition -- do not use */</span></td></tr>
<tr name="10465" id="10465">
<td>10465</td><td>    <span class="br">}</span> <a id="10465c7" class="tk">B</a>;</td></tr>
<tr name="10466" id="10466">
<td>10466</td><td>  <span class="br">}</span> <a id="10466c5" class="tk">mcTIMER_CAPT2_16B_tag</a>;</td></tr>
<tr name="10467" id="10467">
<td>10467</td><td></td></tr>
<tr name="10468" id="10468">
<td>10468</td><td>  <span class="ct">/* Register layout for all registers LOAD ... */</span></td></tr>
<tr name="10469" id="10469">
<td>10469</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Load Register */</span></td></tr>
<tr name="10470" id="10470">
<td>10470</td><td>    <a id="10470c5" class="tk">vuint16_t</a> <a id="10470c15" class="tk">R</a>;</td></tr>
<tr name="10471" id="10471">
<td>10471</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10472" id="10472">
<td>10472</td><td>      <a id="10472c7" class="tk">vuint16_t</a> <a id="10472c17" class="tk">LOAD</a><a id="10472c21" class="tk">:</a>16;               <span class="ct">/* deprecated definition -- do not use */</span></td></tr>
<tr name="10473" id="10473">
<td>10473</td><td>    <span class="br">}</span> <a id="10473c7" class="tk">B</a>;</td></tr>
<tr name="10474" id="10474">
<td>10474</td><td>  <span class="br">}</span> <a id="10474c5" class="tk">mcTIMER_LOAD_16B_tag</a>;</td></tr>
<tr name="10475" id="10475">
<td>10475</td><td></td></tr>
<tr name="10476" id="10476">
<td>10476</td><td>  <span class="ct">/* Register layout for all registers HOLD ... */</span></td></tr>
<tr name="10477" id="10477">
<td>10477</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Hold Register */</span></td></tr>
<tr name="10478" id="10478">
<td>10478</td><td>    <a id="10478c5" class="tk">vuint16_t</a> <a id="10478c15" class="tk">R</a>;</td></tr>
<tr name="10479" id="10479">
<td>10479</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10480" id="10480">
<td>10480</td><td>      <a id="10480c7" class="tk">vuint16_t</a> <a id="10480c17" class="tk">HOLD</a><a id="10480c21" class="tk">:</a>16;               <span class="ct">/* deprecated definition -- do not use */</span></td></tr>
<tr name="10481" id="10481">
<td>10481</td><td>    <span class="br">}</span> <a id="10481c7" class="tk">B</a>;</td></tr>
<tr name="10482" id="10482">
<td>10482</td><td>  <span class="br">}</span> <a id="10482c5" class="tk">mcTIMER_HOLD_16B_tag</a>;</td></tr>
<tr name="10483" id="10483">
<td>10483</td><td></td></tr>
<tr name="10484" id="10484">
<td>10484</td><td>  <span class="ct">/* Register layout for all registers CNTR ... */</span></td></tr>
<tr name="10485" id="10485">
<td>10485</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Counter Register */</span></td></tr>
<tr name="10486" id="10486">
<td>10486</td><td>    <a id="10486c5" class="tk">vuint16_t</a> <a id="10486c15" class="tk">R</a>;</td></tr>
<tr name="10487" id="10487">
<td>10487</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10488" id="10488">
<td>10488</td><td>      <a id="10488c7" class="tk">vuint16_t</a> <a id="10488c17" class="tk">CNTR</a><a id="10488c21" class="tk">:</a>16;               <span class="ct">/* deprecated definition -- do not use */</span></td></tr>
<tr name="10489" id="10489">
<td>10489</td><td>    <span class="br">}</span> <a id="10489c7" class="tk">B</a>;</td></tr>
<tr name="10490" id="10490">
<td>10490</td><td>  <span class="br">}</span> <a id="10490c5" class="tk">mcTIMER_CNTR_16B_tag</a>;</td></tr>
<tr name="10491" id="10491">
<td>10491</td><td></td></tr>
<tr name="10492" id="10492">
<td>10492</td><td>  <span class="ct">/* Register layout for all registers CTRL1 ... */</span></td></tr>
<tr name="10493" id="10493">
<td>10493</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Control Register */</span></td></tr>
<tr name="10494" id="10494">
<td>10494</td><td>    <a id="10494c5" class="tk">vuint16_t</a> <a id="10494c15" class="tk">R</a>;</td></tr>
<tr name="10495" id="10495">
<td>10495</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10496" id="10496">
<td>10496</td><td>      <a id="10496c7" class="tk">vuint16_t</a> <a id="10496c17" class="tk">CNTMODE</a><a id="10496c24" class="tk">:</a>3;             <span class="ct">/* Count Mode */</span></td></tr>
<tr name="10497" id="10497">
<td>10497</td><td>      <a id="10497c7" class="tk">vuint16_t</a> <a id="10497c17" class="tk">PRISRC</a><a id="10497c23" class="tk">:</a>5;              <span class="ct">/* Primary Count Source */</span></td></tr>
<tr name="10498" id="10498">
<td>10498</td><td>      <a id="10498c7" class="tk">vuint16_t</a> <a id="10498c17" class="tk">ONCE</a><a id="10498c21" class="tk">:</a>1;                <span class="ct">/* Count Once */</span></td></tr>
<tr name="10499" id="10499">
<td>10499</td><td>      <a id="10499c7" class="tk">vuint16_t</a> <a id="10499c17" class="tk">LENGTH</a><a id="10499c23" class="tk">:</a>1;              <span class="ct">/* Count Length */</span></td></tr>
<tr name="10500" id="10500">
<td>10500</td><td>      <a id="10500c7" class="tk">vuint16_t</a> <a id="10500c17" class="tk">DIR</a><a id="10500c20" class="tk">:</a>1;                 <span class="ct">/* Count Direction */</span></td></tr>
<tr name="10501" id="10501">
<td>10501</td><td>      <a id="10501c7" class="tk">vuint16_t</a> <a id="10501c17" class="tk">SECSRC</a><a id="10501c23" class="tk">:</a>5;              <span class="ct">/* Secondary Count Source */</span></td></tr>
<tr name="10502" id="10502">
<td>10502</td><td>    <span class="br">}</span> <a id="10502c7" class="tk">B</a>;</td></tr>
<tr name="10503" id="10503">
<td>10503</td><td>  <span class="br">}</span> <a id="10503c5" class="tk">mcTIMER_CTRL1_16B_tag</a>;</td></tr>
<tr name="10504" id="10504">
<td>10504</td><td></td></tr>
<tr name="10505" id="10505">
<td>10505</td><td>  <span class="ct">/* Register layout for all registers CTRL2 ... */</span></td></tr>
<tr name="10506" id="10506">
<td>10506</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Control Register 2 */</span></td></tr>
<tr name="10507" id="10507">
<td>10507</td><td>    <a id="10507c5" class="tk">vuint16_t</a> <a id="10507c15" class="tk">R</a>;</td></tr>
<tr name="10508" id="10508">
<td>10508</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10509" id="10509">
<td>10509</td><td>      <a id="10509c7" class="tk">vuint16_t</a> <a id="10509c17" class="tk">OEN</a><a id="10509c20" class="tk">:</a>1;                 <span class="ct">/* Output Enable */</span></td></tr>
<tr name="10510" id="10510">
<td>10510</td><td>      <a id="10510c7" class="tk">vuint16_t</a> <a id="10510c17" class="tk">RDNT</a><a id="10510c21" class="tk">:</a>1;                <span class="ct">/* Redundant Channel Enable */</span></td></tr>
<tr name="10511" id="10511">
<td>10511</td><td>      <a id="10511c7" class="tk">vuint16_t</a> <a id="10511c17" class="tk">INPUT</a><a id="10511c22" class="tk">:</a>1;               <span class="ct">/* External Input Signal */</span></td></tr>
<tr name="10512" id="10512">
<td>10512</td><td>      <a id="10512c7" class="tk">vuint16_t</a> <a id="10512c17" class="tk">VAL</a><a id="10512c20" class="tk">:</a>1;                 <span class="ct">/* Forced OFLAG Value */</span></td></tr>
<tr name="10513" id="10513">
<td>10513</td><td>      <a id="10513c7" class="tk">vuint16_t</a> <a id="10513c17" class="tk">FORCE</a><a id="10513c22" class="tk">:</a>1;               <span class="ct">/* Force the OFLAG output */</span></td></tr>
<tr name="10514" id="10514">
<td>10514</td><td>      <a id="10514c7" class="tk">vuint16_t</a> <a id="10514c17" class="tk">COFRC</a><a id="10514c22" class="tk">:</a>1;               <span class="ct">/* Co-channel OFLAG Force */</span></td></tr>
<tr name="10515" id="10515">
<td>10515</td><td>      <a id="10515c7" class="tk">vuint16_t</a> <a id="10515c17" class="tk">COINIT</a><a id="10515c23" class="tk">:</a>2;              <span class="ct">/* Co-channel Initialization */</span></td></tr>
<tr name="10516" id="10516">
<td>10516</td><td>      <a id="10516c7" class="tk">vuint16_t</a> <a id="10516c17" class="tk">SIPS</a><a id="10516c21" class="tk">:</a>1;                <span class="ct">/* Secondary Source Input Polarity Select */</span></td></tr>
<tr name="10517" id="10517">
<td>10517</td><td>      <a id="10517c7" class="tk">vuint16_t</a> <a id="10517c17" class="tk">PIPS</a><a id="10517c21" class="tk">:</a>1;                <span class="ct">/* Primary Source Input Polarity Select */</span></td></tr>
<tr name="10518" id="10518">
<td>10518</td><td>      <a id="10518c7" class="tk">vuint16_t</a> <a id="10518c17" class="tk">OPS</a><a id="10518c20" class="tk">:</a>1;                 <span class="ct">/* Output Polarity Select */</span></td></tr>
<tr name="10519" id="10519">
<td>10519</td><td>      <a id="10519c7" class="tk">vuint16_t</a> <a id="10519c17" class="tk">MSTR</a><a id="10519c21" class="tk">:</a>1;                <span class="ct">/* Master Mode */</span></td></tr>
<tr name="10520" id="10520">
<td>10520</td><td>      <a id="10520c7" class="tk">vuint16_t</a> <a id="10520c17" class="tk">OUTMODE</a><a id="10520c24" class="tk">:</a>4;             <span class="ct">/* Output Mode */</span></td></tr>
<tr name="10521" id="10521">
<td>10521</td><td>    <span class="br">}</span> <a id="10521c7" class="tk">B</a>;</td></tr>
<tr name="10522" id="10522">
<td>10522</td><td>  <span class="br">}</span> <a id="10522c5" class="tk">mcTIMER_CTRL2_16B_tag</a>;</td></tr>
<tr name="10523" id="10523">
<td>10523</td><td></td></tr>
<tr name="10524" id="10524">
<td>10524</td><td>  <span class="ct">/* Register layout for all registers CTRL3 ... */</span></td></tr>
<tr name="10525" id="10525">
<td>10525</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Control Register 3 */</span></td></tr>
<tr name="10526" id="10526">
<td>10526</td><td>    <a id="10526c5" class="tk">vuint16_t</a> <a id="10526c15" class="tk">R</a>;</td></tr>
<tr name="10527" id="10527">
<td>10527</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10528" id="10528">
<td>10528</td><td>      <a id="10528c7" class="tk">vuint16_t</a> <a id="10528c17" class="tk">STPEN</a><a id="10528c22" class="tk">:</a>1;               <span class="ct">/* Stop Action Enable */</span></td></tr>
<tr name="10529" id="10529">
<td>10529</td><td>      <a id="10529c7" class="tk">vuint16_t</a> <a id="10529c17" class="tk">ROC</a><a id="10529c20" class="tk">:</a>2;                 <span class="ct">/* Reload On Capture */</span></td></tr>
<tr name="10530" id="10530">
<td>10530</td><td>      <a id="10530c7" class="tk">vuint16_t</a> <a id="10530c17" class="tk">FMODE</a><a id="10530c22" class="tk">:</a>1;               <span class="ct">/* Fault Safing Mode */</span></td></tr>
<tr name="10531" id="10531">
<td>10531</td><td>      <a id="10531c7" class="tk">vuint16_t</a> <a id="10531c17" class="tk">FDIS</a><a id="10531c21" class="tk">:</a>4;                <span class="ct">/* Fault Disable Mask */</span></td></tr>
<tr name="10532" id="10532">
<td>10532</td><td>      <a id="10532c7" class="tk">vuint16_t</a> <a id="10532c17" class="tk">C2FCNT</a><a id="10532c23" class="tk">:</a>3;              <span class="ct">/* CAPT2 FIFO Word Count */</span></td></tr>
<tr name="10533" id="10533">
<td>10533</td><td>      <a id="10533c7" class="tk">vuint16_t</a> <a id="10533c17" class="tk">C1FCNT</a><a id="10533c23" class="tk">:</a>3;              <span class="ct">/* CAPT1 FIFO Word Count */</span></td></tr>
<tr name="10534" id="10534">
<td>10534</td><td>      <a id="10534c7" class="tk">vuint16_t</a> <a id="10534c17" class="tk">DBGEN</a><a id="10534c22" class="tk">:</a>2;               <span class="ct">/* Debug Actions Enable */</span></td></tr>
<tr name="10535" id="10535">
<td>10535</td><td>    <span class="br">}</span> <a id="10535c7" class="tk">B</a>;</td></tr>
<tr name="10536" id="10536">
<td>10536</td><td>  <span class="br">}</span> <a id="10536c5" class="tk">mcTIMER_CTRL3_16B_tag</a>;</td></tr>
<tr name="10537" id="10537">
<td>10537</td><td></td></tr>
<tr name="10538" id="10538">
<td>10538</td><td>  <span class="ct">/* Register layout for all registers STS ... */</span></td></tr>
<tr name="10539" id="10539">
<td>10539</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Status Register */</span></td></tr>
<tr name="10540" id="10540">
<td>10540</td><td>    <a id="10540c5" class="tk">vuint16_t</a> <a id="10540c15" class="tk">R</a>;</td></tr>
<tr name="10541" id="10541">
<td>10541</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10542" id="10542">
<td>10542</td><td>     <a id="10542c6" class="tk">vuint16_t</a><a id="10542c15" class="tk">:</a></td></tr>
<tr name="10543" id="10543">
<td>10543</td><td>      6;</td></tr>
<tr name="10544" id="10544">
<td>10544</td><td>      <a id="10544c7" class="tk">vuint16_t</a> <a id="10544c17" class="tk">WDF</a><a id="10544c20" class="tk">:</a>1;                 <span class="ct">/* Watchdog Time-out Flag */</span></td></tr>
<tr name="10545" id="10545">
<td>10545</td><td>      <a id="10545c7" class="tk">vuint16_t</a> <a id="10545c17" class="tk">RCF</a><a id="10545c20" class="tk">:</a>1;                 <span class="ct">/* Redundant Channel Flag */</span></td></tr>
<tr name="10546" id="10546">
<td>10546</td><td>      <a id="10546c7" class="tk">vuint16_t</a> <a id="10546c17" class="tk">ICF2</a><a id="10546c21" class="tk">:</a>1;                <span class="ct">/* Input Capture 2 Flag */</span></td></tr>
<tr name="10547" id="10547">
<td>10547</td><td>      <a id="10547c7" class="tk">vuint16_t</a> <a id="10547c17" class="tk">ICF1</a><a id="10547c21" class="tk">:</a>1;                <span class="ct">/* Input Capture 1 Flag */</span></td></tr>
<tr name="10548" id="10548">
<td>10548</td><td>      <a id="10548c7" class="tk">vuint16_t</a> <a id="10548c17" class="tk">IEHF</a><a id="10548c21" class="tk">:</a>1;                <span class="ct">/* Input Edge High Flag */</span></td></tr>
<tr name="10549" id="10549">
<td>10549</td><td>      <a id="10549c7" class="tk">vuint16_t</a> <a id="10549c17" class="tk">IELF</a><a id="10549c21" class="tk">:</a>1;                <span class="ct">/* Input Edge Low Flag */</span></td></tr>
<tr name="10550" id="10550">
<td>10550</td><td>      <a id="10550c7" class="tk">vuint16_t</a> <a id="10550c17" class="tk">TOF</a><a id="10550c20" class="tk">:</a>1;                 <span class="ct">/* Timer Overflow Flag */</span></td></tr>
<tr name="10551" id="10551">
<td>10551</td><td>      <a id="10551c7" class="tk">vuint16_t</a> <a id="10551c17" class="tk">TCF2</a><a id="10551c21" class="tk">:</a>1;                <span class="ct">/* Timer Compare 2 Flag */</span></td></tr>
<tr name="10552" id="10552">
<td>10552</td><td>      <a id="10552c7" class="tk">vuint16_t</a> <a id="10552c17" class="tk">TCF1</a><a id="10552c21" class="tk">:</a>1;                <span class="ct">/* Timer Compare 1 Flag */</span></td></tr>
<tr name="10553" id="10553">
<td>10553</td><td>      <a id="10553c7" class="tk">vuint16_t</a> <a id="10553c17" class="tk">TCF</a><a id="10553c20" class="tk">:</a>1;                 <span class="ct">/* Timer Compare Flag */</span></td></tr>
<tr name="10554" id="10554">
<td>10554</td><td>    <span class="br">}</span> <a id="10554c7" class="tk">B</a>;</td></tr>
<tr name="10555" id="10555">
<td>10555</td><td>  <span class="br">}</span> <a id="10555c5" class="tk">mcTIMER_STS_16B_tag</a>;</td></tr>
<tr name="10556" id="10556">
<td>10556</td><td></td></tr>
<tr name="10557" id="10557">
<td>10557</td><td>  <span class="ct">/* Register layout for all registers INTDMA ... */</span></td></tr>
<tr name="10558" id="10558">
<td>10558</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Interrupt and DMA Enable Register */</span></td></tr>
<tr name="10559" id="10559">
<td>10559</td><td>    <a id="10559c5" class="tk">vuint16_t</a> <a id="10559c15" class="tk">R</a>;</td></tr>
<tr name="10560" id="10560">
<td>10560</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10561" id="10561">
<td>10561</td><td>      <a id="10561c7" class="tk">vuint16_t</a> <a id="10561c17" class="tk">ICF2DE</a><a id="10561c23" class="tk">:</a>1;              <span class="ct">/* Input Capture 2 Flag DMA Enable */</span></td></tr>
<tr name="10562" id="10562">
<td>10562</td><td>      <a id="10562c7" class="tk">vuint16_t</a> <a id="10562c17" class="tk">ICF1DE</a><a id="10562c23" class="tk">:</a>1;              <span class="ct">/* Input Capture 1 Flag DMA Enable */</span></td></tr>
<tr name="10563" id="10563">
<td>10563</td><td>      <a id="10563c7" class="tk">vuint16_t</a> <a id="10563c17" class="tk">CMPLD2DE</a><a id="10563c25" class="tk">:</a>1;            <span class="ct">/* Comparator Load Register 2 Flag DMA Enable */</span></td></tr>
<tr name="10564" id="10564">
<td>10564</td><td>      <a id="10564c7" class="tk">vuint16_t</a> <a id="10564c17" class="tk">CMPLD1DE</a><a id="10564c25" class="tk">:</a>1;            <span class="ct">/* Comparator Load Register 1 Flag DMA Enable */</span></td></tr>
<tr name="10565" id="10565">
<td>10565</td><td>     <a id="10565c6" class="tk">vuint16_t</a><a id="10565c15" class="tk">:</a></td></tr>
<tr name="10566" id="10566">
<td>10566</td><td>      2;</td></tr>
<tr name="10567" id="10567">
<td>10567</td><td>      <a id="10567c7" class="tk">vuint16_t</a> <a id="10567c17" class="tk">WDFIE</a><a id="10567c22" class="tk">:</a>1;               <span class="ct">/* Watchdog Flag Interrupt Enable */</span></td></tr>
<tr name="10568" id="10568">
<td>10568</td><td>      <a id="10568c7" class="tk">vuint16_t</a> <a id="10568c17" class="tk">RCFIE</a><a id="10568c22" class="tk">:</a>1;               <span class="ct">/* Redundant Channel Flag Interrupt Enable */</span></td></tr>
<tr name="10569" id="10569">
<td>10569</td><td>      <a id="10569c7" class="tk">vuint16_t</a> <a id="10569c17" class="tk">ICF2IE</a><a id="10569c23" class="tk">:</a>1;              <span class="ct">/* Input Capture 2 Flag Interrupt Enable */</span></td></tr>
<tr name="10570" id="10570">
<td>10570</td><td>      <a id="10570c7" class="tk">vuint16_t</a> <a id="10570c17" class="tk">ICF1IE</a><a id="10570c23" class="tk">:</a>1;              <span class="ct">/* Input Capture 1 Flag Interrupt Enable */</span></td></tr>
<tr name="10571" id="10571">
<td>10571</td><td>      <a id="10571c7" class="tk">vuint16_t</a> <a id="10571c17" class="tk">IEHFIE</a><a id="10571c23" class="tk">:</a>1;              <span class="ct">/* Input Edge High Flag Interrupt Enable */</span></td></tr>
<tr name="10572" id="10572">
<td>10572</td><td>      <a id="10572c7" class="tk">vuint16_t</a> <a id="10572c17" class="tk">IELFIE</a><a id="10572c23" class="tk">:</a>1;              <span class="ct">/* Input Edge Low Flag Interrupt Enable */</span></td></tr>
<tr name="10573" id="10573">
<td>10573</td><td>      <a id="10573c7" class="tk">vuint16_t</a> <a id="10573c17" class="tk">TOFIE</a><a id="10573c22" class="tk">:</a>1;               <span class="ct">/* Timer Overflow Flag Interrupt Enable */</span></td></tr>
<tr name="10574" id="10574">
<td>10574</td><td>      <a id="10574c7" class="tk">vuint16_t</a> <a id="10574c17" class="tk">TCF2IE</a><a id="10574c23" class="tk">:</a>1;              <span class="ct">/* Timer Compare 2 Flag Interrupt Enable */</span></td></tr>
<tr name="10575" id="10575">
<td>10575</td><td>      <a id="10575c7" class="tk">vuint16_t</a> <a id="10575c17" class="tk">TCF1IE</a><a id="10575c23" class="tk">:</a>1;              <span class="ct">/* Timer Compare 1 Flag Interrupt Enable */</span></td></tr>
<tr name="10576" id="10576">
<td>10576</td><td>      <a id="10576c7" class="tk">vuint16_t</a> <a id="10576c17" class="tk">TCFIE</a><a id="10576c22" class="tk">:</a>1;               <span class="ct">/* Timer Compare Flag Interrupt Enable */</span></td></tr>
<tr name="10577" id="10577">
<td>10577</td><td>    <span class="br">}</span> <a id="10577c7" class="tk">B</a>;</td></tr>
<tr name="10578" id="10578">
<td>10578</td><td>  <span class="br">}</span> <a id="10578c5" class="tk">mcTIMER_INTDMA_16B_tag</a>;</td></tr>
<tr name="10579" id="10579">
<td>10579</td><td></td></tr>
<tr name="10580" id="10580">
<td>10580</td><td>  <span class="ct">/* Register layout for all registers CMPLD1 ... */</span></td></tr>
<tr name="10581" id="10581">
<td>10581</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Comparator Load Register 1 */</span></td></tr>
<tr name="10582" id="10582">
<td>10582</td><td>    <a id="10582c5" class="tk">vuint16_t</a> <a id="10582c15" class="tk">R</a>;</td></tr>
<tr name="10583" id="10583">
<td>10583</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10584" id="10584">
<td>10584</td><td>      <a id="10584c7" class="tk">vuint16_t</a> <a id="10584c17" class="tk">CMPLD1</a><a id="10584c23" class="tk">:</a>16;             <span class="ct">/* deprecated definition -- do not use */</span></td></tr>
<tr name="10585" id="10585">
<td>10585</td><td>    <span class="br">}</span> <a id="10585c7" class="tk">B</a>;</td></tr>
<tr name="10586" id="10586">
<td>10586</td><td>  <span class="br">}</span> <a id="10586c5" class="tk">mcTIMER_CMPLD1_16B_tag</a>;</td></tr>
<tr name="10587" id="10587">
<td>10587</td><td></td></tr>
<tr name="10588" id="10588">
<td>10588</td><td>  <span class="ct">/* Register layout for all registers CMPLD2 ... */</span></td></tr>
<tr name="10589" id="10589">
<td>10589</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Comparator Load Register 2 */</span></td></tr>
<tr name="10590" id="10590">
<td>10590</td><td>    <a id="10590c5" class="tk">vuint16_t</a> <a id="10590c15" class="tk">R</a>;</td></tr>
<tr name="10591" id="10591">
<td>10591</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10592" id="10592">
<td>10592</td><td>      <a id="10592c7" class="tk">vuint16_t</a> <a id="10592c17" class="tk">CMPLD2</a><a id="10592c23" class="tk">:</a>16;             <span class="ct">/* deprecated definition -- do not use */</span></td></tr>
<tr name="10593" id="10593">
<td>10593</td><td>    <span class="br">}</span> <a id="10593c7" class="tk">B</a>;</td></tr>
<tr name="10594" id="10594">
<td>10594</td><td>  <span class="br">}</span> <a id="10594c5" class="tk">mcTIMER_CMPLD2_16B_tag</a>;</td></tr>
<tr name="10595" id="10595">
<td>10595</td><td></td></tr>
<tr name="10596" id="10596">
<td>10596</td><td>  <span class="ct">/* Register layout for all registers CCCTRL ... */</span></td></tr>
<tr name="10597" id="10597">
<td>10597</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Compare and Capture Control Register */</span></td></tr>
<tr name="10598" id="10598">
<td>10598</td><td>    <a id="10598c5" class="tk">vuint16_t</a> <a id="10598c15" class="tk">R</a>;</td></tr>
<tr name="10599" id="10599">
<td>10599</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10600" id="10600">
<td>10600</td><td>      <a id="10600c7" class="tk">vuint16_t</a> <a id="10600c17" class="tk">CLC2</a><a id="10600c21" class="tk">:</a>3;                <span class="ct">/* Compare Load Control 2 */</span></td></tr>
<tr name="10601" id="10601">
<td>10601</td><td>      <a id="10601c7" class="tk">vuint16_t</a> <a id="10601c17" class="tk">CLC1</a><a id="10601c21" class="tk">:</a>3;                <span class="ct">/* Compare Load Control 1 */</span></td></tr>
<tr name="10602" id="10602">
<td>10602</td><td>      <a id="10602c7" class="tk">vuint16_t</a> <a id="10602c17" class="tk">CMPMODE</a><a id="10602c24" class="tk">:</a>2;             <span class="ct">/* Compare Mode */</span></td></tr>
<tr name="10603" id="10603">
<td>10603</td><td>      <a id="10603c7" class="tk">vuint16_t</a> <a id="10603c17" class="tk">CPT2MODE</a><a id="10603c25" class="tk">:</a>2;            <span class="ct">/* Capture 2 Mode Control */</span></td></tr>
<tr name="10604" id="10604">
<td>10604</td><td>      <a id="10604c7" class="tk">vuint16_t</a> <a id="10604c17" class="tk">CPT1MODE</a><a id="10604c25" class="tk">:</a>2;            <span class="ct">/* Capture 1 Mode Control */</span></td></tr>
<tr name="10605" id="10605">
<td>10605</td><td>      <a id="10605c7" class="tk">vuint16_t</a> <a id="10605c17" class="tk">CFWM</a><a id="10605c21" class="tk">:</a>2;                <span class="ct">/* Capture FIFO Water Mark */</span></td></tr>
<tr name="10606" id="10606">
<td>10606</td><td>      <a id="10606c7" class="tk">vuint16_t</a> <a id="10606c17" class="tk">ONESHOT</a><a id="10606c24" class="tk">:</a>1;             <span class="ct">/* One Shot Capture Mode */</span></td></tr>
<tr name="10607" id="10607">
<td>10607</td><td>      <a id="10607c7" class="tk">vuint16_t</a> <a id="10607c17" class="tk">ARM</a><a id="10607c20" class="tk">:</a>1;                 <span class="ct">/* Arm Capture */</span></td></tr>
<tr name="10608" id="10608">
<td>10608</td><td>    <span class="br">}</span> <a id="10608c7" class="tk">B</a>;</td></tr>
<tr name="10609" id="10609">
<td>10609</td><td>  <span class="br">}</span> <a id="10609c5" class="tk">mcTIMER_CCCTRL_16B_tag</a>;</td></tr>
<tr name="10610" id="10610">
<td>10610</td><td></td></tr>
<tr name="10611" id="10611">
<td>10611</td><td>  <span class="ct">/* Register layout for all registers FILT ... */</span></td></tr>
<tr name="10612" id="10612">
<td>10612</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Input Filter Register */</span></td></tr>
<tr name="10613" id="10613">
<td>10613</td><td>    <a id="10613c5" class="tk">vuint16_t</a> <a id="10613c15" class="tk">R</a>;</td></tr>
<tr name="10614" id="10614">
<td>10614</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10615" id="10615">
<td>10615</td><td>     <a id="10615c6" class="tk">vuint16_t</a><a id="10615c15" class="tk">:</a></td></tr>
<tr name="10616" id="10616">
<td>10616</td><td>      5;</td></tr>
<tr name="10617" id="10617">
<td>10617</td><td></td></tr>
<tr name="10618" id="10618">
<td>10618</td><td><span class="pp">#ifndef</span> <a id="10618c9" class="tk">USE_FIELD_ALIASES_mcTIMER</a></td></tr>
<tr name="10619" id="10619">
<td>10619</td><td></td></tr>
<tr name="10620" id="10620">
<td>10620</td><td>      <a id="10620c7" class="tk">vuint16_t</a> <a id="10620c17" class="tk">FILT_CNT</a><a id="10620c25" class="tk">:</a>3;            <span class="ct">/* Input Filter Sample Count */</span></td></tr>
<tr name="10621" id="10621">
<td>10621</td><td></td></tr>
<tr name="10622" id="10622">
<td>10622</td><td><span class="pp">#else</span></td></tr>
<tr name="10623" id="10623">
<td>10623</td><td></td></tr>
<tr name="10624" id="10624">
<td>10624</td><td>      <a id="10624c7" class="tk">vuint16_t</a> <a id="10624c17" class="tk">FILTCNT</a><a id="10624c24" class="tk">:</a>3;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="10625" id="10625">
<td>10625</td><td></td></tr>
<tr name="10626" id="10626">
<td>10626</td><td><span class="pp">#endif</span></td></tr>
<tr name="10627" id="10627">
<td>10627</td><td></td></tr>
<tr name="10628" id="10628">
<td>10628</td><td><span class="pp">#ifndef</span> <a id="10628c9" class="tk">USE_FIELD_ALIASES_mcTIMER</a></td></tr>
<tr name="10629" id="10629">
<td>10629</td><td></td></tr>
<tr name="10630" id="10630">
<td>10630</td><td>      <a id="10630c7" class="tk">vuint16_t</a> <a id="10630c17" class="tk">FILT_PER</a><a id="10630c25" class="tk">:</a>8;            <span class="ct">/* Input Filter Sample Period */</span></td></tr>
<tr name="10631" id="10631">
<td>10631</td><td></td></tr>
<tr name="10632" id="10632">
<td>10632</td><td><span class="pp">#else</span></td></tr>
<tr name="10633" id="10633">
<td>10633</td><td></td></tr>
<tr name="10634" id="10634">
<td>10634</td><td>      <a id="10634c7" class="tk">vuint16_t</a> <a id="10634c17" class="tk">FILTPER</a><a id="10634c24" class="tk">:</a>8;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="10635" id="10635">
<td>10635</td><td></td></tr>
<tr name="10636" id="10636">
<td>10636</td><td><span class="pp">#endif</span></td></tr>
<tr name="10637" id="10637">
<td>10637</td><td></td></tr>
<tr name="10638" id="10638">
<td>10638</td><td>    <span class="br">}</span> <a id="10638c7" class="tk">B</a>;</td></tr>
<tr name="10639" id="10639">
<td>10639</td><td>  <span class="br">}</span> <a id="10639c5" class="tk">mcTIMER_FILT_16B_tag</a>;</td></tr>
<tr name="10640" id="10640">
<td>10640</td><td></td></tr>
<tr name="10641" id="10641">
<td>10641</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Watchdog Time-out Register */</span></td></tr>
<tr name="10642" id="10642">
<td>10642</td><td>    <a id="10642c5" class="tk">vuint16_t</a> <a id="10642c15" class="tk">R</a>;</td></tr>
<tr name="10643" id="10643">
<td>10643</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10644" id="10644">
<td>10644</td><td>      <a id="10644c7" class="tk">vuint16_t</a> <a id="10644c17" class="tk">WDTOL</a><a id="10644c22" class="tk">:</a>16;              <span class="ct">/* deprecated definition -- do not use */</span></td></tr>
<tr name="10645" id="10645">
<td>10645</td><td>    <span class="br">}</span> <a id="10645c7" class="tk">B</a>;</td></tr>
<tr name="10646" id="10646">
<td>10646</td><td>  <span class="br">}</span> <a id="10646c5" class="tk">mcTIMER_WDTOL_16B_tag</a>;</td></tr>
<tr name="10647" id="10647">
<td>10647</td><td></td></tr>
<tr name="10648" id="10648">
<td>10648</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Watchdog Time-out Register */</span></td></tr>
<tr name="10649" id="10649">
<td>10649</td><td>    <a id="10649c5" class="tk">vuint16_t</a> <a id="10649c15" class="tk">R</a>;</td></tr>
<tr name="10650" id="10650">
<td>10650</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10651" id="10651">
<td>10651</td><td>      <a id="10651c7" class="tk">vuint16_t</a> <a id="10651c17" class="tk">WDTOH</a><a id="10651c22" class="tk">:</a>16;              <span class="ct">/* deprecated definition -- do not use */</span></td></tr>
<tr name="10652" id="10652">
<td>10652</td><td>    <span class="br">}</span> <a id="10652c7" class="tk">B</a>;</td></tr>
<tr name="10653" id="10653">
<td>10653</td><td>  <span class="br">}</span> <a id="10653c5" class="tk">mcTIMER_WDTOH_16B_tag</a>;</td></tr>
<tr name="10654" id="10654">
<td>10654</td><td></td></tr>
<tr name="10655" id="10655">
<td>10655</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Fault Control Register */</span></td></tr>
<tr name="10656" id="10656">
<td>10656</td><td>    <a id="10656c5" class="tk">vuint16_t</a> <a id="10656c15" class="tk">R</a>;</td></tr>
<tr name="10657" id="10657">
<td>10657</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10658" id="10658">
<td>10658</td><td>     <a id="10658c6" class="tk">vuint16_t</a><a id="10658c15" class="tk">:</a></td></tr>
<tr name="10659" id="10659">
<td>10659</td><td>      3;</td></tr>
<tr name="10660" id="10660">
<td>10660</td><td>      <a id="10660c7" class="tk">vuint16_t</a> <a id="10660c17" class="tk">FTEST</a><a id="10660c22" class="tk">:</a>1;               <span class="ct">/* Fault Test */</span></td></tr>
<tr name="10661" id="10661">
<td>10661</td><td>      <a id="10661c7" class="tk">vuint16_t</a> <a id="10661c17" class="tk">FIE</a><a id="10661c20" class="tk">:</a>4;                 <span class="ct">/* Fault Interrupt Enable */</span></td></tr>
<tr name="10662" id="10662">
<td>10662</td><td>     <a id="10662c6" class="tk">vuint16_t</a><a id="10662c15" class="tk">:</a></td></tr>
<tr name="10663" id="10663">
<td>10663</td><td>      4;</td></tr>
<tr name="10664" id="10664">
<td>10664</td><td>      <a id="10664c7" class="tk">vuint16_t</a> <a id="10664c17" class="tk">FLVL</a><a id="10664c21" class="tk">:</a>4;                <span class="ct">/* Fault Active Logic Level */</span></td></tr>
<tr name="10665" id="10665">
<td>10665</td><td>    <span class="br">}</span> <a id="10665c7" class="tk">B</a>;</td></tr>
<tr name="10666" id="10666">
<td>10666</td><td>  <span class="br">}</span> <a id="10666c5" class="tk">mcTIMER_FCTRL_16B_tag</a>;</td></tr>
<tr name="10667" id="10667">
<td>10667</td><td></td></tr>
<tr name="10668" id="10668">
<td>10668</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Fault Status Register */</span></td></tr>
<tr name="10669" id="10669">
<td>10669</td><td>    <a id="10669c5" class="tk">vuint16_t</a> <a id="10669c15" class="tk">R</a>;</td></tr>
<tr name="10670" id="10670">
<td>10670</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10671" id="10671">
<td>10671</td><td>     <a id="10671c6" class="tk">vuint16_t</a><a id="10671c15" class="tk">:</a></td></tr>
<tr name="10672" id="10672">
<td>10672</td><td>      4;</td></tr>
<tr name="10673" id="10673">
<td>10673</td><td>      <a id="10673c7" class="tk">vuint16_t</a> <a id="10673c17" class="tk">FFPIN</a><a id="10673c22" class="tk">:</a>4;               <span class="ct">/* Filtered Fault Pin */</span></td></tr>
<tr name="10674" id="10674">
<td>10674</td><td>     <a id="10674c6" class="tk">vuint16_t</a><a id="10674c15" class="tk">:</a></td></tr>
<tr name="10675" id="10675">
<td>10675</td><td>      4;</td></tr>
<tr name="10676" id="10676">
<td>10676</td><td>      <a id="10676c7" class="tk">vuint16_t</a> <a id="10676c17" class="tk">FFLAG</a><a id="10676c22" class="tk">:</a>4;               <span class="ct">/* Fault Flag */</span></td></tr>
<tr name="10677" id="10677">
<td>10677</td><td>    <span class="br">}</span> <a id="10677c7" class="tk">B</a>;</td></tr>
<tr name="10678" id="10678">
<td>10678</td><td>  <span class="br">}</span> <a id="10678c5" class="tk">mcTIMER_FSTS_16B_tag</a>;</td></tr>
<tr name="10679" id="10679">
<td>10679</td><td></td></tr>
<tr name="10680" id="10680">
<td>10680</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Fault Filter Registers */</span></td></tr>
<tr name="10681" id="10681">
<td>10681</td><td>    <a id="10681c5" class="tk">vuint16_t</a> <a id="10681c15" class="tk">R</a>;</td></tr>
<tr name="10682" id="10682">
<td>10682</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10683" id="10683">
<td>10683</td><td>     <a id="10683c6" class="tk">vuint16_t</a><a id="10683c15" class="tk">:</a></td></tr>
<tr name="10684" id="10684">
<td>10684</td><td>      5;</td></tr>
<tr name="10685" id="10685">
<td>10685</td><td></td></tr>
<tr name="10686" id="10686">
<td>10686</td><td><span class="pp">#ifndef</span> <a id="10686c9" class="tk">USE_FIELD_ALIASES_mcTIMER</a></td></tr>
<tr name="10687" id="10687">
<td>10687</td><td></td></tr>
<tr name="10688" id="10688">
<td>10688</td><td>      <a id="10688c7" class="tk">vuint16_t</a> <a id="10688c17" class="tk">FFPIN</a><a id="10688c22" class="tk">:</a>3;               <span class="ct">/* Fault Filter Sample Count */</span></td></tr>
<tr name="10689" id="10689">
<td>10689</td><td></td></tr>
<tr name="10690" id="10690">
<td>10690</td><td><span class="pp">#else</span></td></tr>
<tr name="10691" id="10691">
<td>10691</td><td></td></tr>
<tr name="10692" id="10692">
<td>10692</td><td>      <a id="10692c7" class="tk">vuint16_t</a> <a id="10692c17" class="tk">FFILTCNT</a><a id="10692c25" class="tk">:</a>3;            <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="10693" id="10693">
<td>10693</td><td></td></tr>
<tr name="10694" id="10694">
<td>10694</td><td><span class="pp">#endif</span></td></tr>
<tr name="10695" id="10695">
<td>10695</td><td></td></tr>
<tr name="10696" id="10696">
<td>10696</td><td><span class="pp">#ifndef</span> <a id="10696c9" class="tk">USE_FIELD_ALIASES_mcTIMER</a></td></tr>
<tr name="10697" id="10697">
<td>10697</td><td></td></tr>
<tr name="10698" id="10698">
<td>10698</td><td>      <a id="10698c7" class="tk">vuint16_t</a> <a id="10698c17" class="tk">FFILT_PER</a><a id="10698c26" class="tk">:</a>8;           <span class="ct">/* Fault Filter Sample Period */</span></td></tr>
<tr name="10699" id="10699">
<td>10699</td><td></td></tr>
<tr name="10700" id="10700">
<td>10700</td><td><span class="pp">#else</span></td></tr>
<tr name="10701" id="10701">
<td>10701</td><td></td></tr>
<tr name="10702" id="10702">
<td>10702</td><td>      <a id="10702c7" class="tk">vuint16_t</a> <a id="10702c17" class="tk">FFILTPER</a><a id="10702c25" class="tk">:</a>8;            <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="10703" id="10703">
<td>10703</td><td></td></tr>
<tr name="10704" id="10704">
<td>10704</td><td><span class="pp">#endif</span></td></tr>
<tr name="10705" id="10705">
<td>10705</td><td></td></tr>
<tr name="10706" id="10706">
<td>10706</td><td>    <span class="br">}</span> <a id="10706c7" class="tk">B</a>;</td></tr>
<tr name="10707" id="10707">
<td>10707</td><td>  <span class="br">}</span> <a id="10707c5" class="tk">mcTIMER_FFILT_16B_tag</a>;</td></tr>
<tr name="10708" id="10708">
<td>10708</td><td></td></tr>
<tr name="10709" id="10709">
<td>10709</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Channel Enable Registers */</span></td></tr>
<tr name="10710" id="10710">
<td>10710</td><td>    <a id="10710c5" class="tk">vuint16_t</a> <a id="10710c15" class="tk">R</a>;</td></tr>
<tr name="10711" id="10711">
<td>10711</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10712" id="10712">
<td>10712</td><td>     <a id="10712c6" class="tk">vuint16_t</a><a id="10712c15" class="tk">:</a></td></tr>
<tr name="10713" id="10713">
<td>10713</td><td>      8;</td></tr>
<tr name="10714" id="10714">
<td>10714</td><td>      <a id="10714c7" class="tk">vuint16_t</a> <a id="10714c17" class="tk">ENBL</a><a id="10714c21" class="tk">:</a>8;                <span class="ct">/* Timer Channel Enable */</span></td></tr>
<tr name="10715" id="10715">
<td>10715</td><td>    <span class="br">}</span> <a id="10715c7" class="tk">B</a>;</td></tr>
<tr name="10716" id="10716">
<td>10716</td><td>  <span class="br">}</span> <a id="10716c5" class="tk">mcTIMER_ENBL_16B_tag</a>;</td></tr>
<tr name="10717" id="10717">
<td>10717</td><td></td></tr>
<tr name="10718" id="10718">
<td>10718</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* DMA Request 0 Select Registers */</span></td></tr>
<tr name="10719" id="10719">
<td>10719</td><td>    <a id="10719c5" class="tk">vuint16_t</a> <a id="10719c15" class="tk">R</a>;</td></tr>
<tr name="10720" id="10720">
<td>10720</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10721" id="10721">
<td>10721</td><td>     <a id="10721c6" class="tk">vuint16_t</a><a id="10721c15" class="tk">:</a></td></tr>
<tr name="10722" id="10722">
<td>10722</td><td>      11;</td></tr>
<tr name="10723" id="10723">
<td>10723</td><td>      <a id="10723c7" class="tk">vuint16_t</a> <a id="10723c17" class="tk">DREQ0V</a><a id="10723c23" class="tk">:</a>5;              <span class="ct">/* DMA Request Select */</span></td></tr>
<tr name="10724" id="10724">
<td>10724</td><td>    <span class="br">}</span> <a id="10724c7" class="tk">B</a>;</td></tr>
<tr name="10725" id="10725">
<td>10725</td><td>  <span class="br">}</span> <a id="10725c5" class="tk">mcTIMER_DREQ0_16B_tag</a>;</td></tr>
<tr name="10726" id="10726">
<td>10726</td><td></td></tr>
<tr name="10727" id="10727">
<td>10727</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* DMA Request 1 Select Registers */</span></td></tr>
<tr name="10728" id="10728">
<td>10728</td><td>    <a id="10728c5" class="tk">vuint16_t</a> <a id="10728c15" class="tk">R</a>;</td></tr>
<tr name="10729" id="10729">
<td>10729</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10730" id="10730">
<td>10730</td><td>     <a id="10730c6" class="tk">vuint16_t</a><a id="10730c15" class="tk">:</a></td></tr>
<tr name="10731" id="10731">
<td>10731</td><td>      11;</td></tr>
<tr name="10732" id="10732">
<td>10732</td><td>      <a id="10732c7" class="tk">vuint16_t</a> <a id="10732c17" class="tk">DREQ1V</a><a id="10732c23" class="tk">:</a>5;              <span class="ct">/* DMA Request Select */</span></td></tr>
<tr name="10733" id="10733">
<td>10733</td><td>    <span class="br">}</span> <a id="10733c7" class="tk">B</a>;</td></tr>
<tr name="10734" id="10734">
<td>10734</td><td>  <span class="br">}</span> <a id="10734c5" class="tk">mcTIMER_DREQ1_16B_tag</a>;</td></tr>
<tr name="10735" id="10735">
<td>10735</td><td></td></tr>
<tr name="10736" id="10736">
<td>10736</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* DMA Request 2 Select Registers */</span></td></tr>
<tr name="10737" id="10737">
<td>10737</td><td>    <a id="10737c5" class="tk">vuint16_t</a> <a id="10737c15" class="tk">R</a>;</td></tr>
<tr name="10738" id="10738">
<td>10738</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10739" id="10739">
<td>10739</td><td>     <a id="10739c6" class="tk">vuint16_t</a><a id="10739c15" class="tk">:</a></td></tr>
<tr name="10740" id="10740">
<td>10740</td><td>      11;</td></tr>
<tr name="10741" id="10741">
<td>10741</td><td>      <a id="10741c7" class="tk">vuint16_t</a> <a id="10741c17" class="tk">DREQ2V</a><a id="10741c23" class="tk">:</a>5;              <span class="ct">/* DMA Request Select */</span></td></tr>
<tr name="10742" id="10742">
<td>10742</td><td>    <span class="br">}</span> <a id="10742c7" class="tk">B</a>;</td></tr>
<tr name="10743" id="10743">
<td>10743</td><td>  <span class="br">}</span> <a id="10743c5" class="tk">mcTIMER_DREQ2_16B_tag</a>;</td></tr>
<tr name="10744" id="10744">
<td>10744</td><td></td></tr>
<tr name="10745" id="10745">
<td>10745</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* DMA Request 3 Select Registers */</span></td></tr>
<tr name="10746" id="10746">
<td>10746</td><td>    <a id="10746c5" class="tk">vuint16_t</a> <a id="10746c15" class="tk">R</a>;</td></tr>
<tr name="10747" id="10747">
<td>10747</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10748" id="10748">
<td>10748</td><td>     <a id="10748c6" class="tk">vuint16_t</a><a id="10748c15" class="tk">:</a></td></tr>
<tr name="10749" id="10749">
<td>10749</td><td>      11;</td></tr>
<tr name="10750" id="10750">
<td>10750</td><td>      <a id="10750c7" class="tk">vuint16_t</a> <a id="10750c17" class="tk">DREQ3V</a><a id="10750c23" class="tk">:</a>5;              <span class="ct">/* DMA Request Select */</span></td></tr>
<tr name="10751" id="10751">
<td>10751</td><td>    <span class="br">}</span> <a id="10751c7" class="tk">B</a>;</td></tr>
<tr name="10752" id="10752">
<td>10752</td><td>  <span class="br">}</span> <a id="10752c5" class="tk">mcTIMER_DREQ3_16B_tag</a>;</td></tr>
<tr name="10753" id="10753">
<td>10753</td><td></td></tr>
<tr name="10754" id="10754">
<td>10754</td><td>  <span class="ct">/* Register layout for generated register(s) DREQ... */</span></td></tr>
<tr name="10755" id="10755">
<td>10755</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/*  */</span></td></tr>
<tr name="10756" id="10756">
<td>10756</td><td>    <a id="10756c5" class="tk">vuint16_t</a> <a id="10756c15" class="tk">R</a>;</td></tr>
<tr name="10757" id="10757">
<td>10757</td><td>  <span class="br">}</span> <a id="10757c5" class="tk">mcTIMER_DREQ_16B_tag</a>;</td></tr>
<tr name="10758" id="10758">
<td>10758</td><td></td></tr>
<tr name="10759" id="10759">
<td>10759</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="10759c18" class="tk">mcTIMER_CHANNEL_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="10760" id="10760">
<td>10760</td><td>    <span class="ct">/* Compare Register 1 */</span></td></tr>
<tr name="10761" id="10761">
<td>10761</td><td>    <a id="10761c5" class="tk">mcTIMER_COMP1_16B_tag</a> <a id="10761c27" class="tk">COMP1</a>;       <span class="ct">/* relative offset: 0x0000 */</span></td></tr>
<tr name="10762" id="10762">
<td>10762</td><td></td></tr>
<tr name="10763" id="10763">
<td>10763</td><td>    <span class="ct">/* Compare Register 2 */</span></td></tr>
<tr name="10764" id="10764">
<td>10764</td><td>    <a id="10764c5" class="tk">mcTIMER_COMP2_16B_tag</a> <a id="10764c27" class="tk">COMP2</a>;       <span class="ct">/* relative offset: 0x0002 */</span></td></tr>
<tr name="10765" id="10765">
<td>10765</td><td></td></tr>
<tr name="10766" id="10766">
<td>10766</td><td>    <span class="ct">/* Capture Register 1 */</span></td></tr>
<tr name="10767" id="10767">
<td>10767</td><td>    <a id="10767c5" class="tk">mcTIMER_CAPT1_16B_tag</a> <a id="10767c27" class="tk">CAPT1</a>;       <span class="ct">/* relative offset: 0x0004 */</span></td></tr>
<tr name="10768" id="10768">
<td>10768</td><td></td></tr>
<tr name="10769" id="10769">
<td>10769</td><td>    <span class="ct">/* Capture Register 2 */</span></td></tr>
<tr name="10770" id="10770">
<td>10770</td><td>    <a id="10770c5" class="tk">mcTIMER_CAPT2_16B_tag</a> <a id="10770c27" class="tk">CAPT2</a>;       <span class="ct">/* relative offset: 0x0006 */</span></td></tr>
<tr name="10771" id="10771">
<td>10771</td><td></td></tr>
<tr name="10772" id="10772">
<td>10772</td><td>    <span class="ct">/* Load Register */</span></td></tr>
<tr name="10773" id="10773">
<td>10773</td><td>    <a id="10773c5" class="tk">mcTIMER_LOAD_16B_tag</a> <a id="10773c26" class="tk">LOAD</a>;         <span class="ct">/* relative offset: 0x0008 */</span></td></tr>
<tr name="10774" id="10774">
<td>10774</td><td></td></tr>
<tr name="10775" id="10775">
<td>10775</td><td>    <span class="ct">/* Hold Register */</span></td></tr>
<tr name="10776" id="10776">
<td>10776</td><td>    <a id="10776c5" class="tk">mcTIMER_HOLD_16B_tag</a> <a id="10776c26" class="tk">HOLD</a>;         <span class="ct">/* relative offset: 0x000A */</span></td></tr>
<tr name="10777" id="10777">
<td>10777</td><td></td></tr>
<tr name="10778" id="10778">
<td>10778</td><td>    <span class="ct">/* Counter Register */</span></td></tr>
<tr name="10779" id="10779">
<td>10779</td><td>    <a id="10779c5" class="tk">mcTIMER_CNTR_16B_tag</a> <a id="10779c26" class="tk">CNTR</a>;         <span class="ct">/* relative offset: 0x000C */</span></td></tr>
<tr name="10780" id="10780">
<td>10780</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="10781" id="10781">
<td>10781</td><td>      <span class="ct">/* Control Register */</span></td></tr>
<tr name="10782" id="10782">
<td>10782</td><td>      <a id="10782c7" class="tk">mcTIMER_CTRL1_16B_tag</a> <a id="10782c29" class="tk">CTRL1</a>;     <span class="ct">/* relative offset: 0x000E */</span></td></tr>
<tr name="10783" id="10783">
<td>10783</td><td>      <a id="10783c7" class="tk">mcTIMER_CTRL1_16B_tag</a> <a id="10783c29" class="tk">CTRL</a>;      <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="10784" id="10784">
<td>10784</td><td>    <span class="br">}</span>;</td></tr>
<tr name="10785" id="10785">
<td>10785</td><td></td></tr>
<tr name="10786" id="10786">
<td>10786</td><td>    <span class="ct">/* Control Register 2 */</span></td></tr>
<tr name="10787" id="10787">
<td>10787</td><td>    <a id="10787c5" class="tk">mcTIMER_CTRL2_16B_tag</a> <a id="10787c27" class="tk">CTRL2</a>;       <span class="ct">/* relative offset: 0x0010 */</span></td></tr>
<tr name="10788" id="10788">
<td>10788</td><td></td></tr>
<tr name="10789" id="10789">
<td>10789</td><td>    <span class="ct">/* Control Register 3 */</span></td></tr>
<tr name="10790" id="10790">
<td>10790</td><td>    <a id="10790c5" class="tk">mcTIMER_CTRL3_16B_tag</a> <a id="10790c27" class="tk">CTRL3</a>;       <span class="ct">/* relative offset: 0x0012 */</span></td></tr>
<tr name="10791" id="10791">
<td>10791</td><td></td></tr>
<tr name="10792" id="10792">
<td>10792</td><td>    <span class="ct">/* Status Register */</span></td></tr>
<tr name="10793" id="10793">
<td>10793</td><td>    <a id="10793c5" class="tk">mcTIMER_STS_16B_tag</a> <a id="10793c25" class="tk">STS</a>;           <span class="ct">/* relative offset: 0x0014 */</span></td></tr>
<tr name="10794" id="10794">
<td>10794</td><td></td></tr>
<tr name="10795" id="10795">
<td>10795</td><td>    <span class="ct">/* Interrupt and DMA Enable Register */</span></td></tr>
<tr name="10796" id="10796">
<td>10796</td><td>    <a id="10796c5" class="tk">mcTIMER_INTDMA_16B_tag</a> <a id="10796c28" class="tk">INTDMA</a>;     <span class="ct">/* relative offset: 0x0016 */</span></td></tr>
<tr name="10797" id="10797">
<td>10797</td><td></td></tr>
<tr name="10798" id="10798">
<td>10798</td><td>    <span class="ct">/* Comparator Load Register 1 */</span></td></tr>
<tr name="10799" id="10799">
<td>10799</td><td>    <a id="10799c5" class="tk">mcTIMER_CMPLD1_16B_tag</a> <a id="10799c28" class="tk">CMPLD1</a>;     <span class="ct">/* relative offset: 0x0018 */</span></td></tr>
<tr name="10800" id="10800">
<td>10800</td><td></td></tr>
<tr name="10801" id="10801">
<td>10801</td><td>    <span class="ct">/* Comparator Load Register 2 */</span></td></tr>
<tr name="10802" id="10802">
<td>10802</td><td>    <a id="10802c5" class="tk">mcTIMER_CMPLD2_16B_tag</a> <a id="10802c28" class="tk">CMPLD2</a>;     <span class="ct">/* relative offset: 0x001A */</span></td></tr>
<tr name="10803" id="10803">
<td>10803</td><td></td></tr>
<tr name="10804" id="10804">
<td>10804</td><td>    <span class="ct">/* Compare and Capture Control Register */</span></td></tr>
<tr name="10805" id="10805">
<td>10805</td><td>    <a id="10805c5" class="tk">mcTIMER_CCCTRL_16B_tag</a> <a id="10805c28" class="tk">CCCTRL</a>;     <span class="ct">/* relative offset: 0x001C */</span></td></tr>
<tr name="10806" id="10806">
<td>10806</td><td></td></tr>
<tr name="10807" id="10807">
<td>10807</td><td>    <span class="ct">/* Input Filter Register */</span></td></tr>
<tr name="10808" id="10808">
<td>10808</td><td>    <a id="10808c5" class="tk">mcTIMER_FILT_16B_tag</a> <a id="10808c26" class="tk">FILT</a>;         <span class="ct">/* relative offset: 0x001E */</span></td></tr>
<tr name="10809" id="10809">
<td>10809</td><td>  <span class="br">}</span> <a id="10809c5" class="tk">mcTIMER_CHANNEL_tag</a>;</td></tr>
<tr name="10810" id="10810">
<td>10810</td><td></td></tr>
<tr name="10811" id="10811">
<td>10811</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="10811c18" class="tk">mcTIMER_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="10812" id="10812">
<td>10812</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="10813" id="10813">
<td>10813</td><td>      <span class="ct">/*  Register set CHANNEL */</span></td></tr>
<tr name="10814" id="10814">
<td>10814</td><td>      <a id="10814c7" class="tk">mcTIMER_CHANNEL_tag</a> <a id="10814c27" class="tk">CHANNEL</a>[6];  <span class="ct">/* offset: 0x0000  (0x0020 x 6) */</span></td></tr>
<tr name="10815" id="10815">
<td>10815</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="10816" id="10816">
<td>10816</td><td>        <span class="ct">/* Compare Register 1 */</span></td></tr>
<tr name="10817" id="10817">
<td>10817</td><td>        <a id="10817c9" class="tk">mcTIMER_COMP1_16B_tag</a> <a id="10817c31" class="tk">COMP10</a>;  <span class="ct">/* offset: 0x0000 size: 16 bit */</span></td></tr>
<tr name="10818" id="10818">
<td>10818</td><td></td></tr>
<tr name="10819" id="10819">
<td>10819</td><td>        <span class="ct">/* Compare Register 2 */</span></td></tr>
<tr name="10820" id="10820">
<td>10820</td><td>        <a id="10820c9" class="tk">mcTIMER_COMP2_16B_tag</a> <a id="10820c31" class="tk">COMP20</a>;  <span class="ct">/* offset: 0x0002 size: 16 bit */</span></td></tr>
<tr name="10821" id="10821">
<td>10821</td><td></td></tr>
<tr name="10822" id="10822">
<td>10822</td><td>        <span class="ct">/* Capture Register 1 */</span></td></tr>
<tr name="10823" id="10823">
<td>10823</td><td>        <a id="10823c9" class="tk">mcTIMER_CAPT1_16B_tag</a> <a id="10823c31" class="tk">CAPT10</a>;  <span class="ct">/* offset: 0x0004 size: 16 bit */</span></td></tr>
<tr name="10824" id="10824">
<td>10824</td><td></td></tr>
<tr name="10825" id="10825">
<td>10825</td><td>        <span class="ct">/* Capture Register 2 */</span></td></tr>
<tr name="10826" id="10826">
<td>10826</td><td>        <a id="10826c9" class="tk">mcTIMER_CAPT2_16B_tag</a> <a id="10826c31" class="tk">CAPT20</a>;  <span class="ct">/* offset: 0x0006 size: 16 bit */</span></td></tr>
<tr name="10827" id="10827">
<td>10827</td><td></td></tr>
<tr name="10828" id="10828">
<td>10828</td><td>        <span class="ct">/* Load Register */</span></td></tr>
<tr name="10829" id="10829">
<td>10829</td><td>        <a id="10829c9" class="tk">mcTIMER_LOAD_16B_tag</a> <a id="10829c30" class="tk">LOAD0</a>;    <span class="ct">/* offset: 0x0008 size: 16 bit */</span></td></tr>
<tr name="10830" id="10830">
<td>10830</td><td></td></tr>
<tr name="10831" id="10831">
<td>10831</td><td>        <span class="ct">/* Hold Register */</span></td></tr>
<tr name="10832" id="10832">
<td>10832</td><td>        <a id="10832c9" class="tk">mcTIMER_HOLD_16B_tag</a> <a id="10832c30" class="tk">HOLD0</a>;    <span class="ct">/* offset: 0x000A size: 16 bit */</span></td></tr>
<tr name="10833" id="10833">
<td>10833</td><td></td></tr>
<tr name="10834" id="10834">
<td>10834</td><td>        <span class="ct">/* Counter Register */</span></td></tr>
<tr name="10835" id="10835">
<td>10835</td><td>        <a id="10835c9" class="tk">mcTIMER_CNTR_16B_tag</a> <a id="10835c30" class="tk">CNTR0</a>;    <span class="ct">/* offset: 0x000C size: 16 bit */</span></td></tr>
<tr name="10836" id="10836">
<td>10836</td><td></td></tr>
<tr name="10837" id="10837">
<td>10837</td><td>        <span class="ct">/* Control Register */</span></td></tr>
<tr name="10838" id="10838">
<td>10838</td><td>        <a id="10838c9" class="tk">mcTIMER_CTRL1_16B_tag</a> <a id="10838c31" class="tk">CTRL10</a>;  <span class="ct">/* offset: 0x000E size: 16 bit */</span></td></tr>
<tr name="10839" id="10839">
<td>10839</td><td></td></tr>
<tr name="10840" id="10840">
<td>10840</td><td>        <span class="ct">/* Control Register 2 */</span></td></tr>
<tr name="10841" id="10841">
<td>10841</td><td>        <a id="10841c9" class="tk">mcTIMER_CTRL2_16B_tag</a> <a id="10841c31" class="tk">CTRL20</a>;  <span class="ct">/* offset: 0x0010 size: 16 bit */</span></td></tr>
<tr name="10842" id="10842">
<td>10842</td><td></td></tr>
<tr name="10843" id="10843">
<td>10843</td><td>        <span class="ct">/* Control Register 3 */</span></td></tr>
<tr name="10844" id="10844">
<td>10844</td><td>        <a id="10844c9" class="tk">mcTIMER_CTRL3_16B_tag</a> <a id="10844c31" class="tk">CTRL30</a>;  <span class="ct">/* offset: 0x0012 size: 16 bit */</span></td></tr>
<tr name="10845" id="10845">
<td>10845</td><td></td></tr>
<tr name="10846" id="10846">
<td>10846</td><td>        <span class="ct">/* Status Register */</span></td></tr>
<tr name="10847" id="10847">
<td>10847</td><td>        <a id="10847c9" class="tk">mcTIMER_STS_16B_tag</a> <a id="10847c29" class="tk">STS0</a>;      <span class="ct">/* offset: 0x0014 size: 16 bit */</span></td></tr>
<tr name="10848" id="10848">
<td>10848</td><td></td></tr>
<tr name="10849" id="10849">
<td>10849</td><td>        <span class="ct">/* Interrupt and DMA Enable Register */</span></td></tr>
<tr name="10850" id="10850">
<td>10850</td><td>        <a id="10850c9" class="tk">mcTIMER_INTDMA_16B_tag</a> <a id="10850c32" class="tk">INTDMA0</a>;<span class="ct">/* offset: 0x0016 size: 16 bit */</span></td></tr>
<tr name="10851" id="10851">
<td>10851</td><td></td></tr>
<tr name="10852" id="10852">
<td>10852</td><td>        <span class="ct">/* Comparator Load Register 1 */</span></td></tr>
<tr name="10853" id="10853">
<td>10853</td><td>        <a id="10853c9" class="tk">mcTIMER_CMPLD1_16B_tag</a> <a id="10853c32" class="tk">CMPLD10</a>;<span class="ct">/* offset: 0x0018 size: 16 bit */</span></td></tr>
<tr name="10854" id="10854">
<td>10854</td><td></td></tr>
<tr name="10855" id="10855">
<td>10855</td><td>        <span class="ct">/* Comparator Load Register 2 */</span></td></tr>
<tr name="10856" id="10856">
<td>10856</td><td>        <a id="10856c9" class="tk">mcTIMER_CMPLD2_16B_tag</a> <a id="10856c32" class="tk">CMPLD20</a>;<span class="ct">/* offset: 0x001A size: 16 bit */</span></td></tr>
<tr name="10857" id="10857">
<td>10857</td><td></td></tr>
<tr name="10858" id="10858">
<td>10858</td><td>        <span class="ct">/* Compare and Capture Control Register */</span></td></tr>
<tr name="10859" id="10859">
<td>10859</td><td>        <a id="10859c9" class="tk">mcTIMER_CCCTRL_16B_tag</a> <a id="10859c32" class="tk">CCCTRL0</a>;<span class="ct">/* offset: 0x001C size: 16 bit */</span></td></tr>
<tr name="10860" id="10860">
<td>10860</td><td></td></tr>
<tr name="10861" id="10861">
<td>10861</td><td>        <span class="ct">/* Input Filter Register */</span></td></tr>
<tr name="10862" id="10862">
<td>10862</td><td>        <a id="10862c9" class="tk">mcTIMER_FILT_16B_tag</a> <a id="10862c30" class="tk">FILT0</a>;    <span class="ct">/* offset: 0x001E size: 16 bit */</span></td></tr>
<tr name="10863" id="10863">
<td>10863</td><td></td></tr>
<tr name="10864" id="10864">
<td>10864</td><td>        <span class="ct">/* Compare Register 1 */</span></td></tr>
<tr name="10865" id="10865">
<td>10865</td><td>        <a id="10865c9" class="tk">mcTIMER_COMP1_16B_tag</a> <a id="10865c31" class="tk">COMP11</a>;  <span class="ct">/* offset: 0x0020 size: 16 bit */</span></td></tr>
<tr name="10866" id="10866">
<td>10866</td><td></td></tr>
<tr name="10867" id="10867">
<td>10867</td><td>        <span class="ct">/* Compare Register 2 */</span></td></tr>
<tr name="10868" id="10868">
<td>10868</td><td>        <a id="10868c9" class="tk">mcTIMER_COMP2_16B_tag</a> <a id="10868c31" class="tk">COMP21</a>;  <span class="ct">/* offset: 0x0022 size: 16 bit */</span></td></tr>
<tr name="10869" id="10869">
<td>10869</td><td></td></tr>
<tr name="10870" id="10870">
<td>10870</td><td>        <span class="ct">/* Capture Register 1 */</span></td></tr>
<tr name="10871" id="10871">
<td>10871</td><td>        <a id="10871c9" class="tk">mcTIMER_CAPT1_16B_tag</a> <a id="10871c31" class="tk">CAPT11</a>;  <span class="ct">/* offset: 0x0024 size: 16 bit */</span></td></tr>
<tr name="10872" id="10872">
<td>10872</td><td></td></tr>
<tr name="10873" id="10873">
<td>10873</td><td>        <span class="ct">/* Capture Register 2 */</span></td></tr>
<tr name="10874" id="10874">
<td>10874</td><td>        <a id="10874c9" class="tk">mcTIMER_CAPT2_16B_tag</a> <a id="10874c31" class="tk">CAPT21</a>;  <span class="ct">/* offset: 0x0026 size: 16 bit */</span></td></tr>
<tr name="10875" id="10875">
<td>10875</td><td></td></tr>
<tr name="10876" id="10876">
<td>10876</td><td>        <span class="ct">/* Load Register */</span></td></tr>
<tr name="10877" id="10877">
<td>10877</td><td>        <a id="10877c9" class="tk">mcTIMER_LOAD_16B_tag</a> <a id="10877c30" class="tk">LOAD1</a>;    <span class="ct">/* offset: 0x0028 size: 16 bit */</span></td></tr>
<tr name="10878" id="10878">
<td>10878</td><td></td></tr>
<tr name="10879" id="10879">
<td>10879</td><td>        <span class="ct">/* Hold Register */</span></td></tr>
<tr name="10880" id="10880">
<td>10880</td><td>        <a id="10880c9" class="tk">mcTIMER_HOLD_16B_tag</a> <a id="10880c30" class="tk">HOLD1</a>;    <span class="ct">/* offset: 0x002A size: 16 bit */</span></td></tr>
<tr name="10881" id="10881">
<td>10881</td><td></td></tr>
<tr name="10882" id="10882">
<td>10882</td><td>        <span class="ct">/* Counter Register */</span></td></tr>
<tr name="10883" id="10883">
<td>10883</td><td>        <a id="10883c9" class="tk">mcTIMER_CNTR_16B_tag</a> <a id="10883c30" class="tk">CNTR1</a>;    <span class="ct">/* offset: 0x002C size: 16 bit */</span></td></tr>
<tr name="10884" id="10884">
<td>10884</td><td></td></tr>
<tr name="10885" id="10885">
<td>10885</td><td>        <span class="ct">/* Control Register */</span></td></tr>
<tr name="10886" id="10886">
<td>10886</td><td>        <a id="10886c9" class="tk">mcTIMER_CTRL1_16B_tag</a> <a id="10886c31" class="tk">CTRL11</a>;  <span class="ct">/* offset: 0x002E size: 16 bit */</span></td></tr>
<tr name="10887" id="10887">
<td>10887</td><td></td></tr>
<tr name="10888" id="10888">
<td>10888</td><td>        <span class="ct">/* Control Register 2 */</span></td></tr>
<tr name="10889" id="10889">
<td>10889</td><td>        <a id="10889c9" class="tk">mcTIMER_CTRL2_16B_tag</a> <a id="10889c31" class="tk">CTRL21</a>;  <span class="ct">/* offset: 0x0030 size: 16 bit */</span></td></tr>
<tr name="10890" id="10890">
<td>10890</td><td></td></tr>
<tr name="10891" id="10891">
<td>10891</td><td>        <span class="ct">/* Control Register 3 */</span></td></tr>
<tr name="10892" id="10892">
<td>10892</td><td>        <a id="10892c9" class="tk">mcTIMER_CTRL3_16B_tag</a> <a id="10892c31" class="tk">CTRL31</a>;  <span class="ct">/* offset: 0x0032 size: 16 bit */</span></td></tr>
<tr name="10893" id="10893">
<td>10893</td><td></td></tr>
<tr name="10894" id="10894">
<td>10894</td><td>        <span class="ct">/* Status Register */</span></td></tr>
<tr name="10895" id="10895">
<td>10895</td><td>        <a id="10895c9" class="tk">mcTIMER_STS_16B_tag</a> <a id="10895c29" class="tk">STS1</a>;      <span class="ct">/* offset: 0x0034 size: 16 bit */</span></td></tr>
<tr name="10896" id="10896">
<td>10896</td><td></td></tr>
<tr name="10897" id="10897">
<td>10897</td><td>        <span class="ct">/* Interrupt and DMA Enable Register */</span></td></tr>
<tr name="10898" id="10898">
<td>10898</td><td>        <a id="10898c9" class="tk">mcTIMER_INTDMA_16B_tag</a> <a id="10898c32" class="tk">INTDMA1</a>;<span class="ct">/* offset: 0x0036 size: 16 bit */</span></td></tr>
<tr name="10899" id="10899">
<td>10899</td><td></td></tr>
<tr name="10900" id="10900">
<td>10900</td><td>        <span class="ct">/* Comparator Load Register 1 */</span></td></tr>
<tr name="10901" id="10901">
<td>10901</td><td>        <a id="10901c9" class="tk">mcTIMER_CMPLD1_16B_tag</a> <a id="10901c32" class="tk">CMPLD11</a>;<span class="ct">/* offset: 0x0038 size: 16 bit */</span></td></tr>
<tr name="10902" id="10902">
<td>10902</td><td></td></tr>
<tr name="10903" id="10903">
<td>10903</td><td>        <span class="ct">/* Comparator Load Register 2 */</span></td></tr>
<tr name="10904" id="10904">
<td>10904</td><td>        <a id="10904c9" class="tk">mcTIMER_CMPLD2_16B_tag</a> <a id="10904c32" class="tk">CMPLD21</a>;<span class="ct">/* offset: 0x003A size: 16 bit */</span></td></tr>
<tr name="10905" id="10905">
<td>10905</td><td></td></tr>
<tr name="10906" id="10906">
<td>10906</td><td>        <span class="ct">/* Compare and Capture Control Register */</span></td></tr>
<tr name="10907" id="10907">
<td>10907</td><td>        <a id="10907c9" class="tk">mcTIMER_CCCTRL_16B_tag</a> <a id="10907c32" class="tk">CCCTRL1</a>;<span class="ct">/* offset: 0x003C size: 16 bit */</span></td></tr>
<tr name="10908" id="10908">
<td>10908</td><td></td></tr>
<tr name="10909" id="10909">
<td>10909</td><td>        <span class="ct">/* Input Filter Register */</span></td></tr>
<tr name="10910" id="10910">
<td>10910</td><td>        <a id="10910c9" class="tk">mcTIMER_FILT_16B_tag</a> <a id="10910c30" class="tk">FILT1</a>;    <span class="ct">/* offset: 0x003E size: 16 bit */</span></td></tr>
<tr name="10911" id="10911">
<td>10911</td><td></td></tr>
<tr name="10912" id="10912">
<td>10912</td><td>        <span class="ct">/* Compare Register 1 */</span></td></tr>
<tr name="10913" id="10913">
<td>10913</td><td>        <a id="10913c9" class="tk">mcTIMER_COMP1_16B_tag</a> <a id="10913c31" class="tk">COMP12</a>;  <span class="ct">/* offset: 0x0040 size: 16 bit */</span></td></tr>
<tr name="10914" id="10914">
<td>10914</td><td></td></tr>
<tr name="10915" id="10915">
<td>10915</td><td>        <span class="ct">/* Compare Register 2 */</span></td></tr>
<tr name="10916" id="10916">
<td>10916</td><td>        <a id="10916c9" class="tk">mcTIMER_COMP2_16B_tag</a> <a id="10916c31" class="tk">COMP22</a>;  <span class="ct">/* offset: 0x0042 size: 16 bit */</span></td></tr>
<tr name="10917" id="10917">
<td>10917</td><td></td></tr>
<tr name="10918" id="10918">
<td>10918</td><td>        <span class="ct">/* Capture Register 1 */</span></td></tr>
<tr name="10919" id="10919">
<td>10919</td><td>        <a id="10919c9" class="tk">mcTIMER_CAPT1_16B_tag</a> <a id="10919c31" class="tk">CAPT12</a>;  <span class="ct">/* offset: 0x0044 size: 16 bit */</span></td></tr>
<tr name="10920" id="10920">
<td>10920</td><td></td></tr>
<tr name="10921" id="10921">
<td>10921</td><td>        <span class="ct">/* Capture Register 2 */</span></td></tr>
<tr name="10922" id="10922">
<td>10922</td><td>        <a id="10922c9" class="tk">mcTIMER_CAPT2_16B_tag</a> <a id="10922c31" class="tk">CAPT22</a>;  <span class="ct">/* offset: 0x0046 size: 16 bit */</span></td></tr>
<tr name="10923" id="10923">
<td>10923</td><td></td></tr>
<tr name="10924" id="10924">
<td>10924</td><td>        <span class="ct">/* Load Register */</span></td></tr>
<tr name="10925" id="10925">
<td>10925</td><td>        <a id="10925c9" class="tk">mcTIMER_LOAD_16B_tag</a> <a id="10925c30" class="tk">LOAD2</a>;    <span class="ct">/* offset: 0x0048 size: 16 bit */</span></td></tr>
<tr name="10926" id="10926">
<td>10926</td><td></td></tr>
<tr name="10927" id="10927">
<td>10927</td><td>        <span class="ct">/* Hold Register */</span></td></tr>
<tr name="10928" id="10928">
<td>10928</td><td>        <a id="10928c9" class="tk">mcTIMER_HOLD_16B_tag</a> <a id="10928c30" class="tk">HOLD2</a>;    <span class="ct">/* offset: 0x004A size: 16 bit */</span></td></tr>
<tr name="10929" id="10929">
<td>10929</td><td></td></tr>
<tr name="10930" id="10930">
<td>10930</td><td>        <span class="ct">/* Counter Register */</span></td></tr>
<tr name="10931" id="10931">
<td>10931</td><td>        <a id="10931c9" class="tk">mcTIMER_CNTR_16B_tag</a> <a id="10931c30" class="tk">CNTR2</a>;    <span class="ct">/* offset: 0x004C size: 16 bit */</span></td></tr>
<tr name="10932" id="10932">
<td>10932</td><td></td></tr>
<tr name="10933" id="10933">
<td>10933</td><td>        <span class="ct">/* Control Register */</span></td></tr>
<tr name="10934" id="10934">
<td>10934</td><td>        <a id="10934c9" class="tk">mcTIMER_CTRL1_16B_tag</a> <a id="10934c31" class="tk">CTRL12</a>;  <span class="ct">/* offset: 0x004E size: 16 bit */</span></td></tr>
<tr name="10935" id="10935">
<td>10935</td><td></td></tr>
<tr name="10936" id="10936">
<td>10936</td><td>        <span class="ct">/* Control Register 2 */</span></td></tr>
<tr name="10937" id="10937">
<td>10937</td><td>        <a id="10937c9" class="tk">mcTIMER_CTRL2_16B_tag</a> <a id="10937c31" class="tk">CTRL22</a>;  <span class="ct">/* offset: 0x0050 size: 16 bit */</span></td></tr>
<tr name="10938" id="10938">
<td>10938</td><td></td></tr>
<tr name="10939" id="10939">
<td>10939</td><td>        <span class="ct">/* Control Register 3 */</span></td></tr>
<tr name="10940" id="10940">
<td>10940</td><td>        <a id="10940c9" class="tk">mcTIMER_CTRL3_16B_tag</a> <a id="10940c31" class="tk">CTRL32</a>;  <span class="ct">/* offset: 0x0052 size: 16 bit */</span></td></tr>
<tr name="10941" id="10941">
<td>10941</td><td></td></tr>
<tr name="10942" id="10942">
<td>10942</td><td>        <span class="ct">/* Status Register */</span></td></tr>
<tr name="10943" id="10943">
<td>10943</td><td>        <a id="10943c9" class="tk">mcTIMER_STS_16B_tag</a> <a id="10943c29" class="tk">STS2</a>;      <span class="ct">/* offset: 0x0054 size: 16 bit */</span></td></tr>
<tr name="10944" id="10944">
<td>10944</td><td></td></tr>
<tr name="10945" id="10945">
<td>10945</td><td>        <span class="ct">/* Interrupt and DMA Enable Register */</span></td></tr>
<tr name="10946" id="10946">
<td>10946</td><td>        <a id="10946c9" class="tk">mcTIMER_INTDMA_16B_tag</a> <a id="10946c32" class="tk">INTDMA2</a>;<span class="ct">/* offset: 0x0056 size: 16 bit */</span></td></tr>
<tr name="10947" id="10947">
<td>10947</td><td></td></tr>
<tr name="10948" id="10948">
<td>10948</td><td>        <span class="ct">/* Comparator Load Register 1 */</span></td></tr>
<tr name="10949" id="10949">
<td>10949</td><td>        <a id="10949c9" class="tk">mcTIMER_CMPLD1_16B_tag</a> <a id="10949c32" class="tk">CMPLD12</a>;<span class="ct">/* offset: 0x0058 size: 16 bit */</span></td></tr>
<tr name="10950" id="10950">
<td>10950</td><td></td></tr>
<tr name="10951" id="10951">
<td>10951</td><td>        <span class="ct">/* Comparator Load Register 2 */</span></td></tr>
<tr name="10952" id="10952">
<td>10952</td><td>        <a id="10952c9" class="tk">mcTIMER_CMPLD2_16B_tag</a> <a id="10952c32" class="tk">CMPLD22</a>;<span class="ct">/* offset: 0x005A size: 16 bit */</span></td></tr>
<tr name="10953" id="10953">
<td>10953</td><td></td></tr>
<tr name="10954" id="10954">
<td>10954</td><td>        <span class="ct">/* Compare and Capture Control Register */</span></td></tr>
<tr name="10955" id="10955">
<td>10955</td><td>        <a id="10955c9" class="tk">mcTIMER_CCCTRL_16B_tag</a> <a id="10955c32" class="tk">CCCTRL2</a>;<span class="ct">/* offset: 0x005C size: 16 bit */</span></td></tr>
<tr name="10956" id="10956">
<td>10956</td><td></td></tr>
<tr name="10957" id="10957">
<td>10957</td><td>        <span class="ct">/* Input Filter Register */</span></td></tr>
<tr name="10958" id="10958">
<td>10958</td><td>        <a id="10958c9" class="tk">mcTIMER_FILT_16B_tag</a> <a id="10958c30" class="tk">FILT2</a>;    <span class="ct">/* offset: 0x005E size: 16 bit */</span></td></tr>
<tr name="10959" id="10959">
<td>10959</td><td></td></tr>
<tr name="10960" id="10960">
<td>10960</td><td>        <span class="ct">/* Compare Register 1 */</span></td></tr>
<tr name="10961" id="10961">
<td>10961</td><td>        <a id="10961c9" class="tk">mcTIMER_COMP1_16B_tag</a> <a id="10961c31" class="tk">COMP13</a>;  <span class="ct">/* offset: 0x0060 size: 16 bit */</span></td></tr>
<tr name="10962" id="10962">
<td>10962</td><td></td></tr>
<tr name="10963" id="10963">
<td>10963</td><td>        <span class="ct">/* Compare Register 2 */</span></td></tr>
<tr name="10964" id="10964">
<td>10964</td><td>        <a id="10964c9" class="tk">mcTIMER_COMP2_16B_tag</a> <a id="10964c31" class="tk">COMP23</a>;  <span class="ct">/* offset: 0x0062 size: 16 bit */</span></td></tr>
<tr name="10965" id="10965">
<td>10965</td><td></td></tr>
<tr name="10966" id="10966">
<td>10966</td><td>        <span class="ct">/* Capture Register 1 */</span></td></tr>
<tr name="10967" id="10967">
<td>10967</td><td>        <a id="10967c9" class="tk">mcTIMER_CAPT1_16B_tag</a> <a id="10967c31" class="tk">CAPT13</a>;  <span class="ct">/* offset: 0x0064 size: 16 bit */</span></td></tr>
<tr name="10968" id="10968">
<td>10968</td><td></td></tr>
<tr name="10969" id="10969">
<td>10969</td><td>        <span class="ct">/* Capture Register 2 */</span></td></tr>
<tr name="10970" id="10970">
<td>10970</td><td>        <a id="10970c9" class="tk">mcTIMER_CAPT2_16B_tag</a> <a id="10970c31" class="tk">CAPT23</a>;  <span class="ct">/* offset: 0x0066 size: 16 bit */</span></td></tr>
<tr name="10971" id="10971">
<td>10971</td><td></td></tr>
<tr name="10972" id="10972">
<td>10972</td><td>        <span class="ct">/* Load Register */</span></td></tr>
<tr name="10973" id="10973">
<td>10973</td><td>        <a id="10973c9" class="tk">mcTIMER_LOAD_16B_tag</a> <a id="10973c30" class="tk">LOAD3</a>;    <span class="ct">/* offset: 0x0068 size: 16 bit */</span></td></tr>
<tr name="10974" id="10974">
<td>10974</td><td></td></tr>
<tr name="10975" id="10975">
<td>10975</td><td>        <span class="ct">/* Hold Register */</span></td></tr>
<tr name="10976" id="10976">
<td>10976</td><td>        <a id="10976c9" class="tk">mcTIMER_HOLD_16B_tag</a> <a id="10976c30" class="tk">HOLD3</a>;    <span class="ct">/* offset: 0x006A size: 16 bit */</span></td></tr>
<tr name="10977" id="10977">
<td>10977</td><td></td></tr>
<tr name="10978" id="10978">
<td>10978</td><td>        <span class="ct">/* Counter Register */</span></td></tr>
<tr name="10979" id="10979">
<td>10979</td><td>        <a id="10979c9" class="tk">mcTIMER_CNTR_16B_tag</a> <a id="10979c30" class="tk">CNTR3</a>;    <span class="ct">/* offset: 0x006C size: 16 bit */</span></td></tr>
<tr name="10980" id="10980">
<td>10980</td><td></td></tr>
<tr name="10981" id="10981">
<td>10981</td><td>        <span class="ct">/* Control Register */</span></td></tr>
<tr name="10982" id="10982">
<td>10982</td><td>        <a id="10982c9" class="tk">mcTIMER_CTRL1_16B_tag</a> <a id="10982c31" class="tk">CTRL13</a>;  <span class="ct">/* offset: 0x006E size: 16 bit */</span></td></tr>
<tr name="10983" id="10983">
<td>10983</td><td></td></tr>
<tr name="10984" id="10984">
<td>10984</td><td>        <span class="ct">/* Control Register 2 */</span></td></tr>
<tr name="10985" id="10985">
<td>10985</td><td>        <a id="10985c9" class="tk">mcTIMER_CTRL2_16B_tag</a> <a id="10985c31" class="tk">CTRL23</a>;  <span class="ct">/* offset: 0x0070 size: 16 bit */</span></td></tr>
<tr name="10986" id="10986">
<td>10986</td><td></td></tr>
<tr name="10987" id="10987">
<td>10987</td><td>        <span class="ct">/* Control Register 3 */</span></td></tr>
<tr name="10988" id="10988">
<td>10988</td><td>        <a id="10988c9" class="tk">mcTIMER_CTRL3_16B_tag</a> <a id="10988c31" class="tk">CTRL33</a>;  <span class="ct">/* offset: 0x0072 size: 16 bit */</span></td></tr>
<tr name="10989" id="10989">
<td>10989</td><td></td></tr>
<tr name="10990" id="10990">
<td>10990</td><td>        <span class="ct">/* Status Register */</span></td></tr>
<tr name="10991" id="10991">
<td>10991</td><td>        <a id="10991c9" class="tk">mcTIMER_STS_16B_tag</a> <a id="10991c29" class="tk">STS3</a>;      <span class="ct">/* offset: 0x0074 size: 16 bit */</span></td></tr>
<tr name="10992" id="10992">
<td>10992</td><td></td></tr>
<tr name="10993" id="10993">
<td>10993</td><td>        <span class="ct">/* Interrupt and DMA Enable Register */</span></td></tr>
<tr name="10994" id="10994">
<td>10994</td><td>        <a id="10994c9" class="tk">mcTIMER_INTDMA_16B_tag</a> <a id="10994c32" class="tk">INTDMA3</a>;<span class="ct">/* offset: 0x0076 size: 16 bit */</span></td></tr>
<tr name="10995" id="10995">
<td>10995</td><td></td></tr>
<tr name="10996" id="10996">
<td>10996</td><td>        <span class="ct">/* Comparator Load Register 1 */</span></td></tr>
<tr name="10997" id="10997">
<td>10997</td><td>        <a id="10997c9" class="tk">mcTIMER_CMPLD1_16B_tag</a> <a id="10997c32" class="tk">CMPLD13</a>;<span class="ct">/* offset: 0x0078 size: 16 bit */</span></td></tr>
<tr name="10998" id="10998">
<td>10998</td><td></td></tr>
<tr name="10999" id="10999">
<td>10999</td><td>        <span class="ct">/* Comparator Load Register 2 */</span></td></tr>
<tr name="11000" id="11000">
<td>11000</td><td>        <a id="11000c9" class="tk">mcTIMER_CMPLD2_16B_tag</a> <a id="11000c32" class="tk">CMPLD23</a>;<span class="ct">/* offset: 0x007A size: 16 bit */</span></td></tr>
<tr name="11001" id="11001">
<td>11001</td><td></td></tr>
<tr name="11002" id="11002">
<td>11002</td><td>        <span class="ct">/* Compare and Capture Control Register */</span></td></tr>
<tr name="11003" id="11003">
<td>11003</td><td>        <a id="11003c9" class="tk">mcTIMER_CCCTRL_16B_tag</a> <a id="11003c32" class="tk">CCCTRL3</a>;<span class="ct">/* offset: 0x007C size: 16 bit */</span></td></tr>
<tr name="11004" id="11004">
<td>11004</td><td></td></tr>
<tr name="11005" id="11005">
<td>11005</td><td>        <span class="ct">/* Input Filter Register */</span></td></tr>
<tr name="11006" id="11006">
<td>11006</td><td>        <a id="11006c9" class="tk">mcTIMER_FILT_16B_tag</a> <a id="11006c30" class="tk">FILT3</a>;    <span class="ct">/* offset: 0x007E size: 16 bit */</span></td></tr>
<tr name="11007" id="11007">
<td>11007</td><td></td></tr>
<tr name="11008" id="11008">
<td>11008</td><td>        <span class="ct">/* Compare Register 1 */</span></td></tr>
<tr name="11009" id="11009">
<td>11009</td><td>        <a id="11009c9" class="tk">mcTIMER_COMP1_16B_tag</a> <a id="11009c31" class="tk">COMP14</a>;  <span class="ct">/* offset: 0x0080 size: 16 bit */</span></td></tr>
<tr name="11010" id="11010">
<td>11010</td><td></td></tr>
<tr name="11011" id="11011">
<td>11011</td><td>        <span class="ct">/* Compare Register 2 */</span></td></tr>
<tr name="11012" id="11012">
<td>11012</td><td>        <a id="11012c9" class="tk">mcTIMER_COMP2_16B_tag</a> <a id="11012c31" class="tk">COMP24</a>;  <span class="ct">/* offset: 0x0082 size: 16 bit */</span></td></tr>
<tr name="11013" id="11013">
<td>11013</td><td></td></tr>
<tr name="11014" id="11014">
<td>11014</td><td>        <span class="ct">/* Capture Register 1 */</span></td></tr>
<tr name="11015" id="11015">
<td>11015</td><td>        <a id="11015c9" class="tk">mcTIMER_CAPT1_16B_tag</a> <a id="11015c31" class="tk">CAPT14</a>;  <span class="ct">/* offset: 0x0084 size: 16 bit */</span></td></tr>
<tr name="11016" id="11016">
<td>11016</td><td></td></tr>
<tr name="11017" id="11017">
<td>11017</td><td>        <span class="ct">/* Capture Register 2 */</span></td></tr>
<tr name="11018" id="11018">
<td>11018</td><td>        <a id="11018c9" class="tk">mcTIMER_CAPT2_16B_tag</a> <a id="11018c31" class="tk">CAPT24</a>;  <span class="ct">/* offset: 0x0086 size: 16 bit */</span></td></tr>
<tr name="11019" id="11019">
<td>11019</td><td></td></tr>
<tr name="11020" id="11020">
<td>11020</td><td>        <span class="ct">/* Load Register */</span></td></tr>
<tr name="11021" id="11021">
<td>11021</td><td>        <a id="11021c9" class="tk">mcTIMER_LOAD_16B_tag</a> <a id="11021c30" class="tk">LOAD4</a>;    <span class="ct">/* offset: 0x0088 size: 16 bit */</span></td></tr>
<tr name="11022" id="11022">
<td>11022</td><td></td></tr>
<tr name="11023" id="11023">
<td>11023</td><td>        <span class="ct">/* Hold Register */</span></td></tr>
<tr name="11024" id="11024">
<td>11024</td><td>        <a id="11024c9" class="tk">mcTIMER_HOLD_16B_tag</a> <a id="11024c30" class="tk">HOLD4</a>;    <span class="ct">/* offset: 0x008A size: 16 bit */</span></td></tr>
<tr name="11025" id="11025">
<td>11025</td><td></td></tr>
<tr name="11026" id="11026">
<td>11026</td><td>        <span class="ct">/* Counter Register */</span></td></tr>
<tr name="11027" id="11027">
<td>11027</td><td>        <a id="11027c9" class="tk">mcTIMER_CNTR_16B_tag</a> <a id="11027c30" class="tk">CNTR4</a>;    <span class="ct">/* offset: 0x008C size: 16 bit */</span></td></tr>
<tr name="11028" id="11028">
<td>11028</td><td></td></tr>
<tr name="11029" id="11029">
<td>11029</td><td>        <span class="ct">/* Control Register */</span></td></tr>
<tr name="11030" id="11030">
<td>11030</td><td>        <a id="11030c9" class="tk">mcTIMER_CTRL1_16B_tag</a> <a id="11030c31" class="tk">CTRL14</a>;  <span class="ct">/* offset: 0x008E size: 16 bit */</span></td></tr>
<tr name="11031" id="11031">
<td>11031</td><td></td></tr>
<tr name="11032" id="11032">
<td>11032</td><td>        <span class="ct">/* Control Register 2 */</span></td></tr>
<tr name="11033" id="11033">
<td>11033</td><td>        <a id="11033c9" class="tk">mcTIMER_CTRL2_16B_tag</a> <a id="11033c31" class="tk">CTRL24</a>;  <span class="ct">/* offset: 0x0090 size: 16 bit */</span></td></tr>
<tr name="11034" id="11034">
<td>11034</td><td></td></tr>
<tr name="11035" id="11035">
<td>11035</td><td>        <span class="ct">/* Control Register 3 */</span></td></tr>
<tr name="11036" id="11036">
<td>11036</td><td>        <a id="11036c9" class="tk">mcTIMER_CTRL3_16B_tag</a> <a id="11036c31" class="tk">CTRL34</a>;  <span class="ct">/* offset: 0x0092 size: 16 bit */</span></td></tr>
<tr name="11037" id="11037">
<td>11037</td><td></td></tr>
<tr name="11038" id="11038">
<td>11038</td><td>        <span class="ct">/* Status Register */</span></td></tr>
<tr name="11039" id="11039">
<td>11039</td><td>        <a id="11039c9" class="tk">mcTIMER_STS_16B_tag</a> <a id="11039c29" class="tk">STS4</a>;      <span class="ct">/* offset: 0x0094 size: 16 bit */</span></td></tr>
<tr name="11040" id="11040">
<td>11040</td><td></td></tr>
<tr name="11041" id="11041">
<td>11041</td><td>        <span class="ct">/* Interrupt and DMA Enable Register */</span></td></tr>
<tr name="11042" id="11042">
<td>11042</td><td>        <a id="11042c9" class="tk">mcTIMER_INTDMA_16B_tag</a> <a id="11042c32" class="tk">INTDMA4</a>;<span class="ct">/* offset: 0x0096 size: 16 bit */</span></td></tr>
<tr name="11043" id="11043">
<td>11043</td><td></td></tr>
<tr name="11044" id="11044">
<td>11044</td><td>        <span class="ct">/* Comparator Load Register 1 */</span></td></tr>
<tr name="11045" id="11045">
<td>11045</td><td>        <a id="11045c9" class="tk">mcTIMER_CMPLD1_16B_tag</a> <a id="11045c32" class="tk">CMPLD14</a>;<span class="ct">/* offset: 0x0098 size: 16 bit */</span></td></tr>
<tr name="11046" id="11046">
<td>11046</td><td></td></tr>
<tr name="11047" id="11047">
<td>11047</td><td>        <span class="ct">/* Comparator Load Register 2 */</span></td></tr>
<tr name="11048" id="11048">
<td>11048</td><td>        <a id="11048c9" class="tk">mcTIMER_CMPLD2_16B_tag</a> <a id="11048c32" class="tk">CMPLD24</a>;<span class="ct">/* offset: 0x009A size: 16 bit */</span></td></tr>
<tr name="11049" id="11049">
<td>11049</td><td></td></tr>
<tr name="11050" id="11050">
<td>11050</td><td>        <span class="ct">/* Compare and Capture Control Register */</span></td></tr>
<tr name="11051" id="11051">
<td>11051</td><td>        <a id="11051c9" class="tk">mcTIMER_CCCTRL_16B_tag</a> <a id="11051c32" class="tk">CCCTRL4</a>;<span class="ct">/* offset: 0x009C size: 16 bit */</span></td></tr>
<tr name="11052" id="11052">
<td>11052</td><td></td></tr>
<tr name="11053" id="11053">
<td>11053</td><td>        <span class="ct">/* Input Filter Register */</span></td></tr>
<tr name="11054" id="11054">
<td>11054</td><td>        <a id="11054c9" class="tk">mcTIMER_FILT_16B_tag</a> <a id="11054c30" class="tk">FILT4</a>;    <span class="ct">/* offset: 0x009E size: 16 bit */</span></td></tr>
<tr name="11055" id="11055">
<td>11055</td><td></td></tr>
<tr name="11056" id="11056">
<td>11056</td><td>        <span class="ct">/* Compare Register 1 */</span></td></tr>
<tr name="11057" id="11057">
<td>11057</td><td>        <a id="11057c9" class="tk">mcTIMER_COMP1_16B_tag</a> <a id="11057c31" class="tk">COMP15</a>;  <span class="ct">/* offset: 0x00A0 size: 16 bit */</span></td></tr>
<tr name="11058" id="11058">
<td>11058</td><td></td></tr>
<tr name="11059" id="11059">
<td>11059</td><td>        <span class="ct">/* Compare Register 2 */</span></td></tr>
<tr name="11060" id="11060">
<td>11060</td><td>        <a id="11060c9" class="tk">mcTIMER_COMP2_16B_tag</a> <a id="11060c31" class="tk">COMP25</a>;  <span class="ct">/* offset: 0x00A2 size: 16 bit */</span></td></tr>
<tr name="11061" id="11061">
<td>11061</td><td></td></tr>
<tr name="11062" id="11062">
<td>11062</td><td>        <span class="ct">/* Capture Register 1 */</span></td></tr>
<tr name="11063" id="11063">
<td>11063</td><td>        <a id="11063c9" class="tk">mcTIMER_CAPT1_16B_tag</a> <a id="11063c31" class="tk">CAPT15</a>;  <span class="ct">/* offset: 0x00A4 size: 16 bit */</span></td></tr>
<tr name="11064" id="11064">
<td>11064</td><td></td></tr>
<tr name="11065" id="11065">
<td>11065</td><td>        <span class="ct">/* Capture Register 2 */</span></td></tr>
<tr name="11066" id="11066">
<td>11066</td><td>        <a id="11066c9" class="tk">mcTIMER_CAPT2_16B_tag</a> <a id="11066c31" class="tk">CAPT25</a>;  <span class="ct">/* offset: 0x00A6 size: 16 bit */</span></td></tr>
<tr name="11067" id="11067">
<td>11067</td><td></td></tr>
<tr name="11068" id="11068">
<td>11068</td><td>        <span class="ct">/* Load Register */</span></td></tr>
<tr name="11069" id="11069">
<td>11069</td><td>        <a id="11069c9" class="tk">mcTIMER_LOAD_16B_tag</a> <a id="11069c30" class="tk">LOAD5</a>;    <span class="ct">/* offset: 0x00A8 size: 16 bit */</span></td></tr>
<tr name="11070" id="11070">
<td>11070</td><td></td></tr>
<tr name="11071" id="11071">
<td>11071</td><td>        <span class="ct">/* Hold Register */</span></td></tr>
<tr name="11072" id="11072">
<td>11072</td><td>        <a id="11072c9" class="tk">mcTIMER_HOLD_16B_tag</a> <a id="11072c30" class="tk">HOLD5</a>;    <span class="ct">/* offset: 0x00AA size: 16 bit */</span></td></tr>
<tr name="11073" id="11073">
<td>11073</td><td></td></tr>
<tr name="11074" id="11074">
<td>11074</td><td>        <span class="ct">/* Counter Register */</span></td></tr>
<tr name="11075" id="11075">
<td>11075</td><td>        <a id="11075c9" class="tk">mcTIMER_CNTR_16B_tag</a> <a id="11075c30" class="tk">CNTR5</a>;    <span class="ct">/* offset: 0x00AC size: 16 bit */</span></td></tr>
<tr name="11076" id="11076">
<td>11076</td><td></td></tr>
<tr name="11077" id="11077">
<td>11077</td><td>        <span class="ct">/* Control Register */</span></td></tr>
<tr name="11078" id="11078">
<td>11078</td><td>        <a id="11078c9" class="tk">mcTIMER_CTRL1_16B_tag</a> <a id="11078c31" class="tk">CTRL15</a>;  <span class="ct">/* offset: 0x00AE size: 16 bit */</span></td></tr>
<tr name="11079" id="11079">
<td>11079</td><td></td></tr>
<tr name="11080" id="11080">
<td>11080</td><td>        <span class="ct">/* Control Register 2 */</span></td></tr>
<tr name="11081" id="11081">
<td>11081</td><td>        <a id="11081c9" class="tk">mcTIMER_CTRL2_16B_tag</a> <a id="11081c31" class="tk">CTRL25</a>;  <span class="ct">/* offset: 0x00B0 size: 16 bit */</span></td></tr>
<tr name="11082" id="11082">
<td>11082</td><td></td></tr>
<tr name="11083" id="11083">
<td>11083</td><td>        <span class="ct">/* Control Register 3 */</span></td></tr>
<tr name="11084" id="11084">
<td>11084</td><td>        <a id="11084c9" class="tk">mcTIMER_CTRL3_16B_tag</a> <a id="11084c31" class="tk">CTRL35</a>;  <span class="ct">/* offset: 0x00B2 size: 16 bit */</span></td></tr>
<tr name="11085" id="11085">
<td>11085</td><td></td></tr>
<tr name="11086" id="11086">
<td>11086</td><td>        <span class="ct">/* Status Register */</span></td></tr>
<tr name="11087" id="11087">
<td>11087</td><td>        <a id="11087c9" class="tk">mcTIMER_STS_16B_tag</a> <a id="11087c29" class="tk">STS5</a>;      <span class="ct">/* offset: 0x00B4 size: 16 bit */</span></td></tr>
<tr name="11088" id="11088">
<td>11088</td><td></td></tr>
<tr name="11089" id="11089">
<td>11089</td><td>        <span class="ct">/* Interrupt and DMA Enable Register */</span></td></tr>
<tr name="11090" id="11090">
<td>11090</td><td>        <a id="11090c9" class="tk">mcTIMER_INTDMA_16B_tag</a> <a id="11090c32" class="tk">INTDMA5</a>;<span class="ct">/* offset: 0x00B6 size: 16 bit */</span></td></tr>
<tr name="11091" id="11091">
<td>11091</td><td></td></tr>
<tr name="11092" id="11092">
<td>11092</td><td>        <span class="ct">/* Comparator Load Register 1 */</span></td></tr>
<tr name="11093" id="11093">
<td>11093</td><td>        <a id="11093c9" class="tk">mcTIMER_CMPLD1_16B_tag</a> <a id="11093c32" class="tk">CMPLD15</a>;<span class="ct">/* offset: 0x00B8 size: 16 bit */</span></td></tr>
<tr name="11094" id="11094">
<td>11094</td><td></td></tr>
<tr name="11095" id="11095">
<td>11095</td><td>        <span class="ct">/* Comparator Load Register 2 */</span></td></tr>
<tr name="11096" id="11096">
<td>11096</td><td>        <a id="11096c9" class="tk">mcTIMER_CMPLD2_16B_tag</a> <a id="11096c32" class="tk">CMPLD25</a>;<span class="ct">/* offset: 0x00BA size: 16 bit */</span></td></tr>
<tr name="11097" id="11097">
<td>11097</td><td></td></tr>
<tr name="11098" id="11098">
<td>11098</td><td>        <span class="ct">/* Compare and Capture Control Register */</span></td></tr>
<tr name="11099" id="11099">
<td>11099</td><td>        <a id="11099c9" class="tk">mcTIMER_CCCTRL_16B_tag</a> <a id="11099c32" class="tk">CCCTRL5</a>;<span class="ct">/* offset: 0x00BC size: 16 bit */</span></td></tr>
<tr name="11100" id="11100">
<td>11100</td><td></td></tr>
<tr name="11101" id="11101">
<td>11101</td><td>        <span class="ct">/* Input Filter Register */</span></td></tr>
<tr name="11102" id="11102">
<td>11102</td><td>        <a id="11102c9" class="tk">mcTIMER_FILT_16B_tag</a> <a id="11102c30" class="tk">FILT5</a>;    <span class="ct">/* offset: 0x00BE size: 16 bit */</span></td></tr>
<tr name="11103" id="11103">
<td>11103</td><td>      <span class="br">}</span>;</td></tr>
<tr name="11104" id="11104">
<td>11104</td><td>    <span class="br">}</span>;</td></tr>
<tr name="11105" id="11105">
<td>11105</td><td></td></tr>
<tr name="11106" id="11106">
<td>11106</td><td>    <a id="11106c5" class="tk">int8_t</a> <a id="11106c12" class="tk">mcTIMER_reserved_00C0</a>[64];</td></tr>
<tr name="11107" id="11107">
<td>11107</td><td></td></tr>
<tr name="11108" id="11108">
<td>11108</td><td>    <span class="ct">/* Watchdog Time-out Register */</span></td></tr>
<tr name="11109" id="11109">
<td>11109</td><td>    <a id="11109c5" class="tk">mcTIMER_WDTOL_16B_tag</a> <a id="11109c27" class="tk">WDTOL</a>;       <span class="ct">/* offset: 0x0100 size: 16 bit */</span></td></tr>
<tr name="11110" id="11110">
<td>11110</td><td></td></tr>
<tr name="11111" id="11111">
<td>11111</td><td>    <span class="ct">/* Watchdog Time-out Register */</span></td></tr>
<tr name="11112" id="11112">
<td>11112</td><td>    <a id="11112c5" class="tk">mcTIMER_WDTOH_16B_tag</a> <a id="11112c27" class="tk">WDTOH</a>;       <span class="ct">/* offset: 0x0102 size: 16 bit */</span></td></tr>
<tr name="11113" id="11113">
<td>11113</td><td></td></tr>
<tr name="11114" id="11114">
<td>11114</td><td>    <span class="ct">/* Fault Control Register */</span></td></tr>
<tr name="11115" id="11115">
<td>11115</td><td>    <a id="11115c5" class="tk">mcTIMER_FCTRL_16B_tag</a> <a id="11115c27" class="tk">FCTRL</a>;       <span class="ct">/* offset: 0x0104 size: 16 bit */</span></td></tr>
<tr name="11116" id="11116">
<td>11116</td><td></td></tr>
<tr name="11117" id="11117">
<td>11117</td><td>    <span class="ct">/* Fault Status Register */</span></td></tr>
<tr name="11118" id="11118">
<td>11118</td><td>    <a id="11118c5" class="tk">mcTIMER_FSTS_16B_tag</a> <a id="11118c26" class="tk">FSTS</a>;         <span class="ct">/* offset: 0x0106 size: 16 bit */</span></td></tr>
<tr name="11119" id="11119">
<td>11119</td><td></td></tr>
<tr name="11120" id="11120">
<td>11120</td><td>    <span class="ct">/* Fault Filter Registers */</span></td></tr>
<tr name="11121" id="11121">
<td>11121</td><td>    <a id="11121c5" class="tk">mcTIMER_FFILT_16B_tag</a> <a id="11121c27" class="tk">FFILT</a>;       <span class="ct">/* offset: 0x0108 size: 16 bit */</span></td></tr>
<tr name="11122" id="11122">
<td>11122</td><td>    <a id="11122c5" class="tk">int8_t</a> <a id="11122c12" class="tk">mcTIMER_reserved_010A</a>[2];</td></tr>
<tr name="11123" id="11123">
<td>11123</td><td></td></tr>
<tr name="11124" id="11124">
<td>11124</td><td>    <span class="ct">/* Channel Enable Registers */</span></td></tr>
<tr name="11125" id="11125">
<td>11125</td><td>    <a id="11125c5" class="tk">mcTIMER_ENBL_16B_tag</a> <a id="11125c26" class="tk">ENBL</a>;         <span class="ct">/* offset: 0x010C size: 16 bit */</span></td></tr>
<tr name="11126" id="11126">
<td>11126</td><td>    <a id="11126c5" class="tk">int8_t</a> <a id="11126c12" class="tk">mcTIMER_reserved_010E</a>[2];</td></tr>
<tr name="11127" id="11127">
<td>11127</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="11128" id="11128">
<td>11128</td><td>      <a id="11128c7" class="tk">mcTIMER_DREQ_16B_tag</a> <a id="11128c28" class="tk">DREQ</a>[4];    <span class="ct">/* offset: 0x0110  (0x0002 x 4) */</span></td></tr>
<tr name="11129" id="11129">
<td>11129</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="11130" id="11130">
<td>11130</td><td>        <span class="ct">/* DMA Request 0 Select Registers */</span></td></tr>
<tr name="11131" id="11131">
<td>11131</td><td>        <a id="11131c9" class="tk">mcTIMER_DREQ0_16B_tag</a> <a id="11131c31" class="tk">DREQ0</a>;   <span class="ct">/* offset: 0x0110 size: 16 bit */</span></td></tr>
<tr name="11132" id="11132">
<td>11132</td><td></td></tr>
<tr name="11133" id="11133">
<td>11133</td><td>        <span class="ct">/* DMA Request 1 Select Registers */</span></td></tr>
<tr name="11134" id="11134">
<td>11134</td><td>        <a id="11134c9" class="tk">mcTIMER_DREQ1_16B_tag</a> <a id="11134c31" class="tk">DREQ1</a>;   <span class="ct">/* offset: 0x0112 size: 16 bit */</span></td></tr>
<tr name="11135" id="11135">
<td>11135</td><td></td></tr>
<tr name="11136" id="11136">
<td>11136</td><td>        <span class="ct">/* DMA Request 2 Select Registers */</span></td></tr>
<tr name="11137" id="11137">
<td>11137</td><td>        <a id="11137c9" class="tk">mcTIMER_DREQ2_16B_tag</a> <a id="11137c31" class="tk">DREQ2</a>;   <span class="ct">/* offset: 0x0114 size: 16 bit */</span></td></tr>
<tr name="11138" id="11138">
<td>11138</td><td></td></tr>
<tr name="11139" id="11139">
<td>11139</td><td>        <span class="ct">/* DMA Request 3 Select Registers */</span></td></tr>
<tr name="11140" id="11140">
<td>11140</td><td>        <a id="11140c9" class="tk">mcTIMER_DREQ3_16B_tag</a> <a id="11140c31" class="tk">DREQ3</a>;   <span class="ct">/* offset: 0x0116 size: 16 bit */</span></td></tr>
<tr name="11141" id="11141">
<td>11141</td><td>      <span class="br">}</span>;</td></tr>
<tr name="11142" id="11142">
<td>11142</td><td>    <span class="br">}</span>;</td></tr>
<tr name="11143" id="11143">
<td>11143</td><td></td></tr>
<tr name="11144" id="11144">
<td>11144</td><td>    <a id="11144c5" class="tk">int8_t</a> <a id="11144c12" class="tk">mcTIMER_reserved_0118</a>[16104];</td></tr>
<tr name="11145" id="11145">
<td>11145</td><td>  <span class="br">}</span> <a id="11145c5" class="tk">mcTIMER_tag</a>;</td></tr>
<tr name="11146" id="11146">
<td>11146</td><td></td></tr>
<tr name="11147" id="11147">
<td>11147</td><td><span class="pp">#define</span> <a id="11147c9" class="tk">mcTIMER0</a>                       (<a id="11147c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="11147c52" class="tk">mcTIMER_tag</a> <a id="11147c64" class="tk">*</a>) 0xFFE18000UL)</td></tr>
<tr name="11148" id="11148">
<td>11148</td><td><span class="pp">#define</span> <a id="11148c9" class="tk">mcTIMER1</a>                       (<a id="11148c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="11148c52" class="tk">mcTIMER_tag</a> <a id="11148c64" class="tk">*</a>) 0xFFE1C000UL)</td></tr>
<tr name="11149" id="11149">
<td>11149</td><td><span class="pp">#define</span> <a id="11149c9" class="tk">mcTIMER2</a>                       (<a id="11149c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="11149c52" class="tk">mcTIMER_tag</a> <a id="11149c64" class="tk">*</a>) 0xFFE20000UL)</td></tr>
<tr name="11150" id="11150">
<td>11150</td><td></td></tr>
<tr name="11151" id="11151">
<td>11151</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="11152" id="11152">
<td>11152</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="11153" id="11153">
<td>11153</td><td>  <span class="ct">/* Module: mcPWM  */</span></td></tr>
<tr name="11154" id="11154">
<td>11154</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="11155" id="11155">
<td>11155</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="11156" id="11156">
<td>11156</td><td></td></tr>
<tr name="11157" id="11157">
<td>11157</td><td>  <span class="ct">/* Register layout for all registers CNT ... */</span></td></tr>
<tr name="11158" id="11158">
<td>11158</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Counter Register */</span></td></tr>
<tr name="11159" id="11159">
<td>11159</td><td>    <a id="11159c5" class="tk">vuint16_t</a> <a id="11159c15" class="tk">R</a>;</td></tr>
<tr name="11160" id="11160">
<td>11160</td><td>  <span class="br">}</span> <a id="11160c5" class="tk">mcPWM_CNT_16B_tag</a>;</td></tr>
<tr name="11161" id="11161">
<td>11161</td><td></td></tr>
<tr name="11162" id="11162">
<td>11162</td><td>  <span class="ct">/* Register layout for all registers INIT ... */</span></td></tr>
<tr name="11163" id="11163">
<td>11163</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Initial Counter Register */</span></td></tr>
<tr name="11164" id="11164">
<td>11164</td><td>    <a id="11164c5" class="tk">vuint16_t</a> <a id="11164c15" class="tk">R</a>;</td></tr>
<tr name="11165" id="11165">
<td>11165</td><td>  <span class="br">}</span> <a id="11165c5" class="tk">mcPWM_INIT_16B_tag</a>;</td></tr>
<tr name="11166" id="11166">
<td>11166</td><td></td></tr>
<tr name="11167" id="11167">
<td>11167</td><td>  <span class="ct">/* Register layout for all registers CTRL2 ... */</span></td></tr>
<tr name="11168" id="11168">
<td>11168</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Control 2 Register */</span></td></tr>
<tr name="11169" id="11169">
<td>11169</td><td>    <a id="11169c5" class="tk">vuint16_t</a> <a id="11169c15" class="tk">R</a>;</td></tr>
<tr name="11170" id="11170">
<td>11170</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="11171" id="11171">
<td>11171</td><td>      <a id="11171c7" class="tk">vuint16_t</a> <a id="11171c17" class="tk">DBGEN</a><a id="11171c22" class="tk">:</a>1;               <span class="ct">/* Debug Enable */</span></td></tr>
<tr name="11172" id="11172">
<td>11172</td><td>      <a id="11172c7" class="tk">vuint16_t</a> <a id="11172c17" class="tk">WAITEN</a><a id="11172c23" class="tk">:</a>1;              <span class="ct">/* Wait Enable */</span></td></tr>
<tr name="11173" id="11173">
<td>11173</td><td>      <a id="11173c7" class="tk">vuint16_t</a> <a id="11173c17" class="tk">INDEP</a><a id="11173c22" class="tk">:</a>1;               <span class="ct">/* Independent or Complementary Pair Operation */</span></td></tr>
<tr name="11174" id="11174">
<td>11174</td><td></td></tr>
<tr name="11175" id="11175">
<td>11175</td><td><span class="pp">#ifndef</span> <a id="11175c9" class="tk">USE_FIELD_ALIASES_mcPWM</a></td></tr>
<tr name="11176" id="11176">
<td>11176</td><td></td></tr>
<tr name="11177" id="11177">
<td>11177</td><td>      <a id="11177c7" class="tk">vuint16_t</a> <a id="11177c17" class="tk">PWM23_INIT</a><a id="11177c27" class="tk">:</a>1;          <span class="ct">/* PWM23 Initial Value */</span></td></tr>
<tr name="11178" id="11178">
<td>11178</td><td></td></tr>
<tr name="11179" id="11179">
<td>11179</td><td><span class="pp">#else</span></td></tr>
<tr name="11180" id="11180">
<td>11180</td><td></td></tr>
<tr name="11181" id="11181">
<td>11181</td><td>      <a id="11181c7" class="tk">vuint16_t</a> <a id="11181c17" class="tk">PWMA_INIT</a><a id="11181c26" class="tk">:</a>1;           <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="11182" id="11182">
<td>11182</td><td></td></tr>
<tr name="11183" id="11183">
<td>11183</td><td><span class="pp">#endif</span></td></tr>
<tr name="11184" id="11184">
<td>11184</td><td></td></tr>
<tr name="11185" id="11185">
<td>11185</td><td><span class="pp">#ifndef</span> <a id="11185c9" class="tk">USE_FIELD_ALIASES_mcPWM</a></td></tr>
<tr name="11186" id="11186">
<td>11186</td><td></td></tr>
<tr name="11187" id="11187">
<td>11187</td><td>      <a id="11187c7" class="tk">vuint16_t</a> <a id="11187c17" class="tk">PWM45_INIT</a><a id="11187c27" class="tk">:</a>1;          <span class="ct">/* PWM23 Initial Value */</span></td></tr>
<tr name="11188" id="11188">
<td>11188</td><td></td></tr>
<tr name="11189" id="11189">
<td>11189</td><td><span class="pp">#else</span></td></tr>
<tr name="11190" id="11190">
<td>11190</td><td></td></tr>
<tr name="11191" id="11191">
<td>11191</td><td>      <a id="11191c7" class="tk">vuint16_t</a> <a id="11191c17" class="tk">PWMB_INIT</a><a id="11191c26" class="tk">:</a>1;           <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="11192" id="11192">
<td>11192</td><td></td></tr>
<tr name="11193" id="11193">
<td>11193</td><td><span class="pp">#endif</span></td></tr>
<tr name="11194" id="11194">
<td>11194</td><td></td></tr>
<tr name="11195" id="11195">
<td>11195</td><td>      <a id="11195c7" class="tk">vuint16_t</a> <a id="11195c17" class="tk">PWMX_INIT</a><a id="11195c26" class="tk">:</a>1;           <span class="ct">/* PWMX Initial Value */</span></td></tr>
<tr name="11196" id="11196">
<td>11196</td><td>      <a id="11196c7" class="tk">vuint16_t</a> <a id="11196c17" class="tk">INIT_SEL</a><a id="11196c25" class="tk">:</a>2;            <span class="ct">/* Initialization Control Select */</span></td></tr>
<tr name="11197" id="11197">
<td>11197</td><td>      <a id="11197c7" class="tk">vuint16_t</a> <a id="11197c17" class="tk">FRCEN</a><a id="11197c22" class="tk">:</a>1;               <span class="ct">/* Force Initialization enable */</span></td></tr>
<tr name="11198" id="11198">
<td>11198</td><td>      <a id="11198c7" class="tk">vuint16_t</a> <a id="11198c17" class="tk">FORCE</a><a id="11198c22" class="tk">:</a>1;               <span class="ct">/* Force Initialization */</span></td></tr>
<tr name="11199" id="11199">
<td>11199</td><td>      <a id="11199c7" class="tk">vuint16_t</a> <a id="11199c17" class="tk">FORCE_SEL</a><a id="11199c26" class="tk">:</a>3;           <span class="ct">/* Force Source Select */</span></td></tr>
<tr name="11200" id="11200">
<td>11200</td><td>      <a id="11200c7" class="tk">vuint16_t</a> <a id="11200c17" class="tk">RELOAD_SEL</a><a id="11200c27" class="tk">:</a>1;          <span class="ct">/* Reload Source Select */</span></td></tr>
<tr name="11201" id="11201">
<td>11201</td><td>      <a id="11201c7" class="tk">vuint16_t</a> <a id="11201c17" class="tk">CLK_SEL</a><a id="11201c24" class="tk">:</a>2;             <span class="ct">/* Clock Source Select */</span></td></tr>
<tr name="11202" id="11202">
<td>11202</td><td>    <span class="br">}</span> <a id="11202c7" class="tk">B</a>;</td></tr>
<tr name="11203" id="11203">
<td>11203</td><td>  <span class="br">}</span> <a id="11203c5" class="tk">mcPWM_CTRL2_16B_tag</a>;</td></tr>
<tr name="11204" id="11204">
<td>11204</td><td></td></tr>
<tr name="11205" id="11205">
<td>11205</td><td>  <span class="ct">/* Register layout for all registers CTRL1 ... */</span></td></tr>
<tr name="11206" id="11206">
<td>11206</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Control Register */</span></td></tr>
<tr name="11207" id="11207">
<td>11207</td><td>    <a id="11207c5" class="tk">vuint16_t</a> <a id="11207c15" class="tk">R</a>;</td></tr>
<tr name="11208" id="11208">
<td>11208</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="11209" id="11209">
<td>11209</td><td>      <a id="11209c7" class="tk">vuint16_t</a> <a id="11209c17" class="tk">LDFQ</a><a id="11209c21" class="tk">:</a>4;                <span class="ct">/* Load Frequency */</span></td></tr>
<tr name="11210" id="11210">
<td>11210</td><td>      <a id="11210c7" class="tk">vuint16_t</a> <a id="11210c17" class="tk">HALF</a><a id="11210c21" class="tk">:</a>1;                <span class="ct">/* Half Cycle Reload */</span></td></tr>
<tr name="11211" id="11211">
<td>11211</td><td>      <a id="11211c7" class="tk">vuint16_t</a> <a id="11211c17" class="tk">FULL</a><a id="11211c21" class="tk">:</a>1;                <span class="ct">/* Full Cycle Reload */</span></td></tr>
<tr name="11212" id="11212">
<td>11212</td><td>      <a id="11212c7" class="tk">vuint16_t</a> <a id="11212c17" class="tk">DT</a><a id="11212c19" class="tk">:</a>2;                  <span class="ct">/* Deadtime */</span></td></tr>
<tr name="11213" id="11213">
<td>11213</td><td>     <a id="11213c6" class="tk">vuint16_t</a><a id="11213c15" class="tk">:</a></td></tr>
<tr name="11214" id="11214">
<td>11214</td><td>      1;</td></tr>
<tr name="11215" id="11215">
<td>11215</td><td>      <a id="11215c7" class="tk">vuint16_t</a> <a id="11215c17" class="tk">PRSC</a><a id="11215c21" class="tk">:</a>3;                <span class="ct">/* Prescaler */</span></td></tr>
<tr name="11216" id="11216">
<td>11216</td><td>     <a id="11216c6" class="tk">vuint16_t</a><a id="11216c15" class="tk">:</a></td></tr>
<tr name="11217" id="11217">
<td>11217</td><td>      1;</td></tr>
<tr name="11218" id="11218">
<td>11218</td><td>      <a id="11218c7" class="tk">vuint16_t</a> <a id="11218c17" class="tk">LDMOD</a><a id="11218c22" class="tk">:</a>1;               <span class="ct">/* Load Mode Select */</span></td></tr>
<tr name="11219" id="11219">
<td>11219</td><td>     <a id="11219c6" class="tk">vuint16_t</a><a id="11219c15" class="tk">:</a></td></tr>
<tr name="11220" id="11220">
<td>11220</td><td>      1;</td></tr>
<tr name="11221" id="11221">
<td>11221</td><td></td></tr>
<tr name="11222" id="11222">
<td>11222</td><td><span class="pp">#ifndef</span> <a id="11222c9" class="tk">USE_FIELD_ALIASES_mcPWM</a></td></tr>
<tr name="11223" id="11223">
<td>11223</td><td></td></tr>
<tr name="11224" id="11224">
<td>11224</td><td>      <a id="11224c7" class="tk">vuint16_t</a> <a id="11224c17" class="tk">DBL_EN</a><a id="11224c23" class="tk">:</a>1;              <span class="ct">/* Double Switching Enable */</span></td></tr>
<tr name="11225" id="11225">
<td>11225</td><td></td></tr>
<tr name="11226" id="11226">
<td>11226</td><td><span class="pp">#else</span></td></tr>
<tr name="11227" id="11227">
<td>11227</td><td></td></tr>
<tr name="11228" id="11228">
<td>11228</td><td>      <a id="11228c7" class="tk">vuint16_t</a> <a id="11228c17" class="tk">DBLEN</a><a id="11228c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="11229" id="11229">
<td>11229</td><td></td></tr>
<tr name="11230" id="11230">
<td>11230</td><td><span class="pp">#endif</span></td></tr>
<tr name="11231" id="11231">
<td>11231</td><td></td></tr>
<tr name="11232" id="11232">
<td>11232</td><td>    <span class="br">}</span> <a id="11232c7" class="tk">B</a>;</td></tr>
<tr name="11233" id="11233">
<td>11233</td><td>  <span class="br">}</span> <a id="11233c5" class="tk">mcPWM_CTRL1_16B_tag</a>;</td></tr>
<tr name="11234" id="11234">
<td>11234</td><td></td></tr>
<tr name="11235" id="11235">
<td>11235</td><td>  <span class="ct">/* Register layout for all registers VAL_0 ... */</span></td></tr>
<tr name="11236" id="11236">
<td>11236</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Value Register */</span></td></tr>
<tr name="11237" id="11237">
<td>11237</td><td>    <a id="11237c5" class="tk">vuint16_t</a> <a id="11237c15" class="tk">R</a>;</td></tr>
<tr name="11238" id="11238">
<td>11238</td><td>  <span class="br">}</span> <a id="11238c5" class="tk">mcPWM_VAL_16B_tag</a>;</td></tr>
<tr name="11239" id="11239">
<td>11239</td><td></td></tr>
<tr name="11240" id="11240">
<td>11240</td><td>  <span class="ct">/* Register layout for all registers VAL_1 matches VAL */</span></td></tr>
<tr name="11241" id="11241">
<td>11241</td><td></td></tr>
<tr name="11242" id="11242">
<td>11242</td><td>  <span class="ct">/* Register layout for all registers VAL_2 matches VAL */</span></td></tr>
<tr name="11243" id="11243">
<td>11243</td><td></td></tr>
<tr name="11244" id="11244">
<td>11244</td><td>  <span class="ct">/* Register layout for all registers VAL_3 matches VAL */</span></td></tr>
<tr name="11245" id="11245">
<td>11245</td><td></td></tr>
<tr name="11246" id="11246">
<td>11246</td><td>  <span class="ct">/* Register layout for all registers VAL_4 matches VAL */</span></td></tr>
<tr name="11247" id="11247">
<td>11247</td><td></td></tr>
<tr name="11248" id="11248">
<td>11248</td><td>  <span class="ct">/* Register layout for all registers VAL_5 matches VAL */</span></td></tr>
<tr name="11249" id="11249">
<td>11249</td><td></td></tr>
<tr name="11250" id="11250">
<td>11250</td><td>  <span class="ct">/* Register layout for all registers OCTRL ... */</span></td></tr>
<tr name="11251" id="11251">
<td>11251</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Output Control Register */</span></td></tr>
<tr name="11252" id="11252">
<td>11252</td><td>    <a id="11252c5" class="tk">vuint16_t</a> <a id="11252c15" class="tk">R</a>;</td></tr>
<tr name="11253" id="11253">
<td>11253</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="11254" id="11254">
<td>11254</td><td>      <a id="11254c7" class="tk">vuint16_t</a> <a id="11254c17" class="tk">PWMA_IN</a><a id="11254c24" class="tk">:</a>1;             <span class="ct">/* PWMA Input */</span></td></tr>
<tr name="11255" id="11255">
<td>11255</td><td>      <a id="11255c7" class="tk">vuint16_t</a> <a id="11255c17" class="tk">PWMB_IN</a><a id="11255c24" class="tk">:</a>1;             <span class="ct">/* PWMB Input */</span></td></tr>
<tr name="11256" id="11256">
<td>11256</td><td>      <a id="11256c7" class="tk">vuint16_t</a> <a id="11256c17" class="tk">PWMX_IN</a><a id="11256c24" class="tk">:</a>1;             <span class="ct">/* PWMX Input */</span></td></tr>
<tr name="11257" id="11257">
<td>11257</td><td>     <a id="11257c6" class="tk">vuint16_t</a><a id="11257c15" class="tk">:</a></td></tr>
<tr name="11258" id="11258">
<td>11258</td><td>      2;</td></tr>
<tr name="11259" id="11259">
<td>11259</td><td>      <a id="11259c7" class="tk">vuint16_t</a> <a id="11259c17" class="tk">POLA</a><a id="11259c21" class="tk">:</a>1;                <span class="ct">/* PWMA Output Polarity */</span></td></tr>
<tr name="11260" id="11260">
<td>11260</td><td>      <a id="11260c7" class="tk">vuint16_t</a> <a id="11260c17" class="tk">POLB</a><a id="11260c21" class="tk">:</a>1;                <span class="ct">/* PWMB Output Polarity */</span></td></tr>
<tr name="11261" id="11261">
<td>11261</td><td>      <a id="11261c7" class="tk">vuint16_t</a> <a id="11261c17" class="tk">POLX</a><a id="11261c21" class="tk">:</a>1;                <span class="ct">/* PWMX Output Polarity */</span></td></tr>
<tr name="11262" id="11262">
<td>11262</td><td>     <a id="11262c6" class="tk">vuint16_t</a><a id="11262c15" class="tk">:</a></td></tr>
<tr name="11263" id="11263">
<td>11263</td><td>      2;</td></tr>
<tr name="11264" id="11264">
<td>11264</td><td>      <a id="11264c7" class="tk">vuint16_t</a> <a id="11264c17" class="tk">PWMAFS</a><a id="11264c23" class="tk">:</a>2;              <span class="ct">/* PWMA Fault State */</span></td></tr>
<tr name="11265" id="11265">
<td>11265</td><td>      <a id="11265c7" class="tk">vuint16_t</a> <a id="11265c17" class="tk">PWMBFS</a><a id="11265c23" class="tk">:</a>2;              <span class="ct">/* PWMB Fault State */</span></td></tr>
<tr name="11266" id="11266">
<td>11266</td><td>      <a id="11266c7" class="tk">vuint16_t</a> <a id="11266c17" class="tk">PWMXFS</a><a id="11266c23" class="tk">:</a>2;              <span class="ct">/* PWMX Fault State */</span></td></tr>
<tr name="11267" id="11267">
<td>11267</td><td>    <span class="br">}</span> <a id="11267c7" class="tk">B</a>;</td></tr>
<tr name="11268" id="11268">
<td>11268</td><td>  <span class="br">}</span> <a id="11268c5" class="tk">mcPWM_OCTRL_16B_tag</a>;</td></tr>
<tr name="11269" id="11269">
<td>11269</td><td></td></tr>
<tr name="11270" id="11270">
<td>11270</td><td>  <span class="ct">/* Register layout for all registers STS ... */</span></td></tr>
<tr name="11271" id="11271">
<td>11271</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Status Register */</span></td></tr>
<tr name="11272" id="11272">
<td>11272</td><td>    <a id="11272c5" class="tk">vuint16_t</a> <a id="11272c15" class="tk">R</a>;</td></tr>
<tr name="11273" id="11273">
<td>11273</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="11274" id="11274">
<td>11274</td><td>     <a id="11274c6" class="tk">vuint16_t</a><a id="11274c15" class="tk">:</a></td></tr>
<tr name="11275" id="11275">
<td>11275</td><td>      1;</td></tr>
<tr name="11276" id="11276">
<td>11276</td><td>      <a id="11276c7" class="tk">vuint16_t</a> <a id="11276c17" class="tk">RUF</a><a id="11276c20" class="tk">:</a>1;                 <span class="ct">/* Registers Updated Flag */</span></td></tr>
<tr name="11277" id="11277">
<td>11277</td><td>      <a id="11277c7" class="tk">vuint16_t</a> <a id="11277c17" class="tk">REF</a><a id="11277c20" class="tk">:</a>1;                 <span class="ct">/* Reload Error Flag */</span></td></tr>
<tr name="11278" id="11278">
<td>11278</td><td>      <a id="11278c7" class="tk">vuint16_t</a> <a id="11278c17" class="tk">RF</a><a id="11278c19" class="tk">:</a>1;                  <span class="ct">/* Reload Flag */</span></td></tr>
<tr name="11279" id="11279">
<td>11279</td><td>      <a id="11279c7" class="tk">vuint16_t</a> <a id="11279c17" class="tk">CFA1</a><a id="11279c21" class="tk">:</a>1;                <span class="ct">/* Capture Flag A1 */</span></td></tr>
<tr name="11280" id="11280">
<td>11280</td><td>      <a id="11280c7" class="tk">vuint16_t</a> <a id="11280c17" class="tk">CFA0</a><a id="11280c21" class="tk">:</a>1;                <span class="ct">/* Capture Flag A0 */</span></td></tr>
<tr name="11281" id="11281">
<td>11281</td><td>      <a id="11281c7" class="tk">vuint16_t</a> <a id="11281c17" class="tk">CFB1</a><a id="11281c21" class="tk">:</a>1;                <span class="ct">/* Capture Flag B1 */</span></td></tr>
<tr name="11282" id="11282">
<td>11282</td><td>      <a id="11282c7" class="tk">vuint16_t</a> <a id="11282c17" class="tk">CFB0</a><a id="11282c21" class="tk">:</a>1;                <span class="ct">/* Capture Flag B0 */</span></td></tr>
<tr name="11283" id="11283">
<td>11283</td><td>      <a id="11283c7" class="tk">vuint16_t</a> <a id="11283c17" class="tk">CFX1</a><a id="11283c21" class="tk">:</a>1;                <span class="ct">/* Capture Flag X1 */</span></td></tr>
<tr name="11284" id="11284">
<td>11284</td><td>      <a id="11284c7" class="tk">vuint16_t</a> <a id="11284c17" class="tk">CFX0</a><a id="11284c21" class="tk">:</a>1;                <span class="ct">/* Capture Flag X0 */</span></td></tr>
<tr name="11285" id="11285">
<td>11285</td><td>      <a id="11285c7" class="tk">vuint16_t</a> <a id="11285c17" class="tk">CMPF</a><a id="11285c21" class="tk">:</a>6;                <span class="ct">/* Compare Flags */</span></td></tr>
<tr name="11286" id="11286">
<td>11286</td><td>    <span class="br">}</span> <a id="11286c7" class="tk">B</a>;</td></tr>
<tr name="11287" id="11287">
<td>11287</td><td>  <span class="br">}</span> <a id="11287c5" class="tk">mcPWM_STS_16B_tag</a>;</td></tr>
<tr name="11288" id="11288">
<td>11288</td><td></td></tr>
<tr name="11289" id="11289">
<td>11289</td><td>  <span class="ct">/* Register layout for all registers INTEN ... */</span></td></tr>
<tr name="11290" id="11290">
<td>11290</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Interrupt Enable Registers */</span></td></tr>
<tr name="11291" id="11291">
<td>11291</td><td>    <a id="11291c5" class="tk">vuint16_t</a> <a id="11291c15" class="tk">R</a>;</td></tr>
<tr name="11292" id="11292">
<td>11292</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="11293" id="11293">
<td>11293</td><td>     <a id="11293c6" class="tk">vuint16_t</a><a id="11293c15" class="tk">:</a></td></tr>
<tr name="11294" id="11294">
<td>11294</td><td>      2;</td></tr>
<tr name="11295" id="11295">
<td>11295</td><td>      <a id="11295c7" class="tk">vuint16_t</a> <a id="11295c17" class="tk">REIE</a><a id="11295c21" class="tk">:</a>1;                <span class="ct">/* Reload Error Interrupt Enable */</span></td></tr>
<tr name="11296" id="11296">
<td>11296</td><td>      <a id="11296c7" class="tk">vuint16_t</a> <a id="11296c17" class="tk">RIE</a><a id="11296c20" class="tk">:</a>1;                 <span class="ct">/* Reload Interrupt Enable */</span></td></tr>
<tr name="11297" id="11297">
<td>11297</td><td>      <a id="11297c7" class="tk">vuint16_t</a> <a id="11297c17" class="tk">CA1IE</a><a id="11297c22" class="tk">:</a>1;               <span class="ct">/* Capture A1 Interrupt Enable */</span></td></tr>
<tr name="11298" id="11298">
<td>11298</td><td>      <a id="11298c7" class="tk">vuint16_t</a> <a id="11298c17" class="tk">CA0IE</a><a id="11298c22" class="tk">:</a>1;               <span class="ct">/* Capture A0 Interrupt Enable */</span></td></tr>
<tr name="11299" id="11299">
<td>11299</td><td>      <a id="11299c7" class="tk">vuint16_t</a> <a id="11299c17" class="tk">CB1IE</a><a id="11299c22" class="tk">:</a>1;               <span class="ct">/* Capture B1 Interrupt Enable */</span></td></tr>
<tr name="11300" id="11300">
<td>11300</td><td>      <a id="11300c7" class="tk">vuint16_t</a> <a id="11300c17" class="tk">CB0IE</a><a id="11300c22" class="tk">:</a>1;               <span class="ct">/* Capture B0 Interrupt Enable */</span></td></tr>
<tr name="11301" id="11301">
<td>11301</td><td>      <a id="11301c7" class="tk">vuint16_t</a> <a id="11301c17" class="tk">CX1IE</a><a id="11301c22" class="tk">:</a>1;               <span class="ct">/* Capture X1 Interrupt Enable */</span></td></tr>
<tr name="11302" id="11302">
<td>11302</td><td>      <a id="11302c7" class="tk">vuint16_t</a> <a id="11302c17" class="tk">CX0IE</a><a id="11302c22" class="tk">:</a>1;               <span class="ct">/* Capture X0 Interrupt Enable */</span></td></tr>
<tr name="11303" id="11303">
<td>11303</td><td>      <a id="11303c7" class="tk">vuint16_t</a> <a id="11303c17" class="tk">CMPIE</a><a id="11303c22" class="tk">:</a>6;               <span class="ct">/* Compare Interrupt Enables */</span></td></tr>
<tr name="11304" id="11304">
<td>11304</td><td>    <span class="br">}</span> <a id="11304c7" class="tk">B</a>;</td></tr>
<tr name="11305" id="11305">
<td>11305</td><td>  <span class="br">}</span> <a id="11305c5" class="tk">mcPWM_INTEN_16B_tag</a>;</td></tr>
<tr name="11306" id="11306">
<td>11306</td><td></td></tr>
<tr name="11307" id="11307">
<td>11307</td><td>  <span class="ct">/* Register layout for all registers DMAEN ... */</span></td></tr>
<tr name="11308" id="11308">
<td>11308</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* DMA Enable Registers */</span></td></tr>
<tr name="11309" id="11309">
<td>11309</td><td>    <a id="11309c5" class="tk">vuint16_t</a> <a id="11309c15" class="tk">R</a>;</td></tr>
<tr name="11310" id="11310">
<td>11310</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="11311" id="11311">
<td>11311</td><td>     <a id="11311c6" class="tk">vuint16_t</a><a id="11311c15" class="tk">:</a></td></tr>
<tr name="11312" id="11312">
<td>11312</td><td>      6;</td></tr>
<tr name="11313" id="11313">
<td>11313</td><td>      <a id="11313c7" class="tk">vuint16_t</a> <a id="11313c17" class="tk">VALDE</a><a id="11313c22" class="tk">:</a>1;               <span class="ct">/* Value Register DMA Enable */</span></td></tr>
<tr name="11314" id="11314">
<td>11314</td><td>      <a id="11314c7" class="tk">vuint16_t</a> <a id="11314c17" class="tk">FAND</a><a id="11314c21" class="tk">:</a>1;                <span class="ct">/* FIFO Watermark AND Control */</span></td></tr>
<tr name="11315" id="11315">
<td>11315</td><td>      <a id="11315c7" class="tk">vuint16_t</a> <a id="11315c17" class="tk">CAPTDE</a><a id="11315c23" class="tk">:</a>2;              <span class="ct">/* Capture DMA Enable Source Select */</span></td></tr>
<tr name="11316" id="11316">
<td>11316</td><td>      <a id="11316c7" class="tk">vuint16_t</a> <a id="11316c17" class="tk">CA1DE</a><a id="11316c22" class="tk">:</a>1;               <span class="ct">/* Capture A1 FIFO DMA Enable */</span></td></tr>
<tr name="11317" id="11317">
<td>11317</td><td>      <a id="11317c7" class="tk">vuint16_t</a> <a id="11317c17" class="tk">CA0DE</a><a id="11317c22" class="tk">:</a>1;               <span class="ct">/* Capture A0 FIFO DMA Enable */</span></td></tr>
<tr name="11318" id="11318">
<td>11318</td><td>      <a id="11318c7" class="tk">vuint16_t</a> <a id="11318c17" class="tk">CB1DE</a><a id="11318c22" class="tk">:</a>1;               <span class="ct">/* Capture B1 FIFO DMA Enable */</span></td></tr>
<tr name="11319" id="11319">
<td>11319</td><td>      <a id="11319c7" class="tk">vuint16_t</a> <a id="11319c17" class="tk">CB0DE</a><a id="11319c22" class="tk">:</a>1;               <span class="ct">/* Capture B0 FIFO DMA Enable */</span></td></tr>
<tr name="11320" id="11320">
<td>11320</td><td>      <a id="11320c7" class="tk">vuint16_t</a> <a id="11320c17" class="tk">CX1DE</a><a id="11320c22" class="tk">:</a>1;               <span class="ct">/* Capture X1 FIFO DMA Enable */</span></td></tr>
<tr name="11321" id="11321">
<td>11321</td><td>      <a id="11321c7" class="tk">vuint16_t</a> <a id="11321c17" class="tk">CX0DE</a><a id="11321c22" class="tk">:</a>1;               <span class="ct">/* Capture X0 FIFO DMA Enable */</span></td></tr>
<tr name="11322" id="11322">
<td>11322</td><td>    <span class="br">}</span> <a id="11322c7" class="tk">B</a>;</td></tr>
<tr name="11323" id="11323">
<td>11323</td><td>  <span class="br">}</span> <a id="11323c5" class="tk">mcPWM_DMAEN_16B_tag</a>;</td></tr>
<tr name="11324" id="11324">
<td>11324</td><td></td></tr>
<tr name="11325" id="11325">
<td>11325</td><td>  <span class="ct">/* Register layout for all registers TCTRL ... */</span></td></tr>
<tr name="11326" id="11326">
<td>11326</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Output Trigger Control  Registers */</span></td></tr>
<tr name="11327" id="11327">
<td>11327</td><td>    <a id="11327c5" class="tk">vuint16_t</a> <a id="11327c15" class="tk">R</a>;</td></tr>
<tr name="11328" id="11328">
<td>11328</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="11329" id="11329">
<td>11329</td><td>     <a id="11329c6" class="tk">vuint16_t</a><a id="11329c15" class="tk">:</a></td></tr>
<tr name="11330" id="11330">
<td>11330</td><td>      10;</td></tr>
<tr name="11331" id="11331">
<td>11331</td><td>      <a id="11331c7" class="tk">vuint16_t</a> <a id="11331c17" class="tk">OUT_TRIG_EN</a><a id="11331c28" class="tk">:</a>6;         <span class="ct">/* Output Trigger Enables */</span></td></tr>
<tr name="11332" id="11332">
<td>11332</td><td>    <span class="br">}</span> <a id="11332c7" class="tk">B</a>;</td></tr>
<tr name="11333" id="11333">
<td>11333</td><td>  <span class="br">}</span> <a id="11333c5" class="tk">mcPWM_TCTRL_16B_tag</a>;</td></tr>
<tr name="11334" id="11334">
<td>11334</td><td></td></tr>
<tr name="11335" id="11335">
<td>11335</td><td>  <span class="ct">/* Register layout for all registers DISMAP ... */</span></td></tr>
<tr name="11336" id="11336">
<td>11336</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Fault Disable Mapping   Registers */</span></td></tr>
<tr name="11337" id="11337">
<td>11337</td><td>    <a id="11337c5" class="tk">vuint16_t</a> <a id="11337c15" class="tk">R</a>;</td></tr>
<tr name="11338" id="11338">
<td>11338</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="11339" id="11339">
<td>11339</td><td>     <a id="11339c6" class="tk">vuint16_t</a><a id="11339c15" class="tk">:</a></td></tr>
<tr name="11340" id="11340">
<td>11340</td><td>      4;</td></tr>
<tr name="11341" id="11341">
<td>11341</td><td>      <a id="11341c7" class="tk">vuint16_t</a> <a id="11341c17" class="tk">DISX</a><a id="11341c21" class="tk">:</a>4;                <span class="ct">/* PWMX Fault Disable Mask */</span></td></tr>
<tr name="11342" id="11342">
<td>11342</td><td>      <a id="11342c7" class="tk">vuint16_t</a> <a id="11342c17" class="tk">DISB</a><a id="11342c21" class="tk">:</a>4;                <span class="ct">/* PWMB Fault Disable Mask */</span></td></tr>
<tr name="11343" id="11343">
<td>11343</td><td>      <a id="11343c7" class="tk">vuint16_t</a> <a id="11343c17" class="tk">DISA</a><a id="11343c21" class="tk">:</a>4;                <span class="ct">/* PWMA Fault Disable Mask */</span></td></tr>
<tr name="11344" id="11344">
<td>11344</td><td>    <span class="br">}</span> <a id="11344c7" class="tk">B</a>;</td></tr>
<tr name="11345" id="11345">
<td>11345</td><td>  <span class="br">}</span> <a id="11345c5" class="tk">mcPWM_DISMAP_16B_tag</a>;</td></tr>
<tr name="11346" id="11346">
<td>11346</td><td></td></tr>
<tr name="11347" id="11347">
<td>11347</td><td>  <span class="ct">/* Register layout for all registers DTCNT0 ... */</span></td></tr>
<tr name="11348" id="11348">
<td>11348</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Deadtime Count Register 0 */</span></td></tr>
<tr name="11349" id="11349">
<td>11349</td><td>    <a id="11349c5" class="tk">vuint16_t</a> <a id="11349c15" class="tk">R</a>;</td></tr>
<tr name="11350" id="11350">
<td>11350</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="11351" id="11351">
<td>11351</td><td>     <a id="11351c6" class="tk">vuint16_t</a><a id="11351c15" class="tk">:</a></td></tr>
<tr name="11352" id="11352">
<td>11352</td><td>      5;</td></tr>
<tr name="11353" id="11353">
<td>11353</td><td>      <a id="11353c7" class="tk">vuint16_t</a> <a id="11353c17" class="tk">DTCNT0</a><a id="11353c23" class="tk">:</a>11;             <span class="ct">/* Deadtime Count Register 0 */</span></td></tr>
<tr name="11354" id="11354">
<td>11354</td><td>    <span class="br">}</span> <a id="11354c7" class="tk">B</a>;</td></tr>
<tr name="11355" id="11355">
<td>11355</td><td>  <span class="br">}</span> <a id="11355c5" class="tk">mcPWM_DTCNT0_16B_tag</a>;</td></tr>
<tr name="11356" id="11356">
<td>11356</td><td></td></tr>
<tr name="11357" id="11357">
<td>11357</td><td>  <span class="ct">/* Register layout for all registers DTCNT1 ... */</span></td></tr>
<tr name="11358" id="11358">
<td>11358</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Deadtime Count Register 1 */</span></td></tr>
<tr name="11359" id="11359">
<td>11359</td><td>    <a id="11359c5" class="tk">vuint16_t</a> <a id="11359c15" class="tk">R</a>;</td></tr>
<tr name="11360" id="11360">
<td>11360</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="11361" id="11361">
<td>11361</td><td>     <a id="11361c6" class="tk">vuint16_t</a><a id="11361c15" class="tk">:</a></td></tr>
<tr name="11362" id="11362">
<td>11362</td><td>      5;</td></tr>
<tr name="11363" id="11363">
<td>11363</td><td>      <a id="11363c7" class="tk">vuint16_t</a> <a id="11363c17" class="tk">DTCNT1</a><a id="11363c23" class="tk">:</a>11;             <span class="ct">/* Deadtime Count Register 1 */</span></td></tr>
<tr name="11364" id="11364">
<td>11364</td><td>    <span class="br">}</span> <a id="11364c7" class="tk">B</a>;</td></tr>
<tr name="11365" id="11365">
<td>11365</td><td>  <span class="br">}</span> <a id="11365c5" class="tk">mcPWM_DTCNT1_16B_tag</a>;</td></tr>
<tr name="11366" id="11366">
<td>11366</td><td></td></tr>
<tr name="11367" id="11367">
<td>11367</td><td>  <span class="ct">/* Register layout for all registers CAPTCTRLX ... */</span></td></tr>
<tr name="11368" id="11368">
<td>11368</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Capture Control X Register */</span></td></tr>
<tr name="11369" id="11369">
<td>11369</td><td>    <a id="11369c5" class="tk">vuint16_t</a> <a id="11369c15" class="tk">R</a>;</td></tr>
<tr name="11370" id="11370">
<td>11370</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="11371" id="11371">
<td>11371</td><td>      <a id="11371c7" class="tk">vuint16_t</a> <a id="11371c17" class="tk">CX1CNT</a><a id="11371c23" class="tk">:</a>3;              <span class="ct">/* Capture X1 FIFO Word Count */</span></td></tr>
<tr name="11372" id="11372">
<td>11372</td><td>      <a id="11372c7" class="tk">vuint16_t</a> <a id="11372c17" class="tk">CX0CNT</a><a id="11372c23" class="tk">:</a>3;              <span class="ct">/* Capture X0 FIFO Word Count */</span></td></tr>
<tr name="11373" id="11373">
<td>11373</td><td>      <a id="11373c7" class="tk">vuint16_t</a> <a id="11373c17" class="tk">CFXWM</a><a id="11373c22" class="tk">:</a>2;               <span class="ct">/* Capture X FIFOs Water Mark */</span></td></tr>
<tr name="11374" id="11374">
<td>11374</td><td></td></tr>
<tr name="11375" id="11375">
<td>11375</td><td><span class="pp">#ifndef</span> <a id="11375c9" class="tk">USE_FIELD_ALIASES_mcPWM</a></td></tr>
<tr name="11376" id="11376">
<td>11376</td><td></td></tr>
<tr name="11377" id="11377">
<td>11377</td><td>      <a id="11377c7" class="tk">vuint16_t</a> <a id="11377c17" class="tk">EDGCNTXEN</a><a id="11377c26" class="tk">:</a>1;           <span class="ct">/* Edge Counter X Enable */</span></td></tr>
<tr name="11378" id="11378">
<td>11378</td><td></td></tr>
<tr name="11379" id="11379">
<td>11379</td><td><span class="pp">#else</span></td></tr>
<tr name="11380" id="11380">
<td>11380</td><td></td></tr>
<tr name="11381" id="11381">
<td>11381</td><td>      <a id="11381c7" class="tk">vuint16_t</a> <a id="11381c17" class="tk">EDGCNTX_EN</a><a id="11381c27" class="tk">:</a>1;          <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="11382" id="11382">
<td>11382</td><td></td></tr>
<tr name="11383" id="11383">
<td>11383</td><td><span class="pp">#endif</span></td></tr>
<tr name="11384" id="11384">
<td>11384</td><td></td></tr>
<tr name="11385" id="11385">
<td>11385</td><td><span class="pp">#ifndef</span> <a id="11385c9" class="tk">USE_FIELD_ALIASES_mcPWM</a></td></tr>
<tr name="11386" id="11386">
<td>11386</td><td></td></tr>
<tr name="11387" id="11387">
<td>11387</td><td>      <a id="11387c7" class="tk">vuint16_t</a> <a id="11387c17" class="tk">INPSELX</a><a id="11387c24" class="tk">:</a>1;             <span class="ct">/* Input Select X */</span></td></tr>
<tr name="11388" id="11388">
<td>11388</td><td></td></tr>
<tr name="11389" id="11389">
<td>11389</td><td><span class="pp">#else</span></td></tr>
<tr name="11390" id="11390">
<td>11390</td><td></td></tr>
<tr name="11391" id="11391">
<td>11391</td><td>      <a id="11391c7" class="tk">vuint16_t</a> <a id="11391c17" class="tk">INP_SELX</a><a id="11391c25" class="tk">:</a>1;            <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="11392" id="11392">
<td>11392</td><td></td></tr>
<tr name="11393" id="11393">
<td>11393</td><td><span class="pp">#endif</span></td></tr>
<tr name="11394" id="11394">
<td>11394</td><td></td></tr>
<tr name="11395" id="11395">
<td>11395</td><td>      <a id="11395c7" class="tk">vuint16_t</a> <a id="11395c17" class="tk">EDGX1</a><a id="11395c22" class="tk">:</a>2;               <span class="ct">/* Edge X 1 */</span></td></tr>
<tr name="11396" id="11396">
<td>11396</td><td>      <a id="11396c7" class="tk">vuint16_t</a> <a id="11396c17" class="tk">EDGX0</a><a id="11396c22" class="tk">:</a>2;               <span class="ct">/* Edge X 0 */</span></td></tr>
<tr name="11397" id="11397">
<td>11397</td><td>      <a id="11397c7" class="tk">vuint16_t</a> <a id="11397c17" class="tk">ONESHOTX</a><a id="11397c25" class="tk">:</a>1;            <span class="ct">/* One Shot Mode X */</span></td></tr>
<tr name="11398" id="11398">
<td>11398</td><td>      <a id="11398c7" class="tk">vuint16_t</a> <a id="11398c17" class="tk">ARMX</a><a id="11398c21" class="tk">:</a>1;                <span class="ct">/* Arm X */</span></td></tr>
<tr name="11399" id="11399">
<td>11399</td><td>    <span class="br">}</span> <a id="11399c7" class="tk">B</a>;</td></tr>
<tr name="11400" id="11400">
<td>11400</td><td>  <span class="br">}</span> <a id="11400c5" class="tk">mcPWM_CAPTCTRLX_16B_tag</a>;</td></tr>
<tr name="11401" id="11401">
<td>11401</td><td></td></tr>
<tr name="11402" id="11402">
<td>11402</td><td>  <span class="ct">/* Register layout for all registers CAPTCMPX ... */</span></td></tr>
<tr name="11403" id="11403">
<td>11403</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Capture Compare X Register */</span></td></tr>
<tr name="11404" id="11404">
<td>11404</td><td>    <a id="11404c5" class="tk">vuint16_t</a> <a id="11404c15" class="tk">R</a>;</td></tr>
<tr name="11405" id="11405">
<td>11405</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="11406" id="11406">
<td>11406</td><td>      <a id="11406c7" class="tk">vuint16_t</a> <a id="11406c17" class="tk">EDGCNTX</a><a id="11406c24" class="tk">:</a>8;             <span class="ct">/* Edge Counter X */</span></td></tr>
<tr name="11407" id="11407">
<td>11407</td><td>      <a id="11407c7" class="tk">vuint16_t</a> <a id="11407c17" class="tk">EDGCMPX</a><a id="11407c24" class="tk">:</a>8;             <span class="ct">/* Edge Compare X */</span></td></tr>
<tr name="11408" id="11408">
<td>11408</td><td>    <span class="br">}</span> <a id="11408c7" class="tk">B</a>;</td></tr>
<tr name="11409" id="11409">
<td>11409</td><td>  <span class="br">}</span> <a id="11409c5" class="tk">mcPWM_CAPTCMPX_16B_tag</a>;</td></tr>
<tr name="11410" id="11410">
<td>11410</td><td></td></tr>
<tr name="11411" id="11411">
<td>11411</td><td>  <span class="ct">/* Register layout for all registers CVAL0 ... */</span></td></tr>
<tr name="11412" id="11412">
<td>11412</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Capture Value 0 Register */</span></td></tr>
<tr name="11413" id="11413">
<td>11413</td><td>    <a id="11413c5" class="tk">vuint16_t</a> <a id="11413c15" class="tk">R</a>;</td></tr>
<tr name="11414" id="11414">
<td>11414</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="11415" id="11415">
<td>11415</td><td>      <a id="11415c7" class="tk">vuint16_t</a> <a id="11415c17" class="tk">CAPTVAL0</a><a id="11415c25" class="tk">:</a>16;           <span class="ct">/* Captured value from submodule counter */</span></td></tr>
<tr name="11416" id="11416">
<td>11416</td><td>    <span class="br">}</span> <a id="11416c7" class="tk">B</a>;</td></tr>
<tr name="11417" id="11417">
<td>11417</td><td>  <span class="br">}</span> <a id="11417c5" class="tk">mcPWM_CVAL0_16B_tag</a>;</td></tr>
<tr name="11418" id="11418">
<td>11418</td><td></td></tr>
<tr name="11419" id="11419">
<td>11419</td><td>  <span class="ct">/* Register layout for all registers CVAL0CYC ... */</span></td></tr>
<tr name="11420" id="11420">
<td>11420</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Capture Value 0 Cycle Register */</span></td></tr>
<tr name="11421" id="11421">
<td>11421</td><td>    <a id="11421c5" class="tk">vuint16_t</a> <a id="11421c15" class="tk">R</a>;</td></tr>
<tr name="11422" id="11422">
<td>11422</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="11423" id="11423">
<td>11423</td><td>     <a id="11423c6" class="tk">vuint16_t</a><a id="11423c15" class="tk">:</a></td></tr>
<tr name="11424" id="11424">
<td>11424</td><td>      12;</td></tr>
<tr name="11425" id="11425">
<td>11425</td><td>      <a id="11425c7" class="tk">vuint16_t</a> <a id="11425c17" class="tk">CVAL0CYC</a><a id="11425c25" class="tk">:</a>4;            <span class="ct">/* Capture Value 0 Cycle */</span></td></tr>
<tr name="11426" id="11426">
<td>11426</td><td>    <span class="br">}</span> <a id="11426c7" class="tk">B</a>;</td></tr>
<tr name="11427" id="11427">
<td>11427</td><td>  <span class="br">}</span> <a id="11427c5" class="tk">mcPWM_CVAL0CYC_16B_tag</a>;</td></tr>
<tr name="11428" id="11428">
<td>11428</td><td></td></tr>
<tr name="11429" id="11429">
<td>11429</td><td>  <span class="ct">/* Register layout for all registers CVAL1 ... */</span></td></tr>
<tr name="11430" id="11430">
<td>11430</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Capture Value 1 Register */</span></td></tr>
<tr name="11431" id="11431">
<td>11431</td><td>    <a id="11431c5" class="tk">vuint16_t</a> <a id="11431c15" class="tk">R</a>;</td></tr>
<tr name="11432" id="11432">
<td>11432</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="11433" id="11433">
<td>11433</td><td>      <a id="11433c7" class="tk">vuint16_t</a> <a id="11433c17" class="tk">CAPTVAL1</a><a id="11433c25" class="tk">:</a>16;           <span class="ct">/* Captured value from submodule counter */</span></td></tr>
<tr name="11434" id="11434">
<td>11434</td><td>    <span class="br">}</span> <a id="11434c7" class="tk">B</a>;</td></tr>
<tr name="11435" id="11435">
<td>11435</td><td>  <span class="br">}</span> <a id="11435c5" class="tk">mcPWM_CVAL1_16B_tag</a>;</td></tr>
<tr name="11436" id="11436">
<td>11436</td><td></td></tr>
<tr name="11437" id="11437">
<td>11437</td><td>  <span class="ct">/* Register layout for all registers CVAL1CYC ... */</span></td></tr>
<tr name="11438" id="11438">
<td>11438</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Capture Value 1 Cycle Register */</span></td></tr>
<tr name="11439" id="11439">
<td>11439</td><td>    <a id="11439c5" class="tk">vuint16_t</a> <a id="11439c15" class="tk">R</a>;</td></tr>
<tr name="11440" id="11440">
<td>11440</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="11441" id="11441">
<td>11441</td><td>     <a id="11441c6" class="tk">vuint16_t</a><a id="11441c15" class="tk">:</a></td></tr>
<tr name="11442" id="11442">
<td>11442</td><td>      12;</td></tr>
<tr name="11443" id="11443">
<td>11443</td><td>      <a id="11443c7" class="tk">vuint16_t</a> <a id="11443c17" class="tk">CVAL1CYC</a><a id="11443c25" class="tk">:</a>4;            <span class="ct">/* Capture Value 1 Cycle */</span></td></tr>
<tr name="11444" id="11444">
<td>11444</td><td>    <span class="br">}</span> <a id="11444c7" class="tk">B</a>;</td></tr>
<tr name="11445" id="11445">
<td>11445</td><td>  <span class="br">}</span> <a id="11445c5" class="tk">mcPWM_CVAL1CYC_16B_tag</a>;</td></tr>
<tr name="11446" id="11446">
<td>11446</td><td></td></tr>
<tr name="11447" id="11447">
<td>11447</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Output Enable Register */</span></td></tr>
<tr name="11448" id="11448">
<td>11448</td><td>    <a id="11448c5" class="tk">vuint16_t</a> <a id="11448c15" class="tk">R</a>;</td></tr>
<tr name="11449" id="11449">
<td>11449</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="11450" id="11450">
<td>11450</td><td>     <a id="11450c6" class="tk">vuint16_t</a><a id="11450c15" class="tk">:</a></td></tr>
<tr name="11451" id="11451">
<td>11451</td><td>      4;</td></tr>
<tr name="11452" id="11452">
<td>11452</td><td>      <a id="11452c7" class="tk">vuint16_t</a> <a id="11452c17" class="tk">PWMA_EN</a><a id="11452c24" class="tk">:</a>4;             <span class="ct">/* PWMA Output Enables */</span></td></tr>
<tr name="11453" id="11453">
<td>11453</td><td>      <a id="11453c7" class="tk">vuint16_t</a> <a id="11453c17" class="tk">PWMB_EN</a><a id="11453c24" class="tk">:</a>4;             <span class="ct">/* PWMB Output Enables */</span></td></tr>
<tr name="11454" id="11454">
<td>11454</td><td>      <a id="11454c7" class="tk">vuint16_t</a> <a id="11454c17" class="tk">PWMX_EN</a><a id="11454c24" class="tk">:</a>4;             <span class="ct">/* PWMX Output Enables */</span></td></tr>
<tr name="11455" id="11455">
<td>11455</td><td>    <span class="br">}</span> <a id="11455c7" class="tk">B</a>;</td></tr>
<tr name="11456" id="11456">
<td>11456</td><td>  <span class="br">}</span> <a id="11456c5" class="tk">mcPWM_OUTEN_16B_tag</a>;</td></tr>
<tr name="11457" id="11457">
<td>11457</td><td></td></tr>
<tr name="11458" id="11458">
<td>11458</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Mask Register */</span></td></tr>
<tr name="11459" id="11459">
<td>11459</td><td>    <a id="11459c5" class="tk">vuint16_t</a> <a id="11459c15" class="tk">R</a>;</td></tr>
<tr name="11460" id="11460">
<td>11460</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="11461" id="11461">
<td>11461</td><td>     <a id="11461c6" class="tk">vuint16_t</a><a id="11461c15" class="tk">:</a></td></tr>
<tr name="11462" id="11462">
<td>11462</td><td>      4;</td></tr>
<tr name="11463" id="11463">
<td>11463</td><td>      <a id="11463c7" class="tk">vuint16_t</a> <a id="11463c17" class="tk">MASKA</a><a id="11463c22" class="tk">:</a>4;               <span class="ct">/* PWMA Masks */</span></td></tr>
<tr name="11464" id="11464">
<td>11464</td><td>      <a id="11464c7" class="tk">vuint16_t</a> <a id="11464c17" class="tk">MASKB</a><a id="11464c22" class="tk">:</a>4;               <span class="ct">/* PWMB Masks */</span></td></tr>
<tr name="11465" id="11465">
<td>11465</td><td>      <a id="11465c7" class="tk">vuint16_t</a> <a id="11465c17" class="tk">MASKX</a><a id="11465c22" class="tk">:</a>4;               <span class="ct">/* PWMX Masks */</span></td></tr>
<tr name="11466" id="11466">
<td>11466</td><td>    <span class="br">}</span> <a id="11466c7" class="tk">B</a>;</td></tr>
<tr name="11467" id="11467">
<td>11467</td><td>  <span class="br">}</span> <a id="11467c5" class="tk">mcPWM_MASK_16B_tag</a>;</td></tr>
<tr name="11468" id="11468">
<td>11468</td><td></td></tr>
<tr name="11469" id="11469">
<td>11469</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Software Controlled Output Register */</span></td></tr>
<tr name="11470" id="11470">
<td>11470</td><td>    <a id="11470c5" class="tk">vuint16_t</a> <a id="11470c15" class="tk">R</a>;</td></tr>
<tr name="11471" id="11471">
<td>11471</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="11472" id="11472">
<td>11472</td><td>     <a id="11472c6" class="tk">vuint16_t</a><a id="11472c15" class="tk">:</a></td></tr>
<tr name="11473" id="11473">
<td>11473</td><td>      8;</td></tr>
<tr name="11474" id="11474">
<td>11474</td><td></td></tr>
<tr name="11475" id="11475">
<td>11475</td><td><span class="pp">#ifndef</span> <a id="11475c9" class="tk">USE_FIELD_ALIASES_mcPWM</a></td></tr>
<tr name="11476" id="11476">
<td>11476</td><td></td></tr>
<tr name="11477" id="11477">
<td>11477</td><td>      <a id="11477c7" class="tk">vuint16_t</a> <a id="11477c17" class="tk">OUT23_3</a><a id="11477c24" class="tk">:</a>1;             <span class="ct">/* Software Controlled Output 23_3 */</span></td></tr>
<tr name="11478" id="11478">
<td>11478</td><td></td></tr>
<tr name="11479" id="11479">
<td>11479</td><td><span class="pp">#else</span></td></tr>
<tr name="11480" id="11480">
<td>11480</td><td></td></tr>
<tr name="11481" id="11481">
<td>11481</td><td>      <a id="11481c7" class="tk">vuint16_t</a> <a id="11481c17" class="tk">OUTA_3</a><a id="11481c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="11482" id="11482">
<td>11482</td><td></td></tr>
<tr name="11483" id="11483">
<td>11483</td><td><span class="pp">#endif</span></td></tr>
<tr name="11484" id="11484">
<td>11484</td><td></td></tr>
<tr name="11485" id="11485">
<td>11485</td><td><span class="pp">#ifndef</span> <a id="11485c9" class="tk">USE_FIELD_ALIASES_mcPWM</a></td></tr>
<tr name="11486" id="11486">
<td>11486</td><td></td></tr>
<tr name="11487" id="11487">
<td>11487</td><td>      <a id="11487c7" class="tk">vuint16_t</a> <a id="11487c17" class="tk">OUT45_3</a><a id="11487c24" class="tk">:</a>1;             <span class="ct">/* Software Controlled Output 45_3 */</span></td></tr>
<tr name="11488" id="11488">
<td>11488</td><td></td></tr>
<tr name="11489" id="11489">
<td>11489</td><td><span class="pp">#else</span></td></tr>
<tr name="11490" id="11490">
<td>11490</td><td></td></tr>
<tr name="11491" id="11491">
<td>11491</td><td>      <a id="11491c7" class="tk">vuint16_t</a> <a id="11491c17" class="tk">OUTB_3</a><a id="11491c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="11492" id="11492">
<td>11492</td><td></td></tr>
<tr name="11493" id="11493">
<td>11493</td><td><span class="pp">#endif</span></td></tr>
<tr name="11494" id="11494">
<td>11494</td><td></td></tr>
<tr name="11495" id="11495">
<td>11495</td><td><span class="pp">#ifndef</span> <a id="11495c9" class="tk">USE_FIELD_ALIASES_mcPWM</a></td></tr>
<tr name="11496" id="11496">
<td>11496</td><td></td></tr>
<tr name="11497" id="11497">
<td>11497</td><td>      <a id="11497c7" class="tk">vuint16_t</a> <a id="11497c17" class="tk">OUT23_2</a><a id="11497c24" class="tk">:</a>1;             <span class="ct">/* Software Controlled Output 23_2 */</span></td></tr>
<tr name="11498" id="11498">
<td>11498</td><td></td></tr>
<tr name="11499" id="11499">
<td>11499</td><td><span class="pp">#else</span></td></tr>
<tr name="11500" id="11500">
<td>11500</td><td></td></tr>
<tr name="11501" id="11501">
<td>11501</td><td>      <a id="11501c7" class="tk">vuint16_t</a> <a id="11501c17" class="tk">OUTA_2</a><a id="11501c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="11502" id="11502">
<td>11502</td><td></td></tr>
<tr name="11503" id="11503">
<td>11503</td><td><span class="pp">#endif</span></td></tr>
<tr name="11504" id="11504">
<td>11504</td><td></td></tr>
<tr name="11505" id="11505">
<td>11505</td><td><span class="pp">#ifndef</span> <a id="11505c9" class="tk">USE_FIELD_ALIASES_mcPWM</a></td></tr>
<tr name="11506" id="11506">
<td>11506</td><td></td></tr>
<tr name="11507" id="11507">
<td>11507</td><td>      <a id="11507c7" class="tk">vuint16_t</a> <a id="11507c17" class="tk">OUT45_2</a><a id="11507c24" class="tk">:</a>1;             <span class="ct">/* Software Controlled Output 45_2 */</span></td></tr>
<tr name="11508" id="11508">
<td>11508</td><td></td></tr>
<tr name="11509" id="11509">
<td>11509</td><td><span class="pp">#else</span></td></tr>
<tr name="11510" id="11510">
<td>11510</td><td></td></tr>
<tr name="11511" id="11511">
<td>11511</td><td>      <a id="11511c7" class="tk">vuint16_t</a> <a id="11511c17" class="tk">OUTB_2</a><a id="11511c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="11512" id="11512">
<td>11512</td><td></td></tr>
<tr name="11513" id="11513">
<td>11513</td><td><span class="pp">#endif</span></td></tr>
<tr name="11514" id="11514">
<td>11514</td><td></td></tr>
<tr name="11515" id="11515">
<td>11515</td><td><span class="pp">#ifndef</span> <a id="11515c9" class="tk">USE_FIELD_ALIASES_mcPWM</a></td></tr>
<tr name="11516" id="11516">
<td>11516</td><td></td></tr>
<tr name="11517" id="11517">
<td>11517</td><td>      <a id="11517c7" class="tk">vuint16_t</a> <a id="11517c17" class="tk">OUT23_1</a><a id="11517c24" class="tk">:</a>1;             <span class="ct">/* Software Controlled Output 23_1 */</span></td></tr>
<tr name="11518" id="11518">
<td>11518</td><td></td></tr>
<tr name="11519" id="11519">
<td>11519</td><td><span class="pp">#else</span></td></tr>
<tr name="11520" id="11520">
<td>11520</td><td></td></tr>
<tr name="11521" id="11521">
<td>11521</td><td>      <a id="11521c7" class="tk">vuint16_t</a> <a id="11521c17" class="tk">OUTA_1</a><a id="11521c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="11522" id="11522">
<td>11522</td><td></td></tr>
<tr name="11523" id="11523">
<td>11523</td><td><span class="pp">#endif</span></td></tr>
<tr name="11524" id="11524">
<td>11524</td><td></td></tr>
<tr name="11525" id="11525">
<td>11525</td><td><span class="pp">#ifndef</span> <a id="11525c9" class="tk">USE_FIELD_ALIASES_mcPWM</a></td></tr>
<tr name="11526" id="11526">
<td>11526</td><td></td></tr>
<tr name="11527" id="11527">
<td>11527</td><td>      <a id="11527c7" class="tk">vuint16_t</a> <a id="11527c17" class="tk">OUT45_1</a><a id="11527c24" class="tk">:</a>1;             <span class="ct">/* Software Controlled Output 45_1 */</span></td></tr>
<tr name="11528" id="11528">
<td>11528</td><td></td></tr>
<tr name="11529" id="11529">
<td>11529</td><td><span class="pp">#else</span></td></tr>
<tr name="11530" id="11530">
<td>11530</td><td></td></tr>
<tr name="11531" id="11531">
<td>11531</td><td>      <a id="11531c7" class="tk">vuint16_t</a> <a id="11531c17" class="tk">OUTB_1</a><a id="11531c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="11532" id="11532">
<td>11532</td><td></td></tr>
<tr name="11533" id="11533">
<td>11533</td><td><span class="pp">#endif</span></td></tr>
<tr name="11534" id="11534">
<td>11534</td><td></td></tr>
<tr name="11535" id="11535">
<td>11535</td><td><span class="pp">#ifndef</span> <a id="11535c9" class="tk">USE_FIELD_ALIASES_mcPWM</a></td></tr>
<tr name="11536" id="11536">
<td>11536</td><td></td></tr>
<tr name="11537" id="11537">
<td>11537</td><td>      <a id="11537c7" class="tk">vuint16_t</a> <a id="11537c17" class="tk">OUT23_0</a><a id="11537c24" class="tk">:</a>1;             <span class="ct">/* Software Controlled Output 23_0 */</span></td></tr>
<tr name="11538" id="11538">
<td>11538</td><td></td></tr>
<tr name="11539" id="11539">
<td>11539</td><td><span class="pp">#else</span></td></tr>
<tr name="11540" id="11540">
<td>11540</td><td></td></tr>
<tr name="11541" id="11541">
<td>11541</td><td>      <a id="11541c7" class="tk">vuint16_t</a> <a id="11541c17" class="tk">OUTA_0</a><a id="11541c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="11542" id="11542">
<td>11542</td><td></td></tr>
<tr name="11543" id="11543">
<td>11543</td><td><span class="pp">#endif</span></td></tr>
<tr name="11544" id="11544">
<td>11544</td><td></td></tr>
<tr name="11545" id="11545">
<td>11545</td><td><span class="pp">#ifndef</span> <a id="11545c9" class="tk">USE_FIELD_ALIASES_mcPWM</a></td></tr>
<tr name="11546" id="11546">
<td>11546</td><td></td></tr>
<tr name="11547" id="11547">
<td>11547</td><td>      <a id="11547c7" class="tk">vuint16_t</a> <a id="11547c17" class="tk">OUT45_0</a><a id="11547c24" class="tk">:</a>1;             <span class="ct">/* Software Controlled Output 45_0 */</span></td></tr>
<tr name="11548" id="11548">
<td>11548</td><td></td></tr>
<tr name="11549" id="11549">
<td>11549</td><td><span class="pp">#else</span></td></tr>
<tr name="11550" id="11550">
<td>11550</td><td></td></tr>
<tr name="11551" id="11551">
<td>11551</td><td>      <a id="11551c7" class="tk">vuint16_t</a> <a id="11551c17" class="tk">OUTB_0</a><a id="11551c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="11552" id="11552">
<td>11552</td><td></td></tr>
<tr name="11553" id="11553">
<td>11553</td><td><span class="pp">#endif</span></td></tr>
<tr name="11554" id="11554">
<td>11554</td><td></td></tr>
<tr name="11555" id="11555">
<td>11555</td><td>    <span class="br">}</span> <a id="11555c7" class="tk">B</a>;</td></tr>
<tr name="11556" id="11556">
<td>11556</td><td>  <span class="br">}</span> <a id="11556c5" class="tk">mcPWM_SWCOUT_16B_tag</a>;</td></tr>
<tr name="11557" id="11557">
<td>11557</td><td></td></tr>
<tr name="11558" id="11558">
<td>11558</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Deadtime Source Select Register */</span></td></tr>
<tr name="11559" id="11559">
<td>11559</td><td>    <a id="11559c5" class="tk">vuint16_t</a> <a id="11559c15" class="tk">R</a>;</td></tr>
<tr name="11560" id="11560">
<td>11560</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="11561" id="11561">
<td>11561</td><td></td></tr>
<tr name="11562" id="11562">
<td>11562</td><td><span class="pp">#ifndef</span> <a id="11562c9" class="tk">USE_FIELD_ALIASES_mcPWM</a></td></tr>
<tr name="11563" id="11563">
<td>11563</td><td></td></tr>
<tr name="11564" id="11564">
<td>11564</td><td>      <a id="11564c7" class="tk">vuint16_t</a> <a id="11564c17" class="tk">SEL23_3</a><a id="11564c24" class="tk">:</a>2;             <span class="ct">/* PWM23_3 Control Select */</span></td></tr>
<tr name="11565" id="11565">
<td>11565</td><td></td></tr>
<tr name="11566" id="11566">
<td>11566</td><td><span class="pp">#else</span></td></tr>
<tr name="11567" id="11567">
<td>11567</td><td></td></tr>
<tr name="11568" id="11568">
<td>11568</td><td>      <a id="11568c7" class="tk">vuint16_t</a> <a id="11568c17" class="tk">SELA_3</a><a id="11568c23" class="tk">:</a>2;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="11569" id="11569">
<td>11569</td><td></td></tr>
<tr name="11570" id="11570">
<td>11570</td><td><span class="pp">#endif</span></td></tr>
<tr name="11571" id="11571">
<td>11571</td><td></td></tr>
<tr name="11572" id="11572">
<td>11572</td><td><span class="pp">#ifndef</span> <a id="11572c9" class="tk">USE_FIELD_ALIASES_mcPWM</a></td></tr>
<tr name="11573" id="11573">
<td>11573</td><td></td></tr>
<tr name="11574" id="11574">
<td>11574</td><td>      <a id="11574c7" class="tk">vuint16_t</a> <a id="11574c17" class="tk">SEL45_3</a><a id="11574c24" class="tk">:</a>2;             <span class="ct">/* PWM45_3 Control Select */</span></td></tr>
<tr name="11575" id="11575">
<td>11575</td><td></td></tr>
<tr name="11576" id="11576">
<td>11576</td><td><span class="pp">#else</span></td></tr>
<tr name="11577" id="11577">
<td>11577</td><td></td></tr>
<tr name="11578" id="11578">
<td>11578</td><td>      <a id="11578c7" class="tk">vuint16_t</a> <a id="11578c17" class="tk">SELB_3</a><a id="11578c23" class="tk">:</a>2;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="11579" id="11579">
<td>11579</td><td></td></tr>
<tr name="11580" id="11580">
<td>11580</td><td><span class="pp">#endif</span></td></tr>
<tr name="11581" id="11581">
<td>11581</td><td></td></tr>
<tr name="11582" id="11582">
<td>11582</td><td><span class="pp">#ifndef</span> <a id="11582c9" class="tk">USE_FIELD_ALIASES_mcPWM</a></td></tr>
<tr name="11583" id="11583">
<td>11583</td><td></td></tr>
<tr name="11584" id="11584">
<td>11584</td><td>      <a id="11584c7" class="tk">vuint16_t</a> <a id="11584c17" class="tk">SEL23_2</a><a id="11584c24" class="tk">:</a>2;             <span class="ct">/* PWM23_2 Control Select */</span></td></tr>
<tr name="11585" id="11585">
<td>11585</td><td></td></tr>
<tr name="11586" id="11586">
<td>11586</td><td><span class="pp">#else</span></td></tr>
<tr name="11587" id="11587">
<td>11587</td><td></td></tr>
<tr name="11588" id="11588">
<td>11588</td><td>      <a id="11588c7" class="tk">vuint16_t</a> <a id="11588c17" class="tk">SELA_2</a><a id="11588c23" class="tk">:</a>2;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="11589" id="11589">
<td>11589</td><td></td></tr>
<tr name="11590" id="11590">
<td>11590</td><td><span class="pp">#endif</span></td></tr>
<tr name="11591" id="11591">
<td>11591</td><td></td></tr>
<tr name="11592" id="11592">
<td>11592</td><td><span class="pp">#ifndef</span> <a id="11592c9" class="tk">USE_FIELD_ALIASES_mcPWM</a></td></tr>
<tr name="11593" id="11593">
<td>11593</td><td></td></tr>
<tr name="11594" id="11594">
<td>11594</td><td>      <a id="11594c7" class="tk">vuint16_t</a> <a id="11594c17" class="tk">SEL45_2</a><a id="11594c24" class="tk">:</a>2;             <span class="ct">/* PWM45_2 Control Select */</span></td></tr>
<tr name="11595" id="11595">
<td>11595</td><td></td></tr>
<tr name="11596" id="11596">
<td>11596</td><td><span class="pp">#else</span></td></tr>
<tr name="11597" id="11597">
<td>11597</td><td></td></tr>
<tr name="11598" id="11598">
<td>11598</td><td>      <a id="11598c7" class="tk">vuint16_t</a> <a id="11598c17" class="tk">SELB_2</a><a id="11598c23" class="tk">:</a>2;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="11599" id="11599">
<td>11599</td><td></td></tr>
<tr name="11600" id="11600">
<td>11600</td><td><span class="pp">#endif</span></td></tr>
<tr name="11601" id="11601">
<td>11601</td><td></td></tr>
<tr name="11602" id="11602">
<td>11602</td><td><span class="pp">#ifndef</span> <a id="11602c9" class="tk">USE_FIELD_ALIASES_mcPWM</a></td></tr>
<tr name="11603" id="11603">
<td>11603</td><td></td></tr>
<tr name="11604" id="11604">
<td>11604</td><td>      <a id="11604c7" class="tk">vuint16_t</a> <a id="11604c17" class="tk">SEL23_1</a><a id="11604c24" class="tk">:</a>2;             <span class="ct">/* PWM23_1 Control Select */</span></td></tr>
<tr name="11605" id="11605">
<td>11605</td><td></td></tr>
<tr name="11606" id="11606">
<td>11606</td><td><span class="pp">#else</span></td></tr>
<tr name="11607" id="11607">
<td>11607</td><td></td></tr>
<tr name="11608" id="11608">
<td>11608</td><td>      <a id="11608c7" class="tk">vuint16_t</a> <a id="11608c17" class="tk">SELA_1</a><a id="11608c23" class="tk">:</a>2;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="11609" id="11609">
<td>11609</td><td></td></tr>
<tr name="11610" id="11610">
<td>11610</td><td><span class="pp">#endif</span></td></tr>
<tr name="11611" id="11611">
<td>11611</td><td></td></tr>
<tr name="11612" id="11612">
<td>11612</td><td><span class="pp">#ifndef</span> <a id="11612c9" class="tk">USE_FIELD_ALIASES_mcPWM</a></td></tr>
<tr name="11613" id="11613">
<td>11613</td><td></td></tr>
<tr name="11614" id="11614">
<td>11614</td><td>      <a id="11614c7" class="tk">vuint16_t</a> <a id="11614c17" class="tk">SEL45_1</a><a id="11614c24" class="tk">:</a>2;             <span class="ct">/* PWM45_1 Control Select */</span></td></tr>
<tr name="11615" id="11615">
<td>11615</td><td></td></tr>
<tr name="11616" id="11616">
<td>11616</td><td><span class="pp">#else</span></td></tr>
<tr name="11617" id="11617">
<td>11617</td><td></td></tr>
<tr name="11618" id="11618">
<td>11618</td><td>      <a id="11618c7" class="tk">vuint16_t</a> <a id="11618c17" class="tk">SELB_1</a><a id="11618c23" class="tk">:</a>2;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="11619" id="11619">
<td>11619</td><td></td></tr>
<tr name="11620" id="11620">
<td>11620</td><td><span class="pp">#endif</span></td></tr>
<tr name="11621" id="11621">
<td>11621</td><td></td></tr>
<tr name="11622" id="11622">
<td>11622</td><td><span class="pp">#ifndef</span> <a id="11622c9" class="tk">USE_FIELD_ALIASES_mcPWM</a></td></tr>
<tr name="11623" id="11623">
<td>11623</td><td></td></tr>
<tr name="11624" id="11624">
<td>11624</td><td>      <a id="11624c7" class="tk">vuint16_t</a> <a id="11624c17" class="tk">SEL23_0</a><a id="11624c24" class="tk">:</a>2;             <span class="ct">/* PWM23_0 Control Select */</span></td></tr>
<tr name="11625" id="11625">
<td>11625</td><td></td></tr>
<tr name="11626" id="11626">
<td>11626</td><td><span class="pp">#else</span></td></tr>
<tr name="11627" id="11627">
<td>11627</td><td></td></tr>
<tr name="11628" id="11628">
<td>11628</td><td>      <a id="11628c7" class="tk">vuint16_t</a> <a id="11628c17" class="tk">SELA_0</a><a id="11628c23" class="tk">:</a>2;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="11629" id="11629">
<td>11629</td><td></td></tr>
<tr name="11630" id="11630">
<td>11630</td><td><span class="pp">#endif</span></td></tr>
<tr name="11631" id="11631">
<td>11631</td><td></td></tr>
<tr name="11632" id="11632">
<td>11632</td><td><span class="pp">#ifndef</span> <a id="11632c9" class="tk">USE_FIELD_ALIASES_mcPWM</a></td></tr>
<tr name="11633" id="11633">
<td>11633</td><td></td></tr>
<tr name="11634" id="11634">
<td>11634</td><td>      <a id="11634c7" class="tk">vuint16_t</a> <a id="11634c17" class="tk">SEL45_0</a><a id="11634c24" class="tk">:</a>2;             <span class="ct">/* PWM45_0 Control Select */</span></td></tr>
<tr name="11635" id="11635">
<td>11635</td><td></td></tr>
<tr name="11636" id="11636">
<td>11636</td><td><span class="pp">#else</span></td></tr>
<tr name="11637" id="11637">
<td>11637</td><td></td></tr>
<tr name="11638" id="11638">
<td>11638</td><td>      <a id="11638c7" class="tk">vuint16_t</a> <a id="11638c17" class="tk">SELB_0</a><a id="11638c23" class="tk">:</a>2;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="11639" id="11639">
<td>11639</td><td></td></tr>
<tr name="11640" id="11640">
<td>11640</td><td><span class="pp">#endif</span></td></tr>
<tr name="11641" id="11641">
<td>11641</td><td></td></tr>
<tr name="11642" id="11642">
<td>11642</td><td>    <span class="br">}</span> <a id="11642c7" class="tk">B</a>;</td></tr>
<tr name="11643" id="11643">
<td>11643</td><td>  <span class="br">}</span> <a id="11643c5" class="tk">mcPWM_DTSRCSEL_16B_tag</a>;</td></tr>
<tr name="11644" id="11644">
<td>11644</td><td></td></tr>
<tr name="11645" id="11645">
<td>11645</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Master Control Register */</span></td></tr>
<tr name="11646" id="11646">
<td>11646</td><td>    <a id="11646c5" class="tk">vuint16_t</a> <a id="11646c15" class="tk">R</a>;</td></tr>
<tr name="11647" id="11647">
<td>11647</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="11648" id="11648">
<td>11648</td><td>      <a id="11648c7" class="tk">vuint16_t</a> <a id="11648c17" class="tk">IPOL</a><a id="11648c21" class="tk">:</a>4;                <span class="ct">/* Current Polarity */</span></td></tr>
<tr name="11649" id="11649">
<td>11649</td><td>      <a id="11649c7" class="tk">vuint16_t</a> <a id="11649c17" class="tk">RUN</a><a id="11649c20" class="tk">:</a>4;                 <span class="ct">/* Run */</span></td></tr>
<tr name="11650" id="11650">
<td>11650</td><td></td></tr>
<tr name="11651" id="11651">
<td>11651</td><td><span class="pp">#ifndef</span> <a id="11651c9" class="tk">USE_FIELD_ALIASES_mcPWM</a></td></tr>
<tr name="11652" id="11652">
<td>11652</td><td></td></tr>
<tr name="11653" id="11653">
<td>11653</td><td>      <a id="11653c7" class="tk">vuint16_t</a> <a id="11653c17" class="tk">CLOK</a><a id="11653c21" class="tk">:</a>4;                <span class="ct">/* Clear Load Okay */</span></td></tr>
<tr name="11654" id="11654">
<td>11654</td><td></td></tr>
<tr name="11655" id="11655">
<td>11655</td><td><span class="pp">#else</span></td></tr>
<tr name="11656" id="11656">
<td>11656</td><td></td></tr>
<tr name="11657" id="11657">
<td>11657</td><td>      <a id="11657c7" class="tk">vuint16_t</a> <a id="11657c17" class="tk">CLDOK</a><a id="11657c22" class="tk">:</a>4;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="11658" id="11658">
<td>11658</td><td></td></tr>
<tr name="11659" id="11659">
<td>11659</td><td><span class="pp">#endif</span></td></tr>
<tr name="11660" id="11660">
<td>11660</td><td></td></tr>
<tr name="11661" id="11661">
<td>11661</td><td>      <a id="11661c7" class="tk">vuint16_t</a> <a id="11661c17" class="tk">LDOK</a><a id="11661c21" class="tk">:</a>4;                <span class="ct">/* Load Okay */</span></td></tr>
<tr name="11662" id="11662">
<td>11662</td><td>    <span class="br">}</span> <a id="11662c7" class="tk">B</a>;</td></tr>
<tr name="11663" id="11663">
<td>11663</td><td>  <span class="br">}</span> <a id="11663c5" class="tk">mcPWM_MCTRL_16B_tag</a>;</td></tr>
<tr name="11664" id="11664">
<td>11664</td><td></td></tr>
<tr name="11665" id="11665">
<td>11665</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Fault Control Register */</span></td></tr>
<tr name="11666" id="11666">
<td>11666</td><td>    <a id="11666c5" class="tk">vuint16_t</a> <a id="11666c15" class="tk">R</a>;</td></tr>
<tr name="11667" id="11667">
<td>11667</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="11668" id="11668">
<td>11668</td><td>      <a id="11668c7" class="tk">vuint16_t</a> <a id="11668c17" class="tk">FLVL</a><a id="11668c21" class="tk">:</a>4;                <span class="ct">/* Fault Level */</span></td></tr>
<tr name="11669" id="11669">
<td>11669</td><td>      <a id="11669c7" class="tk">vuint16_t</a> <a id="11669c17" class="tk">FAUTO</a><a id="11669c22" class="tk">:</a>4;               <span class="ct">/* Automatic Fault Clearing */</span></td></tr>
<tr name="11670" id="11670">
<td>11670</td><td>      <a id="11670c7" class="tk">vuint16_t</a> <a id="11670c17" class="tk">FSAFE</a><a id="11670c22" class="tk">:</a>4;               <span class="ct">/* Fault Safety Mode */</span></td></tr>
<tr name="11671" id="11671">
<td>11671</td><td>      <a id="11671c7" class="tk">vuint16_t</a> <a id="11671c17" class="tk">FIE</a><a id="11671c20" class="tk">:</a>4;                 <span class="ct">/* Fault Interrupt Enables */</span></td></tr>
<tr name="11672" id="11672">
<td>11672</td><td>    <span class="br">}</span> <a id="11672c7" class="tk">B</a>;</td></tr>
<tr name="11673" id="11673">
<td>11673</td><td>  <span class="br">}</span> <a id="11673c5" class="tk">mcPWM_FCTRL_16B_tag</a>;</td></tr>
<tr name="11674" id="11674">
<td>11674</td><td></td></tr>
<tr name="11675" id="11675">
<td>11675</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Fault Status Register */</span></td></tr>
<tr name="11676" id="11676">
<td>11676</td><td>    <a id="11676c5" class="tk">vuint16_t</a> <a id="11676c15" class="tk">R</a>;</td></tr>
<tr name="11677" id="11677">
<td>11677</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="11678" id="11678">
<td>11678</td><td>     <a id="11678c6" class="tk">vuint16_t</a><a id="11678c15" class="tk">:</a></td></tr>
<tr name="11679" id="11679">
<td>11679</td><td>      3;</td></tr>
<tr name="11680" id="11680">
<td>11680</td><td>      <a id="11680c7" class="tk">vuint16_t</a> <a id="11680c17" class="tk">FTEST</a><a id="11680c22" class="tk">:</a>1;               <span class="ct">/* Fault Test */</span></td></tr>
<tr name="11681" id="11681">
<td>11681</td><td>      <a id="11681c7" class="tk">vuint16_t</a> <a id="11681c17" class="tk">FFPIN</a><a id="11681c22" class="tk">:</a>4;               <span class="ct">/* Filtered Fault Pins */</span></td></tr>
<tr name="11682" id="11682">
<td>11682</td><td>     <a id="11682c6" class="tk">vuint16_t</a><a id="11682c15" class="tk">:</a></td></tr>
<tr name="11683" id="11683">
<td>11683</td><td>      4;</td></tr>
<tr name="11684" id="11684">
<td>11684</td><td>      <a id="11684c7" class="tk">vuint16_t</a> <a id="11684c17" class="tk">FFLAG</a><a id="11684c22" class="tk">:</a>4;               <span class="ct">/* Fault Flags */</span></td></tr>
<tr name="11685" id="11685">
<td>11685</td><td>    <span class="br">}</span> <a id="11685c7" class="tk">B</a>;</td></tr>
<tr name="11686" id="11686">
<td>11686</td><td>  <span class="br">}</span> <a id="11686c5" class="tk">mcPWM_FSTS_16B_tag</a>;</td></tr>
<tr name="11687" id="11687">
<td>11687</td><td></td></tr>
<tr name="11688" id="11688">
<td>11688</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Fault Filter Register */</span></td></tr>
<tr name="11689" id="11689">
<td>11689</td><td>    <a id="11689c5" class="tk">vuint16_t</a> <a id="11689c15" class="tk">R</a>;</td></tr>
<tr name="11690" id="11690">
<td>11690</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="11691" id="11691">
<td>11691</td><td>     <a id="11691c6" class="tk">vuint16_t</a><a id="11691c15" class="tk">:</a></td></tr>
<tr name="11692" id="11692">
<td>11692</td><td>      5;</td></tr>
<tr name="11693" id="11693">
<td>11693</td><td>      <a id="11693c7" class="tk">vuint16_t</a> <a id="11693c17" class="tk">FILT_CNT</a><a id="11693c25" class="tk">:</a>3;            <span class="ct">/* Fault Filter Count */</span></td></tr>
<tr name="11694" id="11694">
<td>11694</td><td>      <a id="11694c7" class="tk">vuint16_t</a> <a id="11694c17" class="tk">FILT_PER</a><a id="11694c25" class="tk">:</a>8;            <span class="ct">/* Fault Filter Period */</span></td></tr>
<tr name="11695" id="11695">
<td>11695</td><td>    <span class="br">}</span> <a id="11695c7" class="tk">B</a>;</td></tr>
<tr name="11696" id="11696">
<td>11696</td><td>  <span class="br">}</span> <a id="11696c5" class="tk">mcPWM_FFILT_16B_tag</a>;</td></tr>
<tr name="11697" id="11697">
<td>11697</td><td></td></tr>
<tr name="11698" id="11698">
<td>11698</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="11698c18" class="tk">mcPWM_SUBMOD_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="11699" id="11699">
<td>11699</td><td>    <span class="ct">/* Counter Register */</span></td></tr>
<tr name="11700" id="11700">
<td>11700</td><td>    <a id="11700c5" class="tk">mcPWM_CNT_16B_tag</a> <a id="11700c23" class="tk">CNT</a>;             <span class="ct">/* relative offset: 0x0000 */</span></td></tr>
<tr name="11701" id="11701">
<td>11701</td><td></td></tr>
<tr name="11702" id="11702">
<td>11702</td><td>    <span class="ct">/* Initial Counter Register */</span></td></tr>
<tr name="11703" id="11703">
<td>11703</td><td>    <a id="11703c5" class="tk">mcPWM_INIT_16B_tag</a> <a id="11703c24" class="tk">INIT</a>;           <span class="ct">/* relative offset: 0x0002 */</span></td></tr>
<tr name="11704" id="11704">
<td>11704</td><td></td></tr>
<tr name="11705" id="11705">
<td>11705</td><td>    <span class="ct">/* Control 2 Register */</span></td></tr>
<tr name="11706" id="11706">
<td>11706</td><td>    <a id="11706c5" class="tk">mcPWM_CTRL2_16B_tag</a> <a id="11706c25" class="tk">CTRL2</a>;         <span class="ct">/* relative offset: 0x0004 */</span></td></tr>
<tr name="11707" id="11707">
<td>11707</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="11708" id="11708">
<td>11708</td><td>      <span class="ct">/* Control Register */</span></td></tr>
<tr name="11709" id="11709">
<td>11709</td><td>      <a id="11709c7" class="tk">mcPWM_CTRL1_16B_tag</a> <a id="11709c27" class="tk">CTRL1</a>;       <span class="ct">/* relative offset: 0x0006 */</span></td></tr>
<tr name="11710" id="11710">
<td>11710</td><td>      <a id="11710c7" class="tk">mcPWM_CTRL1_16B_tag</a> <a id="11710c27" class="tk">CTRL</a>;        <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="11711" id="11711">
<td>11711</td><td>    <span class="br">}</span>;</td></tr>
<tr name="11712" id="11712">
<td>11712</td><td></td></tr>
<tr name="11713" id="11713">
<td>11713</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="11714" id="11714">
<td>11714</td><td>      <a id="11714c7" class="tk">mcPWM_VAL_16B_tag</a> <a id="11714c25" class="tk">VAL</a>[6];        <span class="ct">/* relative offset: 0x0008 */</span></td></tr>
<tr name="11715" id="11715">
<td>11715</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="11716" id="11716">
<td>11716</td><td>        <span class="ct">/* Value Register */</span></td></tr>
<tr name="11717" id="11717">
<td>11717</td><td>        <a id="11717c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="11717c27" class="tk">VAL_0</a>;       <span class="ct">/* relative offset: 0x0008 */</span></td></tr>
<tr name="11718" id="11718">
<td>11718</td><td>        <a id="11718c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="11718c27" class="tk">VAL_1</a>;       <span class="ct">/* relative offset: 0x000A */</span></td></tr>
<tr name="11719" id="11719">
<td>11719</td><td>        <a id="11719c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="11719c27" class="tk">VAL_2</a>;       <span class="ct">/* relative offset: 0x000C */</span></td></tr>
<tr name="11720" id="11720">
<td>11720</td><td>        <a id="11720c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="11720c27" class="tk">VAL_3</a>;       <span class="ct">/* relative offset: 0x000E */</span></td></tr>
<tr name="11721" id="11721">
<td>11721</td><td>        <a id="11721c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="11721c27" class="tk">VAL_4</a>;       <span class="ct">/* relative offset: 0x0010 */</span></td></tr>
<tr name="11722" id="11722">
<td>11722</td><td>        <a id="11722c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="11722c27" class="tk">VAL_5</a>;       <span class="ct">/* relative offset: 0x0012 */</span></td></tr>
<tr name="11723" id="11723">
<td>11723</td><td>      <span class="br">}</span>;</td></tr>
<tr name="11724" id="11724">
<td>11724</td><td>    <span class="br">}</span>;</td></tr>
<tr name="11725" id="11725">
<td>11725</td><td></td></tr>
<tr name="11726" id="11726">
<td>11726</td><td>    <a id="11726c5" class="tk">int8_t</a> <a id="11726c12" class="tk">mcPWM_SUBMOD_reserved_0014</a>[4];</td></tr>
<tr name="11727" id="11727">
<td>11727</td><td></td></tr>
<tr name="11728" id="11728">
<td>11728</td><td>    <span class="ct">/* Output Control Register */</span></td></tr>
<tr name="11729" id="11729">
<td>11729</td><td>    <a id="11729c5" class="tk">mcPWM_OCTRL_16B_tag</a> <a id="11729c25" class="tk">OCTRL</a>;         <span class="ct">/* relative offset: 0x0018 */</span></td></tr>
<tr name="11730" id="11730">
<td>11730</td><td></td></tr>
<tr name="11731" id="11731">
<td>11731</td><td>    <span class="ct">/* Status Register */</span></td></tr>
<tr name="11732" id="11732">
<td>11732</td><td>    <a id="11732c5" class="tk">mcPWM_STS_16B_tag</a> <a id="11732c23" class="tk">STS</a>;             <span class="ct">/* relative offset: 0x001A */</span></td></tr>
<tr name="11733" id="11733">
<td>11733</td><td></td></tr>
<tr name="11734" id="11734">
<td>11734</td><td>    <span class="ct">/* Interrupt Enable Registers */</span></td></tr>
<tr name="11735" id="11735">
<td>11735</td><td>    <a id="11735c5" class="tk">mcPWM_INTEN_16B_tag</a> <a id="11735c25" class="tk">INTEN</a>;         <span class="ct">/* relative offset: 0x001C */</span></td></tr>
<tr name="11736" id="11736">
<td>11736</td><td></td></tr>
<tr name="11737" id="11737">
<td>11737</td><td>    <span class="ct">/* DMA Enable Registers */</span></td></tr>
<tr name="11738" id="11738">
<td>11738</td><td>    <a id="11738c5" class="tk">mcPWM_DMAEN_16B_tag</a> <a id="11738c25" class="tk">DMAEN</a>;         <span class="ct">/* relative offset: 0x001E */</span></td></tr>
<tr name="11739" id="11739">
<td>11739</td><td></td></tr>
<tr name="11740" id="11740">
<td>11740</td><td>    <span class="ct">/* Output Trigger Control  Registers */</span></td></tr>
<tr name="11741" id="11741">
<td>11741</td><td>    <a id="11741c5" class="tk">mcPWM_TCTRL_16B_tag</a> <a id="11741c25" class="tk">TCTRL</a>;         <span class="ct">/* relative offset: 0x0020 */</span></td></tr>
<tr name="11742" id="11742">
<td>11742</td><td></td></tr>
<tr name="11743" id="11743">
<td>11743</td><td>    <span class="ct">/* Fault Disable Mapping   Registers */</span></td></tr>
<tr name="11744" id="11744">
<td>11744</td><td>    <a id="11744c5" class="tk">mcPWM_DISMAP_16B_tag</a> <a id="11744c26" class="tk">DISMAP</a>;       <span class="ct">/* relative offset: 0x0022 */</span></td></tr>
<tr name="11745" id="11745">
<td>11745</td><td></td></tr>
<tr name="11746" id="11746">
<td>11746</td><td>    <span class="ct">/* Deadtime Count Register 0 */</span></td></tr>
<tr name="11747" id="11747">
<td>11747</td><td>    <a id="11747c5" class="tk">mcPWM_DTCNT0_16B_tag</a> <a id="11747c26" class="tk">DTCNT0</a>;       <span class="ct">/* relative offset: 0x0024 */</span></td></tr>
<tr name="11748" id="11748">
<td>11748</td><td></td></tr>
<tr name="11749" id="11749">
<td>11749</td><td>    <span class="ct">/* Deadtime Count Register 1 */</span></td></tr>
<tr name="11750" id="11750">
<td>11750</td><td>    <a id="11750c5" class="tk">mcPWM_DTCNT1_16B_tag</a> <a id="11750c26" class="tk">DTCNT1</a>;       <span class="ct">/* relative offset: 0x0026 */</span></td></tr>
<tr name="11751" id="11751">
<td>11751</td><td>    <a id="11751c5" class="tk">int8_t</a> <a id="11751c12" class="tk">mcPWM_SUBMOD_reserved_0028</a>[8];</td></tr>
<tr name="11752" id="11752">
<td>11752</td><td></td></tr>
<tr name="11753" id="11753">
<td>11753</td><td>    <span class="ct">/* Capture Control X Register */</span></td></tr>
<tr name="11754" id="11754">
<td>11754</td><td>    <a id="11754c5" class="tk">mcPWM_CAPTCTRLX_16B_tag</a> <a id="11754c29" class="tk">CAPTCTRLX</a>; <span class="ct">/* relative offset: 0x0030 */</span></td></tr>
<tr name="11755" id="11755">
<td>11755</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="11756" id="11756">
<td>11756</td><td>      <span class="ct">/* Capture Compare X Register */</span></td></tr>
<tr name="11757" id="11757">
<td>11757</td><td>      <a id="11757c7" class="tk">mcPWM_CAPTCMPX_16B_tag</a> <a id="11757c30" class="tk">CAPTCMPX</a>; <span class="ct">/* relative offset: 0x0032 */</span></td></tr>
<tr name="11758" id="11758">
<td>11758</td><td>      <a id="11758c7" class="tk">mcPWM_CAPTCMPX_16B_tag</a> <a id="11758c30" class="tk">CAPTCOMPX</a>;<span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="11759" id="11759">
<td>11759</td><td>    <span class="br">}</span>;</td></tr>
<tr name="11760" id="11760">
<td>11760</td><td></td></tr>
<tr name="11761" id="11761">
<td>11761</td><td>    <span class="ct">/* Capture Value 0 Register */</span></td></tr>
<tr name="11762" id="11762">
<td>11762</td><td>    <a id="11762c5" class="tk">mcPWM_CVAL0_16B_tag</a> <a id="11762c25" class="tk">CVAL0</a>;         <span class="ct">/* relative offset: 0x0034 */</span></td></tr>
<tr name="11763" id="11763">
<td>11763</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="11764" id="11764">
<td>11764</td><td>      <span class="ct">/* Capture Value 0 Cycle Register */</span></td></tr>
<tr name="11765" id="11765">
<td>11765</td><td>      <a id="11765c7" class="tk">mcPWM_CVAL0CYC_16B_tag</a> <a id="11765c30" class="tk">CVAL0CYC</a>; <span class="ct">/* relative offset: 0x0036 */</span></td></tr>
<tr name="11766" id="11766">
<td>11766</td><td>      <a id="11766c7" class="tk">mcPWM_CVAL0CYC_16B_tag</a> <a id="11766c30" class="tk">CVAL0C</a>;   <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="11767" id="11767">
<td>11767</td><td>    <span class="br">}</span>;</td></tr>
<tr name="11768" id="11768">
<td>11768</td><td></td></tr>
<tr name="11769" id="11769">
<td>11769</td><td>    <span class="ct">/* Capture Value 1 Register */</span></td></tr>
<tr name="11770" id="11770">
<td>11770</td><td>    <a id="11770c5" class="tk">mcPWM_CVAL1_16B_tag</a> <a id="11770c25" class="tk">CVAL1</a>;         <span class="ct">/* relative offset: 0x0038 */</span></td></tr>
<tr name="11771" id="11771">
<td>11771</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="11772" id="11772">
<td>11772</td><td>      <span class="ct">/* Capture Value 1 Cycle Register */</span></td></tr>
<tr name="11773" id="11773">
<td>11773</td><td>      <a id="11773c7" class="tk">mcPWM_CVAL1CYC_16B_tag</a> <a id="11773c30" class="tk">CVAL1CYC</a>; <span class="ct">/* relative offset: 0x003A */</span></td></tr>
<tr name="11774" id="11774">
<td>11774</td><td>      <a id="11774c7" class="tk">mcPWM_CVAL1CYC_16B_tag</a> <a id="11774c30" class="tk">CVAL1C</a>;   <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="11775" id="11775">
<td>11775</td><td>    <span class="br">}</span>;</td></tr>
<tr name="11776" id="11776">
<td>11776</td><td></td></tr>
<tr name="11777" id="11777">
<td>11777</td><td>    <a id="11777c5" class="tk">int8_t</a> <a id="11777c12" class="tk">mcPWM_SUBMOD_reserved_003C</a>[20];</td></tr>
<tr name="11778" id="11778">
<td>11778</td><td>  <span class="br">}</span> <a id="11778c5" class="tk">mcPWM_SUBMOD_tag</a>;</td></tr>
<tr name="11779" id="11779">
<td>11779</td><td></td></tr>
<tr name="11780" id="11780">
<td>11780</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="11780c18" class="tk">mcPWM_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="11781" id="11781">
<td>11781</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="11782" id="11782">
<td>11782</td><td>      <span class="ct">/*  Register set SUBMOD */</span></td></tr>
<tr name="11783" id="11783">
<td>11783</td><td>      <a id="11783c7" class="tk">mcPWM_SUBMOD_tag</a> <a id="11783c24" class="tk">SUBMOD</a>[4];      <span class="ct">/* offset: 0x0000  (0x0050 x 4) */</span></td></tr>
<tr name="11784" id="11784">
<td>11784</td><td></td></tr>
<tr name="11785" id="11785">
<td>11785</td><td>      <span class="ct">/*  Alias name for SUBMOD */</span></td></tr>
<tr name="11786" id="11786">
<td>11786</td><td>      <a id="11786c7" class="tk">mcPWM_SUBMOD_tag</a> <a id="11786c24" class="tk">SUB</a>[4];         <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="11787" id="11787">
<td>11787</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="11788" id="11788">
<td>11788</td><td>        <span class="ct">/* Counter Register */</span></td></tr>
<tr name="11789" id="11789">
<td>11789</td><td>        <a id="11789c9" class="tk">mcPWM_CNT_16B_tag</a> <a id="11789c27" class="tk">CNT0</a>;        <span class="ct">/* offset: 0x0000 size: 16 bit */</span></td></tr>
<tr name="11790" id="11790">
<td>11790</td><td></td></tr>
<tr name="11791" id="11791">
<td>11791</td><td>        <span class="ct">/* Initial Counter Register */</span></td></tr>
<tr name="11792" id="11792">
<td>11792</td><td>        <a id="11792c9" class="tk">mcPWM_INIT_16B_tag</a> <a id="11792c28" class="tk">INIT0</a>;      <span class="ct">/* offset: 0x0002 size: 16 bit */</span></td></tr>
<tr name="11793" id="11793">
<td>11793</td><td></td></tr>
<tr name="11794" id="11794">
<td>11794</td><td>        <span class="ct">/* Control 2 Register */</span></td></tr>
<tr name="11795" id="11795">
<td>11795</td><td>        <a id="11795c9" class="tk">mcPWM_CTRL2_16B_tag</a> <a id="11795c29" class="tk">CTRL20</a>;    <span class="ct">/* offset: 0x0004 size: 16 bit */</span></td></tr>
<tr name="11796" id="11796">
<td>11796</td><td></td></tr>
<tr name="11797" id="11797">
<td>11797</td><td>        <span class="ct">/* Control Register */</span></td></tr>
<tr name="11798" id="11798">
<td>11798</td><td>        <a id="11798c9" class="tk">mcPWM_CTRL1_16B_tag</a> <a id="11798c29" class="tk">CTRL10</a>;    <span class="ct">/* offset: 0x0006 size: 16 bit */</span></td></tr>
<tr name="11799" id="11799">
<td>11799</td><td></td></tr>
<tr name="11800" id="11800">
<td>11800</td><td>        <span class="ct">/* Value Register */</span></td></tr>
<tr name="11801" id="11801">
<td>11801</td><td>        <a id="11801c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="11801c27" class="tk">VAL_00</a>;      <span class="ct">/* offset: 0x0008 size: 16 bit */</span></td></tr>
<tr name="11802" id="11802">
<td>11802</td><td></td></tr>
<tr name="11803" id="11803">
<td>11803</td><td>        <span class="ct">/* Value Register */</span></td></tr>
<tr name="11804" id="11804">
<td>11804</td><td>        <a id="11804c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="11804c27" class="tk">VAL_10</a>;      <span class="ct">/* offset: 0x000A size: 16 bit */</span></td></tr>
<tr name="11805" id="11805">
<td>11805</td><td></td></tr>
<tr name="11806" id="11806">
<td>11806</td><td>        <span class="ct">/* Value Register */</span></td></tr>
<tr name="11807" id="11807">
<td>11807</td><td>        <a id="11807c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="11807c27" class="tk">VAL_20</a>;      <span class="ct">/* offset: 0x000C size: 16 bit */</span></td></tr>
<tr name="11808" id="11808">
<td>11808</td><td></td></tr>
<tr name="11809" id="11809">
<td>11809</td><td>        <span class="ct">/* Value Register */</span></td></tr>
<tr name="11810" id="11810">
<td>11810</td><td>        <a id="11810c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="11810c27" class="tk">VAL_30</a>;      <span class="ct">/* offset: 0x000E size: 16 bit */</span></td></tr>
<tr name="11811" id="11811">
<td>11811</td><td></td></tr>
<tr name="11812" id="11812">
<td>11812</td><td>        <span class="ct">/* Value Register */</span></td></tr>
<tr name="11813" id="11813">
<td>11813</td><td>        <a id="11813c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="11813c27" class="tk">VAL_40</a>;      <span class="ct">/* offset: 0x0010 size: 16 bit */</span></td></tr>
<tr name="11814" id="11814">
<td>11814</td><td></td></tr>
<tr name="11815" id="11815">
<td>11815</td><td>        <span class="ct">/* Value Register */</span></td></tr>
<tr name="11816" id="11816">
<td>11816</td><td>        <a id="11816c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="11816c27" class="tk">VAL_50</a>;      <span class="ct">/* offset: 0x0012 size: 16 bit */</span></td></tr>
<tr name="11817" id="11817">
<td>11817</td><td>        <a id="11817c9" class="tk">int8_t</a> <a id="11817c16" class="tk">mcPWM_reserved_0014_I2</a>[4];</td></tr>
<tr name="11818" id="11818">
<td>11818</td><td></td></tr>
<tr name="11819" id="11819">
<td>11819</td><td>        <span class="ct">/* Output Control Register */</span></td></tr>
<tr name="11820" id="11820">
<td>11820</td><td>        <a id="11820c9" class="tk">mcPWM_OCTRL_16B_tag</a> <a id="11820c29" class="tk">OCTRL0</a>;    <span class="ct">/* offset: 0x0018 size: 16 bit */</span></td></tr>
<tr name="11821" id="11821">
<td>11821</td><td></td></tr>
<tr name="11822" id="11822">
<td>11822</td><td>        <span class="ct">/* Status Register */</span></td></tr>
<tr name="11823" id="11823">
<td>11823</td><td>        <a id="11823c9" class="tk">mcPWM_STS_16B_tag</a> <a id="11823c27" class="tk">STS0</a>;        <span class="ct">/* offset: 0x001A size: 16 bit */</span></td></tr>
<tr name="11824" id="11824">
<td>11824</td><td></td></tr>
<tr name="11825" id="11825">
<td>11825</td><td>        <span class="ct">/* Interrupt Enable Registers */</span></td></tr>
<tr name="11826" id="11826">
<td>11826</td><td>        <a id="11826c9" class="tk">mcPWM_INTEN_16B_tag</a> <a id="11826c29" class="tk">INTEN0</a>;    <span class="ct">/* offset: 0x001C size: 16 bit */</span></td></tr>
<tr name="11827" id="11827">
<td>11827</td><td></td></tr>
<tr name="11828" id="11828">
<td>11828</td><td>        <span class="ct">/* DMA Enable Registers */</span></td></tr>
<tr name="11829" id="11829">
<td>11829</td><td>        <a id="11829c9" class="tk">mcPWM_DMAEN_16B_tag</a> <a id="11829c29" class="tk">DMAEN0</a>;    <span class="ct">/* offset: 0x001E size: 16 bit */</span></td></tr>
<tr name="11830" id="11830">
<td>11830</td><td></td></tr>
<tr name="11831" id="11831">
<td>11831</td><td>        <span class="ct">/* Output Trigger Control  Registers */</span></td></tr>
<tr name="11832" id="11832">
<td>11832</td><td>        <a id="11832c9" class="tk">mcPWM_TCTRL_16B_tag</a> <a id="11832c29" class="tk">TCTRL0</a>;    <span class="ct">/* offset: 0x0020 size: 16 bit */</span></td></tr>
<tr name="11833" id="11833">
<td>11833</td><td></td></tr>
<tr name="11834" id="11834">
<td>11834</td><td>        <span class="ct">/* Fault Disable Mapping   Registers */</span></td></tr>
<tr name="11835" id="11835">
<td>11835</td><td>        <a id="11835c9" class="tk">mcPWM_DISMAP_16B_tag</a> <a id="11835c30" class="tk">DISMAP0</a>;  <span class="ct">/* offset: 0x0022 size: 16 bit */</span></td></tr>
<tr name="11836" id="11836">
<td>11836</td><td></td></tr>
<tr name="11837" id="11837">
<td>11837</td><td>        <span class="ct">/* Deadtime Count Register 0 */</span></td></tr>
<tr name="11838" id="11838">
<td>11838</td><td>        <a id="11838c9" class="tk">mcPWM_DTCNT0_16B_tag</a> <a id="11838c30" class="tk">DTCNT00</a>;  <span class="ct">/* offset: 0x0024 size: 16 bit */</span></td></tr>
<tr name="11839" id="11839">
<td>11839</td><td></td></tr>
<tr name="11840" id="11840">
<td>11840</td><td>        <span class="ct">/* Deadtime Count Register 1 */</span></td></tr>
<tr name="11841" id="11841">
<td>11841</td><td>        <a id="11841c9" class="tk">mcPWM_DTCNT1_16B_tag</a> <a id="11841c30" class="tk">DTCNT10</a>;  <span class="ct">/* offset: 0x0026 size: 16 bit */</span></td></tr>
<tr name="11842" id="11842">
<td>11842</td><td>        <a id="11842c9" class="tk">int8_t</a> <a id="11842c16" class="tk">mcPWM_reserved_0028_I2</a>[8];</td></tr>
<tr name="11843" id="11843">
<td>11843</td><td></td></tr>
<tr name="11844" id="11844">
<td>11844</td><td>        <span class="ct">/* Capture Control X Register */</span></td></tr>
<tr name="11845" id="11845">
<td>11845</td><td>        <a id="11845c9" class="tk">mcPWM_CAPTCTRLX_16B_tag</a> <a id="11845c33" class="tk">CAPTCTRLX0</a>;<span class="ct">/* offset: 0x0030 size: 16 bit */</span></td></tr>
<tr name="11846" id="11846">
<td>11846</td><td></td></tr>
<tr name="11847" id="11847">
<td>11847</td><td>        <span class="ct">/* Capture Compare X Register */</span></td></tr>
<tr name="11848" id="11848">
<td>11848</td><td>        <a id="11848c9" class="tk">mcPWM_CAPTCMPX_16B_tag</a> <a id="11848c32" class="tk">CAPTCMPX0</a>;<span class="ct">/* offset: 0x0032 size: 16 bit */</span></td></tr>
<tr name="11849" id="11849">
<td>11849</td><td></td></tr>
<tr name="11850" id="11850">
<td>11850</td><td>        <span class="ct">/* Capture Value 0 Register */</span></td></tr>
<tr name="11851" id="11851">
<td>11851</td><td>        <a id="11851c9" class="tk">mcPWM_CVAL0_16B_tag</a> <a id="11851c29" class="tk">CVAL00</a>;    <span class="ct">/* offset: 0x0034 size: 16 bit */</span></td></tr>
<tr name="11852" id="11852">
<td>11852</td><td></td></tr>
<tr name="11853" id="11853">
<td>11853</td><td>        <span class="ct">/* Capture Value 0 Cycle Register */</span></td></tr>
<tr name="11854" id="11854">
<td>11854</td><td>        <a id="11854c9" class="tk">mcPWM_CVAL0CYC_16B_tag</a> <a id="11854c32" class="tk">CVAL0CYC0</a>;<span class="ct">/* offset: 0x0036 size: 16 bit */</span></td></tr>
<tr name="11855" id="11855">
<td>11855</td><td></td></tr>
<tr name="11856" id="11856">
<td>11856</td><td>        <span class="ct">/* Capture Value 1 Register */</span></td></tr>
<tr name="11857" id="11857">
<td>11857</td><td>        <a id="11857c9" class="tk">mcPWM_CVAL1_16B_tag</a> <a id="11857c29" class="tk">CVAL10</a>;    <span class="ct">/* offset: 0x0038 size: 16 bit */</span></td></tr>
<tr name="11858" id="11858">
<td>11858</td><td></td></tr>
<tr name="11859" id="11859">
<td>11859</td><td>        <span class="ct">/* Capture Value 1 Cycle Register */</span></td></tr>
<tr name="11860" id="11860">
<td>11860</td><td>        <a id="11860c9" class="tk">mcPWM_CVAL1CYC_16B_tag</a> <a id="11860c32" class="tk">CVAL1CYC0</a>;<span class="ct">/* offset: 0x003A size: 16 bit */</span></td></tr>
<tr name="11861" id="11861">
<td>11861</td><td>        <a id="11861c9" class="tk">int8_t</a> <a id="11861c16" class="tk">mcPWM_reserved_003C_I2</a>[20];</td></tr>
<tr name="11862" id="11862">
<td>11862</td><td></td></tr>
<tr name="11863" id="11863">
<td>11863</td><td>        <span class="ct">/* Counter Register */</span></td></tr>
<tr name="11864" id="11864">
<td>11864</td><td>        <a id="11864c9" class="tk">mcPWM_CNT_16B_tag</a> <a id="11864c27" class="tk">CNT1</a>;        <span class="ct">/* offset: 0x0050 size: 16 bit */</span></td></tr>
<tr name="11865" id="11865">
<td>11865</td><td></td></tr>
<tr name="11866" id="11866">
<td>11866</td><td>        <span class="ct">/* Initial Counter Register */</span></td></tr>
<tr name="11867" id="11867">
<td>11867</td><td>        <a id="11867c9" class="tk">mcPWM_INIT_16B_tag</a> <a id="11867c28" class="tk">INIT1</a>;      <span class="ct">/* offset: 0x0052 size: 16 bit */</span></td></tr>
<tr name="11868" id="11868">
<td>11868</td><td></td></tr>
<tr name="11869" id="11869">
<td>11869</td><td>        <span class="ct">/* Control 2 Register */</span></td></tr>
<tr name="11870" id="11870">
<td>11870</td><td>        <a id="11870c9" class="tk">mcPWM_CTRL2_16B_tag</a> <a id="11870c29" class="tk">CTRL21</a>;    <span class="ct">/* offset: 0x0054 size: 16 bit */</span></td></tr>
<tr name="11871" id="11871">
<td>11871</td><td></td></tr>
<tr name="11872" id="11872">
<td>11872</td><td>        <span class="ct">/* Control Register */</span></td></tr>
<tr name="11873" id="11873">
<td>11873</td><td>        <a id="11873c9" class="tk">mcPWM_CTRL1_16B_tag</a> <a id="11873c29" class="tk">CTRL11</a>;    <span class="ct">/* offset: 0x0056 size: 16 bit */</span></td></tr>
<tr name="11874" id="11874">
<td>11874</td><td></td></tr>
<tr name="11875" id="11875">
<td>11875</td><td>        <span class="ct">/* Value Register */</span></td></tr>
<tr name="11876" id="11876">
<td>11876</td><td>        <a id="11876c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="11876c27" class="tk">VAL_01</a>;      <span class="ct">/* offset: 0x0058 size: 16 bit */</span></td></tr>
<tr name="11877" id="11877">
<td>11877</td><td></td></tr>
<tr name="11878" id="11878">
<td>11878</td><td>        <span class="ct">/* Value Register */</span></td></tr>
<tr name="11879" id="11879">
<td>11879</td><td>        <a id="11879c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="11879c27" class="tk">VAL_11</a>;      <span class="ct">/* offset: 0x005A size: 16 bit */</span></td></tr>
<tr name="11880" id="11880">
<td>11880</td><td></td></tr>
<tr name="11881" id="11881">
<td>11881</td><td>        <span class="ct">/* Value Register */</span></td></tr>
<tr name="11882" id="11882">
<td>11882</td><td>        <a id="11882c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="11882c27" class="tk">VAL_21</a>;      <span class="ct">/* offset: 0x005C size: 16 bit */</span></td></tr>
<tr name="11883" id="11883">
<td>11883</td><td></td></tr>
<tr name="11884" id="11884">
<td>11884</td><td>        <span class="ct">/* Value Register */</span></td></tr>
<tr name="11885" id="11885">
<td>11885</td><td>        <a id="11885c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="11885c27" class="tk">VAL_31</a>;      <span class="ct">/* offset: 0x005E size: 16 bit */</span></td></tr>
<tr name="11886" id="11886">
<td>11886</td><td></td></tr>
<tr name="11887" id="11887">
<td>11887</td><td>        <span class="ct">/* Value Register */</span></td></tr>
<tr name="11888" id="11888">
<td>11888</td><td>        <a id="11888c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="11888c27" class="tk">VAL_41</a>;      <span class="ct">/* offset: 0x0060 size: 16 bit */</span></td></tr>
<tr name="11889" id="11889">
<td>11889</td><td></td></tr>
<tr name="11890" id="11890">
<td>11890</td><td>        <span class="ct">/* Value Register */</span></td></tr>
<tr name="11891" id="11891">
<td>11891</td><td>        <a id="11891c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="11891c27" class="tk">VAL_51</a>;      <span class="ct">/* offset: 0x0062 size: 16 bit */</span></td></tr>
<tr name="11892" id="11892">
<td>11892</td><td>        <a id="11892c9" class="tk">int8_t</a> <a id="11892c16" class="tk">mcPWM_reserved_0064_I2</a>[4];</td></tr>
<tr name="11893" id="11893">
<td>11893</td><td></td></tr>
<tr name="11894" id="11894">
<td>11894</td><td>        <span class="ct">/* Output Control Register */</span></td></tr>
<tr name="11895" id="11895">
<td>11895</td><td>        <a id="11895c9" class="tk">mcPWM_OCTRL_16B_tag</a> <a id="11895c29" class="tk">OCTRL1</a>;    <span class="ct">/* offset: 0x0068 size: 16 bit */</span></td></tr>
<tr name="11896" id="11896">
<td>11896</td><td></td></tr>
<tr name="11897" id="11897">
<td>11897</td><td>        <span class="ct">/* Status Register */</span></td></tr>
<tr name="11898" id="11898">
<td>11898</td><td>        <a id="11898c9" class="tk">mcPWM_STS_16B_tag</a> <a id="11898c27" class="tk">STS1</a>;        <span class="ct">/* offset: 0x006A size: 16 bit */</span></td></tr>
<tr name="11899" id="11899">
<td>11899</td><td></td></tr>
<tr name="11900" id="11900">
<td>11900</td><td>        <span class="ct">/* Interrupt Enable Registers */</span></td></tr>
<tr name="11901" id="11901">
<td>11901</td><td>        <a id="11901c9" class="tk">mcPWM_INTEN_16B_tag</a> <a id="11901c29" class="tk">INTEN1</a>;    <span class="ct">/* offset: 0x006C size: 16 bit */</span></td></tr>
<tr name="11902" id="11902">
<td>11902</td><td></td></tr>
<tr name="11903" id="11903">
<td>11903</td><td>        <span class="ct">/* DMA Enable Registers */</span></td></tr>
<tr name="11904" id="11904">
<td>11904</td><td>        <a id="11904c9" class="tk">mcPWM_DMAEN_16B_tag</a> <a id="11904c29" class="tk">DMAEN1</a>;    <span class="ct">/* offset: 0x006E size: 16 bit */</span></td></tr>
<tr name="11905" id="11905">
<td>11905</td><td></td></tr>
<tr name="11906" id="11906">
<td>11906</td><td>        <span class="ct">/* Output Trigger Control  Registers */</span></td></tr>
<tr name="11907" id="11907">
<td>11907</td><td>        <a id="11907c9" class="tk">mcPWM_TCTRL_16B_tag</a> <a id="11907c29" class="tk">TCTRL1</a>;    <span class="ct">/* offset: 0x0070 size: 16 bit */</span></td></tr>
<tr name="11908" id="11908">
<td>11908</td><td></td></tr>
<tr name="11909" id="11909">
<td>11909</td><td>        <span class="ct">/* Fault Disable Mapping   Registers */</span></td></tr>
<tr name="11910" id="11910">
<td>11910</td><td>        <a id="11910c9" class="tk">mcPWM_DISMAP_16B_tag</a> <a id="11910c30" class="tk">DISMAP1</a>;  <span class="ct">/* offset: 0x0072 size: 16 bit */</span></td></tr>
<tr name="11911" id="11911">
<td>11911</td><td></td></tr>
<tr name="11912" id="11912">
<td>11912</td><td>        <span class="ct">/* Deadtime Count Register 0 */</span></td></tr>
<tr name="11913" id="11913">
<td>11913</td><td>        <a id="11913c9" class="tk">mcPWM_DTCNT0_16B_tag</a> <a id="11913c30" class="tk">DTCNT01</a>;  <span class="ct">/* offset: 0x0074 size: 16 bit */</span></td></tr>
<tr name="11914" id="11914">
<td>11914</td><td></td></tr>
<tr name="11915" id="11915">
<td>11915</td><td>        <span class="ct">/* Deadtime Count Register 1 */</span></td></tr>
<tr name="11916" id="11916">
<td>11916</td><td>        <a id="11916c9" class="tk">mcPWM_DTCNT1_16B_tag</a> <a id="11916c30" class="tk">DTCNT11</a>;  <span class="ct">/* offset: 0x0076 size: 16 bit */</span></td></tr>
<tr name="11917" id="11917">
<td>11917</td><td>        <a id="11917c9" class="tk">int8_t</a> <a id="11917c16" class="tk">mcPWM_reserved_0078_I2</a>[8];</td></tr>
<tr name="11918" id="11918">
<td>11918</td><td></td></tr>
<tr name="11919" id="11919">
<td>11919</td><td>        <span class="ct">/* Capture Control X Register */</span></td></tr>
<tr name="11920" id="11920">
<td>11920</td><td>        <a id="11920c9" class="tk">mcPWM_CAPTCTRLX_16B_tag</a> <a id="11920c33" class="tk">CAPTCTRLX1</a>;<span class="ct">/* offset: 0x0080 size: 16 bit */</span></td></tr>
<tr name="11921" id="11921">
<td>11921</td><td></td></tr>
<tr name="11922" id="11922">
<td>11922</td><td>        <span class="ct">/* Capture Compare X Register */</span></td></tr>
<tr name="11923" id="11923">
<td>11923</td><td>        <a id="11923c9" class="tk">mcPWM_CAPTCMPX_16B_tag</a> <a id="11923c32" class="tk">CAPTCMPX1</a>;<span class="ct">/* offset: 0x0082 size: 16 bit */</span></td></tr>
<tr name="11924" id="11924">
<td>11924</td><td></td></tr>
<tr name="11925" id="11925">
<td>11925</td><td>        <span class="ct">/* Capture Value 0 Register */</span></td></tr>
<tr name="11926" id="11926">
<td>11926</td><td>        <a id="11926c9" class="tk">mcPWM_CVAL0_16B_tag</a> <a id="11926c29" class="tk">CVAL01</a>;    <span class="ct">/* offset: 0x0084 size: 16 bit */</span></td></tr>
<tr name="11927" id="11927">
<td>11927</td><td></td></tr>
<tr name="11928" id="11928">
<td>11928</td><td>        <span class="ct">/* Capture Value 0 Cycle Register */</span></td></tr>
<tr name="11929" id="11929">
<td>11929</td><td>        <a id="11929c9" class="tk">mcPWM_CVAL0CYC_16B_tag</a> <a id="11929c32" class="tk">CVAL0CYC1</a>;<span class="ct">/* offset: 0x0086 size: 16 bit */</span></td></tr>
<tr name="11930" id="11930">
<td>11930</td><td></td></tr>
<tr name="11931" id="11931">
<td>11931</td><td>        <span class="ct">/* Capture Value 1 Register */</span></td></tr>
<tr name="11932" id="11932">
<td>11932</td><td>        <a id="11932c9" class="tk">mcPWM_CVAL1_16B_tag</a> <a id="11932c29" class="tk">CVAL11</a>;    <span class="ct">/* offset: 0x0088 size: 16 bit */</span></td></tr>
<tr name="11933" id="11933">
<td>11933</td><td></td></tr>
<tr name="11934" id="11934">
<td>11934</td><td>        <span class="ct">/* Capture Value 1 Cycle Register */</span></td></tr>
<tr name="11935" id="11935">
<td>11935</td><td>        <a id="11935c9" class="tk">mcPWM_CVAL1CYC_16B_tag</a> <a id="11935c32" class="tk">CVAL1CYC1</a>;<span class="ct">/* offset: 0x008A size: 16 bit */</span></td></tr>
<tr name="11936" id="11936">
<td>11936</td><td>        <a id="11936c9" class="tk">int8_t</a> <a id="11936c16" class="tk">mcPWM_reserved_008C_I2</a>[20];</td></tr>
<tr name="11937" id="11937">
<td>11937</td><td></td></tr>
<tr name="11938" id="11938">
<td>11938</td><td>        <span class="ct">/* Counter Register */</span></td></tr>
<tr name="11939" id="11939">
<td>11939</td><td>        <a id="11939c9" class="tk">mcPWM_CNT_16B_tag</a> <a id="11939c27" class="tk">CNT2</a>;        <span class="ct">/* offset: 0x00A0 size: 16 bit */</span></td></tr>
<tr name="11940" id="11940">
<td>11940</td><td></td></tr>
<tr name="11941" id="11941">
<td>11941</td><td>        <span class="ct">/* Initial Counter Register */</span></td></tr>
<tr name="11942" id="11942">
<td>11942</td><td>        <a id="11942c9" class="tk">mcPWM_INIT_16B_tag</a> <a id="11942c28" class="tk">INIT2</a>;      <span class="ct">/* offset: 0x00A2 size: 16 bit */</span></td></tr>
<tr name="11943" id="11943">
<td>11943</td><td></td></tr>
<tr name="11944" id="11944">
<td>11944</td><td>        <span class="ct">/* Control 2 Register */</span></td></tr>
<tr name="11945" id="11945">
<td>11945</td><td>        <a id="11945c9" class="tk">mcPWM_CTRL2_16B_tag</a> <a id="11945c29" class="tk">CTRL22</a>;    <span class="ct">/* offset: 0x00A4 size: 16 bit */</span></td></tr>
<tr name="11946" id="11946">
<td>11946</td><td></td></tr>
<tr name="11947" id="11947">
<td>11947</td><td>        <span class="ct">/* Control Register */</span></td></tr>
<tr name="11948" id="11948">
<td>11948</td><td>        <a id="11948c9" class="tk">mcPWM_CTRL1_16B_tag</a> <a id="11948c29" class="tk">CTRL12</a>;    <span class="ct">/* offset: 0x00A6 size: 16 bit */</span></td></tr>
<tr name="11949" id="11949">
<td>11949</td><td></td></tr>
<tr name="11950" id="11950">
<td>11950</td><td>        <span class="ct">/* Value Register */</span></td></tr>
<tr name="11951" id="11951">
<td>11951</td><td>        <a id="11951c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="11951c27" class="tk">VAL_02</a>;      <span class="ct">/* offset: 0x00A8 size: 16 bit */</span></td></tr>
<tr name="11952" id="11952">
<td>11952</td><td></td></tr>
<tr name="11953" id="11953">
<td>11953</td><td>        <span class="ct">/* Value Register */</span></td></tr>
<tr name="11954" id="11954">
<td>11954</td><td>        <a id="11954c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="11954c27" class="tk">VAL_12</a>;      <span class="ct">/* offset: 0x00AA size: 16 bit */</span></td></tr>
<tr name="11955" id="11955">
<td>11955</td><td></td></tr>
<tr name="11956" id="11956">
<td>11956</td><td>        <span class="ct">/* Value Register */</span></td></tr>
<tr name="11957" id="11957">
<td>11957</td><td>        <a id="11957c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="11957c27" class="tk">VAL_22</a>;      <span class="ct">/* offset: 0x00AC size: 16 bit */</span></td></tr>
<tr name="11958" id="11958">
<td>11958</td><td></td></tr>
<tr name="11959" id="11959">
<td>11959</td><td>        <span class="ct">/* Value Register */</span></td></tr>
<tr name="11960" id="11960">
<td>11960</td><td>        <a id="11960c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="11960c27" class="tk">VAL_32</a>;      <span class="ct">/* offset: 0x00AE size: 16 bit */</span></td></tr>
<tr name="11961" id="11961">
<td>11961</td><td></td></tr>
<tr name="11962" id="11962">
<td>11962</td><td>        <span class="ct">/* Value Register */</span></td></tr>
<tr name="11963" id="11963">
<td>11963</td><td>        <a id="11963c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="11963c27" class="tk">VAL_42</a>;      <span class="ct">/* offset: 0x00B0 size: 16 bit */</span></td></tr>
<tr name="11964" id="11964">
<td>11964</td><td></td></tr>
<tr name="11965" id="11965">
<td>11965</td><td>        <span class="ct">/* Value Register */</span></td></tr>
<tr name="11966" id="11966">
<td>11966</td><td>        <a id="11966c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="11966c27" class="tk">VAL_52</a>;      <span class="ct">/* offset: 0x00B2 size: 16 bit */</span></td></tr>
<tr name="11967" id="11967">
<td>11967</td><td>        <a id="11967c9" class="tk">int8_t</a> <a id="11967c16" class="tk">mcPWM_reserved_00B4_I2</a>[4];</td></tr>
<tr name="11968" id="11968">
<td>11968</td><td></td></tr>
<tr name="11969" id="11969">
<td>11969</td><td>        <span class="ct">/* Output Control Register */</span></td></tr>
<tr name="11970" id="11970">
<td>11970</td><td>        <a id="11970c9" class="tk">mcPWM_OCTRL_16B_tag</a> <a id="11970c29" class="tk">OCTRL2</a>;    <span class="ct">/* offset: 0x00B8 size: 16 bit */</span></td></tr>
<tr name="11971" id="11971">
<td>11971</td><td></td></tr>
<tr name="11972" id="11972">
<td>11972</td><td>        <span class="ct">/* Status Register */</span></td></tr>
<tr name="11973" id="11973">
<td>11973</td><td>        <a id="11973c9" class="tk">mcPWM_STS_16B_tag</a> <a id="11973c27" class="tk">STS2</a>;        <span class="ct">/* offset: 0x00BA size: 16 bit */</span></td></tr>
<tr name="11974" id="11974">
<td>11974</td><td></td></tr>
<tr name="11975" id="11975">
<td>11975</td><td>        <span class="ct">/* Interrupt Enable Registers */</span></td></tr>
<tr name="11976" id="11976">
<td>11976</td><td>        <a id="11976c9" class="tk">mcPWM_INTEN_16B_tag</a> <a id="11976c29" class="tk">INTEN2</a>;    <span class="ct">/* offset: 0x00BC size: 16 bit */</span></td></tr>
<tr name="11977" id="11977">
<td>11977</td><td></td></tr>
<tr name="11978" id="11978">
<td>11978</td><td>        <span class="ct">/* DMA Enable Registers */</span></td></tr>
<tr name="11979" id="11979">
<td>11979</td><td>        <a id="11979c9" class="tk">mcPWM_DMAEN_16B_tag</a> <a id="11979c29" class="tk">DMAEN2</a>;    <span class="ct">/* offset: 0x00BE size: 16 bit */</span></td></tr>
<tr name="11980" id="11980">
<td>11980</td><td></td></tr>
<tr name="11981" id="11981">
<td>11981</td><td>        <span class="ct">/* Output Trigger Control  Registers */</span></td></tr>
<tr name="11982" id="11982">
<td>11982</td><td>        <a id="11982c9" class="tk">mcPWM_TCTRL_16B_tag</a> <a id="11982c29" class="tk">TCTRL2</a>;    <span class="ct">/* offset: 0x00C0 size: 16 bit */</span></td></tr>
<tr name="11983" id="11983">
<td>11983</td><td></td></tr>
<tr name="11984" id="11984">
<td>11984</td><td>        <span class="ct">/* Fault Disable Mapping   Registers */</span></td></tr>
<tr name="11985" id="11985">
<td>11985</td><td>        <a id="11985c9" class="tk">mcPWM_DISMAP_16B_tag</a> <a id="11985c30" class="tk">DISMAP2</a>;  <span class="ct">/* offset: 0x00C2 size: 16 bit */</span></td></tr>
<tr name="11986" id="11986">
<td>11986</td><td></td></tr>
<tr name="11987" id="11987">
<td>11987</td><td>        <span class="ct">/* Deadtime Count Register 0 */</span></td></tr>
<tr name="11988" id="11988">
<td>11988</td><td>        <a id="11988c9" class="tk">mcPWM_DTCNT0_16B_tag</a> <a id="11988c30" class="tk">DTCNT02</a>;  <span class="ct">/* offset: 0x00C4 size: 16 bit */</span></td></tr>
<tr name="11989" id="11989">
<td>11989</td><td></td></tr>
<tr name="11990" id="11990">
<td>11990</td><td>        <span class="ct">/* Deadtime Count Register 1 */</span></td></tr>
<tr name="11991" id="11991">
<td>11991</td><td>        <a id="11991c9" class="tk">mcPWM_DTCNT1_16B_tag</a> <a id="11991c30" class="tk">DTCNT12</a>;  <span class="ct">/* offset: 0x00C6 size: 16 bit */</span></td></tr>
<tr name="11992" id="11992">
<td>11992</td><td>        <a id="11992c9" class="tk">int8_t</a> <a id="11992c16" class="tk">mcPWM_reserved_00C8_I2</a>[8];</td></tr>
<tr name="11993" id="11993">
<td>11993</td><td></td></tr>
<tr name="11994" id="11994">
<td>11994</td><td>        <span class="ct">/* Capture Control X Register */</span></td></tr>
<tr name="11995" id="11995">
<td>11995</td><td>        <a id="11995c9" class="tk">mcPWM_CAPTCTRLX_16B_tag</a> <a id="11995c33" class="tk">CAPTCTRLX2</a>;<span class="ct">/* offset: 0x00D0 size: 16 bit */</span></td></tr>
<tr name="11996" id="11996">
<td>11996</td><td></td></tr>
<tr name="11997" id="11997">
<td>11997</td><td>        <span class="ct">/* Capture Compare X Register */</span></td></tr>
<tr name="11998" id="11998">
<td>11998</td><td>        <a id="11998c9" class="tk">mcPWM_CAPTCMPX_16B_tag</a> <a id="11998c32" class="tk">CAPTCMPX2</a>;<span class="ct">/* offset: 0x00D2 size: 16 bit */</span></td></tr>
<tr name="11999" id="11999">
<td>11999</td><td></td></tr>
<tr name="12000" id="12000">
<td>12000</td><td>        <span class="ct">/* Capture Value 0 Register */</span></td></tr>
<tr name="12001" id="12001">
<td>12001</td><td>        <a id="12001c9" class="tk">mcPWM_CVAL0_16B_tag</a> <a id="12001c29" class="tk">CVAL02</a>;    <span class="ct">/* offset: 0x00D4 size: 16 bit */</span></td></tr>
<tr name="12002" id="12002">
<td>12002</td><td></td></tr>
<tr name="12003" id="12003">
<td>12003</td><td>        <span class="ct">/* Capture Value 0 Cycle Register */</span></td></tr>
<tr name="12004" id="12004">
<td>12004</td><td>        <a id="12004c9" class="tk">mcPWM_CVAL0CYC_16B_tag</a> <a id="12004c32" class="tk">CVAL0CYC2</a>;<span class="ct">/* offset: 0x00D6 size: 16 bit */</span></td></tr>
<tr name="12005" id="12005">
<td>12005</td><td></td></tr>
<tr name="12006" id="12006">
<td>12006</td><td>        <span class="ct">/* Capture Value 1 Register */</span></td></tr>
<tr name="12007" id="12007">
<td>12007</td><td>        <a id="12007c9" class="tk">mcPWM_CVAL1_16B_tag</a> <a id="12007c29" class="tk">CVAL12</a>;    <span class="ct">/* offset: 0x00D8 size: 16 bit */</span></td></tr>
<tr name="12008" id="12008">
<td>12008</td><td></td></tr>
<tr name="12009" id="12009">
<td>12009</td><td>        <span class="ct">/* Capture Value 1 Cycle Register */</span></td></tr>
<tr name="12010" id="12010">
<td>12010</td><td>        <a id="12010c9" class="tk">mcPWM_CVAL1CYC_16B_tag</a> <a id="12010c32" class="tk">CVAL1CYC2</a>;<span class="ct">/* offset: 0x00DA size: 16 bit */</span></td></tr>
<tr name="12011" id="12011">
<td>12011</td><td>        <a id="12011c9" class="tk">int8_t</a> <a id="12011c16" class="tk">mcPWM_reserved_00DC_I2</a>[20];</td></tr>
<tr name="12012" id="12012">
<td>12012</td><td></td></tr>
<tr name="12013" id="12013">
<td>12013</td><td>        <span class="ct">/* Counter Register */</span></td></tr>
<tr name="12014" id="12014">
<td>12014</td><td>        <a id="12014c9" class="tk">mcPWM_CNT_16B_tag</a> <a id="12014c27" class="tk">CNT3</a>;        <span class="ct">/* offset: 0x00F0 size: 16 bit */</span></td></tr>
<tr name="12015" id="12015">
<td>12015</td><td></td></tr>
<tr name="12016" id="12016">
<td>12016</td><td>        <span class="ct">/* Initial Counter Register */</span></td></tr>
<tr name="12017" id="12017">
<td>12017</td><td>        <a id="12017c9" class="tk">mcPWM_INIT_16B_tag</a> <a id="12017c28" class="tk">INIT3</a>;      <span class="ct">/* offset: 0x00F2 size: 16 bit */</span></td></tr>
<tr name="12018" id="12018">
<td>12018</td><td></td></tr>
<tr name="12019" id="12019">
<td>12019</td><td>        <span class="ct">/* Control 2 Register */</span></td></tr>
<tr name="12020" id="12020">
<td>12020</td><td>        <a id="12020c9" class="tk">mcPWM_CTRL2_16B_tag</a> <a id="12020c29" class="tk">CTRL23</a>;    <span class="ct">/* offset: 0x00F4 size: 16 bit */</span></td></tr>
<tr name="12021" id="12021">
<td>12021</td><td></td></tr>
<tr name="12022" id="12022">
<td>12022</td><td>        <span class="ct">/* Control Register */</span></td></tr>
<tr name="12023" id="12023">
<td>12023</td><td>        <a id="12023c9" class="tk">mcPWM_CTRL1_16B_tag</a> <a id="12023c29" class="tk">CTRL13</a>;    <span class="ct">/* offset: 0x00F6 size: 16 bit */</span></td></tr>
<tr name="12024" id="12024">
<td>12024</td><td></td></tr>
<tr name="12025" id="12025">
<td>12025</td><td>        <span class="ct">/* Value Register */</span></td></tr>
<tr name="12026" id="12026">
<td>12026</td><td>        <a id="12026c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="12026c27" class="tk">VAL_03</a>;      <span class="ct">/* offset: 0x00F8 size: 16 bit */</span></td></tr>
<tr name="12027" id="12027">
<td>12027</td><td></td></tr>
<tr name="12028" id="12028">
<td>12028</td><td>        <span class="ct">/* Value Register */</span></td></tr>
<tr name="12029" id="12029">
<td>12029</td><td>        <a id="12029c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="12029c27" class="tk">VAL_13</a>;      <span class="ct">/* offset: 0x00FA size: 16 bit */</span></td></tr>
<tr name="12030" id="12030">
<td>12030</td><td></td></tr>
<tr name="12031" id="12031">
<td>12031</td><td>        <span class="ct">/* Value Register */</span></td></tr>
<tr name="12032" id="12032">
<td>12032</td><td>        <a id="12032c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="12032c27" class="tk">VAL_23</a>;      <span class="ct">/* offset: 0x00FC size: 16 bit */</span></td></tr>
<tr name="12033" id="12033">
<td>12033</td><td></td></tr>
<tr name="12034" id="12034">
<td>12034</td><td>        <span class="ct">/* Value Register */</span></td></tr>
<tr name="12035" id="12035">
<td>12035</td><td>        <a id="12035c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="12035c27" class="tk">VAL_33</a>;      <span class="ct">/* offset: 0x00FE size: 16 bit */</span></td></tr>
<tr name="12036" id="12036">
<td>12036</td><td></td></tr>
<tr name="12037" id="12037">
<td>12037</td><td>        <span class="ct">/* Value Register */</span></td></tr>
<tr name="12038" id="12038">
<td>12038</td><td>        <a id="12038c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="12038c27" class="tk">VAL_43</a>;      <span class="ct">/* offset: 0x0100 size: 16 bit */</span></td></tr>
<tr name="12039" id="12039">
<td>12039</td><td></td></tr>
<tr name="12040" id="12040">
<td>12040</td><td>        <span class="ct">/* Value Register */</span></td></tr>
<tr name="12041" id="12041">
<td>12041</td><td>        <a id="12041c9" class="tk">mcPWM_VAL_16B_tag</a> <a id="12041c27" class="tk">VAL_53</a>;      <span class="ct">/* offset: 0x0102 size: 16 bit */</span></td></tr>
<tr name="12042" id="12042">
<td>12042</td><td>        <a id="12042c9" class="tk">int8_t</a> <a id="12042c16" class="tk">mcPWM_reserved_0104_I2</a>[4];</td></tr>
<tr name="12043" id="12043">
<td>12043</td><td></td></tr>
<tr name="12044" id="12044">
<td>12044</td><td>        <span class="ct">/* Output Control Register */</span></td></tr>
<tr name="12045" id="12045">
<td>12045</td><td>        <a id="12045c9" class="tk">mcPWM_OCTRL_16B_tag</a> <a id="12045c29" class="tk">OCTRL3</a>;    <span class="ct">/* offset: 0x0108 size: 16 bit */</span></td></tr>
<tr name="12046" id="12046">
<td>12046</td><td></td></tr>
<tr name="12047" id="12047">
<td>12047</td><td>        <span class="ct">/* Status Register */</span></td></tr>
<tr name="12048" id="12048">
<td>12048</td><td>        <a id="12048c9" class="tk">mcPWM_STS_16B_tag</a> <a id="12048c27" class="tk">STS3</a>;        <span class="ct">/* offset: 0x010A size: 16 bit */</span></td></tr>
<tr name="12049" id="12049">
<td>12049</td><td></td></tr>
<tr name="12050" id="12050">
<td>12050</td><td>        <span class="ct">/* Interrupt Enable Registers */</span></td></tr>
<tr name="12051" id="12051">
<td>12051</td><td>        <a id="12051c9" class="tk">mcPWM_INTEN_16B_tag</a> <a id="12051c29" class="tk">INTEN3</a>;    <span class="ct">/* offset: 0x010C size: 16 bit */</span></td></tr>
<tr name="12052" id="12052">
<td>12052</td><td></td></tr>
<tr name="12053" id="12053">
<td>12053</td><td>        <span class="ct">/* DMA Enable Registers */</span></td></tr>
<tr name="12054" id="12054">
<td>12054</td><td>        <a id="12054c9" class="tk">mcPWM_DMAEN_16B_tag</a> <a id="12054c29" class="tk">DMAEN3</a>;    <span class="ct">/* offset: 0x010E size: 16 bit */</span></td></tr>
<tr name="12055" id="12055">
<td>12055</td><td></td></tr>
<tr name="12056" id="12056">
<td>12056</td><td>        <span class="ct">/* Output Trigger Control  Registers */</span></td></tr>
<tr name="12057" id="12057">
<td>12057</td><td>        <a id="12057c9" class="tk">mcPWM_TCTRL_16B_tag</a> <a id="12057c29" class="tk">TCTRL3</a>;    <span class="ct">/* offset: 0x0110 size: 16 bit */</span></td></tr>
<tr name="12058" id="12058">
<td>12058</td><td></td></tr>
<tr name="12059" id="12059">
<td>12059</td><td>        <span class="ct">/* Fault Disable Mapping   Registers */</span></td></tr>
<tr name="12060" id="12060">
<td>12060</td><td>        <a id="12060c9" class="tk">mcPWM_DISMAP_16B_tag</a> <a id="12060c30" class="tk">DISMAP3</a>;  <span class="ct">/* offset: 0x0112 size: 16 bit */</span></td></tr>
<tr name="12061" id="12061">
<td>12061</td><td></td></tr>
<tr name="12062" id="12062">
<td>12062</td><td>        <span class="ct">/* Deadtime Count Register 0 */</span></td></tr>
<tr name="12063" id="12063">
<td>12063</td><td>        <a id="12063c9" class="tk">mcPWM_DTCNT0_16B_tag</a> <a id="12063c30" class="tk">DTCNT03</a>;  <span class="ct">/* offset: 0x0114 size: 16 bit */</span></td></tr>
<tr name="12064" id="12064">
<td>12064</td><td></td></tr>
<tr name="12065" id="12065">
<td>12065</td><td>        <span class="ct">/* Deadtime Count Register 1 */</span></td></tr>
<tr name="12066" id="12066">
<td>12066</td><td>        <a id="12066c9" class="tk">mcPWM_DTCNT1_16B_tag</a> <a id="12066c30" class="tk">DTCNT13</a>;  <span class="ct">/* offset: 0x0116 size: 16 bit */</span></td></tr>
<tr name="12067" id="12067">
<td>12067</td><td>        <a id="12067c9" class="tk">int8_t</a> <a id="12067c16" class="tk">mcPWM_reserved_0118_I2</a>[8];</td></tr>
<tr name="12068" id="12068">
<td>12068</td><td></td></tr>
<tr name="12069" id="12069">
<td>12069</td><td>        <span class="ct">/* Capture Control X Register */</span></td></tr>
<tr name="12070" id="12070">
<td>12070</td><td>        <a id="12070c9" class="tk">mcPWM_CAPTCTRLX_16B_tag</a> <a id="12070c33" class="tk">CAPTCTRLX3</a>;<span class="ct">/* offset: 0x0120 size: 16 bit */</span></td></tr>
<tr name="12071" id="12071">
<td>12071</td><td></td></tr>
<tr name="12072" id="12072">
<td>12072</td><td>        <span class="ct">/* Capture Compare X Register */</span></td></tr>
<tr name="12073" id="12073">
<td>12073</td><td>        <a id="12073c9" class="tk">mcPWM_CAPTCMPX_16B_tag</a> <a id="12073c32" class="tk">CAPTCMPX3</a>;<span class="ct">/* offset: 0x0122 size: 16 bit */</span></td></tr>
<tr name="12074" id="12074">
<td>12074</td><td></td></tr>
<tr name="12075" id="12075">
<td>12075</td><td>        <span class="ct">/* Capture Value 0 Register */</span></td></tr>
<tr name="12076" id="12076">
<td>12076</td><td>        <a id="12076c9" class="tk">mcPWM_CVAL0_16B_tag</a> <a id="12076c29" class="tk">CVAL03</a>;    <span class="ct">/* offset: 0x0124 size: 16 bit */</span></td></tr>
<tr name="12077" id="12077">
<td>12077</td><td></td></tr>
<tr name="12078" id="12078">
<td>12078</td><td>        <span class="ct">/* Capture Value 0 Cycle Register */</span></td></tr>
<tr name="12079" id="12079">
<td>12079</td><td>        <a id="12079c9" class="tk">mcPWM_CVAL0CYC_16B_tag</a> <a id="12079c32" class="tk">CVAL0CYC3</a>;<span class="ct">/* offset: 0x0126 size: 16 bit */</span></td></tr>
<tr name="12080" id="12080">
<td>12080</td><td></td></tr>
<tr name="12081" id="12081">
<td>12081</td><td>        <span class="ct">/* Capture Value 1 Register */</span></td></tr>
<tr name="12082" id="12082">
<td>12082</td><td>        <a id="12082c9" class="tk">mcPWM_CVAL1_16B_tag</a> <a id="12082c29" class="tk">CVAL13</a>;    <span class="ct">/* offset: 0x0128 size: 16 bit */</span></td></tr>
<tr name="12083" id="12083">
<td>12083</td><td></td></tr>
<tr name="12084" id="12084">
<td>12084</td><td>        <span class="ct">/* Capture Value 1 Cycle Register */</span></td></tr>
<tr name="12085" id="12085">
<td>12085</td><td>        <a id="12085c9" class="tk">mcPWM_CVAL1CYC_16B_tag</a> <a id="12085c32" class="tk">CVAL1CYC3</a>;<span class="ct">/* offset: 0x012A size: 16 bit */</span></td></tr>
<tr name="12086" id="12086">
<td>12086</td><td>        <a id="12086c9" class="tk">int8_t</a> <a id="12086c16" class="tk">mcPWM_reserved_012C_E2</a>[20];</td></tr>
<tr name="12087" id="12087">
<td>12087</td><td>      <span class="br">}</span>;</td></tr>
<tr name="12088" id="12088">
<td>12088</td><td>    <span class="br">}</span>;</td></tr>
<tr name="12089" id="12089">
<td>12089</td><td></td></tr>
<tr name="12090" id="12090">
<td>12090</td><td>    <span class="ct">/* Output Enable Register */</span></td></tr>
<tr name="12091" id="12091">
<td>12091</td><td>    <a id="12091c5" class="tk">mcPWM_OUTEN_16B_tag</a> <a id="12091c25" class="tk">OUTEN</a>;         <span class="ct">/* offset: 0x0140 size: 16 bit */</span></td></tr>
<tr name="12092" id="12092">
<td>12092</td><td></td></tr>
<tr name="12093" id="12093">
<td>12093</td><td>    <span class="ct">/* Mask Register */</span></td></tr>
<tr name="12094" id="12094">
<td>12094</td><td>    <a id="12094c5" class="tk">mcPWM_MASK_16B_tag</a> <a id="12094c24" class="tk">MASK</a>;           <span class="ct">/* offset: 0x0142 size: 16 bit */</span></td></tr>
<tr name="12095" id="12095">
<td>12095</td><td></td></tr>
<tr name="12096" id="12096">
<td>12096</td><td>    <span class="ct">/* Software Controlled Output Register */</span></td></tr>
<tr name="12097" id="12097">
<td>12097</td><td>    <a id="12097c5" class="tk">mcPWM_SWCOUT_16B_tag</a> <a id="12097c26" class="tk">SWCOUT</a>;       <span class="ct">/* offset: 0x0144 size: 16 bit */</span></td></tr>
<tr name="12098" id="12098">
<td>12098</td><td></td></tr>
<tr name="12099" id="12099">
<td>12099</td><td>    <span class="ct">/* Deadtime Source Select Register */</span></td></tr>
<tr name="12100" id="12100">
<td>12100</td><td>    <a id="12100c5" class="tk">mcPWM_DTSRCSEL_16B_tag</a> <a id="12100c28" class="tk">DTSRCSEL</a>;   <span class="ct">/* offset: 0x0146 size: 16 bit */</span></td></tr>
<tr name="12101" id="12101">
<td>12101</td><td></td></tr>
<tr name="12102" id="12102">
<td>12102</td><td>    <span class="ct">/* Master Control Register */</span></td></tr>
<tr name="12103" id="12103">
<td>12103</td><td>    <a id="12103c5" class="tk">mcPWM_MCTRL_16B_tag</a> <a id="12103c25" class="tk">MCTRL</a>;         <span class="ct">/* offset: 0x0148 size: 16 bit */</span></td></tr>
<tr name="12104" id="12104">
<td>12104</td><td>    <a id="12104c5" class="tk">int8_t</a> <a id="12104c12" class="tk">mcPWM_reserved_014A</a>[2];</td></tr>
<tr name="12105" id="12105">
<td>12105</td><td></td></tr>
<tr name="12106" id="12106">
<td>12106</td><td>    <span class="ct">/* Fault Control Register */</span></td></tr>
<tr name="12107" id="12107">
<td>12107</td><td>    <a id="12107c5" class="tk">mcPWM_FCTRL_16B_tag</a> <a id="12107c25" class="tk">FCTRL</a>;         <span class="ct">/* offset: 0x014C size: 16 bit */</span></td></tr>
<tr name="12108" id="12108">
<td>12108</td><td></td></tr>
<tr name="12109" id="12109">
<td>12109</td><td>    <span class="ct">/* Fault Status Register */</span></td></tr>
<tr name="12110" id="12110">
<td>12110</td><td>    <a id="12110c5" class="tk">mcPWM_FSTS_16B_tag</a> <a id="12110c24" class="tk">FSTS</a>;           <span class="ct">/* offset: 0x014E size: 16 bit */</span></td></tr>
<tr name="12111" id="12111">
<td>12111</td><td></td></tr>
<tr name="12112" id="12112">
<td>12112</td><td>    <span class="ct">/* Fault Filter Register */</span></td></tr>
<tr name="12113" id="12113">
<td>12113</td><td>    <a id="12113c5" class="tk">mcPWM_FFILT_16B_tag</a> <a id="12113c25" class="tk">FFILT</a>;         <span class="ct">/* offset: 0x0150 size: 16 bit */</span></td></tr>
<tr name="12114" id="12114">
<td>12114</td><td>    <a id="12114c5" class="tk">int8_t</a> <a id="12114c12" class="tk">mcPWM_reserved_0152</a>[16046];</td></tr>
<tr name="12115" id="12115">
<td>12115</td><td>  <span class="br">}</span> <a id="12115c5" class="tk">mcPWM_tag</a>;</td></tr>
<tr name="12116" id="12116">
<td>12116</td><td></td></tr>
<tr name="12117" id="12117">
<td>12117</td><td><span class="pp">#define</span> <a id="12117c9" class="tk">mcPWM_A</a>                        (<a id="12117c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="12117c52" class="tk">mcPWM_tag</a> <a id="12117c62" class="tk">*</a>) 0xFFE24000UL)</td></tr>
<tr name="12118" id="12118">
<td>12118</td><td><span class="pp">#define</span> <a id="12118c9" class="tk">mcPWM_B</a>                        (<a id="12118c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="12118c52" class="tk">mcPWM_tag</a> <a id="12118c62" class="tk">*</a>) 0xFFE28000UL)</td></tr>
<tr name="12119" id="12119">
<td>12119</td><td></td></tr>
<tr name="12120" id="12120">
<td>12120</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="12121" id="12121">
<td>12121</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="12122" id="12122">
<td>12122</td><td>  <span class="ct">/* Module: LINFLEX  */</span></td></tr>
<tr name="12123" id="12123">
<td>12123</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="12124" id="12124">
<td>12124</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="12125" id="12125">
<td>12125</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* LIN Control Register */</span></td></tr>
<tr name="12126" id="12126">
<td>12126</td><td>    <a id="12126c5" class="tk">vuint32_t</a> <a id="12126c15" class="tk">R</a>;</td></tr>
<tr name="12127" id="12127">
<td>12127</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12128" id="12128">
<td>12128</td><td>     <a id="12128c6" class="tk">vuint32_t</a><a id="12128c15" class="tk">:</a></td></tr>
<tr name="12129" id="12129">
<td>12129</td><td>      16;</td></tr>
<tr name="12130" id="12130">
<td>12130</td><td>      <a id="12130c7" class="tk">vuint32_t</a> <a id="12130c17" class="tk">CCD</a><a id="12130c20" class="tk">:</a>1;                 <span class="ct">/* Checksum Calculation Disable */</span></td></tr>
<tr name="12131" id="12131">
<td>12131</td><td>      <a id="12131c7" class="tk">vuint32_t</a> <a id="12131c17" class="tk">CFD</a><a id="12131c20" class="tk">:</a>1;                 <span class="ct">/* Checksum Field Disable */</span></td></tr>
<tr name="12132" id="12132">
<td>12132</td><td>      <a id="12132c7" class="tk">vuint32_t</a> <a id="12132c17" class="tk">LASE</a><a id="12132c21" class="tk">:</a>1;                <span class="ct">/* LIN Auto Synchronization Enable */</span></td></tr>
<tr name="12133" id="12133">
<td>12133</td><td></td></tr>
<tr name="12134" id="12134">
<td>12134</td><td><span class="pp">#ifndef</span> <a id="12134c9" class="tk">USE_FIELD_ALIASES_LINFLEX</a></td></tr>
<tr name="12135" id="12135">
<td>12135</td><td></td></tr>
<tr name="12136" id="12136">
<td>12136</td><td>      <a id="12136c7" class="tk">vuint32_t</a> <a id="12136c17" class="tk">AUTOWU</a><a id="12136c23" class="tk">:</a>1;              <span class="ct">/* Auto Wake Up */</span></td></tr>
<tr name="12137" id="12137">
<td>12137</td><td></td></tr>
<tr name="12138" id="12138">
<td>12138</td><td><span class="pp">#else</span></td></tr>
<tr name="12139" id="12139">
<td>12139</td><td></td></tr>
<tr name="12140" id="12140">
<td>12140</td><td>      <a id="12140c7" class="tk">vuint32_t</a> <a id="12140c17" class="tk">AWUM</a><a id="12140c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="12141" id="12141">
<td>12141</td><td></td></tr>
<tr name="12142" id="12142">
<td>12142</td><td><span class="pp">#endif</span></td></tr>
<tr name="12143" id="12143">
<td>12143</td><td></td></tr>
<tr name="12144" id="12144">
<td>12144</td><td>      <a id="12144c7" class="tk">vuint32_t</a> <a id="12144c17" class="tk">MBL</a><a id="12144c20" class="tk">:</a>4;                 <span class="ct">/* Master Break Length */</span></td></tr>
<tr name="12145" id="12145">
<td>12145</td><td>      <a id="12145c7" class="tk">vuint32_t</a> <a id="12145c17" class="tk">BF</a><a id="12145c19" class="tk">:</a>1;                  <span class="ct">/* By-Pass Filter */</span></td></tr>
<tr name="12146" id="12146">
<td>12146</td><td></td></tr>
<tr name="12147" id="12147">
<td>12147</td><td><span class="pp">#ifndef</span> <a id="12147c9" class="tk">USE_FIELD_ALIASES_LINFLEX</a></td></tr>
<tr name="12148" id="12148">
<td>12148</td><td></td></tr>
<tr name="12149" id="12149">
<td>12149</td><td>      <a id="12149c7" class="tk">vuint32_t</a> <a id="12149c17" class="tk">SLFM</a><a id="12149c21" class="tk">:</a>1;                <span class="ct">/* Selftest Mode */</span></td></tr>
<tr name="12150" id="12150">
<td>12150</td><td></td></tr>
<tr name="12151" id="12151">
<td>12151</td><td><span class="pp">#else</span></td></tr>
<tr name="12152" id="12152">
<td>12152</td><td></td></tr>
<tr name="12153" id="12153">
<td>12153</td><td>      <a id="12153c7" class="tk">vuint32_t</a> <a id="12153c17" class="tk">SFTM</a><a id="12153c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="12154" id="12154">
<td>12154</td><td></td></tr>
<tr name="12155" id="12155">
<td>12155</td><td><span class="pp">#endif</span></td></tr>
<tr name="12156" id="12156">
<td>12156</td><td></td></tr>
<tr name="12157" id="12157">
<td>12157</td><td>      <a id="12157c7" class="tk">vuint32_t</a> <a id="12157c17" class="tk">LBKM</a><a id="12157c21" class="tk">:</a>1;                <span class="ct">/* Loopback Mode */</span></td></tr>
<tr name="12158" id="12158">
<td>12158</td><td>      <a id="12158c7" class="tk">vuint32_t</a> <a id="12158c17" class="tk">MME</a><a id="12158c20" class="tk">:</a>1;                 <span class="ct">/* Master Mode Enable */</span></td></tr>
<tr name="12159" id="12159">
<td>12159</td><td></td></tr>
<tr name="12160" id="12160">
<td>12160</td><td><span class="pp">#ifndef</span> <a id="12160c9" class="tk">USE_FIELD_ALIASES_LINFLEX</a></td></tr>
<tr name="12161" id="12161">
<td>12161</td><td></td></tr>
<tr name="12162" id="12162">
<td>12162</td><td>      <a id="12162c7" class="tk">vuint32_t</a> <a id="12162c17" class="tk">SSBL</a><a id="12162c21" class="tk">:</a>1;                <span class="ct">/* Slave Mode Synch Break Length */</span></td></tr>
<tr name="12163" id="12163">
<td>12163</td><td></td></tr>
<tr name="12164" id="12164">
<td>12164</td><td><span class="pp">#else</span></td></tr>
<tr name="12165" id="12165">
<td>12165</td><td></td></tr>
<tr name="12166" id="12166">
<td>12166</td><td>      <a id="12166c7" class="tk">vuint32_t</a> <a id="12166c17" class="tk">SSDT</a><a id="12166c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="12167" id="12167">
<td>12167</td><td></td></tr>
<tr name="12168" id="12168">
<td>12168</td><td><span class="pp">#endif</span></td></tr>
<tr name="12169" id="12169">
<td>12169</td><td></td></tr>
<tr name="12170" id="12170">
<td>12170</td><td>      <a id="12170c7" class="tk">vuint32_t</a> <a id="12170c17" class="tk">RBLM</a><a id="12170c21" class="tk">:</a>1;                <span class="ct">/* Receiver Buffer Locked Mode */</span></td></tr>
<tr name="12171" id="12171">
<td>12171</td><td>      <a id="12171c7" class="tk">vuint32_t</a> <a id="12171c17" class="tk">SLEEP</a><a id="12171c22" class="tk">:</a>1;               <span class="ct">/* Sleep Mode Request */</span></td></tr>
<tr name="12172" id="12172">
<td>12172</td><td>      <a id="12172c7" class="tk">vuint32_t</a> <a id="12172c17" class="tk">INIT</a><a id="12172c21" class="tk">:</a>1;                <span class="ct">/* Initialization Mode Request */</span></td></tr>
<tr name="12173" id="12173">
<td>12173</td><td>    <span class="br">}</span> <a id="12173c7" class="tk">B</a>;</td></tr>
<tr name="12174" id="12174">
<td>12174</td><td>  <span class="br">}</span> <a id="12174c5" class="tk">LINFLEX_LINCR1_32B_tag</a>;</td></tr>
<tr name="12175" id="12175">
<td>12175</td><td></td></tr>
<tr name="12176" id="12176">
<td>12176</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* LIN Interrupt Enable Register */</span></td></tr>
<tr name="12177" id="12177">
<td>12177</td><td>    <a id="12177c5" class="tk">vuint32_t</a> <a id="12177c15" class="tk">R</a>;</td></tr>
<tr name="12178" id="12178">
<td>12178</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12179" id="12179">
<td>12179</td><td>     <a id="12179c6" class="tk">vuint32_t</a><a id="12179c15" class="tk">:</a></td></tr>
<tr name="12180" id="12180">
<td>12180</td><td>      16;</td></tr>
<tr name="12181" id="12181">
<td>12181</td><td>      <a id="12181c7" class="tk">vuint32_t</a> <a id="12181c17" class="tk">SZIE</a><a id="12181c21" class="tk">:</a>1;                <span class="ct">/* Stuck at Zero Interrupt Enable */</span></td></tr>
<tr name="12182" id="12182">
<td>12182</td><td>      <a id="12182c7" class="tk">vuint32_t</a> <a id="12182c17" class="tk">OCIE</a><a id="12182c21" class="tk">:</a>1;                <span class="ct">/* Output Compare Interrupt Enable */</span></td></tr>
<tr name="12183" id="12183">
<td>12183</td><td>      <a id="12183c7" class="tk">vuint32_t</a> <a id="12183c17" class="tk">BEIE</a><a id="12183c21" class="tk">:</a>1;                <span class="ct">/* Bit Error Interrupt Enable */</span></td></tr>
<tr name="12184" id="12184">
<td>12184</td><td>      <a id="12184c7" class="tk">vuint32_t</a> <a id="12184c17" class="tk">CEIE</a><a id="12184c21" class="tk">:</a>1;                <span class="ct">/* Checksum Error Interrupt Enable */</span></td></tr>
<tr name="12185" id="12185">
<td>12185</td><td>      <a id="12185c7" class="tk">vuint32_t</a> <a id="12185c17" class="tk">HEIE</a><a id="12185c21" class="tk">:</a>1;                <span class="ct">/* Header Error Interrupt Enable */</span></td></tr>
<tr name="12186" id="12186">
<td>12186</td><td>     <a id="12186c6" class="tk">vuint32_t</a><a id="12186c15" class="tk">:</a></td></tr>
<tr name="12187" id="12187">
<td>12187</td><td>      2;</td></tr>
<tr name="12188" id="12188">
<td>12188</td><td>      <a id="12188c7" class="tk">vuint32_t</a> <a id="12188c17" class="tk">FEIE</a><a id="12188c21" class="tk">:</a>1;                <span class="ct">/* Frame Error Interrupt Enable */</span></td></tr>
<tr name="12189" id="12189">
<td>12189</td><td>      <a id="12189c7" class="tk">vuint32_t</a> <a id="12189c17" class="tk">BOIE</a><a id="12189c21" class="tk">:</a>1;                <span class="ct">/* Buffer Overrun Error Interrupt Enable */</span></td></tr>
<tr name="12190" id="12190">
<td>12190</td><td>      <a id="12190c7" class="tk">vuint32_t</a> <a id="12190c17" class="tk">LSIE</a><a id="12190c21" class="tk">:</a>1;                <span class="ct">/* LIN State Interrupt Enable */</span></td></tr>
<tr name="12191" id="12191">
<td>12191</td><td>      <a id="12191c7" class="tk">vuint32_t</a> <a id="12191c17" class="tk">WUIE</a><a id="12191c21" class="tk">:</a>1;                <span class="ct">/* Wakeup Interrupt Enable */</span></td></tr>
<tr name="12192" id="12192">
<td>12192</td><td>      <a id="12192c7" class="tk">vuint32_t</a> <a id="12192c17" class="tk">DBFIE</a><a id="12192c22" class="tk">:</a>1;               <span class="ct">/* Data Buffer Full Interrupt Enable */</span></td></tr>
<tr name="12193" id="12193">
<td>12193</td><td></td></tr>
<tr name="12194" id="12194">
<td>12194</td><td><span class="pp">#ifndef</span> <a id="12194c9" class="tk">USE_FIELD_ALIASES_LINFLEX</a></td></tr>
<tr name="12195" id="12195">
<td>12195</td><td></td></tr>
<tr name="12196" id="12196">
<td>12196</td><td>      <a id="12196c7" class="tk">vuint32_t</a> <a id="12196c17" class="tk">DBEIE_TOIE</a><a id="12196c27" class="tk">:</a>1;          <span class="ct">/* Data Buffer Empty Interrupt Enable */</span></td></tr>
<tr name="12197" id="12197">
<td>12197</td><td></td></tr>
<tr name="12198" id="12198">
<td>12198</td><td><span class="pp">#else</span></td></tr>
<tr name="12199" id="12199">
<td>12199</td><td></td></tr>
<tr name="12200" id="12200">
<td>12200</td><td>      <a id="12200c7" class="tk">vuint32_t</a> <a id="12200c17" class="tk">DBEIE</a><a id="12200c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="12201" id="12201">
<td>12201</td><td></td></tr>
<tr name="12202" id="12202">
<td>12202</td><td><span class="pp">#endif</span></td></tr>
<tr name="12203" id="12203">
<td>12203</td><td></td></tr>
<tr name="12204" id="12204">
<td>12204</td><td>      <a id="12204c7" class="tk">vuint32_t</a> <a id="12204c17" class="tk">DRIE</a><a id="12204c21" class="tk">:</a>1;                <span class="ct">/* Data Reception complete Interrupt Enable */</span></td></tr>
<tr name="12205" id="12205">
<td>12205</td><td>      <a id="12205c7" class="tk">vuint32_t</a> <a id="12205c17" class="tk">DTIE</a><a id="12205c21" class="tk">:</a>1;                <span class="ct">/* Data Transmitted Interrupt Enable */</span></td></tr>
<tr name="12206" id="12206">
<td>12206</td><td>      <a id="12206c7" class="tk">vuint32_t</a> <a id="12206c17" class="tk">HRIE</a><a id="12206c21" class="tk">:</a>1;                <span class="ct">/* Header Received Interrupt Enable */</span></td></tr>
<tr name="12207" id="12207">
<td>12207</td><td>    <span class="br">}</span> <a id="12207c7" class="tk">B</a>;</td></tr>
<tr name="12208" id="12208">
<td>12208</td><td>  <span class="br">}</span> <a id="12208c5" class="tk">LINFLEX_LINIER_32B_tag</a>;</td></tr>
<tr name="12209" id="12209">
<td>12209</td><td></td></tr>
<tr name="12210" id="12210">
<td>12210</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* LIN Status Register */</span></td></tr>
<tr name="12211" id="12211">
<td>12211</td><td>    <a id="12211c5" class="tk">vuint32_t</a> <a id="12211c15" class="tk">R</a>;</td></tr>
<tr name="12212" id="12212">
<td>12212</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12213" id="12213">
<td>12213</td><td>     <a id="12213c6" class="tk">vuint32_t</a><a id="12213c15" class="tk">:</a></td></tr>
<tr name="12214" id="12214">
<td>12214</td><td>      16;</td></tr>
<tr name="12215" id="12215">
<td>12215</td><td>      <a id="12215c7" class="tk">vuint32_t</a> <a id="12215c17" class="tk">LINS</a><a id="12215c21" class="tk">:</a>4;                <span class="ct">/* LIN State */</span></td></tr>
<tr name="12216" id="12216">
<td>12216</td><td>     <a id="12216c6" class="tk">vuint32_t</a><a id="12216c15" class="tk">:</a></td></tr>
<tr name="12217" id="12217">
<td>12217</td><td>      2;</td></tr>
<tr name="12218" id="12218">
<td>12218</td><td>      <a id="12218c7" class="tk">vuint32_t</a> <a id="12218c17" class="tk">RMB</a><a id="12218c20" class="tk">:</a>1;                 <span class="ct">/* Release Message Buffer */</span></td></tr>
<tr name="12219" id="12219">
<td>12219</td><td>     <a id="12219c6" class="tk">vuint32_t</a><a id="12219c15" class="tk">:</a></td></tr>
<tr name="12220" id="12220">
<td>12220</td><td>      1;</td></tr>
<tr name="12221" id="12221">
<td>12221</td><td></td></tr>
<tr name="12222" id="12222">
<td>12222</td><td><span class="pp">#ifndef</span> <a id="12222c9" class="tk">USE_FIELD_ALIASES_LINFLEX</a></td></tr>
<tr name="12223" id="12223">
<td>12223</td><td></td></tr>
<tr name="12224" id="12224">
<td>12224</td><td>      <a id="12224c7" class="tk">vuint32_t</a> <a id="12224c17" class="tk">RXBUSY</a><a id="12224c23" class="tk">:</a>1;              <span class="ct">/* Receiver Busy Flag */</span></td></tr>
<tr name="12225" id="12225">
<td>12225</td><td></td></tr>
<tr name="12226" id="12226">
<td>12226</td><td><span class="pp">#else</span></td></tr>
<tr name="12227" id="12227">
<td>12227</td><td></td></tr>
<tr name="12228" id="12228">
<td>12228</td><td>      <a id="12228c7" class="tk">vuint32_t</a> <a id="12228c17" class="tk">RBSY</a><a id="12228c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="12229" id="12229">
<td>12229</td><td></td></tr>
<tr name="12230" id="12230">
<td>12230</td><td><span class="pp">#endif</span></td></tr>
<tr name="12231" id="12231">
<td>12231</td><td></td></tr>
<tr name="12232" id="12232">
<td>12232</td><td><span class="pp">#ifndef</span> <a id="12232c9" class="tk">USE_FIELD_ALIASES_LINFLEX</a></td></tr>
<tr name="12233" id="12233">
<td>12233</td><td></td></tr>
<tr name="12234" id="12234">
<td>12234</td><td>      <a id="12234c7" class="tk">vuint32_t</a> <a id="12234c17" class="tk">RDI</a><a id="12234c20" class="tk">:</a>1;                 <span class="ct">/* LIN Receive Signal */</span></td></tr>
<tr name="12235" id="12235">
<td>12235</td><td></td></tr>
<tr name="12236" id="12236">
<td>12236</td><td><span class="pp">#else</span></td></tr>
<tr name="12237" id="12237">
<td>12237</td><td></td></tr>
<tr name="12238" id="12238">
<td>12238</td><td>      <a id="12238c7" class="tk">vuint32_t</a> <a id="12238c17" class="tk">RPS</a><a id="12238c20" class="tk">:</a>1;                 <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="12239" id="12239">
<td>12239</td><td></td></tr>
<tr name="12240" id="12240">
<td>12240</td><td><span class="pp">#endif</span></td></tr>
<tr name="12241" id="12241">
<td>12241</td><td></td></tr>
<tr name="12242" id="12242">
<td>12242</td><td>      <a id="12242c7" class="tk">vuint32_t</a> <a id="12242c17" class="tk">WUF</a><a id="12242c20" class="tk">:</a>1;                 <span class="ct">/* Wake Up Flag */</span></td></tr>
<tr name="12243" id="12243">
<td>12243</td><td>      <a id="12243c7" class="tk">vuint32_t</a> <a id="12243c17" class="tk">DBFF</a><a id="12243c21" class="tk">:</a>1;                <span class="ct">/* Data Buffer Full Flag */</span></td></tr>
<tr name="12244" id="12244">
<td>12244</td><td>      <a id="12244c7" class="tk">vuint32_t</a> <a id="12244c17" class="tk">DBEF</a><a id="12244c21" class="tk">:</a>1;                <span class="ct">/* Data Buffer Empty Flag */</span></td></tr>
<tr name="12245" id="12245">
<td>12245</td><td>      <a id="12245c7" class="tk">vuint32_t</a> <a id="12245c17" class="tk">DRF</a><a id="12245c20" class="tk">:</a>1;                 <span class="ct">/* Data Reception Completed Flag */</span></td></tr>
<tr name="12246" id="12246">
<td>12246</td><td>      <a id="12246c7" class="tk">vuint32_t</a> <a id="12246c17" class="tk">DTF</a><a id="12246c20" class="tk">:</a>1;                 <span class="ct">/* Data Transmission Completed Flag */</span></td></tr>
<tr name="12247" id="12247">
<td>12247</td><td>      <a id="12247c7" class="tk">vuint32_t</a> <a id="12247c17" class="tk">HRF</a><a id="12247c20" class="tk">:</a>1;                 <span class="ct">/* Header Received Flag */</span></td></tr>
<tr name="12248" id="12248">
<td>12248</td><td>    <span class="br">}</span> <a id="12248c7" class="tk">B</a>;</td></tr>
<tr name="12249" id="12249">
<td>12249</td><td>  <span class="br">}</span> <a id="12249c5" class="tk">LINFLEX_LINSR_32B_tag</a>;</td></tr>
<tr name="12250" id="12250">
<td>12250</td><td></td></tr>
<tr name="12251" id="12251">
<td>12251</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* LIN Error Status Register */</span></td></tr>
<tr name="12252" id="12252">
<td>12252</td><td>    <a id="12252c5" class="tk">vuint32_t</a> <a id="12252c15" class="tk">R</a>;</td></tr>
<tr name="12253" id="12253">
<td>12253</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12254" id="12254">
<td>12254</td><td>     <a id="12254c6" class="tk">vuint32_t</a><a id="12254c15" class="tk">:</a></td></tr>
<tr name="12255" id="12255">
<td>12255</td><td>      16;</td></tr>
<tr name="12256" id="12256">
<td>12256</td><td>      <a id="12256c7" class="tk">vuint32_t</a> <a id="12256c17" class="tk">SZF</a><a id="12256c20" class="tk">:</a>1;                 <span class="ct">/* Stuck at Zero Flag */</span></td></tr>
<tr name="12257" id="12257">
<td>12257</td><td>      <a id="12257c7" class="tk">vuint32_t</a> <a id="12257c17" class="tk">OCF</a><a id="12257c20" class="tk">:</a>1;                 <span class="ct">/* Output Compare Flag */</span></td></tr>
<tr name="12258" id="12258">
<td>12258</td><td>      <a id="12258c7" class="tk">vuint32_t</a> <a id="12258c17" class="tk">BEF</a><a id="12258c20" class="tk">:</a>1;                 <span class="ct">/* Bit Error Flag */</span></td></tr>
<tr name="12259" id="12259">
<td>12259</td><td>      <a id="12259c7" class="tk">vuint32_t</a> <a id="12259c17" class="tk">CEF</a><a id="12259c20" class="tk">:</a>1;                 <span class="ct">/* Checksum Error Flag */</span></td></tr>
<tr name="12260" id="12260">
<td>12260</td><td>      <a id="12260c7" class="tk">vuint32_t</a> <a id="12260c17" class="tk">SFEF</a><a id="12260c21" class="tk">:</a>1;                <span class="ct">/* Sync Field Error Flag */</span></td></tr>
<tr name="12261" id="12261">
<td>12261</td><td></td></tr>
<tr name="12262" id="12262">
<td>12262</td><td><span class="pp">#ifndef</span> <a id="12262c9" class="tk">USE_FIELD_ALIASES_LINFLEX</a></td></tr>
<tr name="12263" id="12263">
<td>12263</td><td></td></tr>
<tr name="12264" id="12264">
<td>12264</td><td>      <a id="12264c7" class="tk">vuint32_t</a> <a id="12264c17" class="tk">SDEF</a><a id="12264c21" class="tk">:</a>1;                <span class="ct">/* Sync Delimiter Error Flag */</span></td></tr>
<tr name="12265" id="12265">
<td>12265</td><td></td></tr>
<tr name="12266" id="12266">
<td>12266</td><td><span class="pp">#else</span></td></tr>
<tr name="12267" id="12267">
<td>12267</td><td></td></tr>
<tr name="12268" id="12268">
<td>12268</td><td>      <a id="12268c7" class="tk">vuint32_t</a> <a id="12268c17" class="tk">BDEF</a><a id="12268c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="12269" id="12269">
<td>12269</td><td></td></tr>
<tr name="12270" id="12270">
<td>12270</td><td><span class="pp">#endif</span></td></tr>
<tr name="12271" id="12271">
<td>12271</td><td></td></tr>
<tr name="12272" id="12272">
<td>12272</td><td>      <a id="12272c7" class="tk">vuint32_t</a> <a id="12272c17" class="tk">IDPEF</a><a id="12272c22" class="tk">:</a>1;               <span class="ct">/* ID Parity Error Flag */</span></td></tr>
<tr name="12273" id="12273">
<td>12273</td><td>      <a id="12273c7" class="tk">vuint32_t</a> <a id="12273c17" class="tk">FEF</a><a id="12273c20" class="tk">:</a>1;                 <span class="ct">/* Framing Error Flag */</span></td></tr>
<tr name="12274" id="12274">
<td>12274</td><td>      <a id="12274c7" class="tk">vuint32_t</a> <a id="12274c17" class="tk">BOF</a><a id="12274c20" class="tk">:</a>1;                 <span class="ct">/* Buffer Overrun Flag */</span></td></tr>
<tr name="12275" id="12275">
<td>12275</td><td>     <a id="12275c6" class="tk">vuint32_t</a><a id="12275c15" class="tk">:</a></td></tr>
<tr name="12276" id="12276">
<td>12276</td><td>      6;</td></tr>
<tr name="12277" id="12277">
<td>12277</td><td>      <a id="12277c7" class="tk">vuint32_t</a> <a id="12277c17" class="tk">NF</a><a id="12277c19" class="tk">:</a>1;                  <span class="ct">/* Noise Flag */</span></td></tr>
<tr name="12278" id="12278">
<td>12278</td><td>    <span class="br">}</span> <a id="12278c7" class="tk">B</a>;</td></tr>
<tr name="12279" id="12279">
<td>12279</td><td>  <span class="br">}</span> <a id="12279c5" class="tk">LINFLEX_LINESR_32B_tag</a>;</td></tr>
<tr name="12280" id="12280">
<td>12280</td><td></td></tr>
<tr name="12281" id="12281">
<td>12281</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* UART Mode Control Register */</span></td></tr>
<tr name="12282" id="12282">
<td>12282</td><td>    <a id="12282c5" class="tk">vuint32_t</a> <a id="12282c15" class="tk">R</a>;</td></tr>
<tr name="12283" id="12283">
<td>12283</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12284" id="12284">
<td>12284</td><td>     <a id="12284c6" class="tk">vuint32_t</a><a id="12284c15" class="tk">:</a></td></tr>
<tr name="12285" id="12285">
<td>12285</td><td>      16;</td></tr>
<tr name="12286" id="12286">
<td>12286</td><td>      <a id="12286c7" class="tk">vuint32_t</a> <a id="12286c17" class="tk">TDFL_TFC</a><a id="12286c25" class="tk">:</a>3;            <span class="ct">/* Transmitter Data Field Length/TX FIFO Counter */</span></td></tr>
<tr name="12287" id="12287">
<td>12287</td><td>      <a id="12287c7" class="tk">vuint32_t</a> <a id="12287c17" class="tk">RDFL_RFC0</a><a id="12287c26" class="tk">:</a>3;           <span class="ct">/* Reception Data Field Length/RX FIFO Counter */</span></td></tr>
<tr name="12288" id="12288">
<td>12288</td><td>      <a id="12288c7" class="tk">vuint32_t</a> <a id="12288c17" class="tk">RFBM</a><a id="12288c21" class="tk">:</a>1;                <span class="ct">/* RX FIFO/ Buffer Mode */</span></td></tr>
<tr name="12289" id="12289">
<td>12289</td><td>      <a id="12289c7" class="tk">vuint32_t</a> <a id="12289c17" class="tk">TFBM</a><a id="12289c21" class="tk">:</a>1;                <span class="ct">/* TX FIFO/ Buffer Mode */</span></td></tr>
<tr name="12290" id="12290">
<td>12290</td><td>      <a id="12290c7" class="tk">vuint32_t</a> <a id="12290c17" class="tk">WL1</a><a id="12290c20" class="tk">:</a>1;                 <span class="ct">/* Word Length in UART mode - bit 1 */</span></td></tr>
<tr name="12291" id="12291">
<td>12291</td><td>      <a id="12291c7" class="tk">vuint32_t</a> <a id="12291c17" class="tk">PC1</a><a id="12291c20" class="tk">:</a>1;                 <span class="ct">/* Parity Check - bit 1 */</span></td></tr>
<tr name="12292" id="12292">
<td>12292</td><td>      <a id="12292c7" class="tk">vuint32_t</a> <a id="12292c17" class="tk">RXEN</a><a id="12292c21" class="tk">:</a>1;                <span class="ct">/* Receiver Enable */</span></td></tr>
<tr name="12293" id="12293">
<td>12293</td><td>      <a id="12293c7" class="tk">vuint32_t</a> <a id="12293c17" class="tk">TXEN</a><a id="12293c21" class="tk">:</a>1;                <span class="ct">/* Transmitter Enable */</span></td></tr>
<tr name="12294" id="12294">
<td>12294</td><td></td></tr>
<tr name="12295" id="12295">
<td>12295</td><td><span class="pp">#ifndef</span> <a id="12295c9" class="tk">USE_FIELD_ALIASES_LINFLEX</a></td></tr>
<tr name="12296" id="12296">
<td>12296</td><td></td></tr>
<tr name="12297" id="12297">
<td>12297</td><td>      <a id="12297c7" class="tk">vuint32_t</a> <a id="12297c17" class="tk">PC0</a><a id="12297c20" class="tk">:</a>1;                 <span class="ct">/* Parity Check - bit 0 */</span></td></tr>
<tr name="12298" id="12298">
<td>12298</td><td></td></tr>
<tr name="12299" id="12299">
<td>12299</td><td><span class="pp">#else</span></td></tr>
<tr name="12300" id="12300">
<td>12300</td><td></td></tr>
<tr name="12301" id="12301">
<td>12301</td><td>      <a id="12301c7" class="tk">vuint32_t</a> <a id="12301c17" class="tk">OP</a><a id="12301c19" class="tk">:</a>1;                  <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="12302" id="12302">
<td>12302</td><td></td></tr>
<tr name="12303" id="12303">
<td>12303</td><td><span class="pp">#endif</span></td></tr>
<tr name="12304" id="12304">
<td>12304</td><td></td></tr>
<tr name="12305" id="12305">
<td>12305</td><td>      <a id="12305c7" class="tk">vuint32_t</a> <a id="12305c17" class="tk">PCE</a><a id="12305c20" class="tk">:</a>1;                 <span class="ct">/* Parity Control Enable */</span></td></tr>
<tr name="12306" id="12306">
<td>12306</td><td></td></tr>
<tr name="12307" id="12307">
<td>12307</td><td><span class="pp">#ifndef</span> <a id="12307c9" class="tk">USE_FIELD_ALIASES_LINFLEX</a></td></tr>
<tr name="12308" id="12308">
<td>12308</td><td></td></tr>
<tr name="12309" id="12309">
<td>12309</td><td>      <a id="12309c7" class="tk">vuint32_t</a> <a id="12309c17" class="tk">WL0</a><a id="12309c20" class="tk">:</a>1;                 <span class="ct">/* Word Length in UART Mode - bit 0 */</span></td></tr>
<tr name="12310" id="12310">
<td>12310</td><td></td></tr>
<tr name="12311" id="12311">
<td>12311</td><td><span class="pp">#else</span></td></tr>
<tr name="12312" id="12312">
<td>12312</td><td></td></tr>
<tr name="12313" id="12313">
<td>12313</td><td>      <a id="12313c7" class="tk">vuint32_t</a> <a id="12313c17" class="tk">WL</a><a id="12313c19" class="tk">:</a>1;                  <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="12314" id="12314">
<td>12314</td><td></td></tr>
<tr name="12315" id="12315">
<td>12315</td><td><span class="pp">#endif</span></td></tr>
<tr name="12316" id="12316">
<td>12316</td><td></td></tr>
<tr name="12317" id="12317">
<td>12317</td><td>      <a id="12317c7" class="tk">vuint32_t</a> <a id="12317c17" class="tk">UART</a><a id="12317c21" class="tk">:</a>1;                <span class="ct">/* UART Mode */</span></td></tr>
<tr name="12318" id="12318">
<td>12318</td><td>    <span class="br">}</span> <a id="12318c7" class="tk">B</a>;</td></tr>
<tr name="12319" id="12319">
<td>12319</td><td>  <span class="br">}</span> <a id="12319c5" class="tk">LINFLEX_UARTCR_32B_tag</a>;</td></tr>
<tr name="12320" id="12320">
<td>12320</td><td></td></tr>
<tr name="12321" id="12321">
<td>12321</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* UART Mode Status Register */</span></td></tr>
<tr name="12322" id="12322">
<td>12322</td><td>    <a id="12322c5" class="tk">vuint32_t</a> <a id="12322c15" class="tk">R</a>;</td></tr>
<tr name="12323" id="12323">
<td>12323</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12324" id="12324">
<td>12324</td><td>     <a id="12324c6" class="tk">vuint32_t</a><a id="12324c15" class="tk">:</a></td></tr>
<tr name="12325" id="12325">
<td>12325</td><td>      16;</td></tr>
<tr name="12326" id="12326">
<td>12326</td><td>      <a id="12326c7" class="tk">vuint32_t</a> <a id="12326c17" class="tk">SZF</a><a id="12326c20" class="tk">:</a>1;                 <span class="ct">/* Stuck at Zero Flag */</span></td></tr>
<tr name="12327" id="12327">
<td>12327</td><td>      <a id="12327c7" class="tk">vuint32_t</a> <a id="12327c17" class="tk">OCF</a><a id="12327c20" class="tk">:</a>1;                 <span class="ct">/* Output Compare Flag */</span></td></tr>
<tr name="12328" id="12328">
<td>12328</td><td>      <a id="12328c7" class="tk">vuint32_t</a> <a id="12328c17" class="tk">PE</a><a id="12328c19" class="tk">:</a>4;                  <span class="ct">/* Parity Error Flag */</span></td></tr>
<tr name="12329" id="12329">
<td>12329</td><td>      <a id="12329c7" class="tk">vuint32_t</a> <a id="12329c17" class="tk">RMB</a><a id="12329c20" class="tk">:</a>1;                 <span class="ct">/* Release Message Buffer */</span></td></tr>
<tr name="12330" id="12330">
<td>12330</td><td>      <a id="12330c7" class="tk">vuint32_t</a> <a id="12330c17" class="tk">FEF</a><a id="12330c20" class="tk">:</a>1;                 <span class="ct">/* Framing Error Flag */</span></td></tr>
<tr name="12331" id="12331">
<td>12331</td><td>      <a id="12331c7" class="tk">vuint32_t</a> <a id="12331c17" class="tk">BOF</a><a id="12331c20" class="tk">:</a>1;                 <span class="ct">/* Buffer Overrun Flag */</span></td></tr>
<tr name="12332" id="12332">
<td>12332</td><td>      <a id="12332c7" class="tk">vuint32_t</a> <a id="12332c17" class="tk">RDI</a><a id="12332c20" class="tk">:</a>1;                 <span class="ct">/* Receiver Data Input Signal */</span></td></tr>
<tr name="12333" id="12333">
<td>12333</td><td>      <a id="12333c7" class="tk">vuint32_t</a> <a id="12333c17" class="tk">WUF</a><a id="12333c20" class="tk">:</a>1;                 <span class="ct">/* Wakeup Flag */</span></td></tr>
<tr name="12334" id="12334">
<td>12334</td><td>     <a id="12334c6" class="tk">vuint32_t</a><a id="12334c15" class="tk">:</a></td></tr>
<tr name="12335" id="12335">
<td>12335</td><td>      1;</td></tr>
<tr name="12336" id="12336">
<td>12336</td><td>      <a id="12336c7" class="tk">vuint32_t</a> <a id="12336c17" class="tk">TO</a><a id="12336c19" class="tk">:</a>1;                  <span class="ct">/* Time Out */</span></td></tr>
<tr name="12337" id="12337">
<td>12337</td><td></td></tr>
<tr name="12338" id="12338">
<td>12338</td><td><span class="pp">#ifndef</span> <a id="12338c9" class="tk">USE_FIELD_ALIASES_LINFLEX</a></td></tr>
<tr name="12339" id="12339">
<td>12339</td><td></td></tr>
<tr name="12340" id="12340">
<td>12340</td><td>      <a id="12340c7" class="tk">vuint32_t</a> <a id="12340c17" class="tk">DRF_RFE</a><a id="12340c24" class="tk">:</a>1;             <span class="ct">/* Data Reception Completed Flag/RX FIFO Empty Flag */</span></td></tr>
<tr name="12341" id="12341">
<td>12341</td><td></td></tr>
<tr name="12342" id="12342">
<td>12342</td><td><span class="pp">#else</span></td></tr>
<tr name="12343" id="12343">
<td>12343</td><td></td></tr>
<tr name="12344" id="12344">
<td>12344</td><td>      <a id="12344c7" class="tk">vuint32_t</a> <a id="12344c17" class="tk">DRF</a><a id="12344c20" class="tk">:</a>1;                 <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="12345" id="12345">
<td>12345</td><td></td></tr>
<tr name="12346" id="12346">
<td>12346</td><td><span class="pp">#endif</span></td></tr>
<tr name="12347" id="12347">
<td>12347</td><td></td></tr>
<tr name="12348" id="12348">
<td>12348</td><td><span class="pp">#ifndef</span> <a id="12348c9" class="tk">USE_FIELD_ALIASES_LINFLEX</a></td></tr>
<tr name="12349" id="12349">
<td>12349</td><td></td></tr>
<tr name="12350" id="12350">
<td>12350</td><td>      <a id="12350c7" class="tk">vuint32_t</a> <a id="12350c17" class="tk">DTF_TFF</a><a id="12350c24" class="tk">:</a>1;             <span class="ct">/* Data Transmission Completed Flag/TX FIFO Full Flag */</span></td></tr>
<tr name="12351" id="12351">
<td>12351</td><td></td></tr>
<tr name="12352" id="12352">
<td>12352</td><td><span class="pp">#else</span></td></tr>
<tr name="12353" id="12353">
<td>12353</td><td></td></tr>
<tr name="12354" id="12354">
<td>12354</td><td>      <a id="12354c7" class="tk">vuint32_t</a> <a id="12354c17" class="tk">DTF</a><a id="12354c20" class="tk">:</a>1;                 <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="12355" id="12355">
<td>12355</td><td></td></tr>
<tr name="12356" id="12356">
<td>12356</td><td><span class="pp">#endif</span></td></tr>
<tr name="12357" id="12357">
<td>12357</td><td></td></tr>
<tr name="12358" id="12358">
<td>12358</td><td>      <a id="12358c7" class="tk">vuint32_t</a> <a id="12358c17" class="tk">NF</a><a id="12358c19" class="tk">:</a>1;                  <span class="ct">/* Noise Flag */</span></td></tr>
<tr name="12359" id="12359">
<td>12359</td><td>    <span class="br">}</span> <a id="12359c7" class="tk">B</a>;</td></tr>
<tr name="12360" id="12360">
<td>12360</td><td>  <span class="br">}</span> <a id="12360c5" class="tk">LINFLEX_UARTSR_32B_tag</a>;</td></tr>
<tr name="12361" id="12361">
<td>12361</td><td></td></tr>
<tr name="12362" id="12362">
<td>12362</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* LIN Time-Out Control Status Register */</span></td></tr>
<tr name="12363" id="12363">
<td>12363</td><td>    <a id="12363c5" class="tk">vuint32_t</a> <a id="12363c15" class="tk">R</a>;</td></tr>
<tr name="12364" id="12364">
<td>12364</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12365" id="12365">
<td>12365</td><td>     <a id="12365c6" class="tk">vuint32_t</a><a id="12365c15" class="tk">:</a></td></tr>
<tr name="12366" id="12366">
<td>12366</td><td>      21;</td></tr>
<tr name="12367" id="12367">
<td>12367</td><td></td></tr>
<tr name="12368" id="12368">
<td>12368</td><td><span class="pp">#ifndef</span> <a id="12368c9" class="tk">USE_FIELD_ALIASES_LINFLEX</a></td></tr>
<tr name="12369" id="12369">
<td>12369</td><td></td></tr>
<tr name="12370" id="12370">
<td>12370</td><td>      <a id="12370c7" class="tk">vuint32_t</a> <a id="12370c17" class="tk">MODE</a><a id="12370c21" class="tk">:</a>1;                <span class="ct">/* Time-out Counter Mode */</span></td></tr>
<tr name="12371" id="12371">
<td>12371</td><td></td></tr>
<tr name="12372" id="12372">
<td>12372</td><td><span class="pp">#else</span></td></tr>
<tr name="12373" id="12373">
<td>12373</td><td></td></tr>
<tr name="12374" id="12374">
<td>12374</td><td>      <a id="12374c7" class="tk">vuint32_t</a> <a id="12374c17" class="tk">LTOM</a><a id="12374c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="12375" id="12375">
<td>12375</td><td></td></tr>
<tr name="12376" id="12376">
<td>12376</td><td><span class="pp">#endif</span></td></tr>
<tr name="12377" id="12377">
<td>12377</td><td></td></tr>
<tr name="12378" id="12378">
<td>12378</td><td>      <a id="12378c7" class="tk">vuint32_t</a> <a id="12378c17" class="tk">IOT</a><a id="12378c20" class="tk">:</a>1;                 <span class="ct">/* Idle on Timeout */</span></td></tr>
<tr name="12379" id="12379">
<td>12379</td><td>      <a id="12379c7" class="tk">vuint32_t</a> <a id="12379c17" class="tk">TOCE</a><a id="12379c21" class="tk">:</a>1;                <span class="ct">/* Time-Out Counter Enable */</span></td></tr>
<tr name="12380" id="12380">
<td>12380</td><td>      <a id="12380c7" class="tk">vuint32_t</a> <a id="12380c17" class="tk">CNT</a><a id="12380c20" class="tk">:</a>8;                 <span class="ct">/* Counter Value */</span></td></tr>
<tr name="12381" id="12381">
<td>12381</td><td>    <span class="br">}</span> <a id="12381c7" class="tk">B</a>;</td></tr>
<tr name="12382" id="12382">
<td>12382</td><td>  <span class="br">}</span> <a id="12382c5" class="tk">LINFLEX_LINTCSR_32B_tag</a>;</td></tr>
<tr name="12383" id="12383">
<td>12383</td><td></td></tr>
<tr name="12384" id="12384">
<td>12384</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* LIN Output Compare Register */</span></td></tr>
<tr name="12385" id="12385">
<td>12385</td><td>    <a id="12385c5" class="tk">vuint32_t</a> <a id="12385c15" class="tk">R</a>;</td></tr>
<tr name="12386" id="12386">
<td>12386</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12387" id="12387">
<td>12387</td><td>     <a id="12387c6" class="tk">vuint32_t</a><a id="12387c15" class="tk">:</a></td></tr>
<tr name="12388" id="12388">
<td>12388</td><td>      16;</td></tr>
<tr name="12389" id="12389">
<td>12389</td><td>      <a id="12389c7" class="tk">vuint32_t</a> <a id="12389c17" class="tk">OC2</a><a id="12389c20" class="tk">:</a>8;                 <span class="ct">/* Output Compare Value 2 */</span></td></tr>
<tr name="12390" id="12390">
<td>12390</td><td>      <a id="12390c7" class="tk">vuint32_t</a> <a id="12390c17" class="tk">OC1</a><a id="12390c20" class="tk">:</a>8;                 <span class="ct">/* Output Compare Value 1 */</span></td></tr>
<tr name="12391" id="12391">
<td>12391</td><td>    <span class="br">}</span> <a id="12391c7" class="tk">B</a>;</td></tr>
<tr name="12392" id="12392">
<td>12392</td><td>  <span class="br">}</span> <a id="12392c5" class="tk">LINFLEX_LINOCR_32B_tag</a>;</td></tr>
<tr name="12393" id="12393">
<td>12393</td><td></td></tr>
<tr name="12394" id="12394">
<td>12394</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* LIN Time-Out Control Register */</span></td></tr>
<tr name="12395" id="12395">
<td>12395</td><td>    <a id="12395c5" class="tk">vuint32_t</a> <a id="12395c15" class="tk">R</a>;</td></tr>
<tr name="12396" id="12396">
<td>12396</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12397" id="12397">
<td>12397</td><td>     <a id="12397c6" class="tk">vuint32_t</a><a id="12397c15" class="tk">:</a></td></tr>
<tr name="12398" id="12398">
<td>12398</td><td>      20;</td></tr>
<tr name="12399" id="12399">
<td>12399</td><td>      <a id="12399c7" class="tk">vuint32_t</a> <a id="12399c17" class="tk">RTO</a><a id="12399c20" class="tk">:</a>4;                 <span class="ct">/* Response Time-Out Value */</span></td></tr>
<tr name="12400" id="12400">
<td>12400</td><td>     <a id="12400c6" class="tk">vuint32_t</a><a id="12400c15" class="tk">:</a></td></tr>
<tr name="12401" id="12401">
<td>12401</td><td>      1;</td></tr>
<tr name="12402" id="12402">
<td>12402</td><td>      <a id="12402c7" class="tk">vuint32_t</a> <a id="12402c17" class="tk">HTO</a><a id="12402c20" class="tk">:</a>7;                 <span class="ct">/* Header Time-Out Value */</span></td></tr>
<tr name="12403" id="12403">
<td>12403</td><td>    <span class="br">}</span> <a id="12403c7" class="tk">B</a>;</td></tr>
<tr name="12404" id="12404">
<td>12404</td><td>  <span class="br">}</span> <a id="12404c5" class="tk">LINFLEX_LINTOCR_32B_tag</a>;</td></tr>
<tr name="12405" id="12405">
<td>12405</td><td></td></tr>
<tr name="12406" id="12406">
<td>12406</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* LIN Fractional Baud Rate Register */</span></td></tr>
<tr name="12407" id="12407">
<td>12407</td><td>    <a id="12407c5" class="tk">vuint32_t</a> <a id="12407c15" class="tk">R</a>;</td></tr>
<tr name="12408" id="12408">
<td>12408</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12409" id="12409">
<td>12409</td><td>     <a id="12409c6" class="tk">vuint32_t</a><a id="12409c15" class="tk">:</a></td></tr>
<tr name="12410" id="12410">
<td>12410</td><td>      28;</td></tr>
<tr name="12411" id="12411">
<td>12411</td><td></td></tr>
<tr name="12412" id="12412">
<td>12412</td><td><span class="pp">#ifndef</span> <a id="12412c9" class="tk">USE_FIELD_ALIASES_LINFLEX</a></td></tr>
<tr name="12413" id="12413">
<td>12413</td><td></td></tr>
<tr name="12414" id="12414">
<td>12414</td><td>      <a id="12414c7" class="tk">vuint32_t</a> <a id="12414c17" class="tk">FBR</a><a id="12414c20" class="tk">:</a>4;                 <span class="ct">/* Fractional Baud Rates */</span></td></tr>
<tr name="12415" id="12415">
<td>12415</td><td></td></tr>
<tr name="12416" id="12416">
<td>12416</td><td><span class="pp">#else</span></td></tr>
<tr name="12417" id="12417">
<td>12417</td><td></td></tr>
<tr name="12418" id="12418">
<td>12418</td><td>      <a id="12418c7" class="tk">vuint32_t</a> <a id="12418c17" class="tk">DIV_F</a><a id="12418c22" class="tk">:</a>4;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="12419" id="12419">
<td>12419</td><td></td></tr>
<tr name="12420" id="12420">
<td>12420</td><td><span class="pp">#endif</span></td></tr>
<tr name="12421" id="12421">
<td>12421</td><td></td></tr>
<tr name="12422" id="12422">
<td>12422</td><td>    <span class="br">}</span> <a id="12422c7" class="tk">B</a>;</td></tr>
<tr name="12423" id="12423">
<td>12423</td><td>  <span class="br">}</span> <a id="12423c5" class="tk">LINFLEX_LINFBRR_32B_tag</a>;</td></tr>
<tr name="12424" id="12424">
<td>12424</td><td></td></tr>
<tr name="12425" id="12425">
<td>12425</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* LIN Integer Baud Rate Register */</span></td></tr>
<tr name="12426" id="12426">
<td>12426</td><td>    <a id="12426c5" class="tk">vuint32_t</a> <a id="12426c15" class="tk">R</a>;</td></tr>
<tr name="12427" id="12427">
<td>12427</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12428" id="12428">
<td>12428</td><td>     <a id="12428c6" class="tk">vuint32_t</a><a id="12428c15" class="tk">:</a></td></tr>
<tr name="12429" id="12429">
<td>12429</td><td>      13;</td></tr>
<tr name="12430" id="12430">
<td>12430</td><td></td></tr>
<tr name="12431" id="12431">
<td>12431</td><td><span class="pp">#ifndef</span> <a id="12431c9" class="tk">USE_FIELD_ALIASES_LINFLEX</a></td></tr>
<tr name="12432" id="12432">
<td>12432</td><td></td></tr>
<tr name="12433" id="12433">
<td>12433</td><td>      <a id="12433c7" class="tk">vuint32_t</a> <a id="12433c17" class="tk">IBR</a><a id="12433c20" class="tk">:</a>19;                <span class="ct">/* Integer Baud Rates */</span></td></tr>
<tr name="12434" id="12434">
<td>12434</td><td></td></tr>
<tr name="12435" id="12435">
<td>12435</td><td><span class="pp">#else</span></td></tr>
<tr name="12436" id="12436">
<td>12436</td><td></td></tr>
<tr name="12437" id="12437">
<td>12437</td><td>      <a id="12437c7" class="tk">vuint32_t</a> <a id="12437c17" class="tk">DIV_M</a><a id="12437c22" class="tk">:</a>19;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="12438" id="12438">
<td>12438</td><td></td></tr>
<tr name="12439" id="12439">
<td>12439</td><td><span class="pp">#endif</span></td></tr>
<tr name="12440" id="12440">
<td>12440</td><td></td></tr>
<tr name="12441" id="12441">
<td>12441</td><td>    <span class="br">}</span> <a id="12441c7" class="tk">B</a>;</td></tr>
<tr name="12442" id="12442">
<td>12442</td><td>  <span class="br">}</span> <a id="12442c5" class="tk">LINFLEX_LINIBRR_32B_tag</a>;</td></tr>
<tr name="12443" id="12443">
<td>12443</td><td></td></tr>
<tr name="12444" id="12444">
<td>12444</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* LIN Checksum Field Register */</span></td></tr>
<tr name="12445" id="12445">
<td>12445</td><td>    <a id="12445c5" class="tk">vuint32_t</a> <a id="12445c15" class="tk">R</a>;</td></tr>
<tr name="12446" id="12446">
<td>12446</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12447" id="12447">
<td>12447</td><td>     <a id="12447c6" class="tk">vuint32_t</a><a id="12447c15" class="tk">:</a></td></tr>
<tr name="12448" id="12448">
<td>12448</td><td>      24;</td></tr>
<tr name="12449" id="12449">
<td>12449</td><td>      <a id="12449c7" class="tk">vuint32_t</a> <a id="12449c17" class="tk">CF</a><a id="12449c19" class="tk">:</a>8;                  <span class="ct">/* Checksum Bits */</span></td></tr>
<tr name="12450" id="12450">
<td>12450</td><td>    <span class="br">}</span> <a id="12450c7" class="tk">B</a>;</td></tr>
<tr name="12451" id="12451">
<td>12451</td><td>  <span class="br">}</span> <a id="12451c5" class="tk">LINFLEX_LINCFR_32B_tag</a>;</td></tr>
<tr name="12452" id="12452">
<td>12452</td><td></td></tr>
<tr name="12453" id="12453">
<td>12453</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* LIN Control Register 2 */</span></td></tr>
<tr name="12454" id="12454">
<td>12454</td><td>    <a id="12454c5" class="tk">vuint32_t</a> <a id="12454c15" class="tk">R</a>;</td></tr>
<tr name="12455" id="12455">
<td>12455</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12456" id="12456">
<td>12456</td><td>     <a id="12456c6" class="tk">vuint32_t</a><a id="12456c15" class="tk">:</a></td></tr>
<tr name="12457" id="12457">
<td>12457</td><td>      17;</td></tr>
<tr name="12458" id="12458">
<td>12458</td><td>      <a id="12458c7" class="tk">vuint32_t</a> <a id="12458c17" class="tk">IOBE</a><a id="12458c21" class="tk">:</a>1;                <span class="ct">/* Idle on Bit Error */</span></td></tr>
<tr name="12459" id="12459">
<td>12459</td><td>      <a id="12459c7" class="tk">vuint32_t</a> <a id="12459c17" class="tk">IOPE</a><a id="12459c21" class="tk">:</a>1;                <span class="ct">/* Idle on Identifier Parity Error */</span></td></tr>
<tr name="12460" id="12460">
<td>12460</td><td>      <a id="12460c7" class="tk">vuint32_t</a> <a id="12460c17" class="tk">WURQ</a><a id="12460c21" class="tk">:</a>1;                <span class="ct">/* Wakeup Generate Request */</span></td></tr>
<tr name="12461" id="12461">
<td>12461</td><td>      <a id="12461c7" class="tk">vuint32_t</a> <a id="12461c17" class="tk">DDRQ</a><a id="12461c21" class="tk">:</a>1;                <span class="ct">/* Data Discard Request */</span></td></tr>
<tr name="12462" id="12462">
<td>12462</td><td>      <a id="12462c7" class="tk">vuint32_t</a> <a id="12462c17" class="tk">DTRQ</a><a id="12462c21" class="tk">:</a>1;                <span class="ct">/* Data Transmission Request */</span></td></tr>
<tr name="12463" id="12463">
<td>12463</td><td>      <a id="12463c7" class="tk">vuint32_t</a> <a id="12463c17" class="tk">ABRQ</a><a id="12463c21" class="tk">:</a>1;                <span class="ct">/* Abort Request */</span></td></tr>
<tr name="12464" id="12464">
<td>12464</td><td>      <a id="12464c7" class="tk">vuint32_t</a> <a id="12464c17" class="tk">HTRQ</a><a id="12464c21" class="tk">:</a>1;                <span class="ct">/* Header Transmission Request */</span></td></tr>
<tr name="12465" id="12465">
<td>12465</td><td>     <a id="12465c6" class="tk">vuint32_t</a><a id="12465c15" class="tk">:</a></td></tr>
<tr name="12466" id="12466">
<td>12466</td><td>      8;</td></tr>
<tr name="12467" id="12467">
<td>12467</td><td>    <span class="br">}</span> <a id="12467c7" class="tk">B</a>;</td></tr>
<tr name="12468" id="12468">
<td>12468</td><td>  <span class="br">}</span> <a id="12468c5" class="tk">LINFLEX_LINCR2_32B_tag</a>;</td></tr>
<tr name="12469" id="12469">
<td>12469</td><td></td></tr>
<tr name="12470" id="12470">
<td>12470</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Buffer Identifier Register */</span></td></tr>
<tr name="12471" id="12471">
<td>12471</td><td>    <a id="12471c5" class="tk">vuint32_t</a> <a id="12471c15" class="tk">R</a>;</td></tr>
<tr name="12472" id="12472">
<td>12472</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12473" id="12473">
<td>12473</td><td>     <a id="12473c6" class="tk">vuint32_t</a><a id="12473c15" class="tk">:</a></td></tr>
<tr name="12474" id="12474">
<td>12474</td><td>      16;</td></tr>
<tr name="12475" id="12475">
<td>12475</td><td>      <a id="12475c7" class="tk">vuint32_t</a> <a id="12475c17" class="tk">DFL</a><a id="12475c20" class="tk">:</a>6;                 <span class="ct">/* Data Field Length */</span></td></tr>
<tr name="12476" id="12476">
<td>12476</td><td>      <a id="12476c7" class="tk">vuint32_t</a> <a id="12476c17" class="tk">DIR</a><a id="12476c20" class="tk">:</a>1;                 <span class="ct">/* Direction */</span></td></tr>
<tr name="12477" id="12477">
<td>12477</td><td>      <a id="12477c7" class="tk">vuint32_t</a> <a id="12477c17" class="tk">CCS</a><a id="12477c20" class="tk">:</a>1;                 <span class="ct">/* Classic Checksum */</span></td></tr>
<tr name="12478" id="12478">
<td>12478</td><td>     <a id="12478c6" class="tk">vuint32_t</a><a id="12478c15" class="tk">:</a></td></tr>
<tr name="12479" id="12479">
<td>12479</td><td>      2;</td></tr>
<tr name="12480" id="12480">
<td>12480</td><td>      <a id="12480c7" class="tk">vuint32_t</a> <a id="12480c17" class="tk">ID</a><a id="12480c19" class="tk">:</a>6;                  <span class="ct">/* Identifier */</span></td></tr>
<tr name="12481" id="12481">
<td>12481</td><td>    <span class="br">}</span> <a id="12481c7" class="tk">B</a>;</td></tr>
<tr name="12482" id="12482">
<td>12482</td><td>  <span class="br">}</span> <a id="12482c5" class="tk">LINFLEX_BIDR_32B_tag</a>;</td></tr>
<tr name="12483" id="12483">
<td>12483</td><td></td></tr>
<tr name="12484" id="12484">
<td>12484</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Buffer Data Register Least Significant */</span></td></tr>
<tr name="12485" id="12485">
<td>12485</td><td>    <a id="12485c5" class="tk">vuint32_t</a> <a id="12485c15" class="tk">R</a>;</td></tr>
<tr name="12486" id="12486">
<td>12486</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12487" id="12487">
<td>12487</td><td>      <a id="12487c7" class="tk">vuint32_t</a> <a id="12487c17" class="tk">DATA3</a><a id="12487c22" class="tk">:</a>8;               <span class="ct">/* Data3 */</span></td></tr>
<tr name="12488" id="12488">
<td>12488</td><td>      <a id="12488c7" class="tk">vuint32_t</a> <a id="12488c17" class="tk">DATA2</a><a id="12488c22" class="tk">:</a>8;               <span class="ct">/* Data2 */</span></td></tr>
<tr name="12489" id="12489">
<td>12489</td><td>      <a id="12489c7" class="tk">vuint32_t</a> <a id="12489c17" class="tk">DATA1</a><a id="12489c22" class="tk">:</a>8;               <span class="ct">/* Data1 */</span></td></tr>
<tr name="12490" id="12490">
<td>12490</td><td>      <a id="12490c7" class="tk">vuint32_t</a> <a id="12490c17" class="tk">DATA0</a><a id="12490c22" class="tk">:</a>8;               <span class="ct">/* Data0 */</span></td></tr>
<tr name="12491" id="12491">
<td>12491</td><td>    <span class="br">}</span> <a id="12491c7" class="tk">B</a>;</td></tr>
<tr name="12492" id="12492">
<td>12492</td><td>  <span class="br">}</span> <a id="12492c5" class="tk">LINFLEX_BDRL_32B_tag</a>;</td></tr>
<tr name="12493" id="12493">
<td>12493</td><td></td></tr>
<tr name="12494" id="12494">
<td>12494</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Buffer Data Register Most Significant */</span></td></tr>
<tr name="12495" id="12495">
<td>12495</td><td>    <a id="12495c5" class="tk">vuint32_t</a> <a id="12495c15" class="tk">R</a>;</td></tr>
<tr name="12496" id="12496">
<td>12496</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12497" id="12497">
<td>12497</td><td>      <a id="12497c7" class="tk">vuint32_t</a> <a id="12497c17" class="tk">DATA7</a><a id="12497c22" class="tk">:</a>8;               <span class="ct">/* Data7 */</span></td></tr>
<tr name="12498" id="12498">
<td>12498</td><td>      <a id="12498c7" class="tk">vuint32_t</a> <a id="12498c17" class="tk">DATA6</a><a id="12498c22" class="tk">:</a>8;               <span class="ct">/* Data6 */</span></td></tr>
<tr name="12499" id="12499">
<td>12499</td><td>      <a id="12499c7" class="tk">vuint32_t</a> <a id="12499c17" class="tk">DATA5</a><a id="12499c22" class="tk">:</a>8;               <span class="ct">/* Data5 */</span></td></tr>
<tr name="12500" id="12500">
<td>12500</td><td>      <a id="12500c7" class="tk">vuint32_t</a> <a id="12500c17" class="tk">DATA4</a><a id="12500c22" class="tk">:</a>8;               <span class="ct">/* Data4 */</span></td></tr>
<tr name="12501" id="12501">
<td>12501</td><td>    <span class="br">}</span> <a id="12501c7" class="tk">B</a>;</td></tr>
<tr name="12502" id="12502">
<td>12502</td><td>  <span class="br">}</span> <a id="12502c5" class="tk">LINFLEX_BDRM_32B_tag</a>;</td></tr>
<tr name="12503" id="12503">
<td>12503</td><td></td></tr>
<tr name="12504" id="12504">
<td>12504</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Identifier Filter Enable Register */</span></td></tr>
<tr name="12505" id="12505">
<td>12505</td><td>    <a id="12505c5" class="tk">vuint32_t</a> <a id="12505c15" class="tk">R</a>;</td></tr>
<tr name="12506" id="12506">
<td>12506</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12507" id="12507">
<td>12507</td><td>     <a id="12507c6" class="tk">vuint32_t</a><a id="12507c15" class="tk">:</a></td></tr>
<tr name="12508" id="12508">
<td>12508</td><td>      24;</td></tr>
<tr name="12509" id="12509">
<td>12509</td><td>      <a id="12509c7" class="tk">vuint32_t</a> <a id="12509c17" class="tk">FACT</a><a id="12509c21" class="tk">:</a>8;                <span class="ct">/* Filter Active */</span></td></tr>
<tr name="12510" id="12510">
<td>12510</td><td>    <span class="br">}</span> <a id="12510c7" class="tk">B</a>;</td></tr>
<tr name="12511" id="12511">
<td>12511</td><td>  <span class="br">}</span> <a id="12511c5" class="tk">LINFLEX_IFER_32B_tag</a>;</td></tr>
<tr name="12512" id="12512">
<td>12512</td><td></td></tr>
<tr name="12513" id="12513">
<td>12513</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Identifier Filter Match Index */</span></td></tr>
<tr name="12514" id="12514">
<td>12514</td><td>    <a id="12514c5" class="tk">vuint32_t</a> <a id="12514c15" class="tk">R</a>;</td></tr>
<tr name="12515" id="12515">
<td>12515</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12516" id="12516">
<td>12516</td><td>     <a id="12516c6" class="tk">vuint32_t</a><a id="12516c15" class="tk">:</a></td></tr>
<tr name="12517" id="12517">
<td>12517</td><td>      28;</td></tr>
<tr name="12518" id="12518">
<td>12518</td><td>      <a id="12518c7" class="tk">vuint32_t</a> <a id="12518c17" class="tk">IFMI_IFMI</a><a id="12518c26" class="tk">:</a>4;           <span class="ct">/* Filter Match Index */</span></td></tr>
<tr name="12519" id="12519">
<td>12519</td><td>    <span class="br">}</span> <a id="12519c7" class="tk">B</a>;</td></tr>
<tr name="12520" id="12520">
<td>12520</td><td>  <span class="br">}</span> <a id="12520c5" class="tk">LINFLEX_IFMI_32B_tag</a>;</td></tr>
<tr name="12521" id="12521">
<td>12521</td><td></td></tr>
<tr name="12522" id="12522">
<td>12522</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Identifier Filter Mode Register */</span></td></tr>
<tr name="12523" id="12523">
<td>12523</td><td>    <a id="12523c5" class="tk">vuint32_t</a> <a id="12523c15" class="tk">R</a>;</td></tr>
<tr name="12524" id="12524">
<td>12524</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12525" id="12525">
<td>12525</td><td>     <a id="12525c6" class="tk">vuint32_t</a><a id="12525c15" class="tk">:</a></td></tr>
<tr name="12526" id="12526">
<td>12526</td><td>      28;</td></tr>
<tr name="12527" id="12527">
<td>12527</td><td>      <a id="12527c7" class="tk">vuint32_t</a> <a id="12527c17" class="tk">IFM</a><a id="12527c20" class="tk">:</a>4;                 <span class="ct">/* Filter Mode */</span></td></tr>
<tr name="12528" id="12528">
<td>12528</td><td>    <span class="br">}</span> <a id="12528c7" class="tk">B</a>;</td></tr>
<tr name="12529" id="12529">
<td>12529</td><td>  <span class="br">}</span> <a id="12529c5" class="tk">LINFLEX_IFMR_32B_tag</a>;</td></tr>
<tr name="12530" id="12530">
<td>12530</td><td></td></tr>
<tr name="12531" id="12531">
<td>12531</td><td>  <span class="ct">/* Register layout for all registers IFCR ... */</span></td></tr>
<tr name="12532" id="12532">
<td>12532</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Identifier Filter Control Register */</span></td></tr>
<tr name="12533" id="12533">
<td>12533</td><td>    <a id="12533c5" class="tk">vuint32_t</a> <a id="12533c15" class="tk">R</a>;</td></tr>
<tr name="12534" id="12534">
<td>12534</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12535" id="12535">
<td>12535</td><td>     <a id="12535c6" class="tk">vuint32_t</a><a id="12535c15" class="tk">:</a></td></tr>
<tr name="12536" id="12536">
<td>12536</td><td>      16;</td></tr>
<tr name="12537" id="12537">
<td>12537</td><td>      <a id="12537c7" class="tk">vuint32_t</a> <a id="12537c17" class="tk">DFL</a><a id="12537c20" class="tk">:</a>6;                 <span class="ct">/* Data Field Length */</span></td></tr>
<tr name="12538" id="12538">
<td>12538</td><td>      <a id="12538c7" class="tk">vuint32_t</a> <a id="12538c17" class="tk">DIR</a><a id="12538c20" class="tk">:</a>1;                 <span class="ct">/* Direction */</span></td></tr>
<tr name="12539" id="12539">
<td>12539</td><td>      <a id="12539c7" class="tk">vuint32_t</a> <a id="12539c17" class="tk">CCS</a><a id="12539c20" class="tk">:</a>1;                 <span class="ct">/* Classic Checksum */</span></td></tr>
<tr name="12540" id="12540">
<td>12540</td><td>     <a id="12540c6" class="tk">vuint32_t</a><a id="12540c15" class="tk">:</a></td></tr>
<tr name="12541" id="12541">
<td>12541</td><td>      2;</td></tr>
<tr name="12542" id="12542">
<td>12542</td><td>      <a id="12542c7" class="tk">vuint32_t</a> <a id="12542c17" class="tk">ID</a><a id="12542c19" class="tk">:</a>6;                  <span class="ct">/* Identifier */</span></td></tr>
<tr name="12543" id="12543">
<td>12543</td><td>    <span class="br">}</span> <a id="12543c7" class="tk">B</a>;</td></tr>
<tr name="12544" id="12544">
<td>12544</td><td>  <span class="br">}</span> <a id="12544c5" class="tk">LINFLEX_IFCR_32B_tag</a>;</td></tr>
<tr name="12545" id="12545">
<td>12545</td><td></td></tr>
<tr name="12546" id="12546">
<td>12546</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Global Control Register */</span></td></tr>
<tr name="12547" id="12547">
<td>12547</td><td>    <a id="12547c5" class="tk">vuint32_t</a> <a id="12547c15" class="tk">R</a>;</td></tr>
<tr name="12548" id="12548">
<td>12548</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12549" id="12549">
<td>12549</td><td>     <a id="12549c6" class="tk">vuint32_t</a><a id="12549c15" class="tk">:</a></td></tr>
<tr name="12550" id="12550">
<td>12550</td><td>      26;</td></tr>
<tr name="12551" id="12551">
<td>12551</td><td>      <a id="12551c7" class="tk">vuint32_t</a> <a id="12551c17" class="tk">TDFBM</a><a id="12551c22" class="tk">:</a>1;               <span class="ct">/* Transmit Data First Bit MSB */</span></td></tr>
<tr name="12552" id="12552">
<td>12552</td><td>      <a id="12552c7" class="tk">vuint32_t</a> <a id="12552c17" class="tk">RDFBM</a><a id="12552c22" class="tk">:</a>1;               <span class="ct">/* Received Data First Bit MSB */</span></td></tr>
<tr name="12553" id="12553">
<td>12553</td><td>      <a id="12553c7" class="tk">vuint32_t</a> <a id="12553c17" class="tk">TDLIS</a><a id="12553c22" class="tk">:</a>1;               <span class="ct">/* Transmit Data Level Inversion Selection */</span></td></tr>
<tr name="12554" id="12554">
<td>12554</td><td>      <a id="12554c7" class="tk">vuint32_t</a> <a id="12554c17" class="tk">RDLIS</a><a id="12554c22" class="tk">:</a>1;               <span class="ct">/* Received Data Level Inversion Selection */</span></td></tr>
<tr name="12555" id="12555">
<td>12555</td><td>      <a id="12555c7" class="tk">vuint32_t</a> <a id="12555c17" class="tk">STOP</a><a id="12555c21" class="tk">:</a>1;                <span class="ct">/* 1/2 stop bit configuration */</span></td></tr>
<tr name="12556" id="12556">
<td>12556</td><td>      <a id="12556c7" class="tk">vuint32_t</a> <a id="12556c17" class="tk">SR</a><a id="12556c19" class="tk">:</a>1;                  <span class="ct">/* Soft Reset */</span></td></tr>
<tr name="12557" id="12557">
<td>12557</td><td>    <span class="br">}</span> <a id="12557c7" class="tk">B</a>;</td></tr>
<tr name="12558" id="12558">
<td>12558</td><td>  <span class="br">}</span> <a id="12558c5" class="tk">LINFLEX_GCR_32B_tag</a>;</td></tr>
<tr name="12559" id="12559">
<td>12559</td><td></td></tr>
<tr name="12560" id="12560">
<td>12560</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* UART Preset Time Out Register */</span></td></tr>
<tr name="12561" id="12561">
<td>12561</td><td>    <a id="12561c5" class="tk">vuint32_t</a> <a id="12561c15" class="tk">R</a>;</td></tr>
<tr name="12562" id="12562">
<td>12562</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12563" id="12563">
<td>12563</td><td>     <a id="12563c6" class="tk">vuint32_t</a><a id="12563c15" class="tk">:</a></td></tr>
<tr name="12564" id="12564">
<td>12564</td><td>      20;</td></tr>
<tr name="12565" id="12565">
<td>12565</td><td>      <a id="12565c7" class="tk">vuint32_t</a> <a id="12565c17" class="tk">PTO</a><a id="12565c20" class="tk">:</a>12;                <span class="ct">/* Preset Time Out */</span></td></tr>
<tr name="12566" id="12566">
<td>12566</td><td>    <span class="br">}</span> <a id="12566c7" class="tk">B</a>;</td></tr>
<tr name="12567" id="12567">
<td>12567</td><td>  <span class="br">}</span> <a id="12567c5" class="tk">LINFLEX_UARTPTO_32B_tag</a>;</td></tr>
<tr name="12568" id="12568">
<td>12568</td><td></td></tr>
<tr name="12569" id="12569">
<td>12569</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* UART Current Time Out Register */</span></td></tr>
<tr name="12570" id="12570">
<td>12570</td><td>    <a id="12570c5" class="tk">vuint32_t</a> <a id="12570c15" class="tk">R</a>;</td></tr>
<tr name="12571" id="12571">
<td>12571</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12572" id="12572">
<td>12572</td><td>     <a id="12572c6" class="tk">vuint32_t</a><a id="12572c15" class="tk">:</a></td></tr>
<tr name="12573" id="12573">
<td>12573</td><td>      20;</td></tr>
<tr name="12574" id="12574">
<td>12574</td><td>      <a id="12574c7" class="tk">vuint32_t</a> <a id="12574c17" class="tk">CTO</a><a id="12574c20" class="tk">:</a>12;                <span class="ct">/* Current Time Out */</span></td></tr>
<tr name="12575" id="12575">
<td>12575</td><td>    <span class="br">}</span> <a id="12575c7" class="tk">B</a>;</td></tr>
<tr name="12576" id="12576">
<td>12576</td><td>  <span class="br">}</span> <a id="12576c5" class="tk">LINFLEX_UARTCTO_32B_tag</a>;</td></tr>
<tr name="12577" id="12577">
<td>12577</td><td></td></tr>
<tr name="12578" id="12578">
<td>12578</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* DMA TX Enable Register */</span></td></tr>
<tr name="12579" id="12579">
<td>12579</td><td>    <a id="12579c5" class="tk">vuint32_t</a> <a id="12579c15" class="tk">R</a>;</td></tr>
<tr name="12580" id="12580">
<td>12580</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12581" id="12581">
<td>12581</td><td>     <a id="12581c6" class="tk">vuint32_t</a><a id="12581c15" class="tk">:</a></td></tr>
<tr name="12582" id="12582">
<td>12582</td><td>      17;</td></tr>
<tr name="12583" id="12583">
<td>12583</td><td>      <a id="12583c7" class="tk">vuint32_t</a> <a id="12583c17" class="tk">DTE</a><a id="12583c20" class="tk">:</a>15;                <span class="ct">/* DMA Tx channel Enable */</span></td></tr>
<tr name="12584" id="12584">
<td>12584</td><td>    <span class="br">}</span> <a id="12584c7" class="tk">B</a>;</td></tr>
<tr name="12585" id="12585">
<td>12585</td><td>  <span class="br">}</span> <a id="12585c5" class="tk">LINFLEX_DMATXE_32B_tag</a>;</td></tr>
<tr name="12586" id="12586">
<td>12586</td><td></td></tr>
<tr name="12587" id="12587">
<td>12587</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* DMA RX Enable Register */</span></td></tr>
<tr name="12588" id="12588">
<td>12588</td><td>    <a id="12588c5" class="tk">vuint32_t</a> <a id="12588c15" class="tk">R</a>;</td></tr>
<tr name="12589" id="12589">
<td>12589</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12590" id="12590">
<td>12590</td><td>     <a id="12590c6" class="tk">vuint32_t</a><a id="12590c15" class="tk">:</a></td></tr>
<tr name="12591" id="12591">
<td>12591</td><td>      17;</td></tr>
<tr name="12592" id="12592">
<td>12592</td><td>      <a id="12592c7" class="tk">vuint32_t</a> <a id="12592c17" class="tk">DRE</a><a id="12592c20" class="tk">:</a>15;                <span class="ct">/* DMA Rx channel Enable */</span></td></tr>
<tr name="12593" id="12593">
<td>12593</td><td>    <span class="br">}</span> <a id="12593c7" class="tk">B</a>;</td></tr>
<tr name="12594" id="12594">
<td>12594</td><td>  <span class="br">}</span> <a id="12594c5" class="tk">LINFLEX_DMARXE_32B_tag</a>;</td></tr>
<tr name="12595" id="12595">
<td>12595</td><td></td></tr>
<tr name="12596" id="12596">
<td>12596</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="12596c18" class="tk">LINFLEX_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="12597" id="12597">
<td>12597</td><td>    <span class="ct">/* LIN Control Register */</span></td></tr>
<tr name="12598" id="12598">
<td>12598</td><td>    <a id="12598c5" class="tk">LINFLEX_LINCR1_32B_tag</a> <a id="12598c28" class="tk">LINCR1</a>;     <span class="ct">/* offset: 0x0000 size: 32 bit */</span></td></tr>
<tr name="12599" id="12599">
<td>12599</td><td></td></tr>
<tr name="12600" id="12600">
<td>12600</td><td>    <span class="ct">/* LIN Interrupt Enable Register */</span></td></tr>
<tr name="12601" id="12601">
<td>12601</td><td>    <a id="12601c5" class="tk">LINFLEX_LINIER_32B_tag</a> <a id="12601c28" class="tk">LINIER</a>;     <span class="ct">/* offset: 0x0004 size: 32 bit */</span></td></tr>
<tr name="12602" id="12602">
<td>12602</td><td></td></tr>
<tr name="12603" id="12603">
<td>12603</td><td>    <span class="ct">/* LIN Status Register */</span></td></tr>
<tr name="12604" id="12604">
<td>12604</td><td>    <a id="12604c5" class="tk">LINFLEX_LINSR_32B_tag</a> <a id="12604c27" class="tk">LINSR</a>;       <span class="ct">/* offset: 0x0008 size: 32 bit */</span></td></tr>
<tr name="12605" id="12605">
<td>12605</td><td></td></tr>
<tr name="12606" id="12606">
<td>12606</td><td>    <span class="ct">/* LIN Error Status Register */</span></td></tr>
<tr name="12607" id="12607">
<td>12607</td><td>    <a id="12607c5" class="tk">LINFLEX_LINESR_32B_tag</a> <a id="12607c28" class="tk">LINESR</a>;     <span class="ct">/* offset: 0x000C size: 32 bit */</span></td></tr>
<tr name="12608" id="12608">
<td>12608</td><td></td></tr>
<tr name="12609" id="12609">
<td>12609</td><td>    <span class="ct">/* UART Mode Control Register */</span></td></tr>
<tr name="12610" id="12610">
<td>12610</td><td>    <a id="12610c5" class="tk">LINFLEX_UARTCR_32B_tag</a> <a id="12610c28" class="tk">UARTCR</a>;     <span class="ct">/* offset: 0x0010 size: 32 bit */</span></td></tr>
<tr name="12611" id="12611">
<td>12611</td><td></td></tr>
<tr name="12612" id="12612">
<td>12612</td><td>    <span class="ct">/* UART Mode Status Register */</span></td></tr>
<tr name="12613" id="12613">
<td>12613</td><td>    <a id="12613c5" class="tk">LINFLEX_UARTSR_32B_tag</a> <a id="12613c28" class="tk">UARTSR</a>;     <span class="ct">/* offset: 0x0014 size: 32 bit */</span></td></tr>
<tr name="12614" id="12614">
<td>12614</td><td></td></tr>
<tr name="12615" id="12615">
<td>12615</td><td>    <span class="ct">/* LIN Time-Out Control Status Register */</span></td></tr>
<tr name="12616" id="12616">
<td>12616</td><td>    <a id="12616c5" class="tk">LINFLEX_LINTCSR_32B_tag</a> <a id="12616c29" class="tk">LINTCSR</a>;   <span class="ct">/* offset: 0x0018 size: 32 bit */</span></td></tr>
<tr name="12617" id="12617">
<td>12617</td><td></td></tr>
<tr name="12618" id="12618">
<td>12618</td><td>    <span class="ct">/* LIN Output Compare Register */</span></td></tr>
<tr name="12619" id="12619">
<td>12619</td><td>    <a id="12619c5" class="tk">LINFLEX_LINOCR_32B_tag</a> <a id="12619c28" class="tk">LINOCR</a>;     <span class="ct">/* offset: 0x001C size: 32 bit */</span></td></tr>
<tr name="12620" id="12620">
<td>12620</td><td></td></tr>
<tr name="12621" id="12621">
<td>12621</td><td>    <span class="ct">/* LIN Time-Out Control Register */</span></td></tr>
<tr name="12622" id="12622">
<td>12622</td><td>    <a id="12622c5" class="tk">LINFLEX_LINTOCR_32B_tag</a> <a id="12622c29" class="tk">LINTOCR</a>;   <span class="ct">/* offset: 0x0020 size: 32 bit */</span></td></tr>
<tr name="12623" id="12623">
<td>12623</td><td></td></tr>
<tr name="12624" id="12624">
<td>12624</td><td>    <span class="ct">/* LIN Fractional Baud Rate Register */</span></td></tr>
<tr name="12625" id="12625">
<td>12625</td><td>    <a id="12625c5" class="tk">LINFLEX_LINFBRR_32B_tag</a> <a id="12625c29" class="tk">LINFBRR</a>;   <span class="ct">/* offset: 0x0024 size: 32 bit */</span></td></tr>
<tr name="12626" id="12626">
<td>12626</td><td></td></tr>
<tr name="12627" id="12627">
<td>12627</td><td>    <span class="ct">/* LIN Integer Baud Rate Register */</span></td></tr>
<tr name="12628" id="12628">
<td>12628</td><td>    <a id="12628c5" class="tk">LINFLEX_LINIBRR_32B_tag</a> <a id="12628c29" class="tk">LINIBRR</a>;   <span class="ct">/* offset: 0x0028 size: 32 bit */</span></td></tr>
<tr name="12629" id="12629">
<td>12629</td><td></td></tr>
<tr name="12630" id="12630">
<td>12630</td><td>    <span class="ct">/* LIN Checksum Field Register */</span></td></tr>
<tr name="12631" id="12631">
<td>12631</td><td>    <a id="12631c5" class="tk">LINFLEX_LINCFR_32B_tag</a> <a id="12631c28" class="tk">LINCFR</a>;     <span class="ct">/* offset: 0x002C size: 32 bit */</span></td></tr>
<tr name="12632" id="12632">
<td>12632</td><td></td></tr>
<tr name="12633" id="12633">
<td>12633</td><td>    <span class="ct">/* LIN Control Register 2 */</span></td></tr>
<tr name="12634" id="12634">
<td>12634</td><td>    <a id="12634c5" class="tk">LINFLEX_LINCR2_32B_tag</a> <a id="12634c28" class="tk">LINCR2</a>;     <span class="ct">/* offset: 0x0030 size: 32 bit */</span></td></tr>
<tr name="12635" id="12635">
<td>12635</td><td></td></tr>
<tr name="12636" id="12636">
<td>12636</td><td>    <span class="ct">/* Buffer Identifier Register */</span></td></tr>
<tr name="12637" id="12637">
<td>12637</td><td>    <a id="12637c5" class="tk">LINFLEX_BIDR_32B_tag</a> <a id="12637c26" class="tk">BIDR</a>;         <span class="ct">/* offset: 0x0034 size: 32 bit */</span></td></tr>
<tr name="12638" id="12638">
<td>12638</td><td></td></tr>
<tr name="12639" id="12639">
<td>12639</td><td>    <span class="ct">/* Buffer Data Register Least Significant */</span></td></tr>
<tr name="12640" id="12640">
<td>12640</td><td>    <a id="12640c5" class="tk">LINFLEX_BDRL_32B_tag</a> <a id="12640c26" class="tk">BDRL</a>;         <span class="ct">/* offset: 0x0038 size: 32 bit */</span></td></tr>
<tr name="12641" id="12641">
<td>12641</td><td></td></tr>
<tr name="12642" id="12642">
<td>12642</td><td>    <span class="ct">/* Buffer Data Register Most Significant */</span></td></tr>
<tr name="12643" id="12643">
<td>12643</td><td>    <a id="12643c5" class="tk">LINFLEX_BDRM_32B_tag</a> <a id="12643c26" class="tk">BDRM</a>;         <span class="ct">/* offset: 0x003C size: 32 bit */</span></td></tr>
<tr name="12644" id="12644">
<td>12644</td><td></td></tr>
<tr name="12645" id="12645">
<td>12645</td><td>    <span class="ct">/* Identifier Filter Enable Register */</span></td></tr>
<tr name="12646" id="12646">
<td>12646</td><td>    <a id="12646c5" class="tk">LINFLEX_IFER_32B_tag</a> <a id="12646c26" class="tk">IFER</a>;         <span class="ct">/* offset: 0x0040 size: 32 bit */</span></td></tr>
<tr name="12647" id="12647">
<td>12647</td><td></td></tr>
<tr name="12648" id="12648">
<td>12648</td><td>    <span class="ct">/* Identifier Filter Match Index */</span></td></tr>
<tr name="12649" id="12649">
<td>12649</td><td>    <a id="12649c5" class="tk">LINFLEX_IFMI_32B_tag</a> <a id="12649c26" class="tk">IFMI</a>;         <span class="ct">/* offset: 0x0044 size: 32 bit */</span></td></tr>
<tr name="12650" id="12650">
<td>12650</td><td></td></tr>
<tr name="12651" id="12651">
<td>12651</td><td>    <span class="ct">/* Identifier Filter Mode Register */</span></td></tr>
<tr name="12652" id="12652">
<td>12652</td><td>    <a id="12652c5" class="tk">LINFLEX_IFMR_32B_tag</a> <a id="12652c26" class="tk">IFMR</a>;         <span class="ct">/* offset: 0x0048 size: 32 bit */</span></td></tr>
<tr name="12653" id="12653">
<td>12653</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="12654" id="12654">
<td>12654</td><td>      <span class="ct">/* Identifier Filter Control Register */</span></td></tr>
<tr name="12655" id="12655">
<td>12655</td><td>      <a id="12655c7" class="tk">LINFLEX_IFCR_32B_tag</a> <a id="12655c28" class="tk">IFCR</a>[16];   <span class="ct">/* offset: 0x004C  (0x0004 x 16) */</span></td></tr>
<tr name="12656" id="12656">
<td>12656</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12657" id="12657">
<td>12657</td><td>        <span class="ct">/* Identifier Filter Control Register */</span></td></tr>
<tr name="12658" id="12658">
<td>12658</td><td>        <a id="12658c9" class="tk">LINFLEX_IFCR_32B_tag</a> <a id="12658c30" class="tk">IFCR0</a>;    <span class="ct">/* offset: 0x004C size: 32 bit */</span></td></tr>
<tr name="12659" id="12659">
<td>12659</td><td>        <a id="12659c9" class="tk">LINFLEX_IFCR_32B_tag</a> <a id="12659c30" class="tk">IFCR1</a>;    <span class="ct">/* offset: 0x0050 size: 32 bit */</span></td></tr>
<tr name="12660" id="12660">
<td>12660</td><td>        <a id="12660c9" class="tk">LINFLEX_IFCR_32B_tag</a> <a id="12660c30" class="tk">IFCR2</a>;    <span class="ct">/* offset: 0x0054 size: 32 bit */</span></td></tr>
<tr name="12661" id="12661">
<td>12661</td><td>        <a id="12661c9" class="tk">LINFLEX_IFCR_32B_tag</a> <a id="12661c30" class="tk">IFCR3</a>;    <span class="ct">/* offset: 0x0058 size: 32 bit */</span></td></tr>
<tr name="12662" id="12662">
<td>12662</td><td>        <a id="12662c9" class="tk">LINFLEX_IFCR_32B_tag</a> <a id="12662c30" class="tk">IFCR4</a>;    <span class="ct">/* offset: 0x005C size: 32 bit */</span></td></tr>
<tr name="12663" id="12663">
<td>12663</td><td>        <a id="12663c9" class="tk">LINFLEX_IFCR_32B_tag</a> <a id="12663c30" class="tk">IFCR5</a>;    <span class="ct">/* offset: 0x0060 size: 32 bit */</span></td></tr>
<tr name="12664" id="12664">
<td>12664</td><td>        <a id="12664c9" class="tk">LINFLEX_IFCR_32B_tag</a> <a id="12664c30" class="tk">IFCR6</a>;    <span class="ct">/* offset: 0x0064 size: 32 bit */</span></td></tr>
<tr name="12665" id="12665">
<td>12665</td><td>        <a id="12665c9" class="tk">LINFLEX_IFCR_32B_tag</a> <a id="12665c30" class="tk">IFCR7</a>;    <span class="ct">/* offset: 0x0068 size: 32 bit */</span></td></tr>
<tr name="12666" id="12666">
<td>12666</td><td>        <a id="12666c9" class="tk">LINFLEX_IFCR_32B_tag</a> <a id="12666c30" class="tk">IFCR8</a>;    <span class="ct">/* offset: 0x006C size: 32 bit */</span></td></tr>
<tr name="12667" id="12667">
<td>12667</td><td>        <a id="12667c9" class="tk">LINFLEX_IFCR_32B_tag</a> <a id="12667c30" class="tk">IFCR9</a>;    <span class="ct">/* offset: 0x0070 size: 32 bit */</span></td></tr>
<tr name="12668" id="12668">
<td>12668</td><td>        <a id="12668c9" class="tk">LINFLEX_IFCR_32B_tag</a> <a id="12668c30" class="tk">IFCR10</a>;   <span class="ct">/* offset: 0x0074 size: 32 bit */</span></td></tr>
<tr name="12669" id="12669">
<td>12669</td><td>        <a id="12669c9" class="tk">LINFLEX_IFCR_32B_tag</a> <a id="12669c30" class="tk">IFCR11</a>;   <span class="ct">/* offset: 0x0078 size: 32 bit */</span></td></tr>
<tr name="12670" id="12670">
<td>12670</td><td>        <a id="12670c9" class="tk">LINFLEX_IFCR_32B_tag</a> <a id="12670c30" class="tk">IFCR12</a>;   <span class="ct">/* offset: 0x007C size: 32 bit */</span></td></tr>
<tr name="12671" id="12671">
<td>12671</td><td>        <a id="12671c9" class="tk">LINFLEX_IFCR_32B_tag</a> <a id="12671c30" class="tk">IFCR13</a>;   <span class="ct">/* offset: 0x0080 size: 32 bit */</span></td></tr>
<tr name="12672" id="12672">
<td>12672</td><td>        <a id="12672c9" class="tk">LINFLEX_IFCR_32B_tag</a> <a id="12672c30" class="tk">IFCR14</a>;   <span class="ct">/* offset: 0x0084 size: 32 bit */</span></td></tr>
<tr name="12673" id="12673">
<td>12673</td><td>        <a id="12673c9" class="tk">LINFLEX_IFCR_32B_tag</a> <a id="12673c30" class="tk">IFCR15</a>;   <span class="ct">/* offset: 0x0088 size: 32 bit */</span></td></tr>
<tr name="12674" id="12674">
<td>12674</td><td>      <span class="br">}</span>;</td></tr>
<tr name="12675" id="12675">
<td>12675</td><td>    <span class="br">}</span>;</td></tr>
<tr name="12676" id="12676">
<td>12676</td><td></td></tr>
<tr name="12677" id="12677">
<td>12677</td><td>    <span class="ct">/* Global Control Register */</span></td></tr>
<tr name="12678" id="12678">
<td>12678</td><td>    <a id="12678c5" class="tk">LINFLEX_GCR_32B_tag</a> <a id="12678c25" class="tk">GCR</a>;           <span class="ct">/* offset: 0x008C size: 32 bit */</span></td></tr>
<tr name="12679" id="12679">
<td>12679</td><td></td></tr>
<tr name="12680" id="12680">
<td>12680</td><td>    <span class="ct">/* UART Preset Time Out Register */</span></td></tr>
<tr name="12681" id="12681">
<td>12681</td><td>    <a id="12681c5" class="tk">LINFLEX_UARTPTO_32B_tag</a> <a id="12681c29" class="tk">UARTPTO</a>;   <span class="ct">/* offset: 0x0090 size: 32 bit */</span></td></tr>
<tr name="12682" id="12682">
<td>12682</td><td></td></tr>
<tr name="12683" id="12683">
<td>12683</td><td>    <span class="ct">/* UART Current Time Out Register */</span></td></tr>
<tr name="12684" id="12684">
<td>12684</td><td>    <a id="12684c5" class="tk">LINFLEX_UARTCTO_32B_tag</a> <a id="12684c29" class="tk">UARTCTO</a>;   <span class="ct">/* offset: 0x0094 size: 32 bit */</span></td></tr>
<tr name="12685" id="12685">
<td>12685</td><td></td></tr>
<tr name="12686" id="12686">
<td>12686</td><td>    <span class="ct">/* DMA TX Enable Register */</span></td></tr>
<tr name="12687" id="12687">
<td>12687</td><td>    <a id="12687c5" class="tk">LINFLEX_DMATXE_32B_tag</a> <a id="12687c28" class="tk">DMATXE</a>;     <span class="ct">/* offset: 0x0098 size: 32 bit */</span></td></tr>
<tr name="12688" id="12688">
<td>12688</td><td></td></tr>
<tr name="12689" id="12689">
<td>12689</td><td>    <span class="ct">/* DMA RX Enable Register */</span></td></tr>
<tr name="12690" id="12690">
<td>12690</td><td>    <a id="12690c5" class="tk">LINFLEX_DMARXE_32B_tag</a> <a id="12690c28" class="tk">DMARXE</a>;     <span class="ct">/* offset: 0x009C size: 32 bit */</span></td></tr>
<tr name="12691" id="12691">
<td>12691</td><td>    <a id="12691c5" class="tk">int8_t</a> <a id="12691c12" class="tk">LINFLEX_reserved_00A0</a>[16224];</td></tr>
<tr name="12692" id="12692">
<td>12692</td><td>  <span class="br">}</span> <a id="12692c5" class="tk">LINFLEX_tag</a>;</td></tr>
<tr name="12693" id="12693">
<td>12693</td><td></td></tr>
<tr name="12694" id="12694">
<td>12694</td><td><span class="pp">#define</span> <a id="12694c9" class="tk">LINFLEX0</a>                       (<a id="12694c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="12694c52" class="tk">LINFLEX_tag</a> <a id="12694c64" class="tk">*</a>) 0xFFE40000UL)</td></tr>
<tr name="12695" id="12695">
<td>12695</td><td><span class="pp">#define</span> <a id="12695c9" class="tk">LINFLEX1</a>                       (<a id="12695c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="12695c52" class="tk">LINFLEX_tag</a> <a id="12695c64" class="tk">*</a>) 0xFFE44000UL)</td></tr>
<tr name="12696" id="12696">
<td>12696</td><td></td></tr>
<tr name="12697" id="12697">
<td>12697</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="12698" id="12698">
<td>12698</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="12699" id="12699">
<td>12699</td><td>  <span class="ct">/* Module: CRC  */</span></td></tr>
<tr name="12700" id="12700">
<td>12700</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="12701" id="12701">
<td>12701</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="12702" id="12702">
<td>12702</td><td></td></tr>
<tr name="12703" id="12703">
<td>12703</td><td>  <span class="ct">/* Register layout for all registers CFG ... */</span></td></tr>
<tr name="12704" id="12704">
<td>12704</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CRC_CFG - CRC Configuration register */</span></td></tr>
<tr name="12705" id="12705">
<td>12705</td><td>    <a id="12705c5" class="tk">vuint32_t</a> <a id="12705c15" class="tk">R</a>;</td></tr>
<tr name="12706" id="12706">
<td>12706</td><td>    <a id="12706c5" class="tk">vuint8_t</a> <a id="12706c14" class="tk">BYTE</a>[4];                  <span class="ct">/* individual bytes can be accessed */</span></td></tr>
<tr name="12707" id="12707">
<td>12707</td><td>    <a id="12707c5" class="tk">vuint16_t</a> <a id="12707c15" class="tk">HALF</a>[2];                 <span class="ct">/* individual halfwords can be accessed */</span></td></tr>
<tr name="12708" id="12708">
<td>12708</td><td>    <a id="12708c5" class="tk">vuint32_t</a> <a id="12708c15" class="tk">WORD</a>;                    <span class="ct">/* individual words can be accessed */</span></td></tr>
<tr name="12709" id="12709">
<td>12709</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12710" id="12710">
<td>12710</td><td>     <a id="12710c6" class="tk">vuint32_t</a><a id="12710c15" class="tk">:</a></td></tr>
<tr name="12711" id="12711">
<td>12711</td><td>      28;</td></tr>
<tr name="12712" id="12712">
<td>12712</td><td>      <a id="12712c7" class="tk">vuint32_t</a> <a id="12712c17" class="tk">POLYG</a><a id="12712c22" class="tk">:</a>2;               <span class="ct">/* Polynomal selection: 00- CRC-CCITT, 01- CRC-32, 10+11- CRC-8 */</span></td></tr>
<tr name="12713" id="12713">
<td>12713</td><td>      <a id="12713c7" class="tk">vuint32_t</a> <a id="12713c17" class="tk">SWAP</a><a id="12713c21" class="tk">:</a>1;                <span class="ct">/* SWAP selection */</span></td></tr>
<tr name="12714" id="12714">
<td>12714</td><td>      <a id="12714c7" class="tk">vuint32_t</a> <a id="12714c17" class="tk">INV</a><a id="12714c20" class="tk">:</a>1;                 <span class="ct">/* INV selection */</span></td></tr>
<tr name="12715" id="12715">
<td>12715</td><td>    <span class="br">}</span> <a id="12715c7" class="tk">B</a>;</td></tr>
<tr name="12716" id="12716">
<td>12716</td><td>  <span class="br">}</span> <a id="12716c5" class="tk">CRC_CFG_32B_tag</a>;</td></tr>
<tr name="12717" id="12717">
<td>12717</td><td></td></tr>
<tr name="12718" id="12718">
<td>12718</td><td>  <span class="ct">/* Register layout for all registers INP ... */</span></td></tr>
<tr name="12719" id="12719">
<td>12719</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CRC_INP - CRC Input register */</span></td></tr>
<tr name="12720" id="12720">
<td>12720</td><td>    <a id="12720c5" class="tk">vuint32_t</a> <a id="12720c15" class="tk">R</a>;</td></tr>
<tr name="12721" id="12721">
<td>12721</td><td>    <a id="12721c5" class="tk">vuint8_t</a> <a id="12721c14" class="tk">BYTE</a>[4];                  <span class="ct">/* individual bytes can be accessed */</span></td></tr>
<tr name="12722" id="12722">
<td>12722</td><td>    <a id="12722c5" class="tk">vuint16_t</a> <a id="12722c15" class="tk">HALF</a>[2];                 <span class="ct">/* individual halfwords can be accessed */</span></td></tr>
<tr name="12723" id="12723">
<td>12723</td><td>    <a id="12723c5" class="tk">vuint32_t</a> <a id="12723c15" class="tk">WORD</a>;                    <span class="ct">/* individual words can be accessed */</span></td></tr>
<tr name="12724" id="12724">
<td>12724</td><td>  <span class="br">}</span> <a id="12724c5" class="tk">CRC_INP_32B_tag</a>;</td></tr>
<tr name="12725" id="12725">
<td>12725</td><td></td></tr>
<tr name="12726" id="12726">
<td>12726</td><td>  <span class="ct">/* Register layout for all registers CSTAT ... */</span></td></tr>
<tr name="12727" id="12727">
<td>12727</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CRC_STATUS - CRC Status register */</span></td></tr>
<tr name="12728" id="12728">
<td>12728</td><td>    <a id="12728c5" class="tk">vuint32_t</a> <a id="12728c15" class="tk">R</a>;</td></tr>
<tr name="12729" id="12729">
<td>12729</td><td>    <a id="12729c5" class="tk">vuint8_t</a> <a id="12729c14" class="tk">BYTE</a>[4];                  <span class="ct">/* individual bytes can be accessed */</span></td></tr>
<tr name="12730" id="12730">
<td>12730</td><td>    <a id="12730c5" class="tk">vuint16_t</a> <a id="12730c15" class="tk">HALF</a>[2];                 <span class="ct">/* individual halfwords can be accessed */</span></td></tr>
<tr name="12731" id="12731">
<td>12731</td><td>    <a id="12731c5" class="tk">vuint32_t</a> <a id="12731c15" class="tk">WORD</a>;                    <span class="ct">/* individual words can be accessed */</span></td></tr>
<tr name="12732" id="12732">
<td>12732</td><td>  <span class="br">}</span> <a id="12732c5" class="tk">CRC_CSTAT_32B_tag</a>;</td></tr>
<tr name="12733" id="12733">
<td>12733</td><td></td></tr>
<tr name="12734" id="12734">
<td>12734</td><td>  <span class="ct">/* Register layout for all registers OUTP ... */</span></td></tr>
<tr name="12735" id="12735">
<td>12735</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CRC_STATUS - CRC OUTPUT register */</span></td></tr>
<tr name="12736" id="12736">
<td>12736</td><td>    <a id="12736c5" class="tk">vuint32_t</a> <a id="12736c15" class="tk">R</a>;</td></tr>
<tr name="12737" id="12737">
<td>12737</td><td>    <a id="12737c5" class="tk">vuint8_t</a> <a id="12737c14" class="tk">BYTE</a>[4];                  <span class="ct">/* individual bytes can be accessed */</span></td></tr>
<tr name="12738" id="12738">
<td>12738</td><td>    <a id="12738c5" class="tk">vuint16_t</a> <a id="12738c15" class="tk">HALF</a>[2];                 <span class="ct">/* individual halfwords can be accessed */</span></td></tr>
<tr name="12739" id="12739">
<td>12739</td><td>    <a id="12739c5" class="tk">vuint32_t</a> <a id="12739c15" class="tk">WORD</a>;                    <span class="ct">/* individual words can be accessed */</span></td></tr>
<tr name="12740" id="12740">
<td>12740</td><td>  <span class="br">}</span> <a id="12740c5" class="tk">CRC_OUTP_32B_tag</a>;</td></tr>
<tr name="12741" id="12741">
<td>12741</td><td></td></tr>
<tr name="12742" id="12742">
<td>12742</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="12742c18" class="tk">CRC_CNTX_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="12743" id="12743">
<td>12743</td><td>    <span class="ct">/* CRC_CFG - CRC Configuration register */</span></td></tr>
<tr name="12744" id="12744">
<td>12744</td><td>    <a id="12744c5" class="tk">CRC_CFG_32B_tag</a> <a id="12744c21" class="tk">CFG</a>;               <span class="ct">/* relative offset: 0x0000 */</span></td></tr>
<tr name="12745" id="12745">
<td>12745</td><td></td></tr>
<tr name="12746" id="12746">
<td>12746</td><td>    <span class="ct">/* CRC_INP - CRC Input register */</span></td></tr>
<tr name="12747" id="12747">
<td>12747</td><td>    <a id="12747c5" class="tk">CRC_INP_32B_tag</a> <a id="12747c21" class="tk">INP</a>;               <span class="ct">/* relative offset: 0x0004 */</span></td></tr>
<tr name="12748" id="12748">
<td>12748</td><td></td></tr>
<tr name="12749" id="12749">
<td>12749</td><td>    <span class="ct">/* CRC_STATUS - CRC Status register */</span></td></tr>
<tr name="12750" id="12750">
<td>12750</td><td>    <a id="12750c5" class="tk">CRC_CSTAT_32B_tag</a> <a id="12750c23" class="tk">CSTAT</a>;           <span class="ct">/* relative offset: 0x0008 */</span></td></tr>
<tr name="12751" id="12751">
<td>12751</td><td></td></tr>
<tr name="12752" id="12752">
<td>12752</td><td>    <span class="ct">/* CRC_STATUS - CRC OUTPUT register */</span></td></tr>
<tr name="12753" id="12753">
<td>12753</td><td>    <a id="12753c5" class="tk">CRC_OUTP_32B_tag</a> <a id="12753c22" class="tk">OUTP</a>;             <span class="ct">/* relative offset: 0x000C */</span></td></tr>
<tr name="12754" id="12754">
<td>12754</td><td>  <span class="br">}</span> <a id="12754c5" class="tk">CRC_CNTX_tag</a>;</td></tr>
<tr name="12755" id="12755">
<td>12755</td><td></td></tr>
<tr name="12756" id="12756">
<td>12756</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="12756c18" class="tk">CRC_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="12757" id="12757">
<td>12757</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="12758" id="12758">
<td>12758</td><td>      <span class="ct">/*  Register set CNTX */</span></td></tr>
<tr name="12759" id="12759">
<td>12759</td><td>      <a id="12759c7" class="tk">CRC_CNTX_tag</a> <a id="12759c20" class="tk">CNTX</a>[3];            <span class="ct">/* offset: 0x0000  (0x0010 x 3) */</span></td></tr>
<tr name="12760" id="12760">
<td>12760</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12761" id="12761">
<td>12761</td><td>        <span class="ct">/* CRC_CFG - CRC Configuration register */</span></td></tr>
<tr name="12762" id="12762">
<td>12762</td><td>        <a id="12762c9" class="tk">CRC_CFG_32B_tag</a> <a id="12762c25" class="tk">CFG0</a>;          <span class="ct">/* offset: 0x0000 size: 32 bit */</span></td></tr>
<tr name="12763" id="12763">
<td>12763</td><td></td></tr>
<tr name="12764" id="12764">
<td>12764</td><td>        <span class="ct">/* CRC_INP - CRC Input register */</span></td></tr>
<tr name="12765" id="12765">
<td>12765</td><td>        <a id="12765c9" class="tk">CRC_INP_32B_tag</a> <a id="12765c25" class="tk">INP0</a>;          <span class="ct">/* offset: 0x0004 size: 32 bit */</span></td></tr>
<tr name="12766" id="12766">
<td>12766</td><td></td></tr>
<tr name="12767" id="12767">
<td>12767</td><td>        <span class="ct">/* CRC_STATUS - CRC Status register */</span></td></tr>
<tr name="12768" id="12768">
<td>12768</td><td>        <a id="12768c9" class="tk">CRC_CSTAT_32B_tag</a> <a id="12768c27" class="tk">CSTAT0</a>;      <span class="ct">/* offset: 0x0008 size: 32 bit */</span></td></tr>
<tr name="12769" id="12769">
<td>12769</td><td></td></tr>
<tr name="12770" id="12770">
<td>12770</td><td>        <span class="ct">/* CRC_STATUS - CRC OUTPUT register */</span></td></tr>
<tr name="12771" id="12771">
<td>12771</td><td>        <a id="12771c9" class="tk">CRC_OUTP_32B_tag</a> <a id="12771c26" class="tk">OUTP0</a>;        <span class="ct">/* offset: 0x000C size: 32 bit */</span></td></tr>
<tr name="12772" id="12772">
<td>12772</td><td></td></tr>
<tr name="12773" id="12773">
<td>12773</td><td>        <span class="ct">/* CRC_CFG - CRC Configuration register */</span></td></tr>
<tr name="12774" id="12774">
<td>12774</td><td>        <a id="12774c9" class="tk">CRC_CFG_32B_tag</a> <a id="12774c25" class="tk">CFG1</a>;          <span class="ct">/* offset: 0x0010 size: 32 bit */</span></td></tr>
<tr name="12775" id="12775">
<td>12775</td><td></td></tr>
<tr name="12776" id="12776">
<td>12776</td><td>        <span class="ct">/* CRC_INP - CRC Input register */</span></td></tr>
<tr name="12777" id="12777">
<td>12777</td><td>        <a id="12777c9" class="tk">CRC_INP_32B_tag</a> <a id="12777c25" class="tk">INP1</a>;          <span class="ct">/* offset: 0x0014 size: 32 bit */</span></td></tr>
<tr name="12778" id="12778">
<td>12778</td><td></td></tr>
<tr name="12779" id="12779">
<td>12779</td><td>        <span class="ct">/* CRC_STATUS - CRC Status register */</span></td></tr>
<tr name="12780" id="12780">
<td>12780</td><td>        <a id="12780c9" class="tk">CRC_CSTAT_32B_tag</a> <a id="12780c27" class="tk">CSTAT1</a>;      <span class="ct">/* offset: 0x0018 size: 32 bit */</span></td></tr>
<tr name="12781" id="12781">
<td>12781</td><td></td></tr>
<tr name="12782" id="12782">
<td>12782</td><td>        <span class="ct">/* CRC_STATUS - CRC OUTPUT register */</span></td></tr>
<tr name="12783" id="12783">
<td>12783</td><td>        <a id="12783c9" class="tk">CRC_OUTP_32B_tag</a> <a id="12783c26" class="tk">OUTP1</a>;        <span class="ct">/* offset: 0x001C size: 32 bit */</span></td></tr>
<tr name="12784" id="12784">
<td>12784</td><td></td></tr>
<tr name="12785" id="12785">
<td>12785</td><td>        <span class="ct">/* CRC_CFG - CRC Configuration register */</span></td></tr>
<tr name="12786" id="12786">
<td>12786</td><td>        <a id="12786c9" class="tk">CRC_CFG_32B_tag</a> <a id="12786c25" class="tk">CFG2</a>;          <span class="ct">/* offset: 0x0020 size: 32 bit */</span></td></tr>
<tr name="12787" id="12787">
<td>12787</td><td></td></tr>
<tr name="12788" id="12788">
<td>12788</td><td>        <span class="ct">/* CRC_INP - CRC Input register */</span></td></tr>
<tr name="12789" id="12789">
<td>12789</td><td>        <a id="12789c9" class="tk">CRC_INP_32B_tag</a> <a id="12789c25" class="tk">INP2</a>;          <span class="ct">/* offset: 0x0024 size: 32 bit */</span></td></tr>
<tr name="12790" id="12790">
<td>12790</td><td></td></tr>
<tr name="12791" id="12791">
<td>12791</td><td>        <span class="ct">/* CRC_STATUS - CRC Status register */</span></td></tr>
<tr name="12792" id="12792">
<td>12792</td><td>        <a id="12792c9" class="tk">CRC_CSTAT_32B_tag</a> <a id="12792c27" class="tk">CSTAT2</a>;      <span class="ct">/* offset: 0x0028 size: 32 bit */</span></td></tr>
<tr name="12793" id="12793">
<td>12793</td><td></td></tr>
<tr name="12794" id="12794">
<td>12794</td><td>        <span class="ct">/* CRC_STATUS - CRC OUTPUT register */</span></td></tr>
<tr name="12795" id="12795">
<td>12795</td><td>        <a id="12795c9" class="tk">CRC_OUTP_32B_tag</a> <a id="12795c26" class="tk">OUTP2</a>;        <span class="ct">/* offset: 0x002C size: 32 bit */</span></td></tr>
<tr name="12796" id="12796">
<td>12796</td><td>      <span class="br">}</span>;</td></tr>
<tr name="12797" id="12797">
<td>12797</td><td>    <span class="br">}</span>;</td></tr>
<tr name="12798" id="12798">
<td>12798</td><td></td></tr>
<tr name="12799" id="12799">
<td>12799</td><td>    <a id="12799c5" class="tk">int8_t</a> <a id="12799c12" class="tk">CRC_reserved_0030</a>[16336];</td></tr>
<tr name="12800" id="12800">
<td>12800</td><td>  <span class="br">}</span> <a id="12800c5" class="tk">CRC_tag</a>;</td></tr>
<tr name="12801" id="12801">
<td>12801</td><td></td></tr>
<tr name="12802" id="12802">
<td>12802</td><td><span class="pp">#define</span> <a id="12802c9" class="tk">CRC</a>                            (<a id="12802c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="12802c52" class="tk">CRC_tag</a> <a id="12802c60" class="tk">*</a>) 0xFFE68000UL)</td></tr>
<tr name="12803" id="12803">
<td>12803</td><td></td></tr>
<tr name="12804" id="12804">
<td>12804</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="12805" id="12805">
<td>12805</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="12806" id="12806">
<td>12806</td><td>  <span class="ct">/* Module: FCCU  */</span></td></tr>
<tr name="12807" id="12807">
<td>12807</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="12808" id="12808">
<td>12808</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="12809" id="12809">
<td>12809</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU Control Register */</span></td></tr>
<tr name="12810" id="12810">
<td>12810</td><td>    <a id="12810c5" class="tk">vuint32_t</a> <a id="12810c15" class="tk">R</a>;</td></tr>
<tr name="12811" id="12811">
<td>12811</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12812" id="12812">
<td>12812</td><td>     <a id="12812c6" class="tk">vuint32_t</a><a id="12812c15" class="tk">:</a></td></tr>
<tr name="12813" id="12813">
<td>12813</td><td>      23;</td></tr>
<tr name="12814" id="12814">
<td>12814</td><td>      <a id="12814c7" class="tk">vuint32_t</a> <a id="12814c17" class="tk">NVML</a><a id="12814c21" class="tk">:</a>1;                <span class="ct">/* NVM configuration loaded */</span></td></tr>
<tr name="12815" id="12815">
<td>12815</td><td>      <a id="12815c7" class="tk">vuint32_t</a> <a id="12815c17" class="tk">OPS</a><a id="12815c20" class="tk">:</a>2;                 <span class="ct">/* Operation status */</span></td></tr>
<tr name="12816" id="12816">
<td>12816</td><td>     <a id="12816c6" class="tk">vuint32_t</a><a id="12816c15" class="tk">:</a></td></tr>
<tr name="12817" id="12817">
<td>12817</td><td>      1;</td></tr>
<tr name="12818" id="12818">
<td>12818</td><td>      <a id="12818c7" class="tk">vuint32_t</a> <a id="12818c17" class="tk">OPR</a><a id="12818c20" class="tk">:</a>5;                 <span class="ct">/* Operation run */</span></td></tr>
<tr name="12819" id="12819">
<td>12819</td><td>    <span class="br">}</span> <a id="12819c7" class="tk">B</a>;</td></tr>
<tr name="12820" id="12820">
<td>12820</td><td>  <span class="br">}</span> <a id="12820c5" class="tk">FCCU_CTRL_32B_tag</a>;</td></tr>
<tr name="12821" id="12821">
<td>12821</td><td></td></tr>
<tr name="12822" id="12822">
<td>12822</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU CTRL Key Register */</span></td></tr>
<tr name="12823" id="12823">
<td>12823</td><td>    <a id="12823c5" class="tk">vuint32_t</a> <a id="12823c15" class="tk">R</a>;</td></tr>
<tr name="12824" id="12824">
<td>12824</td><td>  <span class="br">}</span> <a id="12824c5" class="tk">FCCU_CTRLK_32B_tag</a>;</td></tr>
<tr name="12825" id="12825">
<td>12825</td><td></td></tr>
<tr name="12826" id="12826">
<td>12826</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU Configuration Register */</span></td></tr>
<tr name="12827" id="12827">
<td>12827</td><td>    <a id="12827c5" class="tk">vuint32_t</a> <a id="12827c15" class="tk">R</a>;</td></tr>
<tr name="12828" id="12828">
<td>12828</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12829" id="12829">
<td>12829</td><td>     <a id="12829c6" class="tk">vuint32_t</a><a id="12829c15" class="tk">:</a></td></tr>
<tr name="12830" id="12830">
<td>12830</td><td>      10;</td></tr>
<tr name="12831" id="12831">
<td>12831</td><td>      <a id="12831c7" class="tk">vuint32_t</a> <a id="12831c17" class="tk">RCCE1</a><a id="12831c22" class="tk">:</a>1;               <span class="ct">/* RCC1 enable */</span></td></tr>
<tr name="12832" id="12832">
<td>12832</td><td>      <a id="12832c7" class="tk">vuint32_t</a> <a id="12832c17" class="tk">RCCE0</a><a id="12832c22" class="tk">:</a>1;               <span class="ct">/* RCC0 enable */</span></td></tr>
<tr name="12833" id="12833">
<td>12833</td><td>      <a id="12833c7" class="tk">vuint32_t</a> <a id="12833c17" class="tk">SMRT</a><a id="12833c21" class="tk">:</a>4;                <span class="ct">/* Safe Mode Request Timer */</span></td></tr>
<tr name="12834" id="12834">
<td>12834</td><td>     <a id="12834c6" class="tk">vuint32_t</a><a id="12834c15" class="tk">:</a></td></tr>
<tr name="12835" id="12835">
<td>12835</td><td>      4;</td></tr>
<tr name="12836" id="12836">
<td>12836</td><td>      <a id="12836c7" class="tk">vuint32_t</a> <a id="12836c17" class="tk">CM</a><a id="12836c19" class="tk">:</a>1;                  <span class="ct">/* Config mode */</span></td></tr>
<tr name="12837" id="12837">
<td>12837</td><td>      <a id="12837c7" class="tk">vuint32_t</a> <a id="12837c17" class="tk">SM</a><a id="12837c19" class="tk">:</a>1;                  <span class="ct">/* Switching mode */</span></td></tr>
<tr name="12838" id="12838">
<td>12838</td><td>      <a id="12838c7" class="tk">vuint32_t</a> <a id="12838c17" class="tk">PS</a><a id="12838c19" class="tk">:</a>1;                  <span class="ct">/* Polarity Selection */</span></td></tr>
<tr name="12839" id="12839">
<td>12839</td><td>      <a id="12839c7" class="tk">vuint32_t</a> <a id="12839c17" class="tk">FOM</a><a id="12839c20" class="tk">:</a>3;                 <span class="ct">/* Fault Output Mode Selection */</span></td></tr>
<tr name="12840" id="12840">
<td>12840</td><td>      <a id="12840c7" class="tk">vuint32_t</a> <a id="12840c17" class="tk">FOP</a><a id="12840c20" class="tk">:</a>6;                 <span class="ct">/* Fault Output Prescaler */</span></td></tr>
<tr name="12841" id="12841">
<td>12841</td><td>    <span class="br">}</span> <a id="12841c7" class="tk">B</a>;</td></tr>
<tr name="12842" id="12842">
<td>12842</td><td>  <span class="br">}</span> <a id="12842c5" class="tk">FCCU_CFG_32B_tag</a>;</td></tr>
<tr name="12843" id="12843">
<td>12843</td><td></td></tr>
<tr name="12844" id="12844">
<td>12844</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU CF Configuration Register 0 */</span></td></tr>
<tr name="12845" id="12845">
<td>12845</td><td>    <a id="12845c5" class="tk">vuint32_t</a> <a id="12845c15" class="tk">R</a>;</td></tr>
<tr name="12846" id="12846">
<td>12846</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12847" id="12847">
<td>12847</td><td>      <a id="12847c7" class="tk">vuint32_t</a> <a id="12847c17" class="tk">CFC31</a><a id="12847c22" class="tk">:</a>1;               <span class="ct">/* CF 31 configuration */</span></td></tr>
<tr name="12848" id="12848">
<td>12848</td><td>      <a id="12848c7" class="tk">vuint32_t</a> <a id="12848c17" class="tk">CFC30</a><a id="12848c22" class="tk">:</a>1;               <span class="ct">/* CF 30 configuration */</span></td></tr>
<tr name="12849" id="12849">
<td>12849</td><td>      <a id="12849c7" class="tk">vuint32_t</a> <a id="12849c17" class="tk">CFC29</a><a id="12849c22" class="tk">:</a>1;               <span class="ct">/* CF 29 configuration */</span></td></tr>
<tr name="12850" id="12850">
<td>12850</td><td>      <a id="12850c7" class="tk">vuint32_t</a> <a id="12850c17" class="tk">CFC28</a><a id="12850c22" class="tk">:</a>1;               <span class="ct">/* CF 28 configuration */</span></td></tr>
<tr name="12851" id="12851">
<td>12851</td><td>      <a id="12851c7" class="tk">vuint32_t</a> <a id="12851c17" class="tk">CFC27</a><a id="12851c22" class="tk">:</a>1;               <span class="ct">/* CF 27 configuration */</span></td></tr>
<tr name="12852" id="12852">
<td>12852</td><td>      <a id="12852c7" class="tk">vuint32_t</a> <a id="12852c17" class="tk">CFC26</a><a id="12852c22" class="tk">:</a>1;               <span class="ct">/* CF 26 configuration */</span></td></tr>
<tr name="12853" id="12853">
<td>12853</td><td>      <a id="12853c7" class="tk">vuint32_t</a> <a id="12853c17" class="tk">CFC25</a><a id="12853c22" class="tk">:</a>1;               <span class="ct">/* CF 25 configuration */</span></td></tr>
<tr name="12854" id="12854">
<td>12854</td><td>      <a id="12854c7" class="tk">vuint32_t</a> <a id="12854c17" class="tk">CFC24</a><a id="12854c22" class="tk">:</a>1;               <span class="ct">/* CF 24 configuration */</span></td></tr>
<tr name="12855" id="12855">
<td>12855</td><td>      <a id="12855c7" class="tk">vuint32_t</a> <a id="12855c17" class="tk">CFC23</a><a id="12855c22" class="tk">:</a>1;               <span class="ct">/* CF 23 configuration */</span></td></tr>
<tr name="12856" id="12856">
<td>12856</td><td>      <a id="12856c7" class="tk">vuint32_t</a> <a id="12856c17" class="tk">CFC22</a><a id="12856c22" class="tk">:</a>1;               <span class="ct">/* CF 22 configuration */</span></td></tr>
<tr name="12857" id="12857">
<td>12857</td><td>      <a id="12857c7" class="tk">vuint32_t</a> <a id="12857c17" class="tk">CFC21</a><a id="12857c22" class="tk">:</a>1;               <span class="ct">/* CF 21 configuration */</span></td></tr>
<tr name="12858" id="12858">
<td>12858</td><td>      <a id="12858c7" class="tk">vuint32_t</a> <a id="12858c17" class="tk">CFC20</a><a id="12858c22" class="tk">:</a>1;               <span class="ct">/* CF 20 configuration */</span></td></tr>
<tr name="12859" id="12859">
<td>12859</td><td>      <a id="12859c7" class="tk">vuint32_t</a> <a id="12859c17" class="tk">CFC19</a><a id="12859c22" class="tk">:</a>1;               <span class="ct">/* CF 19 configuration */</span></td></tr>
<tr name="12860" id="12860">
<td>12860</td><td>      <a id="12860c7" class="tk">vuint32_t</a> <a id="12860c17" class="tk">CFC18</a><a id="12860c22" class="tk">:</a>1;               <span class="ct">/* CF 18 configuration */</span></td></tr>
<tr name="12861" id="12861">
<td>12861</td><td>      <a id="12861c7" class="tk">vuint32_t</a> <a id="12861c17" class="tk">CFC17</a><a id="12861c22" class="tk">:</a>1;               <span class="ct">/* CF 17 configuration */</span></td></tr>
<tr name="12862" id="12862">
<td>12862</td><td>      <a id="12862c7" class="tk">vuint32_t</a> <a id="12862c17" class="tk">CFC16</a><a id="12862c22" class="tk">:</a>1;               <span class="ct">/* CF 16 configuration */</span></td></tr>
<tr name="12863" id="12863">
<td>12863</td><td>      <a id="12863c7" class="tk">vuint32_t</a> <a id="12863c17" class="tk">CFC15</a><a id="12863c22" class="tk">:</a>1;               <span class="ct">/* CF 15 configuration */</span></td></tr>
<tr name="12864" id="12864">
<td>12864</td><td>      <a id="12864c7" class="tk">vuint32_t</a> <a id="12864c17" class="tk">CFC14</a><a id="12864c22" class="tk">:</a>1;               <span class="ct">/* CF 14 configuration */</span></td></tr>
<tr name="12865" id="12865">
<td>12865</td><td>      <a id="12865c7" class="tk">vuint32_t</a> <a id="12865c17" class="tk">CFC13</a><a id="12865c22" class="tk">:</a>1;               <span class="ct">/* CF 13 configuration */</span></td></tr>
<tr name="12866" id="12866">
<td>12866</td><td>      <a id="12866c7" class="tk">vuint32_t</a> <a id="12866c17" class="tk">CFC12</a><a id="12866c22" class="tk">:</a>1;               <span class="ct">/* CF 12 configuration */</span></td></tr>
<tr name="12867" id="12867">
<td>12867</td><td>      <a id="12867c7" class="tk">vuint32_t</a> <a id="12867c17" class="tk">CFC11</a><a id="12867c22" class="tk">:</a>1;               <span class="ct">/* CF 11 configuration */</span></td></tr>
<tr name="12868" id="12868">
<td>12868</td><td>      <a id="12868c7" class="tk">vuint32_t</a> <a id="12868c17" class="tk">CFC10</a><a id="12868c22" class="tk">:</a>1;               <span class="ct">/* CF 10 configuration */</span></td></tr>
<tr name="12869" id="12869">
<td>12869</td><td>      <a id="12869c7" class="tk">vuint32_t</a> <a id="12869c17" class="tk">CFC9</a><a id="12869c21" class="tk">:</a>1;                <span class="ct">/* CF 9 configuration */</span></td></tr>
<tr name="12870" id="12870">
<td>12870</td><td>      <a id="12870c7" class="tk">vuint32_t</a> <a id="12870c17" class="tk">CFC8</a><a id="12870c21" class="tk">:</a>1;                <span class="ct">/* CF 8 configuration */</span></td></tr>
<tr name="12871" id="12871">
<td>12871</td><td>      <a id="12871c7" class="tk">vuint32_t</a> <a id="12871c17" class="tk">CFC7</a><a id="12871c21" class="tk">:</a>1;                <span class="ct">/* CF 7 configuration */</span></td></tr>
<tr name="12872" id="12872">
<td>12872</td><td>      <a id="12872c7" class="tk">vuint32_t</a> <a id="12872c17" class="tk">CFC6</a><a id="12872c21" class="tk">:</a>1;                <span class="ct">/* CF 6 configuration */</span></td></tr>
<tr name="12873" id="12873">
<td>12873</td><td>      <a id="12873c7" class="tk">vuint32_t</a> <a id="12873c17" class="tk">CFC5</a><a id="12873c21" class="tk">:</a>1;                <span class="ct">/* CF 5 configuration */</span></td></tr>
<tr name="12874" id="12874">
<td>12874</td><td>      <a id="12874c7" class="tk">vuint32_t</a> <a id="12874c17" class="tk">CFC4</a><a id="12874c21" class="tk">:</a>1;                <span class="ct">/* CF 4 configuration */</span></td></tr>
<tr name="12875" id="12875">
<td>12875</td><td>      <a id="12875c7" class="tk">vuint32_t</a> <a id="12875c17" class="tk">CFC3</a><a id="12875c21" class="tk">:</a>1;                <span class="ct">/* CF 3 configuration */</span></td></tr>
<tr name="12876" id="12876">
<td>12876</td><td>      <a id="12876c7" class="tk">vuint32_t</a> <a id="12876c17" class="tk">CFC2</a><a id="12876c21" class="tk">:</a>1;                <span class="ct">/* CF 2 configuration */</span></td></tr>
<tr name="12877" id="12877">
<td>12877</td><td>      <a id="12877c7" class="tk">vuint32_t</a> <a id="12877c17" class="tk">CFC1</a><a id="12877c21" class="tk">:</a>1;                <span class="ct">/* CF 1 configuration */</span></td></tr>
<tr name="12878" id="12878">
<td>12878</td><td>      <a id="12878c7" class="tk">vuint32_t</a> <a id="12878c17" class="tk">CFC0</a><a id="12878c21" class="tk">:</a>1;                <span class="ct">/* CF 0 configuration */</span></td></tr>
<tr name="12879" id="12879">
<td>12879</td><td>    <span class="br">}</span> <a id="12879c7" class="tk">B</a>;</td></tr>
<tr name="12880" id="12880">
<td>12880</td><td>  <span class="br">}</span> <a id="12880c5" class="tk">FCCU_CF_CFG0_32B_tag</a>;</td></tr>
<tr name="12881" id="12881">
<td>12881</td><td></td></tr>
<tr name="12882" id="12882">
<td>12882</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU CF Configuration Register 1 */</span></td></tr>
<tr name="12883" id="12883">
<td>12883</td><td>    <a id="12883c5" class="tk">vuint32_t</a> <a id="12883c15" class="tk">R</a>;</td></tr>
<tr name="12884" id="12884">
<td>12884</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12885" id="12885">
<td>12885</td><td>      <a id="12885c7" class="tk">vuint32_t</a> <a id="12885c17" class="tk">CFC63</a><a id="12885c22" class="tk">:</a>1;               <span class="ct">/* CF 63 configuration */</span></td></tr>
<tr name="12886" id="12886">
<td>12886</td><td>      <a id="12886c7" class="tk">vuint32_t</a> <a id="12886c17" class="tk">CFC62</a><a id="12886c22" class="tk">:</a>1;               <span class="ct">/* CF 62 configuration */</span></td></tr>
<tr name="12887" id="12887">
<td>12887</td><td>      <a id="12887c7" class="tk">vuint32_t</a> <a id="12887c17" class="tk">CFC61</a><a id="12887c22" class="tk">:</a>1;               <span class="ct">/* CF 61 configuration */</span></td></tr>
<tr name="12888" id="12888">
<td>12888</td><td>      <a id="12888c7" class="tk">vuint32_t</a> <a id="12888c17" class="tk">CFC60</a><a id="12888c22" class="tk">:</a>1;               <span class="ct">/* CF 60 configuration */</span></td></tr>
<tr name="12889" id="12889">
<td>12889</td><td>      <a id="12889c7" class="tk">vuint32_t</a> <a id="12889c17" class="tk">CFC59</a><a id="12889c22" class="tk">:</a>1;               <span class="ct">/* CF 59 configuration */</span></td></tr>
<tr name="12890" id="12890">
<td>12890</td><td>      <a id="12890c7" class="tk">vuint32_t</a> <a id="12890c17" class="tk">CFC58</a><a id="12890c22" class="tk">:</a>1;               <span class="ct">/* CF 58 configuration */</span></td></tr>
<tr name="12891" id="12891">
<td>12891</td><td>      <a id="12891c7" class="tk">vuint32_t</a> <a id="12891c17" class="tk">CFC57</a><a id="12891c22" class="tk">:</a>1;               <span class="ct">/* CF 57 configuration */</span></td></tr>
<tr name="12892" id="12892">
<td>12892</td><td>      <a id="12892c7" class="tk">vuint32_t</a> <a id="12892c17" class="tk">CFC56</a><a id="12892c22" class="tk">:</a>1;               <span class="ct">/* CF 56 configuration */</span></td></tr>
<tr name="12893" id="12893">
<td>12893</td><td>      <a id="12893c7" class="tk">vuint32_t</a> <a id="12893c17" class="tk">CFC55</a><a id="12893c22" class="tk">:</a>1;               <span class="ct">/* CF 55 configuration */</span></td></tr>
<tr name="12894" id="12894">
<td>12894</td><td>      <a id="12894c7" class="tk">vuint32_t</a> <a id="12894c17" class="tk">CFC54</a><a id="12894c22" class="tk">:</a>1;               <span class="ct">/* CF 54 configuration */</span></td></tr>
<tr name="12895" id="12895">
<td>12895</td><td>      <a id="12895c7" class="tk">vuint32_t</a> <a id="12895c17" class="tk">CFC53</a><a id="12895c22" class="tk">:</a>1;               <span class="ct">/* CF 53 configuration */</span></td></tr>
<tr name="12896" id="12896">
<td>12896</td><td>      <a id="12896c7" class="tk">vuint32_t</a> <a id="12896c17" class="tk">CFC52</a><a id="12896c22" class="tk">:</a>1;               <span class="ct">/* CF 52 configuration */</span></td></tr>
<tr name="12897" id="12897">
<td>12897</td><td>      <a id="12897c7" class="tk">vuint32_t</a> <a id="12897c17" class="tk">CFC51</a><a id="12897c22" class="tk">:</a>1;               <span class="ct">/* CF 51 configuration */</span></td></tr>
<tr name="12898" id="12898">
<td>12898</td><td>      <a id="12898c7" class="tk">vuint32_t</a> <a id="12898c17" class="tk">CFC50</a><a id="12898c22" class="tk">:</a>1;               <span class="ct">/* CF 50 configuration */</span></td></tr>
<tr name="12899" id="12899">
<td>12899</td><td>      <a id="12899c7" class="tk">vuint32_t</a> <a id="12899c17" class="tk">CFC49</a><a id="12899c22" class="tk">:</a>1;               <span class="ct">/* CF 49 configuration */</span></td></tr>
<tr name="12900" id="12900">
<td>12900</td><td>      <a id="12900c7" class="tk">vuint32_t</a> <a id="12900c17" class="tk">CFC48</a><a id="12900c22" class="tk">:</a>1;               <span class="ct">/* CF 48 configuration */</span></td></tr>
<tr name="12901" id="12901">
<td>12901</td><td>      <a id="12901c7" class="tk">vuint32_t</a> <a id="12901c17" class="tk">CFC47</a><a id="12901c22" class="tk">:</a>1;               <span class="ct">/* CF 47 configuration */</span></td></tr>
<tr name="12902" id="12902">
<td>12902</td><td>      <a id="12902c7" class="tk">vuint32_t</a> <a id="12902c17" class="tk">CFC46</a><a id="12902c22" class="tk">:</a>1;               <span class="ct">/* CF 46 configuration */</span></td></tr>
<tr name="12903" id="12903">
<td>12903</td><td>      <a id="12903c7" class="tk">vuint32_t</a> <a id="12903c17" class="tk">CFC45</a><a id="12903c22" class="tk">:</a>1;               <span class="ct">/* CF 45 configuration */</span></td></tr>
<tr name="12904" id="12904">
<td>12904</td><td>      <a id="12904c7" class="tk">vuint32_t</a> <a id="12904c17" class="tk">CFC44</a><a id="12904c22" class="tk">:</a>1;               <span class="ct">/* CF 44 configuration */</span></td></tr>
<tr name="12905" id="12905">
<td>12905</td><td>      <a id="12905c7" class="tk">vuint32_t</a> <a id="12905c17" class="tk">CFC43</a><a id="12905c22" class="tk">:</a>1;               <span class="ct">/* CF 43 configuration */</span></td></tr>
<tr name="12906" id="12906">
<td>12906</td><td>      <a id="12906c7" class="tk">vuint32_t</a> <a id="12906c17" class="tk">CFC42</a><a id="12906c22" class="tk">:</a>1;               <span class="ct">/* CF 42 configuration */</span></td></tr>
<tr name="12907" id="12907">
<td>12907</td><td>      <a id="12907c7" class="tk">vuint32_t</a> <a id="12907c17" class="tk">CFC41</a><a id="12907c22" class="tk">:</a>1;               <span class="ct">/* CF 41 configuration */</span></td></tr>
<tr name="12908" id="12908">
<td>12908</td><td>      <a id="12908c7" class="tk">vuint32_t</a> <a id="12908c17" class="tk">CFC40</a><a id="12908c22" class="tk">:</a>1;               <span class="ct">/* CF 40 configuration */</span></td></tr>
<tr name="12909" id="12909">
<td>12909</td><td>      <a id="12909c7" class="tk">vuint32_t</a> <a id="12909c17" class="tk">CFC39</a><a id="12909c22" class="tk">:</a>1;               <span class="ct">/* CF 39 configuration */</span></td></tr>
<tr name="12910" id="12910">
<td>12910</td><td>      <a id="12910c7" class="tk">vuint32_t</a> <a id="12910c17" class="tk">CFC38</a><a id="12910c22" class="tk">:</a>1;               <span class="ct">/* CF 38 configuration */</span></td></tr>
<tr name="12911" id="12911">
<td>12911</td><td>      <a id="12911c7" class="tk">vuint32_t</a> <a id="12911c17" class="tk">CFC37</a><a id="12911c22" class="tk">:</a>1;               <span class="ct">/* CF 37 configuration */</span></td></tr>
<tr name="12912" id="12912">
<td>12912</td><td>      <a id="12912c7" class="tk">vuint32_t</a> <a id="12912c17" class="tk">CFC36</a><a id="12912c22" class="tk">:</a>1;               <span class="ct">/* CF 36 configuration */</span></td></tr>
<tr name="12913" id="12913">
<td>12913</td><td>      <a id="12913c7" class="tk">vuint32_t</a> <a id="12913c17" class="tk">CFC35</a><a id="12913c22" class="tk">:</a>1;               <span class="ct">/* CF 35 configuration */</span></td></tr>
<tr name="12914" id="12914">
<td>12914</td><td>      <a id="12914c7" class="tk">vuint32_t</a> <a id="12914c17" class="tk">CFC34</a><a id="12914c22" class="tk">:</a>1;               <span class="ct">/* CF 34 configuration */</span></td></tr>
<tr name="12915" id="12915">
<td>12915</td><td>      <a id="12915c7" class="tk">vuint32_t</a> <a id="12915c17" class="tk">CFC33</a><a id="12915c22" class="tk">:</a>1;               <span class="ct">/* CF 33 configuration */</span></td></tr>
<tr name="12916" id="12916">
<td>12916</td><td>      <a id="12916c7" class="tk">vuint32_t</a> <a id="12916c17" class="tk">CFC32</a><a id="12916c22" class="tk">:</a>1;               <span class="ct">/* CF 32 configuration */</span></td></tr>
<tr name="12917" id="12917">
<td>12917</td><td>    <span class="br">}</span> <a id="12917c7" class="tk">B</a>;</td></tr>
<tr name="12918" id="12918">
<td>12918</td><td>  <span class="br">}</span> <a id="12918c5" class="tk">FCCU_CF_CFG1_32B_tag</a>;</td></tr>
<tr name="12919" id="12919">
<td>12919</td><td></td></tr>
<tr name="12920" id="12920">
<td>12920</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU CF Configuration Register 2 */</span></td></tr>
<tr name="12921" id="12921">
<td>12921</td><td>    <a id="12921c5" class="tk">vuint32_t</a> <a id="12921c15" class="tk">R</a>;</td></tr>
<tr name="12922" id="12922">
<td>12922</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12923" id="12923">
<td>12923</td><td>      <a id="12923c7" class="tk">vuint32_t</a> <a id="12923c17" class="tk">CFC95</a><a id="12923c22" class="tk">:</a>1;               <span class="ct">/* CF 95 configuration */</span></td></tr>
<tr name="12924" id="12924">
<td>12924</td><td>      <a id="12924c7" class="tk">vuint32_t</a> <a id="12924c17" class="tk">CFC94</a><a id="12924c22" class="tk">:</a>1;               <span class="ct">/* CF 94 configuration */</span></td></tr>
<tr name="12925" id="12925">
<td>12925</td><td>      <a id="12925c7" class="tk">vuint32_t</a> <a id="12925c17" class="tk">CFC93</a><a id="12925c22" class="tk">:</a>1;               <span class="ct">/* CF 93 configuration */</span></td></tr>
<tr name="12926" id="12926">
<td>12926</td><td>      <a id="12926c7" class="tk">vuint32_t</a> <a id="12926c17" class="tk">CFC92</a><a id="12926c22" class="tk">:</a>1;               <span class="ct">/* CF 92 configuration */</span></td></tr>
<tr name="12927" id="12927">
<td>12927</td><td>      <a id="12927c7" class="tk">vuint32_t</a> <a id="12927c17" class="tk">CFC91</a><a id="12927c22" class="tk">:</a>1;               <span class="ct">/* CF 91 configuration */</span></td></tr>
<tr name="12928" id="12928">
<td>12928</td><td>      <a id="12928c7" class="tk">vuint32_t</a> <a id="12928c17" class="tk">CFC90</a><a id="12928c22" class="tk">:</a>1;               <span class="ct">/* CF 90 configuration */</span></td></tr>
<tr name="12929" id="12929">
<td>12929</td><td>      <a id="12929c7" class="tk">vuint32_t</a> <a id="12929c17" class="tk">CFC89</a><a id="12929c22" class="tk">:</a>1;               <span class="ct">/* CF 89 configuration */</span></td></tr>
<tr name="12930" id="12930">
<td>12930</td><td>      <a id="12930c7" class="tk">vuint32_t</a> <a id="12930c17" class="tk">CFC88</a><a id="12930c22" class="tk">:</a>1;               <span class="ct">/* CF 88 configuration */</span></td></tr>
<tr name="12931" id="12931">
<td>12931</td><td>      <a id="12931c7" class="tk">vuint32_t</a> <a id="12931c17" class="tk">CFC87</a><a id="12931c22" class="tk">:</a>1;               <span class="ct">/* CF 87 configuration */</span></td></tr>
<tr name="12932" id="12932">
<td>12932</td><td>      <a id="12932c7" class="tk">vuint32_t</a> <a id="12932c17" class="tk">CFC86</a><a id="12932c22" class="tk">:</a>1;               <span class="ct">/* CF 86 configuration */</span></td></tr>
<tr name="12933" id="12933">
<td>12933</td><td>      <a id="12933c7" class="tk">vuint32_t</a> <a id="12933c17" class="tk">CFC85</a><a id="12933c22" class="tk">:</a>1;               <span class="ct">/* CF 85 configuration */</span></td></tr>
<tr name="12934" id="12934">
<td>12934</td><td>      <a id="12934c7" class="tk">vuint32_t</a> <a id="12934c17" class="tk">CFC84</a><a id="12934c22" class="tk">:</a>1;               <span class="ct">/* CF 84 configuration */</span></td></tr>
<tr name="12935" id="12935">
<td>12935</td><td>      <a id="12935c7" class="tk">vuint32_t</a> <a id="12935c17" class="tk">CFC83</a><a id="12935c22" class="tk">:</a>1;               <span class="ct">/* CF 83 configuration */</span></td></tr>
<tr name="12936" id="12936">
<td>12936</td><td>      <a id="12936c7" class="tk">vuint32_t</a> <a id="12936c17" class="tk">CFC82</a><a id="12936c22" class="tk">:</a>1;               <span class="ct">/* CF 82 configuration */</span></td></tr>
<tr name="12937" id="12937">
<td>12937</td><td>      <a id="12937c7" class="tk">vuint32_t</a> <a id="12937c17" class="tk">CFC81</a><a id="12937c22" class="tk">:</a>1;               <span class="ct">/* CF 81 configuration */</span></td></tr>
<tr name="12938" id="12938">
<td>12938</td><td>      <a id="12938c7" class="tk">vuint32_t</a> <a id="12938c17" class="tk">CFC80</a><a id="12938c22" class="tk">:</a>1;               <span class="ct">/* CF 80 configuration */</span></td></tr>
<tr name="12939" id="12939">
<td>12939</td><td>      <a id="12939c7" class="tk">vuint32_t</a> <a id="12939c17" class="tk">CFC79</a><a id="12939c22" class="tk">:</a>1;               <span class="ct">/* CF 79 configuration */</span></td></tr>
<tr name="12940" id="12940">
<td>12940</td><td>      <a id="12940c7" class="tk">vuint32_t</a> <a id="12940c17" class="tk">CFC78</a><a id="12940c22" class="tk">:</a>1;               <span class="ct">/* CF 78 configuration */</span></td></tr>
<tr name="12941" id="12941">
<td>12941</td><td>      <a id="12941c7" class="tk">vuint32_t</a> <a id="12941c17" class="tk">CFC77</a><a id="12941c22" class="tk">:</a>1;               <span class="ct">/* CF 77 configuration */</span></td></tr>
<tr name="12942" id="12942">
<td>12942</td><td>      <a id="12942c7" class="tk">vuint32_t</a> <a id="12942c17" class="tk">CFC76</a><a id="12942c22" class="tk">:</a>1;               <span class="ct">/* CF 76 configuration */</span></td></tr>
<tr name="12943" id="12943">
<td>12943</td><td>      <a id="12943c7" class="tk">vuint32_t</a> <a id="12943c17" class="tk">CFC75</a><a id="12943c22" class="tk">:</a>1;               <span class="ct">/* CF 75 configuration */</span></td></tr>
<tr name="12944" id="12944">
<td>12944</td><td>      <a id="12944c7" class="tk">vuint32_t</a> <a id="12944c17" class="tk">CFC74</a><a id="12944c22" class="tk">:</a>1;               <span class="ct">/* CF 74 configuration */</span></td></tr>
<tr name="12945" id="12945">
<td>12945</td><td>      <a id="12945c7" class="tk">vuint32_t</a> <a id="12945c17" class="tk">CFC73</a><a id="12945c22" class="tk">:</a>1;               <span class="ct">/* CF 73 configuration */</span></td></tr>
<tr name="12946" id="12946">
<td>12946</td><td>      <a id="12946c7" class="tk">vuint32_t</a> <a id="12946c17" class="tk">CFC72</a><a id="12946c22" class="tk">:</a>1;               <span class="ct">/* CF 72 configuration */</span></td></tr>
<tr name="12947" id="12947">
<td>12947</td><td>      <a id="12947c7" class="tk">vuint32_t</a> <a id="12947c17" class="tk">CFC71</a><a id="12947c22" class="tk">:</a>1;               <span class="ct">/* CF 71 configuration */</span></td></tr>
<tr name="12948" id="12948">
<td>12948</td><td>      <a id="12948c7" class="tk">vuint32_t</a> <a id="12948c17" class="tk">CFC70</a><a id="12948c22" class="tk">:</a>1;               <span class="ct">/* CF 70 configuration */</span></td></tr>
<tr name="12949" id="12949">
<td>12949</td><td>      <a id="12949c7" class="tk">vuint32_t</a> <a id="12949c17" class="tk">CFC69</a><a id="12949c22" class="tk">:</a>1;               <span class="ct">/* CF 69 configuration */</span></td></tr>
<tr name="12950" id="12950">
<td>12950</td><td>      <a id="12950c7" class="tk">vuint32_t</a> <a id="12950c17" class="tk">CFC68</a><a id="12950c22" class="tk">:</a>1;               <span class="ct">/* CF 68 configuration */</span></td></tr>
<tr name="12951" id="12951">
<td>12951</td><td>      <a id="12951c7" class="tk">vuint32_t</a> <a id="12951c17" class="tk">CFC67</a><a id="12951c22" class="tk">:</a>1;               <span class="ct">/* CF 67 configuration */</span></td></tr>
<tr name="12952" id="12952">
<td>12952</td><td>      <a id="12952c7" class="tk">vuint32_t</a> <a id="12952c17" class="tk">CFC66</a><a id="12952c22" class="tk">:</a>1;               <span class="ct">/* CF 66 configuration */</span></td></tr>
<tr name="12953" id="12953">
<td>12953</td><td>      <a id="12953c7" class="tk">vuint32_t</a> <a id="12953c17" class="tk">CFC65</a><a id="12953c22" class="tk">:</a>1;               <span class="ct">/* CF 65 configuration */</span></td></tr>
<tr name="12954" id="12954">
<td>12954</td><td>      <a id="12954c7" class="tk">vuint32_t</a> <a id="12954c17" class="tk">CFC64</a><a id="12954c22" class="tk">:</a>1;               <span class="ct">/* CF 64 configuration */</span></td></tr>
<tr name="12955" id="12955">
<td>12955</td><td>    <span class="br">}</span> <a id="12955c7" class="tk">B</a>;</td></tr>
<tr name="12956" id="12956">
<td>12956</td><td>  <span class="br">}</span> <a id="12956c5" class="tk">FCCU_CF_CFG2_32B_tag</a>;</td></tr>
<tr name="12957" id="12957">
<td>12957</td><td></td></tr>
<tr name="12958" id="12958">
<td>12958</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU CF Configuration Register 3 */</span></td></tr>
<tr name="12959" id="12959">
<td>12959</td><td>    <a id="12959c5" class="tk">vuint32_t</a> <a id="12959c15" class="tk">R</a>;</td></tr>
<tr name="12960" id="12960">
<td>12960</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12961" id="12961">
<td>12961</td><td>      <a id="12961c7" class="tk">vuint32_t</a> <a id="12961c17" class="tk">CFC127</a><a id="12961c23" class="tk">:</a>1;              <span class="ct">/* CF 127 configuration */</span></td></tr>
<tr name="12962" id="12962">
<td>12962</td><td>      <a id="12962c7" class="tk">vuint32_t</a> <a id="12962c17" class="tk">CFC126</a><a id="12962c23" class="tk">:</a>1;              <span class="ct">/* CF 126 configuration */</span></td></tr>
<tr name="12963" id="12963">
<td>12963</td><td>      <a id="12963c7" class="tk">vuint32_t</a> <a id="12963c17" class="tk">CFC125</a><a id="12963c23" class="tk">:</a>1;              <span class="ct">/* CF 125 configuration */</span></td></tr>
<tr name="12964" id="12964">
<td>12964</td><td>      <a id="12964c7" class="tk">vuint32_t</a> <a id="12964c17" class="tk">CFC124</a><a id="12964c23" class="tk">:</a>1;              <span class="ct">/* CF 124 configuration */</span></td></tr>
<tr name="12965" id="12965">
<td>12965</td><td>      <a id="12965c7" class="tk">vuint32_t</a> <a id="12965c17" class="tk">CFC123</a><a id="12965c23" class="tk">:</a>1;              <span class="ct">/* CF 123 configuration */</span></td></tr>
<tr name="12966" id="12966">
<td>12966</td><td>      <a id="12966c7" class="tk">vuint32_t</a> <a id="12966c17" class="tk">CFC122</a><a id="12966c23" class="tk">:</a>1;              <span class="ct">/* CF 122 configuration */</span></td></tr>
<tr name="12967" id="12967">
<td>12967</td><td>      <a id="12967c7" class="tk">vuint32_t</a> <a id="12967c17" class="tk">CFC121</a><a id="12967c23" class="tk">:</a>1;              <span class="ct">/* CF 121 configuration */</span></td></tr>
<tr name="12968" id="12968">
<td>12968</td><td>      <a id="12968c7" class="tk">vuint32_t</a> <a id="12968c17" class="tk">CFC120</a><a id="12968c23" class="tk">:</a>1;              <span class="ct">/* CF 120 configuration */</span></td></tr>
<tr name="12969" id="12969">
<td>12969</td><td>      <a id="12969c7" class="tk">vuint32_t</a> <a id="12969c17" class="tk">CFC119</a><a id="12969c23" class="tk">:</a>1;              <span class="ct">/* CF 119 configuration */</span></td></tr>
<tr name="12970" id="12970">
<td>12970</td><td>      <a id="12970c7" class="tk">vuint32_t</a> <a id="12970c17" class="tk">CFC118</a><a id="12970c23" class="tk">:</a>1;              <span class="ct">/* CF 118 configuration */</span></td></tr>
<tr name="12971" id="12971">
<td>12971</td><td>      <a id="12971c7" class="tk">vuint32_t</a> <a id="12971c17" class="tk">CFC117</a><a id="12971c23" class="tk">:</a>1;              <span class="ct">/* CF 117 configuration */</span></td></tr>
<tr name="12972" id="12972">
<td>12972</td><td>      <a id="12972c7" class="tk">vuint32_t</a> <a id="12972c17" class="tk">CFC116</a><a id="12972c23" class="tk">:</a>1;              <span class="ct">/* CF 116 configuration */</span></td></tr>
<tr name="12973" id="12973">
<td>12973</td><td>      <a id="12973c7" class="tk">vuint32_t</a> <a id="12973c17" class="tk">CFC115</a><a id="12973c23" class="tk">:</a>1;              <span class="ct">/* CF 115 configuration */</span></td></tr>
<tr name="12974" id="12974">
<td>12974</td><td>      <a id="12974c7" class="tk">vuint32_t</a> <a id="12974c17" class="tk">CFC114</a><a id="12974c23" class="tk">:</a>1;              <span class="ct">/* CF 114 configuration */</span></td></tr>
<tr name="12975" id="12975">
<td>12975</td><td>      <a id="12975c7" class="tk">vuint32_t</a> <a id="12975c17" class="tk">CFC113</a><a id="12975c23" class="tk">:</a>1;              <span class="ct">/* CF 113 configuration */</span></td></tr>
<tr name="12976" id="12976">
<td>12976</td><td>      <a id="12976c7" class="tk">vuint32_t</a> <a id="12976c17" class="tk">CFC112</a><a id="12976c23" class="tk">:</a>1;              <span class="ct">/* CF 112 configuration */</span></td></tr>
<tr name="12977" id="12977">
<td>12977</td><td>      <a id="12977c7" class="tk">vuint32_t</a> <a id="12977c17" class="tk">CFC111</a><a id="12977c23" class="tk">:</a>1;              <span class="ct">/* CF 111 configuration */</span></td></tr>
<tr name="12978" id="12978">
<td>12978</td><td>      <a id="12978c7" class="tk">vuint32_t</a> <a id="12978c17" class="tk">CFC110</a><a id="12978c23" class="tk">:</a>1;              <span class="ct">/* CF 110 configuration */</span></td></tr>
<tr name="12979" id="12979">
<td>12979</td><td>      <a id="12979c7" class="tk">vuint32_t</a> <a id="12979c17" class="tk">CFC109</a><a id="12979c23" class="tk">:</a>1;              <span class="ct">/* CF 109 configuration */</span></td></tr>
<tr name="12980" id="12980">
<td>12980</td><td>      <a id="12980c7" class="tk">vuint32_t</a> <a id="12980c17" class="tk">CFC108</a><a id="12980c23" class="tk">:</a>1;              <span class="ct">/* CF 108 configuration */</span></td></tr>
<tr name="12981" id="12981">
<td>12981</td><td>      <a id="12981c7" class="tk">vuint32_t</a> <a id="12981c17" class="tk">CFC107</a><a id="12981c23" class="tk">:</a>1;              <span class="ct">/* CF 107 configuration */</span></td></tr>
<tr name="12982" id="12982">
<td>12982</td><td>      <a id="12982c7" class="tk">vuint32_t</a> <a id="12982c17" class="tk">CFC106</a><a id="12982c23" class="tk">:</a>1;              <span class="ct">/* CF 106 configuration */</span></td></tr>
<tr name="12983" id="12983">
<td>12983</td><td>      <a id="12983c7" class="tk">vuint32_t</a> <a id="12983c17" class="tk">CFC105</a><a id="12983c23" class="tk">:</a>1;              <span class="ct">/* CF 105 configuration */</span></td></tr>
<tr name="12984" id="12984">
<td>12984</td><td>      <a id="12984c7" class="tk">vuint32_t</a> <a id="12984c17" class="tk">CFC104</a><a id="12984c23" class="tk">:</a>1;              <span class="ct">/* CF 104 configuration */</span></td></tr>
<tr name="12985" id="12985">
<td>12985</td><td>      <a id="12985c7" class="tk">vuint32_t</a> <a id="12985c17" class="tk">CFC103</a><a id="12985c23" class="tk">:</a>1;              <span class="ct">/* CF 103 configuration */</span></td></tr>
<tr name="12986" id="12986">
<td>12986</td><td>      <a id="12986c7" class="tk">vuint32_t</a> <a id="12986c17" class="tk">CFC102</a><a id="12986c23" class="tk">:</a>1;              <span class="ct">/* CF 102 configuration */</span></td></tr>
<tr name="12987" id="12987">
<td>12987</td><td>      <a id="12987c7" class="tk">vuint32_t</a> <a id="12987c17" class="tk">CFC101</a><a id="12987c23" class="tk">:</a>1;              <span class="ct">/* CF 101 configuration */</span></td></tr>
<tr name="12988" id="12988">
<td>12988</td><td>      <a id="12988c7" class="tk">vuint32_t</a> <a id="12988c17" class="tk">CFC100</a><a id="12988c23" class="tk">:</a>1;              <span class="ct">/* CF 100 configuration */</span></td></tr>
<tr name="12989" id="12989">
<td>12989</td><td>      <a id="12989c7" class="tk">vuint32_t</a> <a id="12989c17" class="tk">CFC99</a><a id="12989c22" class="tk">:</a>1;               <span class="ct">/* CF 99 configuration */</span></td></tr>
<tr name="12990" id="12990">
<td>12990</td><td>      <a id="12990c7" class="tk">vuint32_t</a> <a id="12990c17" class="tk">CFC98</a><a id="12990c22" class="tk">:</a>1;               <span class="ct">/* CF 98 configuration */</span></td></tr>
<tr name="12991" id="12991">
<td>12991</td><td>      <a id="12991c7" class="tk">vuint32_t</a> <a id="12991c17" class="tk">CFC97</a><a id="12991c22" class="tk">:</a>1;               <span class="ct">/* CF 97 configuration */</span></td></tr>
<tr name="12992" id="12992">
<td>12992</td><td>      <a id="12992c7" class="tk">vuint32_t</a> <a id="12992c17" class="tk">CFC96</a><a id="12992c22" class="tk">:</a>1;               <span class="ct">/* CF 96 configuration */</span></td></tr>
<tr name="12993" id="12993">
<td>12993</td><td>    <span class="br">}</span> <a id="12993c7" class="tk">B</a>;</td></tr>
<tr name="12994" id="12994">
<td>12994</td><td>  <span class="br">}</span> <a id="12994c5" class="tk">FCCU_CF_CFG3_32B_tag</a>;</td></tr>
<tr name="12995" id="12995">
<td>12995</td><td></td></tr>
<tr name="12996" id="12996">
<td>12996</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU NCF Configuration Register 0 */</span></td></tr>
<tr name="12997" id="12997">
<td>12997</td><td>    <a id="12997c5" class="tk">vuint32_t</a> <a id="12997c15" class="tk">R</a>;</td></tr>
<tr name="12998" id="12998">
<td>12998</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="12999" id="12999">
<td>12999</td><td>      <a id="12999c7" class="tk">vuint32_t</a> <a id="12999c17" class="tk">NCFC31</a><a id="12999c23" class="tk">:</a>1;              <span class="ct">/* NCF 31 configuration */</span></td></tr>
<tr name="13000" id="13000">
<td>13000</td><td>      <a id="13000c7" class="tk">vuint32_t</a> <a id="13000c17" class="tk">NCFC30</a><a id="13000c23" class="tk">:</a>1;              <span class="ct">/* NCF 30 configuration */</span></td></tr>
<tr name="13001" id="13001">
<td>13001</td><td>      <a id="13001c7" class="tk">vuint32_t</a> <a id="13001c17" class="tk">NCFC29</a><a id="13001c23" class="tk">:</a>1;              <span class="ct">/* NCF 29 configuration */</span></td></tr>
<tr name="13002" id="13002">
<td>13002</td><td>      <a id="13002c7" class="tk">vuint32_t</a> <a id="13002c17" class="tk">NCFC28</a><a id="13002c23" class="tk">:</a>1;              <span class="ct">/* NCF 28 configuration */</span></td></tr>
<tr name="13003" id="13003">
<td>13003</td><td>      <a id="13003c7" class="tk">vuint32_t</a> <a id="13003c17" class="tk">NCFC27</a><a id="13003c23" class="tk">:</a>1;              <span class="ct">/* NCF 27 configuration */</span></td></tr>
<tr name="13004" id="13004">
<td>13004</td><td>      <a id="13004c7" class="tk">vuint32_t</a> <a id="13004c17" class="tk">NCFC26</a><a id="13004c23" class="tk">:</a>1;              <span class="ct">/* NCF 26 configuration */</span></td></tr>
<tr name="13005" id="13005">
<td>13005</td><td>      <a id="13005c7" class="tk">vuint32_t</a> <a id="13005c17" class="tk">NCFC25</a><a id="13005c23" class="tk">:</a>1;              <span class="ct">/* NCF 25 configuration */</span></td></tr>
<tr name="13006" id="13006">
<td>13006</td><td>      <a id="13006c7" class="tk">vuint32_t</a> <a id="13006c17" class="tk">NCFC24</a><a id="13006c23" class="tk">:</a>1;              <span class="ct">/* NCF 24 configuration */</span></td></tr>
<tr name="13007" id="13007">
<td>13007</td><td>      <a id="13007c7" class="tk">vuint32_t</a> <a id="13007c17" class="tk">NCFC23</a><a id="13007c23" class="tk">:</a>1;              <span class="ct">/* NCF 23 configuration */</span></td></tr>
<tr name="13008" id="13008">
<td>13008</td><td>      <a id="13008c7" class="tk">vuint32_t</a> <a id="13008c17" class="tk">NCFC22</a><a id="13008c23" class="tk">:</a>1;              <span class="ct">/* NCF 22 configuration */</span></td></tr>
<tr name="13009" id="13009">
<td>13009</td><td>      <a id="13009c7" class="tk">vuint32_t</a> <a id="13009c17" class="tk">NCFC21</a><a id="13009c23" class="tk">:</a>1;              <span class="ct">/* NCF 21 configuration */</span></td></tr>
<tr name="13010" id="13010">
<td>13010</td><td>      <a id="13010c7" class="tk">vuint32_t</a> <a id="13010c17" class="tk">NCFC20</a><a id="13010c23" class="tk">:</a>1;              <span class="ct">/* NCF 20 configuration */</span></td></tr>
<tr name="13011" id="13011">
<td>13011</td><td>      <a id="13011c7" class="tk">vuint32_t</a> <a id="13011c17" class="tk">NCFC19</a><a id="13011c23" class="tk">:</a>1;              <span class="ct">/* NCF 19 configuration */</span></td></tr>
<tr name="13012" id="13012">
<td>13012</td><td>      <a id="13012c7" class="tk">vuint32_t</a> <a id="13012c17" class="tk">NCFC18</a><a id="13012c23" class="tk">:</a>1;              <span class="ct">/* NCF 18 configuration */</span></td></tr>
<tr name="13013" id="13013">
<td>13013</td><td>      <a id="13013c7" class="tk">vuint32_t</a> <a id="13013c17" class="tk">NCFC17</a><a id="13013c23" class="tk">:</a>1;              <span class="ct">/* NCF 17 configuration */</span></td></tr>
<tr name="13014" id="13014">
<td>13014</td><td>      <a id="13014c7" class="tk">vuint32_t</a> <a id="13014c17" class="tk">NCFC16</a><a id="13014c23" class="tk">:</a>1;              <span class="ct">/* NCF 16 configuration */</span></td></tr>
<tr name="13015" id="13015">
<td>13015</td><td>      <a id="13015c7" class="tk">vuint32_t</a> <a id="13015c17" class="tk">NCFC15</a><a id="13015c23" class="tk">:</a>1;              <span class="ct">/* NCF 15 configuration */</span></td></tr>
<tr name="13016" id="13016">
<td>13016</td><td>      <a id="13016c7" class="tk">vuint32_t</a> <a id="13016c17" class="tk">NCFC14</a><a id="13016c23" class="tk">:</a>1;              <span class="ct">/* NCF 14 configuration */</span></td></tr>
<tr name="13017" id="13017">
<td>13017</td><td>      <a id="13017c7" class="tk">vuint32_t</a> <a id="13017c17" class="tk">NCFC13</a><a id="13017c23" class="tk">:</a>1;              <span class="ct">/* NCF 13 configuration */</span></td></tr>
<tr name="13018" id="13018">
<td>13018</td><td>      <a id="13018c7" class="tk">vuint32_t</a> <a id="13018c17" class="tk">NCFC12</a><a id="13018c23" class="tk">:</a>1;              <span class="ct">/* NCF 12 configuration */</span></td></tr>
<tr name="13019" id="13019">
<td>13019</td><td>      <a id="13019c7" class="tk">vuint32_t</a> <a id="13019c17" class="tk">NCFC11</a><a id="13019c23" class="tk">:</a>1;              <span class="ct">/* NCF 11 configuration */</span></td></tr>
<tr name="13020" id="13020">
<td>13020</td><td>      <a id="13020c7" class="tk">vuint32_t</a> <a id="13020c17" class="tk">NCFC10</a><a id="13020c23" class="tk">:</a>1;              <span class="ct">/* NCF 10 configuration */</span></td></tr>
<tr name="13021" id="13021">
<td>13021</td><td>      <a id="13021c7" class="tk">vuint32_t</a> <a id="13021c17" class="tk">NCFC9</a><a id="13021c22" class="tk">:</a>1;               <span class="ct">/* NCF 9 configuration */</span></td></tr>
<tr name="13022" id="13022">
<td>13022</td><td>      <a id="13022c7" class="tk">vuint32_t</a> <a id="13022c17" class="tk">NCFC8</a><a id="13022c22" class="tk">:</a>1;               <span class="ct">/* NCF 8 configuration */</span></td></tr>
<tr name="13023" id="13023">
<td>13023</td><td>      <a id="13023c7" class="tk">vuint32_t</a> <a id="13023c17" class="tk">NCFC7</a><a id="13023c22" class="tk">:</a>1;               <span class="ct">/* NCF 7 configuration */</span></td></tr>
<tr name="13024" id="13024">
<td>13024</td><td>      <a id="13024c7" class="tk">vuint32_t</a> <a id="13024c17" class="tk">NCFC6</a><a id="13024c22" class="tk">:</a>1;               <span class="ct">/* NCF 6 configuration */</span></td></tr>
<tr name="13025" id="13025">
<td>13025</td><td>      <a id="13025c7" class="tk">vuint32_t</a> <a id="13025c17" class="tk">NCFC5</a><a id="13025c22" class="tk">:</a>1;               <span class="ct">/* NCF 5 configuration */</span></td></tr>
<tr name="13026" id="13026">
<td>13026</td><td>      <a id="13026c7" class="tk">vuint32_t</a> <a id="13026c17" class="tk">NCFC4</a><a id="13026c22" class="tk">:</a>1;               <span class="ct">/* NCF 4 configuration */</span></td></tr>
<tr name="13027" id="13027">
<td>13027</td><td>      <a id="13027c7" class="tk">vuint32_t</a> <a id="13027c17" class="tk">NCFC3</a><a id="13027c22" class="tk">:</a>1;               <span class="ct">/* NCF 3 configuration */</span></td></tr>
<tr name="13028" id="13028">
<td>13028</td><td>      <a id="13028c7" class="tk">vuint32_t</a> <a id="13028c17" class="tk">NCFC2</a><a id="13028c22" class="tk">:</a>1;               <span class="ct">/* NCF 2 configuration */</span></td></tr>
<tr name="13029" id="13029">
<td>13029</td><td>      <a id="13029c7" class="tk">vuint32_t</a> <a id="13029c17" class="tk">NCFC1</a><a id="13029c22" class="tk">:</a>1;               <span class="ct">/* NCF 1 configuration */</span></td></tr>
<tr name="13030" id="13030">
<td>13030</td><td>      <a id="13030c7" class="tk">vuint32_t</a> <a id="13030c17" class="tk">NCFC0</a><a id="13030c22" class="tk">:</a>1;               <span class="ct">/* NCF 0 configuration */</span></td></tr>
<tr name="13031" id="13031">
<td>13031</td><td>    <span class="br">}</span> <a id="13031c7" class="tk">B</a>;</td></tr>
<tr name="13032" id="13032">
<td>13032</td><td>  <span class="br">}</span> <a id="13032c5" class="tk">FCCU_NCF_CFG0_32B_tag</a>;</td></tr>
<tr name="13033" id="13033">
<td>13033</td><td></td></tr>
<tr name="13034" id="13034">
<td>13034</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU NCF Configuration Register 1 */</span></td></tr>
<tr name="13035" id="13035">
<td>13035</td><td>    <a id="13035c5" class="tk">vuint32_t</a> <a id="13035c15" class="tk">R</a>;</td></tr>
<tr name="13036" id="13036">
<td>13036</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13037" id="13037">
<td>13037</td><td>      <a id="13037c7" class="tk">vuint32_t</a> <a id="13037c17" class="tk">NCFC63</a><a id="13037c23" class="tk">:</a>1;              <span class="ct">/* NCF 63 configuration */</span></td></tr>
<tr name="13038" id="13038">
<td>13038</td><td>      <a id="13038c7" class="tk">vuint32_t</a> <a id="13038c17" class="tk">NCFC62</a><a id="13038c23" class="tk">:</a>1;              <span class="ct">/* NCF 62 configuration */</span></td></tr>
<tr name="13039" id="13039">
<td>13039</td><td>      <a id="13039c7" class="tk">vuint32_t</a> <a id="13039c17" class="tk">NCFC61</a><a id="13039c23" class="tk">:</a>1;              <span class="ct">/* NCF 61 configuration */</span></td></tr>
<tr name="13040" id="13040">
<td>13040</td><td>      <a id="13040c7" class="tk">vuint32_t</a> <a id="13040c17" class="tk">NCFC60</a><a id="13040c23" class="tk">:</a>1;              <span class="ct">/* NCF 60 configuration */</span></td></tr>
<tr name="13041" id="13041">
<td>13041</td><td>      <a id="13041c7" class="tk">vuint32_t</a> <a id="13041c17" class="tk">NCFC59</a><a id="13041c23" class="tk">:</a>1;              <span class="ct">/* NCF 59 configuration */</span></td></tr>
<tr name="13042" id="13042">
<td>13042</td><td>      <a id="13042c7" class="tk">vuint32_t</a> <a id="13042c17" class="tk">NCFC58</a><a id="13042c23" class="tk">:</a>1;              <span class="ct">/* NCF 58 configuration */</span></td></tr>
<tr name="13043" id="13043">
<td>13043</td><td>      <a id="13043c7" class="tk">vuint32_t</a> <a id="13043c17" class="tk">NCFC57</a><a id="13043c23" class="tk">:</a>1;              <span class="ct">/* NCF 57 configuration */</span></td></tr>
<tr name="13044" id="13044">
<td>13044</td><td>      <a id="13044c7" class="tk">vuint32_t</a> <a id="13044c17" class="tk">NCFC56</a><a id="13044c23" class="tk">:</a>1;              <span class="ct">/* NCF 56 configuration */</span></td></tr>
<tr name="13045" id="13045">
<td>13045</td><td>      <a id="13045c7" class="tk">vuint32_t</a> <a id="13045c17" class="tk">NCFC55</a><a id="13045c23" class="tk">:</a>1;              <span class="ct">/* NCF 55 configuration */</span></td></tr>
<tr name="13046" id="13046">
<td>13046</td><td>      <a id="13046c7" class="tk">vuint32_t</a> <a id="13046c17" class="tk">NCFC54</a><a id="13046c23" class="tk">:</a>1;              <span class="ct">/* NCF 54 configuration */</span></td></tr>
<tr name="13047" id="13047">
<td>13047</td><td>      <a id="13047c7" class="tk">vuint32_t</a> <a id="13047c17" class="tk">NCFC53</a><a id="13047c23" class="tk">:</a>1;              <span class="ct">/* NCF 53 configuration */</span></td></tr>
<tr name="13048" id="13048">
<td>13048</td><td>      <a id="13048c7" class="tk">vuint32_t</a> <a id="13048c17" class="tk">NCFC52</a><a id="13048c23" class="tk">:</a>1;              <span class="ct">/* NCF 52 configuration */</span></td></tr>
<tr name="13049" id="13049">
<td>13049</td><td>      <a id="13049c7" class="tk">vuint32_t</a> <a id="13049c17" class="tk">NCFC51</a><a id="13049c23" class="tk">:</a>1;              <span class="ct">/* NCF 51 configuration */</span></td></tr>
<tr name="13050" id="13050">
<td>13050</td><td>      <a id="13050c7" class="tk">vuint32_t</a> <a id="13050c17" class="tk">NCFC50</a><a id="13050c23" class="tk">:</a>1;              <span class="ct">/* NCF 50 configuration */</span></td></tr>
<tr name="13051" id="13051">
<td>13051</td><td>      <a id="13051c7" class="tk">vuint32_t</a> <a id="13051c17" class="tk">NCFC49</a><a id="13051c23" class="tk">:</a>1;              <span class="ct">/* NCF 49 configuration */</span></td></tr>
<tr name="13052" id="13052">
<td>13052</td><td>      <a id="13052c7" class="tk">vuint32_t</a> <a id="13052c17" class="tk">NCFC48</a><a id="13052c23" class="tk">:</a>1;              <span class="ct">/* NCF 48 configuration */</span></td></tr>
<tr name="13053" id="13053">
<td>13053</td><td>      <a id="13053c7" class="tk">vuint32_t</a> <a id="13053c17" class="tk">NCFC47</a><a id="13053c23" class="tk">:</a>1;              <span class="ct">/* NCF 47 configuration */</span></td></tr>
<tr name="13054" id="13054">
<td>13054</td><td>      <a id="13054c7" class="tk">vuint32_t</a> <a id="13054c17" class="tk">NCFC46</a><a id="13054c23" class="tk">:</a>1;              <span class="ct">/* NCF 46 configuration */</span></td></tr>
<tr name="13055" id="13055">
<td>13055</td><td>      <a id="13055c7" class="tk">vuint32_t</a> <a id="13055c17" class="tk">NCFC45</a><a id="13055c23" class="tk">:</a>1;              <span class="ct">/* NCF 45 configuration */</span></td></tr>
<tr name="13056" id="13056">
<td>13056</td><td>      <a id="13056c7" class="tk">vuint32_t</a> <a id="13056c17" class="tk">NCFC44</a><a id="13056c23" class="tk">:</a>1;              <span class="ct">/* NCF 44 configuration */</span></td></tr>
<tr name="13057" id="13057">
<td>13057</td><td>      <a id="13057c7" class="tk">vuint32_t</a> <a id="13057c17" class="tk">NCFC43</a><a id="13057c23" class="tk">:</a>1;              <span class="ct">/* NCF 43 configuration */</span></td></tr>
<tr name="13058" id="13058">
<td>13058</td><td>      <a id="13058c7" class="tk">vuint32_t</a> <a id="13058c17" class="tk">NCFC42</a><a id="13058c23" class="tk">:</a>1;              <span class="ct">/* NCF 42 configuration */</span></td></tr>
<tr name="13059" id="13059">
<td>13059</td><td>      <a id="13059c7" class="tk">vuint32_t</a> <a id="13059c17" class="tk">NCFC41</a><a id="13059c23" class="tk">:</a>1;              <span class="ct">/* NCF 41 configuration */</span></td></tr>
<tr name="13060" id="13060">
<td>13060</td><td>      <a id="13060c7" class="tk">vuint32_t</a> <a id="13060c17" class="tk">NCFC40</a><a id="13060c23" class="tk">:</a>1;              <span class="ct">/* NCF 40 configuration */</span></td></tr>
<tr name="13061" id="13061">
<td>13061</td><td>      <a id="13061c7" class="tk">vuint32_t</a> <a id="13061c17" class="tk">NCFC39</a><a id="13061c23" class="tk">:</a>1;              <span class="ct">/* NCF 39 configuration */</span></td></tr>
<tr name="13062" id="13062">
<td>13062</td><td>      <a id="13062c7" class="tk">vuint32_t</a> <a id="13062c17" class="tk">NCFC38</a><a id="13062c23" class="tk">:</a>1;              <span class="ct">/* NCF 38 configuration */</span></td></tr>
<tr name="13063" id="13063">
<td>13063</td><td>      <a id="13063c7" class="tk">vuint32_t</a> <a id="13063c17" class="tk">NCFC37</a><a id="13063c23" class="tk">:</a>1;              <span class="ct">/* NCF 37 configuration */</span></td></tr>
<tr name="13064" id="13064">
<td>13064</td><td>      <a id="13064c7" class="tk">vuint32_t</a> <a id="13064c17" class="tk">NCFC36</a><a id="13064c23" class="tk">:</a>1;              <span class="ct">/* NCF 36 configuration */</span></td></tr>
<tr name="13065" id="13065">
<td>13065</td><td>      <a id="13065c7" class="tk">vuint32_t</a> <a id="13065c17" class="tk">NCFC35</a><a id="13065c23" class="tk">:</a>1;              <span class="ct">/* NCF 35 configuration */</span></td></tr>
<tr name="13066" id="13066">
<td>13066</td><td>      <a id="13066c7" class="tk">vuint32_t</a> <a id="13066c17" class="tk">NCFC34</a><a id="13066c23" class="tk">:</a>1;              <span class="ct">/* NCF 34 configuration */</span></td></tr>
<tr name="13067" id="13067">
<td>13067</td><td>      <a id="13067c7" class="tk">vuint32_t</a> <a id="13067c17" class="tk">NCFC33</a><a id="13067c23" class="tk">:</a>1;              <span class="ct">/* NCF 33 configuration */</span></td></tr>
<tr name="13068" id="13068">
<td>13068</td><td>      <a id="13068c7" class="tk">vuint32_t</a> <a id="13068c17" class="tk">NCFC32</a><a id="13068c23" class="tk">:</a>1;              <span class="ct">/* NCF 32 configuration */</span></td></tr>
<tr name="13069" id="13069">
<td>13069</td><td>    <span class="br">}</span> <a id="13069c7" class="tk">B</a>;</td></tr>
<tr name="13070" id="13070">
<td>13070</td><td>  <span class="br">}</span> <a id="13070c5" class="tk">FCCU_NCF_CFG1_32B_tag</a>;</td></tr>
<tr name="13071" id="13071">
<td>13071</td><td></td></tr>
<tr name="13072" id="13072">
<td>13072</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU NCF Configuration Register 2 */</span></td></tr>
<tr name="13073" id="13073">
<td>13073</td><td>    <a id="13073c5" class="tk">vuint32_t</a> <a id="13073c15" class="tk">R</a>;</td></tr>
<tr name="13074" id="13074">
<td>13074</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13075" id="13075">
<td>13075</td><td>      <a id="13075c7" class="tk">vuint32_t</a> <a id="13075c17" class="tk">NCFC95</a><a id="13075c23" class="tk">:</a>1;              <span class="ct">/* NCF 95 configuration */</span></td></tr>
<tr name="13076" id="13076">
<td>13076</td><td>      <a id="13076c7" class="tk">vuint32_t</a> <a id="13076c17" class="tk">NCFC94</a><a id="13076c23" class="tk">:</a>1;              <span class="ct">/* NCF 94 configuration */</span></td></tr>
<tr name="13077" id="13077">
<td>13077</td><td>      <a id="13077c7" class="tk">vuint32_t</a> <a id="13077c17" class="tk">NCFC93</a><a id="13077c23" class="tk">:</a>1;              <span class="ct">/* NCF 93 configuration */</span></td></tr>
<tr name="13078" id="13078">
<td>13078</td><td>      <a id="13078c7" class="tk">vuint32_t</a> <a id="13078c17" class="tk">NCFC92</a><a id="13078c23" class="tk">:</a>1;              <span class="ct">/* NCF 92 configuration */</span></td></tr>
<tr name="13079" id="13079">
<td>13079</td><td>      <a id="13079c7" class="tk">vuint32_t</a> <a id="13079c17" class="tk">NCFC91</a><a id="13079c23" class="tk">:</a>1;              <span class="ct">/* NCF 91 configuration */</span></td></tr>
<tr name="13080" id="13080">
<td>13080</td><td>      <a id="13080c7" class="tk">vuint32_t</a> <a id="13080c17" class="tk">NCFC90</a><a id="13080c23" class="tk">:</a>1;              <span class="ct">/* NCF 90 configuration */</span></td></tr>
<tr name="13081" id="13081">
<td>13081</td><td>      <a id="13081c7" class="tk">vuint32_t</a> <a id="13081c17" class="tk">NCFC89</a><a id="13081c23" class="tk">:</a>1;              <span class="ct">/* NCF 89 configuration */</span></td></tr>
<tr name="13082" id="13082">
<td>13082</td><td>      <a id="13082c7" class="tk">vuint32_t</a> <a id="13082c17" class="tk">NCFC88</a><a id="13082c23" class="tk">:</a>1;              <span class="ct">/* NCF 88 configuration */</span></td></tr>
<tr name="13083" id="13083">
<td>13083</td><td>      <a id="13083c7" class="tk">vuint32_t</a> <a id="13083c17" class="tk">NCFC87</a><a id="13083c23" class="tk">:</a>1;              <span class="ct">/* NCF 87 configuration */</span></td></tr>
<tr name="13084" id="13084">
<td>13084</td><td>      <a id="13084c7" class="tk">vuint32_t</a> <a id="13084c17" class="tk">NCFC86</a><a id="13084c23" class="tk">:</a>1;              <span class="ct">/* NCF 86 configuration */</span></td></tr>
<tr name="13085" id="13085">
<td>13085</td><td>      <a id="13085c7" class="tk">vuint32_t</a> <a id="13085c17" class="tk">NCFC85</a><a id="13085c23" class="tk">:</a>1;              <span class="ct">/* NCF 85 configuration */</span></td></tr>
<tr name="13086" id="13086">
<td>13086</td><td>      <a id="13086c7" class="tk">vuint32_t</a> <a id="13086c17" class="tk">NCFC84</a><a id="13086c23" class="tk">:</a>1;              <span class="ct">/* NCF 84 configuration */</span></td></tr>
<tr name="13087" id="13087">
<td>13087</td><td>      <a id="13087c7" class="tk">vuint32_t</a> <a id="13087c17" class="tk">NCFC83</a><a id="13087c23" class="tk">:</a>1;              <span class="ct">/* NCF 83 configuration */</span></td></tr>
<tr name="13088" id="13088">
<td>13088</td><td>      <a id="13088c7" class="tk">vuint32_t</a> <a id="13088c17" class="tk">NCFC82</a><a id="13088c23" class="tk">:</a>1;              <span class="ct">/* NCF 82 configuration */</span></td></tr>
<tr name="13089" id="13089">
<td>13089</td><td>      <a id="13089c7" class="tk">vuint32_t</a> <a id="13089c17" class="tk">NCFC81</a><a id="13089c23" class="tk">:</a>1;              <span class="ct">/* NCF 81 configuration */</span></td></tr>
<tr name="13090" id="13090">
<td>13090</td><td>      <a id="13090c7" class="tk">vuint32_t</a> <a id="13090c17" class="tk">NCFC80</a><a id="13090c23" class="tk">:</a>1;              <span class="ct">/* NCF 80 configuration */</span></td></tr>
<tr name="13091" id="13091">
<td>13091</td><td>      <a id="13091c7" class="tk">vuint32_t</a> <a id="13091c17" class="tk">NCFC79</a><a id="13091c23" class="tk">:</a>1;              <span class="ct">/* NCF 79 configuration */</span></td></tr>
<tr name="13092" id="13092">
<td>13092</td><td>      <a id="13092c7" class="tk">vuint32_t</a> <a id="13092c17" class="tk">NCFC78</a><a id="13092c23" class="tk">:</a>1;              <span class="ct">/* NCF 78 configuration */</span></td></tr>
<tr name="13093" id="13093">
<td>13093</td><td>      <a id="13093c7" class="tk">vuint32_t</a> <a id="13093c17" class="tk">NCFC77</a><a id="13093c23" class="tk">:</a>1;              <span class="ct">/* NCF 77 configuration */</span></td></tr>
<tr name="13094" id="13094">
<td>13094</td><td>      <a id="13094c7" class="tk">vuint32_t</a> <a id="13094c17" class="tk">NCFC76</a><a id="13094c23" class="tk">:</a>1;              <span class="ct">/* NCF 76 configuration */</span></td></tr>
<tr name="13095" id="13095">
<td>13095</td><td>      <a id="13095c7" class="tk">vuint32_t</a> <a id="13095c17" class="tk">NCFC75</a><a id="13095c23" class="tk">:</a>1;              <span class="ct">/* NCF 75 configuration */</span></td></tr>
<tr name="13096" id="13096">
<td>13096</td><td>      <a id="13096c7" class="tk">vuint32_t</a> <a id="13096c17" class="tk">NCFC74</a><a id="13096c23" class="tk">:</a>1;              <span class="ct">/* NCF 74 configuration */</span></td></tr>
<tr name="13097" id="13097">
<td>13097</td><td>      <a id="13097c7" class="tk">vuint32_t</a> <a id="13097c17" class="tk">NCFC73</a><a id="13097c23" class="tk">:</a>1;              <span class="ct">/* NCF 73 configuration */</span></td></tr>
<tr name="13098" id="13098">
<td>13098</td><td>      <a id="13098c7" class="tk">vuint32_t</a> <a id="13098c17" class="tk">NCFC72</a><a id="13098c23" class="tk">:</a>1;              <span class="ct">/* NCF 72 configuration */</span></td></tr>
<tr name="13099" id="13099">
<td>13099</td><td>      <a id="13099c7" class="tk">vuint32_t</a> <a id="13099c17" class="tk">NCFC71</a><a id="13099c23" class="tk">:</a>1;              <span class="ct">/* NCF 71 configuration */</span></td></tr>
<tr name="13100" id="13100">
<td>13100</td><td>      <a id="13100c7" class="tk">vuint32_t</a> <a id="13100c17" class="tk">NCFC70</a><a id="13100c23" class="tk">:</a>1;              <span class="ct">/* NCF 70 configuration */</span></td></tr>
<tr name="13101" id="13101">
<td>13101</td><td>      <a id="13101c7" class="tk">vuint32_t</a> <a id="13101c17" class="tk">NCFC69</a><a id="13101c23" class="tk">:</a>1;              <span class="ct">/* NCF 69 configuration */</span></td></tr>
<tr name="13102" id="13102">
<td>13102</td><td>      <a id="13102c7" class="tk">vuint32_t</a> <a id="13102c17" class="tk">NCFC68</a><a id="13102c23" class="tk">:</a>1;              <span class="ct">/* NCF 68 configuration */</span></td></tr>
<tr name="13103" id="13103">
<td>13103</td><td>      <a id="13103c7" class="tk">vuint32_t</a> <a id="13103c17" class="tk">NCFC67</a><a id="13103c23" class="tk">:</a>1;              <span class="ct">/* NCF 67 configuration */</span></td></tr>
<tr name="13104" id="13104">
<td>13104</td><td>      <a id="13104c7" class="tk">vuint32_t</a> <a id="13104c17" class="tk">NCFC66</a><a id="13104c23" class="tk">:</a>1;              <span class="ct">/* NCF 66 configuration */</span></td></tr>
<tr name="13105" id="13105">
<td>13105</td><td>      <a id="13105c7" class="tk">vuint32_t</a> <a id="13105c17" class="tk">NCFC65</a><a id="13105c23" class="tk">:</a>1;              <span class="ct">/* NCF 65 configuration */</span></td></tr>
<tr name="13106" id="13106">
<td>13106</td><td>      <a id="13106c7" class="tk">vuint32_t</a> <a id="13106c17" class="tk">NCFC64</a><a id="13106c23" class="tk">:</a>1;              <span class="ct">/* NCF 64 configuration */</span></td></tr>
<tr name="13107" id="13107">
<td>13107</td><td>    <span class="br">}</span> <a id="13107c7" class="tk">B</a>;</td></tr>
<tr name="13108" id="13108">
<td>13108</td><td>  <span class="br">}</span> <a id="13108c5" class="tk">FCCU_NCF_CFG2_32B_tag</a>;</td></tr>
<tr name="13109" id="13109">
<td>13109</td><td></td></tr>
<tr name="13110" id="13110">
<td>13110</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU NCF Configuration Register 3 */</span></td></tr>
<tr name="13111" id="13111">
<td>13111</td><td>    <a id="13111c5" class="tk">vuint32_t</a> <a id="13111c15" class="tk">R</a>;</td></tr>
<tr name="13112" id="13112">
<td>13112</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13113" id="13113">
<td>13113</td><td>      <a id="13113c7" class="tk">vuint32_t</a> <a id="13113c17" class="tk">NCFC127</a><a id="13113c24" class="tk">:</a>1;             <span class="ct">/* NCF 127 configuration */</span></td></tr>
<tr name="13114" id="13114">
<td>13114</td><td>      <a id="13114c7" class="tk">vuint32_t</a> <a id="13114c17" class="tk">NCFC126</a><a id="13114c24" class="tk">:</a>1;             <span class="ct">/* NCF 126 configuration */</span></td></tr>
<tr name="13115" id="13115">
<td>13115</td><td>      <a id="13115c7" class="tk">vuint32_t</a> <a id="13115c17" class="tk">NCFC125</a><a id="13115c24" class="tk">:</a>1;             <span class="ct">/* NCF 125 configuration */</span></td></tr>
<tr name="13116" id="13116">
<td>13116</td><td>      <a id="13116c7" class="tk">vuint32_t</a> <a id="13116c17" class="tk">NCFC124</a><a id="13116c24" class="tk">:</a>1;             <span class="ct">/* NCF 124 configuration */</span></td></tr>
<tr name="13117" id="13117">
<td>13117</td><td>      <a id="13117c7" class="tk">vuint32_t</a> <a id="13117c17" class="tk">NCFC123</a><a id="13117c24" class="tk">:</a>1;             <span class="ct">/* NCF 123 configuration */</span></td></tr>
<tr name="13118" id="13118">
<td>13118</td><td>      <a id="13118c7" class="tk">vuint32_t</a> <a id="13118c17" class="tk">NCFC122</a><a id="13118c24" class="tk">:</a>1;             <span class="ct">/* NCF 122 configuration */</span></td></tr>
<tr name="13119" id="13119">
<td>13119</td><td>      <a id="13119c7" class="tk">vuint32_t</a> <a id="13119c17" class="tk">NCFC121</a><a id="13119c24" class="tk">:</a>1;             <span class="ct">/* NCF 121 configuration */</span></td></tr>
<tr name="13120" id="13120">
<td>13120</td><td>      <a id="13120c7" class="tk">vuint32_t</a> <a id="13120c17" class="tk">NCFC120</a><a id="13120c24" class="tk">:</a>1;             <span class="ct">/* NCF 120 configuration */</span></td></tr>
<tr name="13121" id="13121">
<td>13121</td><td>      <a id="13121c7" class="tk">vuint32_t</a> <a id="13121c17" class="tk">NCFC119</a><a id="13121c24" class="tk">:</a>1;             <span class="ct">/* NCF 119 configuration */</span></td></tr>
<tr name="13122" id="13122">
<td>13122</td><td>      <a id="13122c7" class="tk">vuint32_t</a> <a id="13122c17" class="tk">NCFC118</a><a id="13122c24" class="tk">:</a>1;             <span class="ct">/* NCF 118 configuration */</span></td></tr>
<tr name="13123" id="13123">
<td>13123</td><td>      <a id="13123c7" class="tk">vuint32_t</a> <a id="13123c17" class="tk">NCFC117</a><a id="13123c24" class="tk">:</a>1;             <span class="ct">/* NCF 117 configuration */</span></td></tr>
<tr name="13124" id="13124">
<td>13124</td><td>      <a id="13124c7" class="tk">vuint32_t</a> <a id="13124c17" class="tk">NCFC116</a><a id="13124c24" class="tk">:</a>1;             <span class="ct">/* NCF 116 configuration */</span></td></tr>
<tr name="13125" id="13125">
<td>13125</td><td>      <a id="13125c7" class="tk">vuint32_t</a> <a id="13125c17" class="tk">NCFC115</a><a id="13125c24" class="tk">:</a>1;             <span class="ct">/* NCF 115 configuration */</span></td></tr>
<tr name="13126" id="13126">
<td>13126</td><td>      <a id="13126c7" class="tk">vuint32_t</a> <a id="13126c17" class="tk">NCFC114</a><a id="13126c24" class="tk">:</a>1;             <span class="ct">/* NCF 114 configuration */</span></td></tr>
<tr name="13127" id="13127">
<td>13127</td><td>      <a id="13127c7" class="tk">vuint32_t</a> <a id="13127c17" class="tk">NCFC113</a><a id="13127c24" class="tk">:</a>1;             <span class="ct">/* NCF 113 configuration */</span></td></tr>
<tr name="13128" id="13128">
<td>13128</td><td>      <a id="13128c7" class="tk">vuint32_t</a> <a id="13128c17" class="tk">NCFC112</a><a id="13128c24" class="tk">:</a>1;             <span class="ct">/* NCF 112 configuration */</span></td></tr>
<tr name="13129" id="13129">
<td>13129</td><td>      <a id="13129c7" class="tk">vuint32_t</a> <a id="13129c17" class="tk">NCFC111</a><a id="13129c24" class="tk">:</a>1;             <span class="ct">/* NCF 111 configuration */</span></td></tr>
<tr name="13130" id="13130">
<td>13130</td><td>      <a id="13130c7" class="tk">vuint32_t</a> <a id="13130c17" class="tk">NCFC110</a><a id="13130c24" class="tk">:</a>1;             <span class="ct">/* NCF 110 configuration */</span></td></tr>
<tr name="13131" id="13131">
<td>13131</td><td>      <a id="13131c7" class="tk">vuint32_t</a> <a id="13131c17" class="tk">NCFC109</a><a id="13131c24" class="tk">:</a>1;             <span class="ct">/* NCF 109 configuration */</span></td></tr>
<tr name="13132" id="13132">
<td>13132</td><td>      <a id="13132c7" class="tk">vuint32_t</a> <a id="13132c17" class="tk">NCFC108</a><a id="13132c24" class="tk">:</a>1;             <span class="ct">/* NCF 108 configuration */</span></td></tr>
<tr name="13133" id="13133">
<td>13133</td><td>      <a id="13133c7" class="tk">vuint32_t</a> <a id="13133c17" class="tk">NCFC107</a><a id="13133c24" class="tk">:</a>1;             <span class="ct">/* NCF 107 configuration */</span></td></tr>
<tr name="13134" id="13134">
<td>13134</td><td>      <a id="13134c7" class="tk">vuint32_t</a> <a id="13134c17" class="tk">NCFC106</a><a id="13134c24" class="tk">:</a>1;             <span class="ct">/* NCF 106 configuration */</span></td></tr>
<tr name="13135" id="13135">
<td>13135</td><td>      <a id="13135c7" class="tk">vuint32_t</a> <a id="13135c17" class="tk">NCFC105</a><a id="13135c24" class="tk">:</a>1;             <span class="ct">/* NCF 105 configuration */</span></td></tr>
<tr name="13136" id="13136">
<td>13136</td><td>      <a id="13136c7" class="tk">vuint32_t</a> <a id="13136c17" class="tk">NCFC104</a><a id="13136c24" class="tk">:</a>1;             <span class="ct">/* NCF 104 configuration */</span></td></tr>
<tr name="13137" id="13137">
<td>13137</td><td>      <a id="13137c7" class="tk">vuint32_t</a> <a id="13137c17" class="tk">NCFC103</a><a id="13137c24" class="tk">:</a>1;             <span class="ct">/* NCF 103 configuration */</span></td></tr>
<tr name="13138" id="13138">
<td>13138</td><td>      <a id="13138c7" class="tk">vuint32_t</a> <a id="13138c17" class="tk">NCFC102</a><a id="13138c24" class="tk">:</a>1;             <span class="ct">/* NCF 102 configuration */</span></td></tr>
<tr name="13139" id="13139">
<td>13139</td><td>      <a id="13139c7" class="tk">vuint32_t</a> <a id="13139c17" class="tk">NCFC101</a><a id="13139c24" class="tk">:</a>1;             <span class="ct">/* NCF 101 configuration */</span></td></tr>
<tr name="13140" id="13140">
<td>13140</td><td>      <a id="13140c7" class="tk">vuint32_t</a> <a id="13140c17" class="tk">NCFC100</a><a id="13140c24" class="tk">:</a>1;             <span class="ct">/* NCF 100 configuration */</span></td></tr>
<tr name="13141" id="13141">
<td>13141</td><td>      <a id="13141c7" class="tk">vuint32_t</a> <a id="13141c17" class="tk">NCFC99</a><a id="13141c23" class="tk">:</a>1;              <span class="ct">/* NCF 99 configuration */</span></td></tr>
<tr name="13142" id="13142">
<td>13142</td><td>      <a id="13142c7" class="tk">vuint32_t</a> <a id="13142c17" class="tk">NCFC98</a><a id="13142c23" class="tk">:</a>1;              <span class="ct">/* NCF 98 configuration */</span></td></tr>
<tr name="13143" id="13143">
<td>13143</td><td>      <a id="13143c7" class="tk">vuint32_t</a> <a id="13143c17" class="tk">NCFC97</a><a id="13143c23" class="tk">:</a>1;              <span class="ct">/* NCF 97 configuration */</span></td></tr>
<tr name="13144" id="13144">
<td>13144</td><td>      <a id="13144c7" class="tk">vuint32_t</a> <a id="13144c17" class="tk">NCFC96</a><a id="13144c23" class="tk">:</a>1;              <span class="ct">/* NCF 96 configuration */</span></td></tr>
<tr name="13145" id="13145">
<td>13145</td><td>    <span class="br">}</span> <a id="13145c7" class="tk">B</a>;</td></tr>
<tr name="13146" id="13146">
<td>13146</td><td>  <span class="br">}</span> <a id="13146c5" class="tk">FCCU_NCF_CFG3_32B_tag</a>;</td></tr>
<tr name="13147" id="13147">
<td>13147</td><td></td></tr>
<tr name="13148" id="13148">
<td>13148</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU CFS Configuration Register 0 */</span></td></tr>
<tr name="13149" id="13149">
<td>13149</td><td>    <a id="13149c5" class="tk">vuint32_t</a> <a id="13149c15" class="tk">R</a>;</td></tr>
<tr name="13150" id="13150">
<td>13150</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13151" id="13151">
<td>13151</td><td>      <a id="13151c7" class="tk">vuint32_t</a> <a id="13151c17" class="tk">CFSC15</a><a id="13151c23" class="tk">:</a>2;              <span class="ct">/* CF 15 state configuration */</span></td></tr>
<tr name="13152" id="13152">
<td>13152</td><td>      <a id="13152c7" class="tk">vuint32_t</a> <a id="13152c17" class="tk">CFSC14</a><a id="13152c23" class="tk">:</a>2;              <span class="ct">/* CF 14 state configuration */</span></td></tr>
<tr name="13153" id="13153">
<td>13153</td><td>      <a id="13153c7" class="tk">vuint32_t</a> <a id="13153c17" class="tk">CFSC13</a><a id="13153c23" class="tk">:</a>2;              <span class="ct">/* CF 13 state configuration */</span></td></tr>
<tr name="13154" id="13154">
<td>13154</td><td>      <a id="13154c7" class="tk">vuint32_t</a> <a id="13154c17" class="tk">CFSC12</a><a id="13154c23" class="tk">:</a>2;              <span class="ct">/* CF 12 state configuration */</span></td></tr>
<tr name="13155" id="13155">
<td>13155</td><td>      <a id="13155c7" class="tk">vuint32_t</a> <a id="13155c17" class="tk">CFSC11</a><a id="13155c23" class="tk">:</a>2;              <span class="ct">/* CF 11 state configuration */</span></td></tr>
<tr name="13156" id="13156">
<td>13156</td><td>      <a id="13156c7" class="tk">vuint32_t</a> <a id="13156c17" class="tk">CFSC10</a><a id="13156c23" class="tk">:</a>2;              <span class="ct">/* CF 10 state configuration */</span></td></tr>
<tr name="13157" id="13157">
<td>13157</td><td>      <a id="13157c7" class="tk">vuint32_t</a> <a id="13157c17" class="tk">CFSC9</a><a id="13157c22" class="tk">:</a>2;               <span class="ct">/* CF 9 state configuration */</span></td></tr>
<tr name="13158" id="13158">
<td>13158</td><td>      <a id="13158c7" class="tk">vuint32_t</a> <a id="13158c17" class="tk">CFSC8</a><a id="13158c22" class="tk">:</a>2;               <span class="ct">/* CF 8 state configuration */</span></td></tr>
<tr name="13159" id="13159">
<td>13159</td><td>      <a id="13159c7" class="tk">vuint32_t</a> <a id="13159c17" class="tk">CFSC7</a><a id="13159c22" class="tk">:</a>2;               <span class="ct">/* CF 7 state configuration */</span></td></tr>
<tr name="13160" id="13160">
<td>13160</td><td>      <a id="13160c7" class="tk">vuint32_t</a> <a id="13160c17" class="tk">CFSC6</a><a id="13160c22" class="tk">:</a>2;               <span class="ct">/* CF 6 state configuration */</span></td></tr>
<tr name="13161" id="13161">
<td>13161</td><td>      <a id="13161c7" class="tk">vuint32_t</a> <a id="13161c17" class="tk">CFSC5</a><a id="13161c22" class="tk">:</a>2;               <span class="ct">/* CF 5 state configuration */</span></td></tr>
<tr name="13162" id="13162">
<td>13162</td><td>      <a id="13162c7" class="tk">vuint32_t</a> <a id="13162c17" class="tk">CFSC4</a><a id="13162c22" class="tk">:</a>2;               <span class="ct">/* CF 4 state configuration */</span></td></tr>
<tr name="13163" id="13163">
<td>13163</td><td>      <a id="13163c7" class="tk">vuint32_t</a> <a id="13163c17" class="tk">CFSC3</a><a id="13163c22" class="tk">:</a>2;               <span class="ct">/* CF 3 state configuration */</span></td></tr>
<tr name="13164" id="13164">
<td>13164</td><td>      <a id="13164c7" class="tk">vuint32_t</a> <a id="13164c17" class="tk">CFSC2</a><a id="13164c22" class="tk">:</a>2;               <span class="ct">/* CF 2 state configuration */</span></td></tr>
<tr name="13165" id="13165">
<td>13165</td><td>      <a id="13165c7" class="tk">vuint32_t</a> <a id="13165c17" class="tk">CFSC1</a><a id="13165c22" class="tk">:</a>2;               <span class="ct">/* CF 1 state configuration */</span></td></tr>
<tr name="13166" id="13166">
<td>13166</td><td>      <a id="13166c7" class="tk">vuint32_t</a> <a id="13166c17" class="tk">CFSC0</a><a id="13166c22" class="tk">:</a>2;               <span class="ct">/* CF 0 state configuration */</span></td></tr>
<tr name="13167" id="13167">
<td>13167</td><td>    <span class="br">}</span> <a id="13167c7" class="tk">B</a>;</td></tr>
<tr name="13168" id="13168">
<td>13168</td><td>  <span class="br">}</span> <a id="13168c5" class="tk">FCCU_CFS_CFG0_32B_tag</a>;</td></tr>
<tr name="13169" id="13169">
<td>13169</td><td></td></tr>
<tr name="13170" id="13170">
<td>13170</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU CFS Configuration Register 1 */</span></td></tr>
<tr name="13171" id="13171">
<td>13171</td><td>    <a id="13171c5" class="tk">vuint32_t</a> <a id="13171c15" class="tk">R</a>;</td></tr>
<tr name="13172" id="13172">
<td>13172</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13173" id="13173">
<td>13173</td><td>      <a id="13173c7" class="tk">vuint32_t</a> <a id="13173c17" class="tk">CFSC31</a><a id="13173c23" class="tk">:</a>2;              <span class="ct">/* CF 31 state configuration */</span></td></tr>
<tr name="13174" id="13174">
<td>13174</td><td>      <a id="13174c7" class="tk">vuint32_t</a> <a id="13174c17" class="tk">CFSC30</a><a id="13174c23" class="tk">:</a>2;              <span class="ct">/* CF 30 state configuration */</span></td></tr>
<tr name="13175" id="13175">
<td>13175</td><td>      <a id="13175c7" class="tk">vuint32_t</a> <a id="13175c17" class="tk">CFSC29</a><a id="13175c23" class="tk">:</a>2;              <span class="ct">/* CF 29 state configuration */</span></td></tr>
<tr name="13176" id="13176">
<td>13176</td><td>      <a id="13176c7" class="tk">vuint32_t</a> <a id="13176c17" class="tk">CFSC28</a><a id="13176c23" class="tk">:</a>2;              <span class="ct">/* CF 28 state configuration */</span></td></tr>
<tr name="13177" id="13177">
<td>13177</td><td>      <a id="13177c7" class="tk">vuint32_t</a> <a id="13177c17" class="tk">CFSC27</a><a id="13177c23" class="tk">:</a>2;              <span class="ct">/* CF 27 state configuration */</span></td></tr>
<tr name="13178" id="13178">
<td>13178</td><td>      <a id="13178c7" class="tk">vuint32_t</a> <a id="13178c17" class="tk">CFSC26</a><a id="13178c23" class="tk">:</a>2;              <span class="ct">/* CF 26 state configuration */</span></td></tr>
<tr name="13179" id="13179">
<td>13179</td><td>      <a id="13179c7" class="tk">vuint32_t</a> <a id="13179c17" class="tk">CFSC25</a><a id="13179c23" class="tk">:</a>2;              <span class="ct">/* CF 25 state configuration */</span></td></tr>
<tr name="13180" id="13180">
<td>13180</td><td>      <a id="13180c7" class="tk">vuint32_t</a> <a id="13180c17" class="tk">CFSC24</a><a id="13180c23" class="tk">:</a>2;              <span class="ct">/* CF 24 state configuration */</span></td></tr>
<tr name="13181" id="13181">
<td>13181</td><td>      <a id="13181c7" class="tk">vuint32_t</a> <a id="13181c17" class="tk">CFSC23</a><a id="13181c23" class="tk">:</a>2;              <span class="ct">/* CF 23 state configuration */</span></td></tr>
<tr name="13182" id="13182">
<td>13182</td><td>      <a id="13182c7" class="tk">vuint32_t</a> <a id="13182c17" class="tk">CFSC22</a><a id="13182c23" class="tk">:</a>2;              <span class="ct">/* CF 22 state configuration */</span></td></tr>
<tr name="13183" id="13183">
<td>13183</td><td>      <a id="13183c7" class="tk">vuint32_t</a> <a id="13183c17" class="tk">CFSC21</a><a id="13183c23" class="tk">:</a>2;              <span class="ct">/* CF 21 state configuration */</span></td></tr>
<tr name="13184" id="13184">
<td>13184</td><td>      <a id="13184c7" class="tk">vuint32_t</a> <a id="13184c17" class="tk">CFSC20</a><a id="13184c23" class="tk">:</a>2;              <span class="ct">/* CF 20 state configuration */</span></td></tr>
<tr name="13185" id="13185">
<td>13185</td><td>      <a id="13185c7" class="tk">vuint32_t</a> <a id="13185c17" class="tk">CFSC19</a><a id="13185c23" class="tk">:</a>2;              <span class="ct">/* CF 19 state configuration */</span></td></tr>
<tr name="13186" id="13186">
<td>13186</td><td>      <a id="13186c7" class="tk">vuint32_t</a> <a id="13186c17" class="tk">CFSC18</a><a id="13186c23" class="tk">:</a>2;              <span class="ct">/* CF 18 state configuration */</span></td></tr>
<tr name="13187" id="13187">
<td>13187</td><td>      <a id="13187c7" class="tk">vuint32_t</a> <a id="13187c17" class="tk">CFSC17</a><a id="13187c23" class="tk">:</a>2;              <span class="ct">/* CF 17 state configuration */</span></td></tr>
<tr name="13188" id="13188">
<td>13188</td><td>      <a id="13188c7" class="tk">vuint32_t</a> <a id="13188c17" class="tk">CFSC16</a><a id="13188c23" class="tk">:</a>2;              <span class="ct">/* CF 16 state configuration */</span></td></tr>
<tr name="13189" id="13189">
<td>13189</td><td>    <span class="br">}</span> <a id="13189c7" class="tk">B</a>;</td></tr>
<tr name="13190" id="13190">
<td>13190</td><td>  <span class="br">}</span> <a id="13190c5" class="tk">FCCU_CFS_CFG1_32B_tag</a>;</td></tr>
<tr name="13191" id="13191">
<td>13191</td><td></td></tr>
<tr name="13192" id="13192">
<td>13192</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU CFS Configuration Register 2 */</span></td></tr>
<tr name="13193" id="13193">
<td>13193</td><td>    <a id="13193c5" class="tk">vuint32_t</a> <a id="13193c15" class="tk">R</a>;</td></tr>
<tr name="13194" id="13194">
<td>13194</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13195" id="13195">
<td>13195</td><td>      <a id="13195c7" class="tk">vuint32_t</a> <a id="13195c17" class="tk">CFSC47</a><a id="13195c23" class="tk">:</a>2;              <span class="ct">/* CF 47 state configuration */</span></td></tr>
<tr name="13196" id="13196">
<td>13196</td><td>      <a id="13196c7" class="tk">vuint32_t</a> <a id="13196c17" class="tk">CFSC46</a><a id="13196c23" class="tk">:</a>2;              <span class="ct">/* CF 46 state configuration */</span></td></tr>
<tr name="13197" id="13197">
<td>13197</td><td>      <a id="13197c7" class="tk">vuint32_t</a> <a id="13197c17" class="tk">CFSC45</a><a id="13197c23" class="tk">:</a>2;              <span class="ct">/* CF 45 state configuration */</span></td></tr>
<tr name="13198" id="13198">
<td>13198</td><td>      <a id="13198c7" class="tk">vuint32_t</a> <a id="13198c17" class="tk">CFSC44</a><a id="13198c23" class="tk">:</a>2;              <span class="ct">/* CF 44 state configuration */</span></td></tr>
<tr name="13199" id="13199">
<td>13199</td><td>      <a id="13199c7" class="tk">vuint32_t</a> <a id="13199c17" class="tk">CFSC43</a><a id="13199c23" class="tk">:</a>2;              <span class="ct">/* CF 43 state configuration */</span></td></tr>
<tr name="13200" id="13200">
<td>13200</td><td>      <a id="13200c7" class="tk">vuint32_t</a> <a id="13200c17" class="tk">CFSC42</a><a id="13200c23" class="tk">:</a>2;              <span class="ct">/* CF 42 state configuration */</span></td></tr>
<tr name="13201" id="13201">
<td>13201</td><td>      <a id="13201c7" class="tk">vuint32_t</a> <a id="13201c17" class="tk">CFSC41</a><a id="13201c23" class="tk">:</a>2;              <span class="ct">/* CF 41 state configuration */</span></td></tr>
<tr name="13202" id="13202">
<td>13202</td><td>      <a id="13202c7" class="tk">vuint32_t</a> <a id="13202c17" class="tk">CFSC40</a><a id="13202c23" class="tk">:</a>2;              <span class="ct">/* CF 40 state configuration */</span></td></tr>
<tr name="13203" id="13203">
<td>13203</td><td>      <a id="13203c7" class="tk">vuint32_t</a> <a id="13203c17" class="tk">CFSC39</a><a id="13203c23" class="tk">:</a>2;              <span class="ct">/* CF 39 state configuration */</span></td></tr>
<tr name="13204" id="13204">
<td>13204</td><td>      <a id="13204c7" class="tk">vuint32_t</a> <a id="13204c17" class="tk">CFSC38</a><a id="13204c23" class="tk">:</a>2;              <span class="ct">/* CF 38 state configuration */</span></td></tr>
<tr name="13205" id="13205">
<td>13205</td><td>      <a id="13205c7" class="tk">vuint32_t</a> <a id="13205c17" class="tk">CFSC37</a><a id="13205c23" class="tk">:</a>2;              <span class="ct">/* CF 37 state configuration */</span></td></tr>
<tr name="13206" id="13206">
<td>13206</td><td>      <a id="13206c7" class="tk">vuint32_t</a> <a id="13206c17" class="tk">CFSC36</a><a id="13206c23" class="tk">:</a>2;              <span class="ct">/* CF 36 state configuration */</span></td></tr>
<tr name="13207" id="13207">
<td>13207</td><td>      <a id="13207c7" class="tk">vuint32_t</a> <a id="13207c17" class="tk">CFSC35</a><a id="13207c23" class="tk">:</a>2;              <span class="ct">/* CF 35 state configuration */</span></td></tr>
<tr name="13208" id="13208">
<td>13208</td><td>      <a id="13208c7" class="tk">vuint32_t</a> <a id="13208c17" class="tk">CFSC34</a><a id="13208c23" class="tk">:</a>2;              <span class="ct">/* CF 34 state configuration */</span></td></tr>
<tr name="13209" id="13209">
<td>13209</td><td>      <a id="13209c7" class="tk">vuint32_t</a> <a id="13209c17" class="tk">CFSC33</a><a id="13209c23" class="tk">:</a>2;              <span class="ct">/* CF 33 state configuration */</span></td></tr>
<tr name="13210" id="13210">
<td>13210</td><td>      <a id="13210c7" class="tk">vuint32_t</a> <a id="13210c17" class="tk">CFSC32</a><a id="13210c23" class="tk">:</a>2;              <span class="ct">/* CF 32 state configuration */</span></td></tr>
<tr name="13211" id="13211">
<td>13211</td><td>    <span class="br">}</span> <a id="13211c7" class="tk">B</a>;</td></tr>
<tr name="13212" id="13212">
<td>13212</td><td>  <span class="br">}</span> <a id="13212c5" class="tk">FCCU_CFS_CFG2_32B_tag</a>;</td></tr>
<tr name="13213" id="13213">
<td>13213</td><td></td></tr>
<tr name="13214" id="13214">
<td>13214</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU CFS Configuration Register 3 */</span></td></tr>
<tr name="13215" id="13215">
<td>13215</td><td>    <a id="13215c5" class="tk">vuint32_t</a> <a id="13215c15" class="tk">R</a>;</td></tr>
<tr name="13216" id="13216">
<td>13216</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13217" id="13217">
<td>13217</td><td>      <a id="13217c7" class="tk">vuint32_t</a> <a id="13217c17" class="tk">CFSC63</a><a id="13217c23" class="tk">:</a>2;              <span class="ct">/* CF 63 state configuration */</span></td></tr>
<tr name="13218" id="13218">
<td>13218</td><td>      <a id="13218c7" class="tk">vuint32_t</a> <a id="13218c17" class="tk">CFSC62</a><a id="13218c23" class="tk">:</a>2;              <span class="ct">/* CF 62 state configuration */</span></td></tr>
<tr name="13219" id="13219">
<td>13219</td><td>      <a id="13219c7" class="tk">vuint32_t</a> <a id="13219c17" class="tk">CFSC61</a><a id="13219c23" class="tk">:</a>2;              <span class="ct">/* CF 61 state configuration */</span></td></tr>
<tr name="13220" id="13220">
<td>13220</td><td>      <a id="13220c7" class="tk">vuint32_t</a> <a id="13220c17" class="tk">CFSC60</a><a id="13220c23" class="tk">:</a>2;              <span class="ct">/* CF 60 state configuration */</span></td></tr>
<tr name="13221" id="13221">
<td>13221</td><td>      <a id="13221c7" class="tk">vuint32_t</a> <a id="13221c17" class="tk">CFSC59</a><a id="13221c23" class="tk">:</a>2;              <span class="ct">/* CF 59 state configuration */</span></td></tr>
<tr name="13222" id="13222">
<td>13222</td><td>      <a id="13222c7" class="tk">vuint32_t</a> <a id="13222c17" class="tk">CFSC58</a><a id="13222c23" class="tk">:</a>2;              <span class="ct">/* CF 58 state configuration */</span></td></tr>
<tr name="13223" id="13223">
<td>13223</td><td>      <a id="13223c7" class="tk">vuint32_t</a> <a id="13223c17" class="tk">CFSC57</a><a id="13223c23" class="tk">:</a>2;              <span class="ct">/* CF 57 state configuration */</span></td></tr>
<tr name="13224" id="13224">
<td>13224</td><td>      <a id="13224c7" class="tk">vuint32_t</a> <a id="13224c17" class="tk">CFSC56</a><a id="13224c23" class="tk">:</a>2;              <span class="ct">/* CF 56 state configuration */</span></td></tr>
<tr name="13225" id="13225">
<td>13225</td><td>      <a id="13225c7" class="tk">vuint32_t</a> <a id="13225c17" class="tk">CFSC55</a><a id="13225c23" class="tk">:</a>2;              <span class="ct">/* CF 55 state configuration */</span></td></tr>
<tr name="13226" id="13226">
<td>13226</td><td>      <a id="13226c7" class="tk">vuint32_t</a> <a id="13226c17" class="tk">CFSC54</a><a id="13226c23" class="tk">:</a>2;              <span class="ct">/* CF 54 state configuration */</span></td></tr>
<tr name="13227" id="13227">
<td>13227</td><td>      <a id="13227c7" class="tk">vuint32_t</a> <a id="13227c17" class="tk">CFSC53</a><a id="13227c23" class="tk">:</a>2;              <span class="ct">/* CF 53 state configuration */</span></td></tr>
<tr name="13228" id="13228">
<td>13228</td><td>      <a id="13228c7" class="tk">vuint32_t</a> <a id="13228c17" class="tk">CFSC52</a><a id="13228c23" class="tk">:</a>2;              <span class="ct">/* CF 52 state configuration */</span></td></tr>
<tr name="13229" id="13229">
<td>13229</td><td>      <a id="13229c7" class="tk">vuint32_t</a> <a id="13229c17" class="tk">CFSC51</a><a id="13229c23" class="tk">:</a>2;              <span class="ct">/* CF 51 state configuration */</span></td></tr>
<tr name="13230" id="13230">
<td>13230</td><td>      <a id="13230c7" class="tk">vuint32_t</a> <a id="13230c17" class="tk">CFSC50</a><a id="13230c23" class="tk">:</a>2;              <span class="ct">/* CF 50 state configuration */</span></td></tr>
<tr name="13231" id="13231">
<td>13231</td><td>      <a id="13231c7" class="tk">vuint32_t</a> <a id="13231c17" class="tk">CFSC49</a><a id="13231c23" class="tk">:</a>2;              <span class="ct">/* CF 49 state configuration */</span></td></tr>
<tr name="13232" id="13232">
<td>13232</td><td>      <a id="13232c7" class="tk">vuint32_t</a> <a id="13232c17" class="tk">CFSC48</a><a id="13232c23" class="tk">:</a>2;              <span class="ct">/* CF 48 state configuration */</span></td></tr>
<tr name="13233" id="13233">
<td>13233</td><td>    <span class="br">}</span> <a id="13233c7" class="tk">B</a>;</td></tr>
<tr name="13234" id="13234">
<td>13234</td><td>  <span class="br">}</span> <a id="13234c5" class="tk">FCCU_CFS_CFG3_32B_tag</a>;</td></tr>
<tr name="13235" id="13235">
<td>13235</td><td></td></tr>
<tr name="13236" id="13236">
<td>13236</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU CFS Configuration Register 4 */</span></td></tr>
<tr name="13237" id="13237">
<td>13237</td><td>    <a id="13237c5" class="tk">vuint32_t</a> <a id="13237c15" class="tk">R</a>;</td></tr>
<tr name="13238" id="13238">
<td>13238</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13239" id="13239">
<td>13239</td><td>      <a id="13239c7" class="tk">vuint32_t</a> <a id="13239c17" class="tk">CFSC79</a><a id="13239c23" class="tk">:</a>2;              <span class="ct">/* CF 79 state configuration */</span></td></tr>
<tr name="13240" id="13240">
<td>13240</td><td>      <a id="13240c7" class="tk">vuint32_t</a> <a id="13240c17" class="tk">CFSC78</a><a id="13240c23" class="tk">:</a>2;              <span class="ct">/* CF 78 state configuration */</span></td></tr>
<tr name="13241" id="13241">
<td>13241</td><td>      <a id="13241c7" class="tk">vuint32_t</a> <a id="13241c17" class="tk">CFSC77</a><a id="13241c23" class="tk">:</a>2;              <span class="ct">/* CF 77 state configuration */</span></td></tr>
<tr name="13242" id="13242">
<td>13242</td><td>      <a id="13242c7" class="tk">vuint32_t</a> <a id="13242c17" class="tk">CFSC76</a><a id="13242c23" class="tk">:</a>2;              <span class="ct">/* CF 76 state configuration */</span></td></tr>
<tr name="13243" id="13243">
<td>13243</td><td>      <a id="13243c7" class="tk">vuint32_t</a> <a id="13243c17" class="tk">CFSC75</a><a id="13243c23" class="tk">:</a>2;              <span class="ct">/* CF 75 state configuration */</span></td></tr>
<tr name="13244" id="13244">
<td>13244</td><td>      <a id="13244c7" class="tk">vuint32_t</a> <a id="13244c17" class="tk">CFSC74</a><a id="13244c23" class="tk">:</a>2;              <span class="ct">/* CF 74 state configuration */</span></td></tr>
<tr name="13245" id="13245">
<td>13245</td><td>      <a id="13245c7" class="tk">vuint32_t</a> <a id="13245c17" class="tk">CFSC73</a><a id="13245c23" class="tk">:</a>2;              <span class="ct">/* CF 73 state configuration */</span></td></tr>
<tr name="13246" id="13246">
<td>13246</td><td>      <a id="13246c7" class="tk">vuint32_t</a> <a id="13246c17" class="tk">CFSC72</a><a id="13246c23" class="tk">:</a>2;              <span class="ct">/* CF 72 state configuration */</span></td></tr>
<tr name="13247" id="13247">
<td>13247</td><td>      <a id="13247c7" class="tk">vuint32_t</a> <a id="13247c17" class="tk">CFSC71</a><a id="13247c23" class="tk">:</a>2;              <span class="ct">/* CF 71 state configuration */</span></td></tr>
<tr name="13248" id="13248">
<td>13248</td><td>      <a id="13248c7" class="tk">vuint32_t</a> <a id="13248c17" class="tk">CFSC70</a><a id="13248c23" class="tk">:</a>2;              <span class="ct">/* CF 70 state configuration */</span></td></tr>
<tr name="13249" id="13249">
<td>13249</td><td>      <a id="13249c7" class="tk">vuint32_t</a> <a id="13249c17" class="tk">CFSC69</a><a id="13249c23" class="tk">:</a>2;              <span class="ct">/* CF 69 state configuration */</span></td></tr>
<tr name="13250" id="13250">
<td>13250</td><td>      <a id="13250c7" class="tk">vuint32_t</a> <a id="13250c17" class="tk">CFSC68</a><a id="13250c23" class="tk">:</a>2;              <span class="ct">/* CF 68 state configuration */</span></td></tr>
<tr name="13251" id="13251">
<td>13251</td><td>      <a id="13251c7" class="tk">vuint32_t</a> <a id="13251c17" class="tk">CFSC67</a><a id="13251c23" class="tk">:</a>2;              <span class="ct">/* CF 67 state configuration */</span></td></tr>
<tr name="13252" id="13252">
<td>13252</td><td>      <a id="13252c7" class="tk">vuint32_t</a> <a id="13252c17" class="tk">CFSC66</a><a id="13252c23" class="tk">:</a>2;              <span class="ct">/* CF 66 state configuration */</span></td></tr>
<tr name="13253" id="13253">
<td>13253</td><td>      <a id="13253c7" class="tk">vuint32_t</a> <a id="13253c17" class="tk">CFSC65</a><a id="13253c23" class="tk">:</a>2;              <span class="ct">/* CF 65 state configuration */</span></td></tr>
<tr name="13254" id="13254">
<td>13254</td><td>      <a id="13254c7" class="tk">vuint32_t</a> <a id="13254c17" class="tk">CFSC64</a><a id="13254c23" class="tk">:</a>2;              <span class="ct">/* CF 64 state configuration */</span></td></tr>
<tr name="13255" id="13255">
<td>13255</td><td>    <span class="br">}</span> <a id="13255c7" class="tk">B</a>;</td></tr>
<tr name="13256" id="13256">
<td>13256</td><td>  <span class="br">}</span> <a id="13256c5" class="tk">FCCU_CFS_CFG4_32B_tag</a>;</td></tr>
<tr name="13257" id="13257">
<td>13257</td><td></td></tr>
<tr name="13258" id="13258">
<td>13258</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU CFS Configuration Register 5 */</span></td></tr>
<tr name="13259" id="13259">
<td>13259</td><td>    <a id="13259c5" class="tk">vuint32_t</a> <a id="13259c15" class="tk">R</a>;</td></tr>
<tr name="13260" id="13260">
<td>13260</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13261" id="13261">
<td>13261</td><td>      <a id="13261c7" class="tk">vuint32_t</a> <a id="13261c17" class="tk">CFSC95</a><a id="13261c23" class="tk">:</a>2;              <span class="ct">/* CF 95 state configuration */</span></td></tr>
<tr name="13262" id="13262">
<td>13262</td><td>      <a id="13262c7" class="tk">vuint32_t</a> <a id="13262c17" class="tk">CFSC94</a><a id="13262c23" class="tk">:</a>2;              <span class="ct">/* CF 94 state configuration */</span></td></tr>
<tr name="13263" id="13263">
<td>13263</td><td>      <a id="13263c7" class="tk">vuint32_t</a> <a id="13263c17" class="tk">CFSC93</a><a id="13263c23" class="tk">:</a>2;              <span class="ct">/* CF 93 state configuration */</span></td></tr>
<tr name="13264" id="13264">
<td>13264</td><td>      <a id="13264c7" class="tk">vuint32_t</a> <a id="13264c17" class="tk">CFSC92</a><a id="13264c23" class="tk">:</a>2;              <span class="ct">/* CF 92 state configuration */</span></td></tr>
<tr name="13265" id="13265">
<td>13265</td><td>      <a id="13265c7" class="tk">vuint32_t</a> <a id="13265c17" class="tk">CFSC91</a><a id="13265c23" class="tk">:</a>2;              <span class="ct">/* CF 91 state configuration */</span></td></tr>
<tr name="13266" id="13266">
<td>13266</td><td>      <a id="13266c7" class="tk">vuint32_t</a> <a id="13266c17" class="tk">CFSC90</a><a id="13266c23" class="tk">:</a>2;              <span class="ct">/* CF 90 state configuration */</span></td></tr>
<tr name="13267" id="13267">
<td>13267</td><td>      <a id="13267c7" class="tk">vuint32_t</a> <a id="13267c17" class="tk">CFSC89</a><a id="13267c23" class="tk">:</a>2;              <span class="ct">/* CF 89 state configuration */</span></td></tr>
<tr name="13268" id="13268">
<td>13268</td><td>      <a id="13268c7" class="tk">vuint32_t</a> <a id="13268c17" class="tk">CFSC88</a><a id="13268c23" class="tk">:</a>2;              <span class="ct">/* CF 88 state configuration */</span></td></tr>
<tr name="13269" id="13269">
<td>13269</td><td>      <a id="13269c7" class="tk">vuint32_t</a> <a id="13269c17" class="tk">CFSC87</a><a id="13269c23" class="tk">:</a>2;              <span class="ct">/* CF 87 state configuration */</span></td></tr>
<tr name="13270" id="13270">
<td>13270</td><td>      <a id="13270c7" class="tk">vuint32_t</a> <a id="13270c17" class="tk">CFSC86</a><a id="13270c23" class="tk">:</a>2;              <span class="ct">/* CF 86 state configuration */</span></td></tr>
<tr name="13271" id="13271">
<td>13271</td><td>      <a id="13271c7" class="tk">vuint32_t</a> <a id="13271c17" class="tk">CFSC85</a><a id="13271c23" class="tk">:</a>2;              <span class="ct">/* CF 85 state configuration */</span></td></tr>
<tr name="13272" id="13272">
<td>13272</td><td>      <a id="13272c7" class="tk">vuint32_t</a> <a id="13272c17" class="tk">CFSC84</a><a id="13272c23" class="tk">:</a>2;              <span class="ct">/* CF 84 state configuration */</span></td></tr>
<tr name="13273" id="13273">
<td>13273</td><td>      <a id="13273c7" class="tk">vuint32_t</a> <a id="13273c17" class="tk">CFSC83</a><a id="13273c23" class="tk">:</a>2;              <span class="ct">/* CF 83 state configuration */</span></td></tr>
<tr name="13274" id="13274">
<td>13274</td><td>      <a id="13274c7" class="tk">vuint32_t</a> <a id="13274c17" class="tk">CFSC82</a><a id="13274c23" class="tk">:</a>2;              <span class="ct">/* CF 82 state configuration */</span></td></tr>
<tr name="13275" id="13275">
<td>13275</td><td>      <a id="13275c7" class="tk">vuint32_t</a> <a id="13275c17" class="tk">CFSC81</a><a id="13275c23" class="tk">:</a>2;              <span class="ct">/* CF 81 state configuration */</span></td></tr>
<tr name="13276" id="13276">
<td>13276</td><td>      <a id="13276c7" class="tk">vuint32_t</a> <a id="13276c17" class="tk">CFSC80</a><a id="13276c23" class="tk">:</a>2;              <span class="ct">/* CF 80 state configuration */</span></td></tr>
<tr name="13277" id="13277">
<td>13277</td><td>    <span class="br">}</span> <a id="13277c7" class="tk">B</a>;</td></tr>
<tr name="13278" id="13278">
<td>13278</td><td>  <span class="br">}</span> <a id="13278c5" class="tk">FCCU_CFS_CFG5_32B_tag</a>;</td></tr>
<tr name="13279" id="13279">
<td>13279</td><td></td></tr>
<tr name="13280" id="13280">
<td>13280</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU CFS Configuration Register 6 */</span></td></tr>
<tr name="13281" id="13281">
<td>13281</td><td>    <a id="13281c5" class="tk">vuint32_t</a> <a id="13281c15" class="tk">R</a>;</td></tr>
<tr name="13282" id="13282">
<td>13282</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13283" id="13283">
<td>13283</td><td>      <a id="13283c7" class="tk">vuint32_t</a> <a id="13283c17" class="tk">CFSC111</a><a id="13283c24" class="tk">:</a>2;             <span class="ct">/* CF 111 state configuration */</span></td></tr>
<tr name="13284" id="13284">
<td>13284</td><td>      <a id="13284c7" class="tk">vuint32_t</a> <a id="13284c17" class="tk">CFSC110</a><a id="13284c24" class="tk">:</a>2;             <span class="ct">/* CF 110 state configuration */</span></td></tr>
<tr name="13285" id="13285">
<td>13285</td><td>      <a id="13285c7" class="tk">vuint32_t</a> <a id="13285c17" class="tk">CFSC109</a><a id="13285c24" class="tk">:</a>2;             <span class="ct">/* CF 109 state configuration */</span></td></tr>
<tr name="13286" id="13286">
<td>13286</td><td>      <a id="13286c7" class="tk">vuint32_t</a> <a id="13286c17" class="tk">CFSC108</a><a id="13286c24" class="tk">:</a>2;             <span class="ct">/* CF 108 state configuration */</span></td></tr>
<tr name="13287" id="13287">
<td>13287</td><td>      <a id="13287c7" class="tk">vuint32_t</a> <a id="13287c17" class="tk">CFSC107</a><a id="13287c24" class="tk">:</a>2;             <span class="ct">/* CF 107 state configuration */</span></td></tr>
<tr name="13288" id="13288">
<td>13288</td><td>      <a id="13288c7" class="tk">vuint32_t</a> <a id="13288c17" class="tk">CFSC106</a><a id="13288c24" class="tk">:</a>2;             <span class="ct">/* CF 106 state configuration */</span></td></tr>
<tr name="13289" id="13289">
<td>13289</td><td>      <a id="13289c7" class="tk">vuint32_t</a> <a id="13289c17" class="tk">CFSC105</a><a id="13289c24" class="tk">:</a>2;             <span class="ct">/* CF 105 state configuration */</span></td></tr>
<tr name="13290" id="13290">
<td>13290</td><td>      <a id="13290c7" class="tk">vuint32_t</a> <a id="13290c17" class="tk">CFSC104</a><a id="13290c24" class="tk">:</a>2;             <span class="ct">/* CF 104 state configuration */</span></td></tr>
<tr name="13291" id="13291">
<td>13291</td><td>      <a id="13291c7" class="tk">vuint32_t</a> <a id="13291c17" class="tk">CFSC103</a><a id="13291c24" class="tk">:</a>2;             <span class="ct">/* CF 103 state configuration */</span></td></tr>
<tr name="13292" id="13292">
<td>13292</td><td>      <a id="13292c7" class="tk">vuint32_t</a> <a id="13292c17" class="tk">CFSC102</a><a id="13292c24" class="tk">:</a>2;             <span class="ct">/* CF 102 state configuration */</span></td></tr>
<tr name="13293" id="13293">
<td>13293</td><td>      <a id="13293c7" class="tk">vuint32_t</a> <a id="13293c17" class="tk">CFSC101</a><a id="13293c24" class="tk">:</a>2;             <span class="ct">/* CF 101 state configuration */</span></td></tr>
<tr name="13294" id="13294">
<td>13294</td><td>      <a id="13294c7" class="tk">vuint32_t</a> <a id="13294c17" class="tk">CFSC100</a><a id="13294c24" class="tk">:</a>2;             <span class="ct">/* CF 100 state configuration */</span></td></tr>
<tr name="13295" id="13295">
<td>13295</td><td>      <a id="13295c7" class="tk">vuint32_t</a> <a id="13295c17" class="tk">CFSC99</a><a id="13295c23" class="tk">:</a>2;              <span class="ct">/* CF 99 state configuration */</span></td></tr>
<tr name="13296" id="13296">
<td>13296</td><td>      <a id="13296c7" class="tk">vuint32_t</a> <a id="13296c17" class="tk">CFSC98</a><a id="13296c23" class="tk">:</a>2;              <span class="ct">/* CF 98 state configuration */</span></td></tr>
<tr name="13297" id="13297">
<td>13297</td><td>      <a id="13297c7" class="tk">vuint32_t</a> <a id="13297c17" class="tk">CFSC97</a><a id="13297c23" class="tk">:</a>2;              <span class="ct">/* CF 97 state configuration */</span></td></tr>
<tr name="13298" id="13298">
<td>13298</td><td>      <a id="13298c7" class="tk">vuint32_t</a> <a id="13298c17" class="tk">CFSC96</a><a id="13298c23" class="tk">:</a>2;              <span class="ct">/* CF 96 state configuration */</span></td></tr>
<tr name="13299" id="13299">
<td>13299</td><td>    <span class="br">}</span> <a id="13299c7" class="tk">B</a>;</td></tr>
<tr name="13300" id="13300">
<td>13300</td><td>  <span class="br">}</span> <a id="13300c5" class="tk">FCCU_CFS_CFG6_32B_tag</a>;</td></tr>
<tr name="13301" id="13301">
<td>13301</td><td></td></tr>
<tr name="13302" id="13302">
<td>13302</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU CFS Configuration Register 7 */</span></td></tr>
<tr name="13303" id="13303">
<td>13303</td><td>    <a id="13303c5" class="tk">vuint32_t</a> <a id="13303c15" class="tk">R</a>;</td></tr>
<tr name="13304" id="13304">
<td>13304</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13305" id="13305">
<td>13305</td><td>      <a id="13305c7" class="tk">vuint32_t</a> <a id="13305c17" class="tk">CFSC127</a><a id="13305c24" class="tk">:</a>2;             <span class="ct">/* CF 127 state configuration */</span></td></tr>
<tr name="13306" id="13306">
<td>13306</td><td>      <a id="13306c7" class="tk">vuint32_t</a> <a id="13306c17" class="tk">CFSC126</a><a id="13306c24" class="tk">:</a>2;             <span class="ct">/* CF 126 state configuration */</span></td></tr>
<tr name="13307" id="13307">
<td>13307</td><td>      <a id="13307c7" class="tk">vuint32_t</a> <a id="13307c17" class="tk">CFSC125</a><a id="13307c24" class="tk">:</a>2;             <span class="ct">/* CF 125 state configuration */</span></td></tr>
<tr name="13308" id="13308">
<td>13308</td><td>      <a id="13308c7" class="tk">vuint32_t</a> <a id="13308c17" class="tk">CFSC124</a><a id="13308c24" class="tk">:</a>2;             <span class="ct">/* CF 124 state configuration */</span></td></tr>
<tr name="13309" id="13309">
<td>13309</td><td>      <a id="13309c7" class="tk">vuint32_t</a> <a id="13309c17" class="tk">CFSC123</a><a id="13309c24" class="tk">:</a>2;             <span class="ct">/* CF 123 state configuration */</span></td></tr>
<tr name="13310" id="13310">
<td>13310</td><td>      <a id="13310c7" class="tk">vuint32_t</a> <a id="13310c17" class="tk">CFSC122</a><a id="13310c24" class="tk">:</a>2;             <span class="ct">/* CF 122 state configuration */</span></td></tr>
<tr name="13311" id="13311">
<td>13311</td><td>      <a id="13311c7" class="tk">vuint32_t</a> <a id="13311c17" class="tk">CFSC121</a><a id="13311c24" class="tk">:</a>2;             <span class="ct">/* CF 121 state configuration */</span></td></tr>
<tr name="13312" id="13312">
<td>13312</td><td>      <a id="13312c7" class="tk">vuint32_t</a> <a id="13312c17" class="tk">CFSC120</a><a id="13312c24" class="tk">:</a>2;             <span class="ct">/* CF 120 state configuration */</span></td></tr>
<tr name="13313" id="13313">
<td>13313</td><td>      <a id="13313c7" class="tk">vuint32_t</a> <a id="13313c17" class="tk">CFSC119</a><a id="13313c24" class="tk">:</a>2;             <span class="ct">/* CF 119 state configuration */</span></td></tr>
<tr name="13314" id="13314">
<td>13314</td><td>      <a id="13314c7" class="tk">vuint32_t</a> <a id="13314c17" class="tk">CFSC118</a><a id="13314c24" class="tk">:</a>2;             <span class="ct">/* CF 118 state configuration */</span></td></tr>
<tr name="13315" id="13315">
<td>13315</td><td>      <a id="13315c7" class="tk">vuint32_t</a> <a id="13315c17" class="tk">CFSC117</a><a id="13315c24" class="tk">:</a>2;             <span class="ct">/* CF 117 state configuration */</span></td></tr>
<tr name="13316" id="13316">
<td>13316</td><td>      <a id="13316c7" class="tk">vuint32_t</a> <a id="13316c17" class="tk">CFSC116</a><a id="13316c24" class="tk">:</a>2;             <span class="ct">/* CF 116 state configuration */</span></td></tr>
<tr name="13317" id="13317">
<td>13317</td><td>      <a id="13317c7" class="tk">vuint32_t</a> <a id="13317c17" class="tk">CFSC115</a><a id="13317c24" class="tk">:</a>2;             <span class="ct">/* CF 115 state configuration */</span></td></tr>
<tr name="13318" id="13318">
<td>13318</td><td>      <a id="13318c7" class="tk">vuint32_t</a> <a id="13318c17" class="tk">CFSC114</a><a id="13318c24" class="tk">:</a>2;             <span class="ct">/* CF 114 state configuration */</span></td></tr>
<tr name="13319" id="13319">
<td>13319</td><td>      <a id="13319c7" class="tk">vuint32_t</a> <a id="13319c17" class="tk">CFSC113</a><a id="13319c24" class="tk">:</a>2;             <span class="ct">/* CF 113 state configuration */</span></td></tr>
<tr name="13320" id="13320">
<td>13320</td><td>      <a id="13320c7" class="tk">vuint32_t</a> <a id="13320c17" class="tk">CFSC112</a><a id="13320c24" class="tk">:</a>2;             <span class="ct">/* CF 112 state configuration */</span></td></tr>
<tr name="13321" id="13321">
<td>13321</td><td>    <span class="br">}</span> <a id="13321c7" class="tk">B</a>;</td></tr>
<tr name="13322" id="13322">
<td>13322</td><td>  <span class="br">}</span> <a id="13322c5" class="tk">FCCU_CFS_CFG7_32B_tag</a>;</td></tr>
<tr name="13323" id="13323">
<td>13323</td><td></td></tr>
<tr name="13324" id="13324">
<td>13324</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU NCFS Configuration Register 0 */</span></td></tr>
<tr name="13325" id="13325">
<td>13325</td><td>    <a id="13325c5" class="tk">vuint32_t</a> <a id="13325c15" class="tk">R</a>;</td></tr>
<tr name="13326" id="13326">
<td>13326</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13327" id="13327">
<td>13327</td><td>      <a id="13327c7" class="tk">vuint32_t</a> <a id="13327c17" class="tk">NCFSC15</a><a id="13327c24" class="tk">:</a>2;             <span class="ct">/* NCF 15 state configuration */</span></td></tr>
<tr name="13328" id="13328">
<td>13328</td><td>      <a id="13328c7" class="tk">vuint32_t</a> <a id="13328c17" class="tk">NCFSC14</a><a id="13328c24" class="tk">:</a>2;             <span class="ct">/* NCF 14 state configuration */</span></td></tr>
<tr name="13329" id="13329">
<td>13329</td><td>      <a id="13329c7" class="tk">vuint32_t</a> <a id="13329c17" class="tk">NCFSC13</a><a id="13329c24" class="tk">:</a>2;             <span class="ct">/* NCF 13 state configuration */</span></td></tr>
<tr name="13330" id="13330">
<td>13330</td><td>      <a id="13330c7" class="tk">vuint32_t</a> <a id="13330c17" class="tk">NCFSC12</a><a id="13330c24" class="tk">:</a>2;             <span class="ct">/* NCF 12 state configuration */</span></td></tr>
<tr name="13331" id="13331">
<td>13331</td><td>      <a id="13331c7" class="tk">vuint32_t</a> <a id="13331c17" class="tk">NCFSC11</a><a id="13331c24" class="tk">:</a>2;             <span class="ct">/* NCF 11 state configuration */</span></td></tr>
<tr name="13332" id="13332">
<td>13332</td><td>      <a id="13332c7" class="tk">vuint32_t</a> <a id="13332c17" class="tk">NCFSC10</a><a id="13332c24" class="tk">:</a>2;             <span class="ct">/* NCF 10 state configuration */</span></td></tr>
<tr name="13333" id="13333">
<td>13333</td><td>      <a id="13333c7" class="tk">vuint32_t</a> <a id="13333c17" class="tk">NCFSC9</a><a id="13333c23" class="tk">:</a>2;              <span class="ct">/* NCF 9 state configuration */</span></td></tr>
<tr name="13334" id="13334">
<td>13334</td><td>      <a id="13334c7" class="tk">vuint32_t</a> <a id="13334c17" class="tk">NCFSC8</a><a id="13334c23" class="tk">:</a>2;              <span class="ct">/* NCF 8 state configuration */</span></td></tr>
<tr name="13335" id="13335">
<td>13335</td><td>      <a id="13335c7" class="tk">vuint32_t</a> <a id="13335c17" class="tk">NCFSC7</a><a id="13335c23" class="tk">:</a>2;              <span class="ct">/* NCF 7 state configuration */</span></td></tr>
<tr name="13336" id="13336">
<td>13336</td><td>      <a id="13336c7" class="tk">vuint32_t</a> <a id="13336c17" class="tk">NCFSC6</a><a id="13336c23" class="tk">:</a>2;              <span class="ct">/* NCF 6 state configuration */</span></td></tr>
<tr name="13337" id="13337">
<td>13337</td><td>      <a id="13337c7" class="tk">vuint32_t</a> <a id="13337c17" class="tk">NCFSC5</a><a id="13337c23" class="tk">:</a>2;              <span class="ct">/* NCF 5 state configuration */</span></td></tr>
<tr name="13338" id="13338">
<td>13338</td><td>      <a id="13338c7" class="tk">vuint32_t</a> <a id="13338c17" class="tk">NCFSC4</a><a id="13338c23" class="tk">:</a>2;              <span class="ct">/* NCF 4 state configuration */</span></td></tr>
<tr name="13339" id="13339">
<td>13339</td><td>      <a id="13339c7" class="tk">vuint32_t</a> <a id="13339c17" class="tk">NCFSC3</a><a id="13339c23" class="tk">:</a>2;              <span class="ct">/* NCF 3 state configuration */</span></td></tr>
<tr name="13340" id="13340">
<td>13340</td><td>      <a id="13340c7" class="tk">vuint32_t</a> <a id="13340c17" class="tk">NCFSC2</a><a id="13340c23" class="tk">:</a>2;              <span class="ct">/* NCF 2 state configuration */</span></td></tr>
<tr name="13341" id="13341">
<td>13341</td><td>      <a id="13341c7" class="tk">vuint32_t</a> <a id="13341c17" class="tk">NCFSC1</a><a id="13341c23" class="tk">:</a>2;              <span class="ct">/* NCF 1 state configuration */</span></td></tr>
<tr name="13342" id="13342">
<td>13342</td><td>      <a id="13342c7" class="tk">vuint32_t</a> <a id="13342c17" class="tk">NCFSC0</a><a id="13342c23" class="tk">:</a>2;              <span class="ct">/* NCF 0 state configuration */</span></td></tr>
<tr name="13343" id="13343">
<td>13343</td><td>    <span class="br">}</span> <a id="13343c7" class="tk">B</a>;</td></tr>
<tr name="13344" id="13344">
<td>13344</td><td>  <span class="br">}</span> <a id="13344c5" class="tk">FCCU_NCFS_CFG0_32B_tag</a>;</td></tr>
<tr name="13345" id="13345">
<td>13345</td><td></td></tr>
<tr name="13346" id="13346">
<td>13346</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU NCFS Configuration Register 1 */</span></td></tr>
<tr name="13347" id="13347">
<td>13347</td><td>    <a id="13347c5" class="tk">vuint32_t</a> <a id="13347c15" class="tk">R</a>;</td></tr>
<tr name="13348" id="13348">
<td>13348</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13349" id="13349">
<td>13349</td><td>      <a id="13349c7" class="tk">vuint32_t</a> <a id="13349c17" class="tk">NCFSC31</a><a id="13349c24" class="tk">:</a>2;             <span class="ct">/* NCF 31 state configuration */</span></td></tr>
<tr name="13350" id="13350">
<td>13350</td><td>      <a id="13350c7" class="tk">vuint32_t</a> <a id="13350c17" class="tk">NCFSC30</a><a id="13350c24" class="tk">:</a>2;             <span class="ct">/* NCF 30 state configuration */</span></td></tr>
<tr name="13351" id="13351">
<td>13351</td><td>      <a id="13351c7" class="tk">vuint32_t</a> <a id="13351c17" class="tk">NCFSC29</a><a id="13351c24" class="tk">:</a>2;             <span class="ct">/* NCF 29 state configuration */</span></td></tr>
<tr name="13352" id="13352">
<td>13352</td><td>      <a id="13352c7" class="tk">vuint32_t</a> <a id="13352c17" class="tk">NCFSC28</a><a id="13352c24" class="tk">:</a>2;             <span class="ct">/* NCF 28 state configuration */</span></td></tr>
<tr name="13353" id="13353">
<td>13353</td><td>      <a id="13353c7" class="tk">vuint32_t</a> <a id="13353c17" class="tk">NCFSC27</a><a id="13353c24" class="tk">:</a>2;             <span class="ct">/* NCF 27 state configuration */</span></td></tr>
<tr name="13354" id="13354">
<td>13354</td><td>      <a id="13354c7" class="tk">vuint32_t</a> <a id="13354c17" class="tk">NCFSC26</a><a id="13354c24" class="tk">:</a>2;             <span class="ct">/* NCF 26 state configuration */</span></td></tr>
<tr name="13355" id="13355">
<td>13355</td><td>      <a id="13355c7" class="tk">vuint32_t</a> <a id="13355c17" class="tk">NCFSC25</a><a id="13355c24" class="tk">:</a>2;             <span class="ct">/* NCF 25 state configuration */</span></td></tr>
<tr name="13356" id="13356">
<td>13356</td><td>      <a id="13356c7" class="tk">vuint32_t</a> <a id="13356c17" class="tk">NCFSC24</a><a id="13356c24" class="tk">:</a>2;             <span class="ct">/* NCF 24 state configuration */</span></td></tr>
<tr name="13357" id="13357">
<td>13357</td><td>      <a id="13357c7" class="tk">vuint32_t</a> <a id="13357c17" class="tk">NCFSC23</a><a id="13357c24" class="tk">:</a>2;             <span class="ct">/* NCF 23 state configuration */</span></td></tr>
<tr name="13358" id="13358">
<td>13358</td><td>      <a id="13358c7" class="tk">vuint32_t</a> <a id="13358c17" class="tk">NCFSC22</a><a id="13358c24" class="tk">:</a>2;             <span class="ct">/* NCF 22 state configuration */</span></td></tr>
<tr name="13359" id="13359">
<td>13359</td><td>      <a id="13359c7" class="tk">vuint32_t</a> <a id="13359c17" class="tk">NCFSC21</a><a id="13359c24" class="tk">:</a>2;             <span class="ct">/* NCF 21 state configuration */</span></td></tr>
<tr name="13360" id="13360">
<td>13360</td><td>      <a id="13360c7" class="tk">vuint32_t</a> <a id="13360c17" class="tk">NCFSC20</a><a id="13360c24" class="tk">:</a>2;             <span class="ct">/* NCF 20 state configuration */</span></td></tr>
<tr name="13361" id="13361">
<td>13361</td><td>      <a id="13361c7" class="tk">vuint32_t</a> <a id="13361c17" class="tk">NCFSC19</a><a id="13361c24" class="tk">:</a>2;             <span class="ct">/* NCF 19 state configuration */</span></td></tr>
<tr name="13362" id="13362">
<td>13362</td><td>      <a id="13362c7" class="tk">vuint32_t</a> <a id="13362c17" class="tk">NCFSC18</a><a id="13362c24" class="tk">:</a>2;             <span class="ct">/* NCF 18 state configuration */</span></td></tr>
<tr name="13363" id="13363">
<td>13363</td><td>      <a id="13363c7" class="tk">vuint32_t</a> <a id="13363c17" class="tk">NCFSC17</a><a id="13363c24" class="tk">:</a>2;             <span class="ct">/* NCF 17 state configuration */</span></td></tr>
<tr name="13364" id="13364">
<td>13364</td><td>      <a id="13364c7" class="tk">vuint32_t</a> <a id="13364c17" class="tk">NCFSC16</a><a id="13364c24" class="tk">:</a>2;             <span class="ct">/* NCF 16 state configuration */</span></td></tr>
<tr name="13365" id="13365">
<td>13365</td><td>    <span class="br">}</span> <a id="13365c7" class="tk">B</a>;</td></tr>
<tr name="13366" id="13366">
<td>13366</td><td>  <span class="br">}</span> <a id="13366c5" class="tk">FCCU_NCFS_CFG1_32B_tag</a>;</td></tr>
<tr name="13367" id="13367">
<td>13367</td><td></td></tr>
<tr name="13368" id="13368">
<td>13368</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU NCFS Configuration Register 2 */</span></td></tr>
<tr name="13369" id="13369">
<td>13369</td><td>    <a id="13369c5" class="tk">vuint32_t</a> <a id="13369c15" class="tk">R</a>;</td></tr>
<tr name="13370" id="13370">
<td>13370</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13371" id="13371">
<td>13371</td><td>      <a id="13371c7" class="tk">vuint32_t</a> <a id="13371c17" class="tk">NCFSC47</a><a id="13371c24" class="tk">:</a>2;             <span class="ct">/* NCF 47 state configuration */</span></td></tr>
<tr name="13372" id="13372">
<td>13372</td><td>      <a id="13372c7" class="tk">vuint32_t</a> <a id="13372c17" class="tk">NCFSC46</a><a id="13372c24" class="tk">:</a>2;             <span class="ct">/* NCF 46 state configuration */</span></td></tr>
<tr name="13373" id="13373">
<td>13373</td><td>      <a id="13373c7" class="tk">vuint32_t</a> <a id="13373c17" class="tk">NCFSC45</a><a id="13373c24" class="tk">:</a>2;             <span class="ct">/* NCF 45 state configuration */</span></td></tr>
<tr name="13374" id="13374">
<td>13374</td><td>      <a id="13374c7" class="tk">vuint32_t</a> <a id="13374c17" class="tk">NCFSC44</a><a id="13374c24" class="tk">:</a>2;             <span class="ct">/* NCF 44 state configuration */</span></td></tr>
<tr name="13375" id="13375">
<td>13375</td><td>      <a id="13375c7" class="tk">vuint32_t</a> <a id="13375c17" class="tk">NCFSC43</a><a id="13375c24" class="tk">:</a>2;             <span class="ct">/* NCF 43 state configuration */</span></td></tr>
<tr name="13376" id="13376">
<td>13376</td><td>      <a id="13376c7" class="tk">vuint32_t</a> <a id="13376c17" class="tk">NCFSC42</a><a id="13376c24" class="tk">:</a>2;             <span class="ct">/* NCF 42 state configuration */</span></td></tr>
<tr name="13377" id="13377">
<td>13377</td><td>      <a id="13377c7" class="tk">vuint32_t</a> <a id="13377c17" class="tk">NCFSC41</a><a id="13377c24" class="tk">:</a>2;             <span class="ct">/* NCF 41 state configuration */</span></td></tr>
<tr name="13378" id="13378">
<td>13378</td><td>      <a id="13378c7" class="tk">vuint32_t</a> <a id="13378c17" class="tk">NCFSC40</a><a id="13378c24" class="tk">:</a>2;             <span class="ct">/* NCF 40 state configuration */</span></td></tr>
<tr name="13379" id="13379">
<td>13379</td><td>      <a id="13379c7" class="tk">vuint32_t</a> <a id="13379c17" class="tk">NCFSC39</a><a id="13379c24" class="tk">:</a>2;             <span class="ct">/* NCF 39 state configuration */</span></td></tr>
<tr name="13380" id="13380">
<td>13380</td><td>      <a id="13380c7" class="tk">vuint32_t</a> <a id="13380c17" class="tk">NCFSC38</a><a id="13380c24" class="tk">:</a>2;             <span class="ct">/* NCF 38 state configuration */</span></td></tr>
<tr name="13381" id="13381">
<td>13381</td><td>      <a id="13381c7" class="tk">vuint32_t</a> <a id="13381c17" class="tk">NCFSC37</a><a id="13381c24" class="tk">:</a>2;             <span class="ct">/* NCF 37 state configuration */</span></td></tr>
<tr name="13382" id="13382">
<td>13382</td><td>      <a id="13382c7" class="tk">vuint32_t</a> <a id="13382c17" class="tk">NCFSC36</a><a id="13382c24" class="tk">:</a>2;             <span class="ct">/* NCF 36 state configuration */</span></td></tr>
<tr name="13383" id="13383">
<td>13383</td><td>      <a id="13383c7" class="tk">vuint32_t</a> <a id="13383c17" class="tk">NCFSC35</a><a id="13383c24" class="tk">:</a>2;             <span class="ct">/* NCF 35 state configuration */</span></td></tr>
<tr name="13384" id="13384">
<td>13384</td><td>      <a id="13384c7" class="tk">vuint32_t</a> <a id="13384c17" class="tk">NCFSC34</a><a id="13384c24" class="tk">:</a>2;             <span class="ct">/* NCF 34 state configuration */</span></td></tr>
<tr name="13385" id="13385">
<td>13385</td><td>      <a id="13385c7" class="tk">vuint32_t</a> <a id="13385c17" class="tk">NCFSC33</a><a id="13385c24" class="tk">:</a>2;             <span class="ct">/* NCF 33 state configuration */</span></td></tr>
<tr name="13386" id="13386">
<td>13386</td><td>      <a id="13386c7" class="tk">vuint32_t</a> <a id="13386c17" class="tk">NCFSC32</a><a id="13386c24" class="tk">:</a>2;             <span class="ct">/* NCF 32 state configuration */</span></td></tr>
<tr name="13387" id="13387">
<td>13387</td><td>    <span class="br">}</span> <a id="13387c7" class="tk">B</a>;</td></tr>
<tr name="13388" id="13388">
<td>13388</td><td>  <span class="br">}</span> <a id="13388c5" class="tk">FCCU_NCFS_CFG2_32B_tag</a>;</td></tr>
<tr name="13389" id="13389">
<td>13389</td><td></td></tr>
<tr name="13390" id="13390">
<td>13390</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU NCFS Configuration Register 3 */</span></td></tr>
<tr name="13391" id="13391">
<td>13391</td><td>    <a id="13391c5" class="tk">vuint32_t</a> <a id="13391c15" class="tk">R</a>;</td></tr>
<tr name="13392" id="13392">
<td>13392</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13393" id="13393">
<td>13393</td><td>      <a id="13393c7" class="tk">vuint32_t</a> <a id="13393c17" class="tk">NCFSC63</a><a id="13393c24" class="tk">:</a>2;             <span class="ct">/* NCF 63 state configuration */</span></td></tr>
<tr name="13394" id="13394">
<td>13394</td><td>      <a id="13394c7" class="tk">vuint32_t</a> <a id="13394c17" class="tk">NCFSC62</a><a id="13394c24" class="tk">:</a>2;             <span class="ct">/* NCF 62 state configuration */</span></td></tr>
<tr name="13395" id="13395">
<td>13395</td><td>      <a id="13395c7" class="tk">vuint32_t</a> <a id="13395c17" class="tk">NCFSC61</a><a id="13395c24" class="tk">:</a>2;             <span class="ct">/* NCF 61 state configuration */</span></td></tr>
<tr name="13396" id="13396">
<td>13396</td><td>      <a id="13396c7" class="tk">vuint32_t</a> <a id="13396c17" class="tk">NCFSC60</a><a id="13396c24" class="tk">:</a>2;             <span class="ct">/* NCF 60 state configuration */</span></td></tr>
<tr name="13397" id="13397">
<td>13397</td><td>      <a id="13397c7" class="tk">vuint32_t</a> <a id="13397c17" class="tk">NCFSC59</a><a id="13397c24" class="tk">:</a>2;             <span class="ct">/* NCF 59 state configuration */</span></td></tr>
<tr name="13398" id="13398">
<td>13398</td><td>      <a id="13398c7" class="tk">vuint32_t</a> <a id="13398c17" class="tk">NCFSC58</a><a id="13398c24" class="tk">:</a>2;             <span class="ct">/* NCF 58 state configuration */</span></td></tr>
<tr name="13399" id="13399">
<td>13399</td><td>      <a id="13399c7" class="tk">vuint32_t</a> <a id="13399c17" class="tk">NCFSC57</a><a id="13399c24" class="tk">:</a>2;             <span class="ct">/* NCF 57 state configuration */</span></td></tr>
<tr name="13400" id="13400">
<td>13400</td><td>      <a id="13400c7" class="tk">vuint32_t</a> <a id="13400c17" class="tk">NCFSC56</a><a id="13400c24" class="tk">:</a>2;             <span class="ct">/* NCF 56 state configuration */</span></td></tr>
<tr name="13401" id="13401">
<td>13401</td><td>      <a id="13401c7" class="tk">vuint32_t</a> <a id="13401c17" class="tk">NCFSC55</a><a id="13401c24" class="tk">:</a>2;             <span class="ct">/* NCF 55 state configuration */</span></td></tr>
<tr name="13402" id="13402">
<td>13402</td><td>      <a id="13402c7" class="tk">vuint32_t</a> <a id="13402c17" class="tk">NCFSC54</a><a id="13402c24" class="tk">:</a>2;             <span class="ct">/* NCF 54 state configuration */</span></td></tr>
<tr name="13403" id="13403">
<td>13403</td><td>      <a id="13403c7" class="tk">vuint32_t</a> <a id="13403c17" class="tk">NCFSC53</a><a id="13403c24" class="tk">:</a>2;             <span class="ct">/* NCF 53 state configuration */</span></td></tr>
<tr name="13404" id="13404">
<td>13404</td><td>      <a id="13404c7" class="tk">vuint32_t</a> <a id="13404c17" class="tk">NCFSC52</a><a id="13404c24" class="tk">:</a>2;             <span class="ct">/* NCF 52 state configuration */</span></td></tr>
<tr name="13405" id="13405">
<td>13405</td><td>      <a id="13405c7" class="tk">vuint32_t</a> <a id="13405c17" class="tk">NCFSC51</a><a id="13405c24" class="tk">:</a>2;             <span class="ct">/* NCF 51 state configuration */</span></td></tr>
<tr name="13406" id="13406">
<td>13406</td><td>      <a id="13406c7" class="tk">vuint32_t</a> <a id="13406c17" class="tk">NCFSC50</a><a id="13406c24" class="tk">:</a>2;             <span class="ct">/* NCF 50 state configuration */</span></td></tr>
<tr name="13407" id="13407">
<td>13407</td><td>      <a id="13407c7" class="tk">vuint32_t</a> <a id="13407c17" class="tk">NCFSC49</a><a id="13407c24" class="tk">:</a>2;             <span class="ct">/* NCF 49 state configuration */</span></td></tr>
<tr name="13408" id="13408">
<td>13408</td><td>      <a id="13408c7" class="tk">vuint32_t</a> <a id="13408c17" class="tk">NCFSC48</a><a id="13408c24" class="tk">:</a>2;             <span class="ct">/* NCF 48 state configuration */</span></td></tr>
<tr name="13409" id="13409">
<td>13409</td><td>    <span class="br">}</span> <a id="13409c7" class="tk">B</a>;</td></tr>
<tr name="13410" id="13410">
<td>13410</td><td>  <span class="br">}</span> <a id="13410c5" class="tk">FCCU_NCFS_CFG3_32B_tag</a>;</td></tr>
<tr name="13411" id="13411">
<td>13411</td><td></td></tr>
<tr name="13412" id="13412">
<td>13412</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU NCFS Configuration Register 4 */</span></td></tr>
<tr name="13413" id="13413">
<td>13413</td><td>    <a id="13413c5" class="tk">vuint32_t</a> <a id="13413c15" class="tk">R</a>;</td></tr>
<tr name="13414" id="13414">
<td>13414</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13415" id="13415">
<td>13415</td><td>      <a id="13415c7" class="tk">vuint32_t</a> <a id="13415c17" class="tk">NCFSC79</a><a id="13415c24" class="tk">:</a>2;             <span class="ct">/* NCF 79 state configuration */</span></td></tr>
<tr name="13416" id="13416">
<td>13416</td><td>      <a id="13416c7" class="tk">vuint32_t</a> <a id="13416c17" class="tk">NCFSC78</a><a id="13416c24" class="tk">:</a>2;             <span class="ct">/* NCF 78 state configuration */</span></td></tr>
<tr name="13417" id="13417">
<td>13417</td><td>      <a id="13417c7" class="tk">vuint32_t</a> <a id="13417c17" class="tk">NCFSC77</a><a id="13417c24" class="tk">:</a>2;             <span class="ct">/* NCF 77 state configuration */</span></td></tr>
<tr name="13418" id="13418">
<td>13418</td><td>      <a id="13418c7" class="tk">vuint32_t</a> <a id="13418c17" class="tk">NCFSC76</a><a id="13418c24" class="tk">:</a>2;             <span class="ct">/* NCF 76 state configuration */</span></td></tr>
<tr name="13419" id="13419">
<td>13419</td><td>      <a id="13419c7" class="tk">vuint32_t</a> <a id="13419c17" class="tk">NCFSC75</a><a id="13419c24" class="tk">:</a>2;             <span class="ct">/* NCF 75 state configuration */</span></td></tr>
<tr name="13420" id="13420">
<td>13420</td><td>      <a id="13420c7" class="tk">vuint32_t</a> <a id="13420c17" class="tk">NCFSC74</a><a id="13420c24" class="tk">:</a>2;             <span class="ct">/* NCF 74 state configuration */</span></td></tr>
<tr name="13421" id="13421">
<td>13421</td><td>      <a id="13421c7" class="tk">vuint32_t</a> <a id="13421c17" class="tk">NCFSC73</a><a id="13421c24" class="tk">:</a>2;             <span class="ct">/* NCF 73 state configuration */</span></td></tr>
<tr name="13422" id="13422">
<td>13422</td><td>      <a id="13422c7" class="tk">vuint32_t</a> <a id="13422c17" class="tk">NCFSC72</a><a id="13422c24" class="tk">:</a>2;             <span class="ct">/* NCF 72 state configuration */</span></td></tr>
<tr name="13423" id="13423">
<td>13423</td><td>      <a id="13423c7" class="tk">vuint32_t</a> <a id="13423c17" class="tk">NCFSC71</a><a id="13423c24" class="tk">:</a>2;             <span class="ct">/* NCF 71 state configuration */</span></td></tr>
<tr name="13424" id="13424">
<td>13424</td><td>      <a id="13424c7" class="tk">vuint32_t</a> <a id="13424c17" class="tk">NCFSC70</a><a id="13424c24" class="tk">:</a>2;             <span class="ct">/* NCF 70 state configuration */</span></td></tr>
<tr name="13425" id="13425">
<td>13425</td><td>      <a id="13425c7" class="tk">vuint32_t</a> <a id="13425c17" class="tk">NCFSC69</a><a id="13425c24" class="tk">:</a>2;             <span class="ct">/* NCF 69 state configuration */</span></td></tr>
<tr name="13426" id="13426">
<td>13426</td><td>      <a id="13426c7" class="tk">vuint32_t</a> <a id="13426c17" class="tk">NCFSC68</a><a id="13426c24" class="tk">:</a>2;             <span class="ct">/* NCF 68 state configuration */</span></td></tr>
<tr name="13427" id="13427">
<td>13427</td><td>      <a id="13427c7" class="tk">vuint32_t</a> <a id="13427c17" class="tk">NCFSC67</a><a id="13427c24" class="tk">:</a>2;             <span class="ct">/* NCF 67 state configuration */</span></td></tr>
<tr name="13428" id="13428">
<td>13428</td><td>      <a id="13428c7" class="tk">vuint32_t</a> <a id="13428c17" class="tk">NCFSC66</a><a id="13428c24" class="tk">:</a>2;             <span class="ct">/* NCF 66 state configuration */</span></td></tr>
<tr name="13429" id="13429">
<td>13429</td><td>      <a id="13429c7" class="tk">vuint32_t</a> <a id="13429c17" class="tk">NCFSC65</a><a id="13429c24" class="tk">:</a>2;             <span class="ct">/* NCF 65 state configuration */</span></td></tr>
<tr name="13430" id="13430">
<td>13430</td><td>      <a id="13430c7" class="tk">vuint32_t</a> <a id="13430c17" class="tk">NCFSC64</a><a id="13430c24" class="tk">:</a>2;             <span class="ct">/* NCF 64 state configuration */</span></td></tr>
<tr name="13431" id="13431">
<td>13431</td><td>    <span class="br">}</span> <a id="13431c7" class="tk">B</a>;</td></tr>
<tr name="13432" id="13432">
<td>13432</td><td>  <span class="br">}</span> <a id="13432c5" class="tk">FCCU_NCFS_CFG4_32B_tag</a>;</td></tr>
<tr name="13433" id="13433">
<td>13433</td><td></td></tr>
<tr name="13434" id="13434">
<td>13434</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU NCFS Configuration Register 5 */</span></td></tr>
<tr name="13435" id="13435">
<td>13435</td><td>    <a id="13435c5" class="tk">vuint32_t</a> <a id="13435c15" class="tk">R</a>;</td></tr>
<tr name="13436" id="13436">
<td>13436</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13437" id="13437">
<td>13437</td><td>      <a id="13437c7" class="tk">vuint32_t</a> <a id="13437c17" class="tk">NCFSC95</a><a id="13437c24" class="tk">:</a>2;             <span class="ct">/* NCF 95 state configuration */</span></td></tr>
<tr name="13438" id="13438">
<td>13438</td><td>      <a id="13438c7" class="tk">vuint32_t</a> <a id="13438c17" class="tk">NCFSC94</a><a id="13438c24" class="tk">:</a>2;             <span class="ct">/* NCF 94 state configuration */</span></td></tr>
<tr name="13439" id="13439">
<td>13439</td><td>      <a id="13439c7" class="tk">vuint32_t</a> <a id="13439c17" class="tk">NCFSC93</a><a id="13439c24" class="tk">:</a>2;             <span class="ct">/* NCF 93 state configuration */</span></td></tr>
<tr name="13440" id="13440">
<td>13440</td><td>      <a id="13440c7" class="tk">vuint32_t</a> <a id="13440c17" class="tk">NCFSC92</a><a id="13440c24" class="tk">:</a>2;             <span class="ct">/* NCF 92 state configuration */</span></td></tr>
<tr name="13441" id="13441">
<td>13441</td><td>      <a id="13441c7" class="tk">vuint32_t</a> <a id="13441c17" class="tk">NCFSC91</a><a id="13441c24" class="tk">:</a>2;             <span class="ct">/* NCF 91 state configuration */</span></td></tr>
<tr name="13442" id="13442">
<td>13442</td><td>      <a id="13442c7" class="tk">vuint32_t</a> <a id="13442c17" class="tk">NCFSC90</a><a id="13442c24" class="tk">:</a>2;             <span class="ct">/* NCF 90 state configuration */</span></td></tr>
<tr name="13443" id="13443">
<td>13443</td><td>      <a id="13443c7" class="tk">vuint32_t</a> <a id="13443c17" class="tk">NCFSC89</a><a id="13443c24" class="tk">:</a>2;             <span class="ct">/* NCF 89 state configuration */</span></td></tr>
<tr name="13444" id="13444">
<td>13444</td><td>      <a id="13444c7" class="tk">vuint32_t</a> <a id="13444c17" class="tk">NCFSC88</a><a id="13444c24" class="tk">:</a>2;             <span class="ct">/* NCF 88 state configuration */</span></td></tr>
<tr name="13445" id="13445">
<td>13445</td><td>      <a id="13445c7" class="tk">vuint32_t</a> <a id="13445c17" class="tk">NCFSC87</a><a id="13445c24" class="tk">:</a>2;             <span class="ct">/* NCF 87 state configuration */</span></td></tr>
<tr name="13446" id="13446">
<td>13446</td><td>      <a id="13446c7" class="tk">vuint32_t</a> <a id="13446c17" class="tk">NCFSC86</a><a id="13446c24" class="tk">:</a>2;             <span class="ct">/* NCF 86 state configuration */</span></td></tr>
<tr name="13447" id="13447">
<td>13447</td><td>      <a id="13447c7" class="tk">vuint32_t</a> <a id="13447c17" class="tk">NCFSC85</a><a id="13447c24" class="tk">:</a>2;             <span class="ct">/* NCF 85 state configuration */</span></td></tr>
<tr name="13448" id="13448">
<td>13448</td><td>      <a id="13448c7" class="tk">vuint32_t</a> <a id="13448c17" class="tk">NCFSC84</a><a id="13448c24" class="tk">:</a>2;             <span class="ct">/* NCF 84 state configuration */</span></td></tr>
<tr name="13449" id="13449">
<td>13449</td><td>      <a id="13449c7" class="tk">vuint32_t</a> <a id="13449c17" class="tk">NCFSC83</a><a id="13449c24" class="tk">:</a>2;             <span class="ct">/* NCF 83 state configuration */</span></td></tr>
<tr name="13450" id="13450">
<td>13450</td><td>      <a id="13450c7" class="tk">vuint32_t</a> <a id="13450c17" class="tk">NCFSC82</a><a id="13450c24" class="tk">:</a>2;             <span class="ct">/* NCF 82 state configuration */</span></td></tr>
<tr name="13451" id="13451">
<td>13451</td><td>      <a id="13451c7" class="tk">vuint32_t</a> <a id="13451c17" class="tk">NCFSC81</a><a id="13451c24" class="tk">:</a>2;             <span class="ct">/* NCF 81 state configuration */</span></td></tr>
<tr name="13452" id="13452">
<td>13452</td><td>      <a id="13452c7" class="tk">vuint32_t</a> <a id="13452c17" class="tk">NCFSC80</a><a id="13452c24" class="tk">:</a>2;             <span class="ct">/* NCF 80 state configuration */</span></td></tr>
<tr name="13453" id="13453">
<td>13453</td><td>    <span class="br">}</span> <a id="13453c7" class="tk">B</a>;</td></tr>
<tr name="13454" id="13454">
<td>13454</td><td>  <span class="br">}</span> <a id="13454c5" class="tk">FCCU_NCFS_CFG5_32B_tag</a>;</td></tr>
<tr name="13455" id="13455">
<td>13455</td><td></td></tr>
<tr name="13456" id="13456">
<td>13456</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU NCFS Configuration Register 6 */</span></td></tr>
<tr name="13457" id="13457">
<td>13457</td><td>    <a id="13457c5" class="tk">vuint32_t</a> <a id="13457c15" class="tk">R</a>;</td></tr>
<tr name="13458" id="13458">
<td>13458</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13459" id="13459">
<td>13459</td><td>      <a id="13459c7" class="tk">vuint32_t</a> <a id="13459c17" class="tk">NCFSC111</a><a id="13459c25" class="tk">:</a>2;            <span class="ct">/* NCF 111 state configuration */</span></td></tr>
<tr name="13460" id="13460">
<td>13460</td><td>      <a id="13460c7" class="tk">vuint32_t</a> <a id="13460c17" class="tk">NCFSC110</a><a id="13460c25" class="tk">:</a>2;            <span class="ct">/* NCF 110 state configuration */</span></td></tr>
<tr name="13461" id="13461">
<td>13461</td><td>      <a id="13461c7" class="tk">vuint32_t</a> <a id="13461c17" class="tk">NCFSC109</a><a id="13461c25" class="tk">:</a>2;            <span class="ct">/* NCF 109 state configuration */</span></td></tr>
<tr name="13462" id="13462">
<td>13462</td><td>      <a id="13462c7" class="tk">vuint32_t</a> <a id="13462c17" class="tk">NCFSC108</a><a id="13462c25" class="tk">:</a>2;            <span class="ct">/* NCF 108 state configuration */</span></td></tr>
<tr name="13463" id="13463">
<td>13463</td><td>      <a id="13463c7" class="tk">vuint32_t</a> <a id="13463c17" class="tk">NCFSC107</a><a id="13463c25" class="tk">:</a>2;            <span class="ct">/* NCF 107 state configuration */</span></td></tr>
<tr name="13464" id="13464">
<td>13464</td><td>      <a id="13464c7" class="tk">vuint32_t</a> <a id="13464c17" class="tk">NCFSC106</a><a id="13464c25" class="tk">:</a>2;            <span class="ct">/* NCF 106 state configuration */</span></td></tr>
<tr name="13465" id="13465">
<td>13465</td><td>      <a id="13465c7" class="tk">vuint32_t</a> <a id="13465c17" class="tk">NCFSC105</a><a id="13465c25" class="tk">:</a>2;            <span class="ct">/* NCF 105 state configuration */</span></td></tr>
<tr name="13466" id="13466">
<td>13466</td><td>      <a id="13466c7" class="tk">vuint32_t</a> <a id="13466c17" class="tk">NCFSC104</a><a id="13466c25" class="tk">:</a>2;            <span class="ct">/* NCF 104 state configuration */</span></td></tr>
<tr name="13467" id="13467">
<td>13467</td><td>      <a id="13467c7" class="tk">vuint32_t</a> <a id="13467c17" class="tk">NCFSC103</a><a id="13467c25" class="tk">:</a>2;            <span class="ct">/* NCF 103 state configuration */</span></td></tr>
<tr name="13468" id="13468">
<td>13468</td><td>      <a id="13468c7" class="tk">vuint32_t</a> <a id="13468c17" class="tk">NCFSC102</a><a id="13468c25" class="tk">:</a>2;            <span class="ct">/* NCF 102 state configuration */</span></td></tr>
<tr name="13469" id="13469">
<td>13469</td><td>      <a id="13469c7" class="tk">vuint32_t</a> <a id="13469c17" class="tk">NCFSC101</a><a id="13469c25" class="tk">:</a>2;            <span class="ct">/* NCF 101 state configuration */</span></td></tr>
<tr name="13470" id="13470">
<td>13470</td><td>      <a id="13470c7" class="tk">vuint32_t</a> <a id="13470c17" class="tk">NCFSC100</a><a id="13470c25" class="tk">:</a>2;            <span class="ct">/* NCF 100 state configuration */</span></td></tr>
<tr name="13471" id="13471">
<td>13471</td><td>      <a id="13471c7" class="tk">vuint32_t</a> <a id="13471c17" class="tk">NCFSC99</a><a id="13471c24" class="tk">:</a>2;             <span class="ct">/* NCF 99 state configuration */</span></td></tr>
<tr name="13472" id="13472">
<td>13472</td><td>      <a id="13472c7" class="tk">vuint32_t</a> <a id="13472c17" class="tk">NCFSC98</a><a id="13472c24" class="tk">:</a>2;             <span class="ct">/* NCF 98 state configuration */</span></td></tr>
<tr name="13473" id="13473">
<td>13473</td><td>      <a id="13473c7" class="tk">vuint32_t</a> <a id="13473c17" class="tk">NCFSC97</a><a id="13473c24" class="tk">:</a>2;             <span class="ct">/* NCF 97 state configuration */</span></td></tr>
<tr name="13474" id="13474">
<td>13474</td><td>      <a id="13474c7" class="tk">vuint32_t</a> <a id="13474c17" class="tk">NCFSC96</a><a id="13474c24" class="tk">:</a>2;             <span class="ct">/* NCF 96 state configuration */</span></td></tr>
<tr name="13475" id="13475">
<td>13475</td><td>    <span class="br">}</span> <a id="13475c7" class="tk">B</a>;</td></tr>
<tr name="13476" id="13476">
<td>13476</td><td>  <span class="br">}</span> <a id="13476c5" class="tk">FCCU_NCFS_CFG6_32B_tag</a>;</td></tr>
<tr name="13477" id="13477">
<td>13477</td><td></td></tr>
<tr name="13478" id="13478">
<td>13478</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU NCFS Configuration Register 7 */</span></td></tr>
<tr name="13479" id="13479">
<td>13479</td><td>    <a id="13479c5" class="tk">vuint32_t</a> <a id="13479c15" class="tk">R</a>;</td></tr>
<tr name="13480" id="13480">
<td>13480</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13481" id="13481">
<td>13481</td><td>      <a id="13481c7" class="tk">vuint32_t</a> <a id="13481c17" class="tk">NCFSC127</a><a id="13481c25" class="tk">:</a>2;            <span class="ct">/* NCF 127 state configuration */</span></td></tr>
<tr name="13482" id="13482">
<td>13482</td><td>      <a id="13482c7" class="tk">vuint32_t</a> <a id="13482c17" class="tk">NCFSC126</a><a id="13482c25" class="tk">:</a>2;            <span class="ct">/* NCF 126 state configuration */</span></td></tr>
<tr name="13483" id="13483">
<td>13483</td><td>      <a id="13483c7" class="tk">vuint32_t</a> <a id="13483c17" class="tk">NCFSC125</a><a id="13483c25" class="tk">:</a>2;            <span class="ct">/* NCF 125 state configuration */</span></td></tr>
<tr name="13484" id="13484">
<td>13484</td><td>      <a id="13484c7" class="tk">vuint32_t</a> <a id="13484c17" class="tk">NCFSC124</a><a id="13484c25" class="tk">:</a>2;            <span class="ct">/* NCF 124 state configuration */</span></td></tr>
<tr name="13485" id="13485">
<td>13485</td><td>      <a id="13485c7" class="tk">vuint32_t</a> <a id="13485c17" class="tk">NCFSC123</a><a id="13485c25" class="tk">:</a>2;            <span class="ct">/* NCF 123 state configuration */</span></td></tr>
<tr name="13486" id="13486">
<td>13486</td><td>      <a id="13486c7" class="tk">vuint32_t</a> <a id="13486c17" class="tk">NCFSC122</a><a id="13486c25" class="tk">:</a>2;            <span class="ct">/* NCF 122 state configuration */</span></td></tr>
<tr name="13487" id="13487">
<td>13487</td><td>      <a id="13487c7" class="tk">vuint32_t</a> <a id="13487c17" class="tk">NCFSC121</a><a id="13487c25" class="tk">:</a>2;            <span class="ct">/* NCF 121 state configuration */</span></td></tr>
<tr name="13488" id="13488">
<td>13488</td><td>      <a id="13488c7" class="tk">vuint32_t</a> <a id="13488c17" class="tk">NCFSC120</a><a id="13488c25" class="tk">:</a>2;            <span class="ct">/* NCF 120 state configuration */</span></td></tr>
<tr name="13489" id="13489">
<td>13489</td><td>      <a id="13489c7" class="tk">vuint32_t</a> <a id="13489c17" class="tk">NCFSC119</a><a id="13489c25" class="tk">:</a>2;            <span class="ct">/* NCF 119 state configuration */</span></td></tr>
<tr name="13490" id="13490">
<td>13490</td><td>      <a id="13490c7" class="tk">vuint32_t</a> <a id="13490c17" class="tk">NCFSC118</a><a id="13490c25" class="tk">:</a>2;            <span class="ct">/* NCF 118 state configuration */</span></td></tr>
<tr name="13491" id="13491">
<td>13491</td><td>      <a id="13491c7" class="tk">vuint32_t</a> <a id="13491c17" class="tk">NCFSC117</a><a id="13491c25" class="tk">:</a>2;            <span class="ct">/* NCF 117 state configuration */</span></td></tr>
<tr name="13492" id="13492">
<td>13492</td><td>      <a id="13492c7" class="tk">vuint32_t</a> <a id="13492c17" class="tk">NCFSC116</a><a id="13492c25" class="tk">:</a>2;            <span class="ct">/* NCF 116 state configuration */</span></td></tr>
<tr name="13493" id="13493">
<td>13493</td><td>      <a id="13493c7" class="tk">vuint32_t</a> <a id="13493c17" class="tk">NCFSC115</a><a id="13493c25" class="tk">:</a>2;            <span class="ct">/* NCF 115 state configuration */</span></td></tr>
<tr name="13494" id="13494">
<td>13494</td><td>      <a id="13494c7" class="tk">vuint32_t</a> <a id="13494c17" class="tk">NCFSC114</a><a id="13494c25" class="tk">:</a>2;            <span class="ct">/* NCF 114 state configuration */</span></td></tr>
<tr name="13495" id="13495">
<td>13495</td><td>      <a id="13495c7" class="tk">vuint32_t</a> <a id="13495c17" class="tk">NCFSC113</a><a id="13495c25" class="tk">:</a>2;            <span class="ct">/* NCF 113 state configuration */</span></td></tr>
<tr name="13496" id="13496">
<td>13496</td><td>      <a id="13496c7" class="tk">vuint32_t</a> <a id="13496c17" class="tk">NCFSC112</a><a id="13496c25" class="tk">:</a>2;            <span class="ct">/* NCF 112 state configuration */</span></td></tr>
<tr name="13497" id="13497">
<td>13497</td><td>    <span class="br">}</span> <a id="13497c7" class="tk">B</a>;</td></tr>
<tr name="13498" id="13498">
<td>13498</td><td>  <span class="br">}</span> <a id="13498c5" class="tk">FCCU_NCFS_CFG7_32B_tag</a>;</td></tr>
<tr name="13499" id="13499">
<td>13499</td><td></td></tr>
<tr name="13500" id="13500">
<td>13500</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU CF Status Register 0 */</span></td></tr>
<tr name="13501" id="13501">
<td>13501</td><td>    <a id="13501c5" class="tk">vuint32_t</a> <a id="13501c15" class="tk">R</a>;</td></tr>
<tr name="13502" id="13502">
<td>13502</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13503" id="13503">
<td>13503</td><td>      <a id="13503c7" class="tk">vuint32_t</a> <a id="13503c17" class="tk">CFS31</a><a id="13503c22" class="tk">:</a>1;               <span class="ct">/* CF 31 status */</span></td></tr>
<tr name="13504" id="13504">
<td>13504</td><td>      <a id="13504c7" class="tk">vuint32_t</a> <a id="13504c17" class="tk">CFS30</a><a id="13504c22" class="tk">:</a>1;               <span class="ct">/* CF 30 status */</span></td></tr>
<tr name="13505" id="13505">
<td>13505</td><td>      <a id="13505c7" class="tk">vuint32_t</a> <a id="13505c17" class="tk">CFS29</a><a id="13505c22" class="tk">:</a>1;               <span class="ct">/* CF 29 status */</span></td></tr>
<tr name="13506" id="13506">
<td>13506</td><td>      <a id="13506c7" class="tk">vuint32_t</a> <a id="13506c17" class="tk">CFS28</a><a id="13506c22" class="tk">:</a>1;               <span class="ct">/* CF 28 status */</span></td></tr>
<tr name="13507" id="13507">
<td>13507</td><td>      <a id="13507c7" class="tk">vuint32_t</a> <a id="13507c17" class="tk">CFS27</a><a id="13507c22" class="tk">:</a>1;               <span class="ct">/* CF 27 status */</span></td></tr>
<tr name="13508" id="13508">
<td>13508</td><td>      <a id="13508c7" class="tk">vuint32_t</a> <a id="13508c17" class="tk">CFS26</a><a id="13508c22" class="tk">:</a>1;               <span class="ct">/* CF 26 status */</span></td></tr>
<tr name="13509" id="13509">
<td>13509</td><td>      <a id="13509c7" class="tk">vuint32_t</a> <a id="13509c17" class="tk">CFS25</a><a id="13509c22" class="tk">:</a>1;               <span class="ct">/* CF 25 status */</span></td></tr>
<tr name="13510" id="13510">
<td>13510</td><td>      <a id="13510c7" class="tk">vuint32_t</a> <a id="13510c17" class="tk">CFS24</a><a id="13510c22" class="tk">:</a>1;               <span class="ct">/* CF 24 status */</span></td></tr>
<tr name="13511" id="13511">
<td>13511</td><td>      <a id="13511c7" class="tk">vuint32_t</a> <a id="13511c17" class="tk">CFS23</a><a id="13511c22" class="tk">:</a>1;               <span class="ct">/* CF 23 status */</span></td></tr>
<tr name="13512" id="13512">
<td>13512</td><td>      <a id="13512c7" class="tk">vuint32_t</a> <a id="13512c17" class="tk">CFS22</a><a id="13512c22" class="tk">:</a>1;               <span class="ct">/* CF 22 status */</span></td></tr>
<tr name="13513" id="13513">
<td>13513</td><td>      <a id="13513c7" class="tk">vuint32_t</a> <a id="13513c17" class="tk">CFS21</a><a id="13513c22" class="tk">:</a>1;               <span class="ct">/* CF 21 status */</span></td></tr>
<tr name="13514" id="13514">
<td>13514</td><td>      <a id="13514c7" class="tk">vuint32_t</a> <a id="13514c17" class="tk">CFS20</a><a id="13514c22" class="tk">:</a>1;               <span class="ct">/* CF 20 status */</span></td></tr>
<tr name="13515" id="13515">
<td>13515</td><td>      <a id="13515c7" class="tk">vuint32_t</a> <a id="13515c17" class="tk">CFS19</a><a id="13515c22" class="tk">:</a>1;               <span class="ct">/* CF 19 status */</span></td></tr>
<tr name="13516" id="13516">
<td>13516</td><td>      <a id="13516c7" class="tk">vuint32_t</a> <a id="13516c17" class="tk">CFS18</a><a id="13516c22" class="tk">:</a>1;               <span class="ct">/* CF 18 status */</span></td></tr>
<tr name="13517" id="13517">
<td>13517</td><td>      <a id="13517c7" class="tk">vuint32_t</a> <a id="13517c17" class="tk">CFS17</a><a id="13517c22" class="tk">:</a>1;               <span class="ct">/* CF 17 status */</span></td></tr>
<tr name="13518" id="13518">
<td>13518</td><td>      <a id="13518c7" class="tk">vuint32_t</a> <a id="13518c17" class="tk">CFS16</a><a id="13518c22" class="tk">:</a>1;               <span class="ct">/* CF 16 status */</span></td></tr>
<tr name="13519" id="13519">
<td>13519</td><td>      <a id="13519c7" class="tk">vuint32_t</a> <a id="13519c17" class="tk">CFS15</a><a id="13519c22" class="tk">:</a>1;               <span class="ct">/* CF 15 status */</span></td></tr>
<tr name="13520" id="13520">
<td>13520</td><td>      <a id="13520c7" class="tk">vuint32_t</a> <a id="13520c17" class="tk">CFS14</a><a id="13520c22" class="tk">:</a>1;               <span class="ct">/* CF 14 status */</span></td></tr>
<tr name="13521" id="13521">
<td>13521</td><td>      <a id="13521c7" class="tk">vuint32_t</a> <a id="13521c17" class="tk">CFS13</a><a id="13521c22" class="tk">:</a>1;               <span class="ct">/* CF 13 status */</span></td></tr>
<tr name="13522" id="13522">
<td>13522</td><td>      <a id="13522c7" class="tk">vuint32_t</a> <a id="13522c17" class="tk">CFS12</a><a id="13522c22" class="tk">:</a>1;               <span class="ct">/* CF 12 status */</span></td></tr>
<tr name="13523" id="13523">
<td>13523</td><td>      <a id="13523c7" class="tk">vuint32_t</a> <a id="13523c17" class="tk">CFS11</a><a id="13523c22" class="tk">:</a>1;               <span class="ct">/* CF 11 status */</span></td></tr>
<tr name="13524" id="13524">
<td>13524</td><td>      <a id="13524c7" class="tk">vuint32_t</a> <a id="13524c17" class="tk">CFS10</a><a id="13524c22" class="tk">:</a>1;               <span class="ct">/* CF 10 status */</span></td></tr>
<tr name="13525" id="13525">
<td>13525</td><td>      <a id="13525c7" class="tk">vuint32_t</a> <a id="13525c17" class="tk">CFS9</a><a id="13525c21" class="tk">:</a>1;                <span class="ct">/* CF 9 status */</span></td></tr>
<tr name="13526" id="13526">
<td>13526</td><td>      <a id="13526c7" class="tk">vuint32_t</a> <a id="13526c17" class="tk">CFS8</a><a id="13526c21" class="tk">:</a>1;                <span class="ct">/* CF 8 status */</span></td></tr>
<tr name="13527" id="13527">
<td>13527</td><td>      <a id="13527c7" class="tk">vuint32_t</a> <a id="13527c17" class="tk">CFS7</a><a id="13527c21" class="tk">:</a>1;                <span class="ct">/* CF 7 status */</span></td></tr>
<tr name="13528" id="13528">
<td>13528</td><td>      <a id="13528c7" class="tk">vuint32_t</a> <a id="13528c17" class="tk">CFS6</a><a id="13528c21" class="tk">:</a>1;                <span class="ct">/* CF 6 status */</span></td></tr>
<tr name="13529" id="13529">
<td>13529</td><td>      <a id="13529c7" class="tk">vuint32_t</a> <a id="13529c17" class="tk">CFS5</a><a id="13529c21" class="tk">:</a>1;                <span class="ct">/* CF 5 status */</span></td></tr>
<tr name="13530" id="13530">
<td>13530</td><td>      <a id="13530c7" class="tk">vuint32_t</a> <a id="13530c17" class="tk">CFS4</a><a id="13530c21" class="tk">:</a>1;                <span class="ct">/* CF 4 status */</span></td></tr>
<tr name="13531" id="13531">
<td>13531</td><td>      <a id="13531c7" class="tk">vuint32_t</a> <a id="13531c17" class="tk">CFS3</a><a id="13531c21" class="tk">:</a>1;                <span class="ct">/* CF 3 status */</span></td></tr>
<tr name="13532" id="13532">
<td>13532</td><td>      <a id="13532c7" class="tk">vuint32_t</a> <a id="13532c17" class="tk">CFS2</a><a id="13532c21" class="tk">:</a>1;                <span class="ct">/* CF 2 status */</span></td></tr>
<tr name="13533" id="13533">
<td>13533</td><td>      <a id="13533c7" class="tk">vuint32_t</a> <a id="13533c17" class="tk">CFS1</a><a id="13533c21" class="tk">:</a>1;                <span class="ct">/* CF 1 status */</span></td></tr>
<tr name="13534" id="13534">
<td>13534</td><td>      <a id="13534c7" class="tk">vuint32_t</a> <a id="13534c17" class="tk">CFS0</a><a id="13534c21" class="tk">:</a>1;                <span class="ct">/* CF 0 status */</span></td></tr>
<tr name="13535" id="13535">
<td>13535</td><td>    <span class="br">}</span> <a id="13535c7" class="tk">B</a>;</td></tr>
<tr name="13536" id="13536">
<td>13536</td><td>  <span class="br">}</span> <a id="13536c5" class="tk">FCCU_CF_S0_32B_tag</a>;</td></tr>
<tr name="13537" id="13537">
<td>13537</td><td></td></tr>
<tr name="13538" id="13538">
<td>13538</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU CF Status Register 1 */</span></td></tr>
<tr name="13539" id="13539">
<td>13539</td><td>    <a id="13539c5" class="tk">vuint32_t</a> <a id="13539c15" class="tk">R</a>;</td></tr>
<tr name="13540" id="13540">
<td>13540</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13541" id="13541">
<td>13541</td><td>      <a id="13541c7" class="tk">vuint32_t</a> <a id="13541c17" class="tk">CFS63</a><a id="13541c22" class="tk">:</a>1;               <span class="ct">/* CF 63 status */</span></td></tr>
<tr name="13542" id="13542">
<td>13542</td><td>      <a id="13542c7" class="tk">vuint32_t</a> <a id="13542c17" class="tk">CFS62</a><a id="13542c22" class="tk">:</a>1;               <span class="ct">/* CF 62 status */</span></td></tr>
<tr name="13543" id="13543">
<td>13543</td><td>      <a id="13543c7" class="tk">vuint32_t</a> <a id="13543c17" class="tk">CFS61</a><a id="13543c22" class="tk">:</a>1;               <span class="ct">/* CF 61 status */</span></td></tr>
<tr name="13544" id="13544">
<td>13544</td><td>      <a id="13544c7" class="tk">vuint32_t</a> <a id="13544c17" class="tk">CFS60</a><a id="13544c22" class="tk">:</a>1;               <span class="ct">/* CF 60 status */</span></td></tr>
<tr name="13545" id="13545">
<td>13545</td><td>      <a id="13545c7" class="tk">vuint32_t</a> <a id="13545c17" class="tk">CFS59</a><a id="13545c22" class="tk">:</a>1;               <span class="ct">/* CF 59 status */</span></td></tr>
<tr name="13546" id="13546">
<td>13546</td><td>      <a id="13546c7" class="tk">vuint32_t</a> <a id="13546c17" class="tk">CFS58</a><a id="13546c22" class="tk">:</a>1;               <span class="ct">/* CF 58 status */</span></td></tr>
<tr name="13547" id="13547">
<td>13547</td><td>      <a id="13547c7" class="tk">vuint32_t</a> <a id="13547c17" class="tk">CFS57</a><a id="13547c22" class="tk">:</a>1;               <span class="ct">/* CF 57 status */</span></td></tr>
<tr name="13548" id="13548">
<td>13548</td><td>      <a id="13548c7" class="tk">vuint32_t</a> <a id="13548c17" class="tk">CFS56</a><a id="13548c22" class="tk">:</a>1;               <span class="ct">/* CF 56 status */</span></td></tr>
<tr name="13549" id="13549">
<td>13549</td><td>      <a id="13549c7" class="tk">vuint32_t</a> <a id="13549c17" class="tk">CFS55</a><a id="13549c22" class="tk">:</a>1;               <span class="ct">/* CF 55 status */</span></td></tr>
<tr name="13550" id="13550">
<td>13550</td><td>      <a id="13550c7" class="tk">vuint32_t</a> <a id="13550c17" class="tk">CFS54</a><a id="13550c22" class="tk">:</a>1;               <span class="ct">/* CF 54 status */</span></td></tr>
<tr name="13551" id="13551">
<td>13551</td><td>      <a id="13551c7" class="tk">vuint32_t</a> <a id="13551c17" class="tk">CFS53</a><a id="13551c22" class="tk">:</a>1;               <span class="ct">/* CF 53 status */</span></td></tr>
<tr name="13552" id="13552">
<td>13552</td><td>      <a id="13552c7" class="tk">vuint32_t</a> <a id="13552c17" class="tk">CFS52</a><a id="13552c22" class="tk">:</a>1;               <span class="ct">/* CF 52 status */</span></td></tr>
<tr name="13553" id="13553">
<td>13553</td><td>      <a id="13553c7" class="tk">vuint32_t</a> <a id="13553c17" class="tk">CFS51</a><a id="13553c22" class="tk">:</a>1;               <span class="ct">/* CF 51 status */</span></td></tr>
<tr name="13554" id="13554">
<td>13554</td><td>      <a id="13554c7" class="tk">vuint32_t</a> <a id="13554c17" class="tk">CFS50</a><a id="13554c22" class="tk">:</a>1;               <span class="ct">/* CF 50 status */</span></td></tr>
<tr name="13555" id="13555">
<td>13555</td><td>      <a id="13555c7" class="tk">vuint32_t</a> <a id="13555c17" class="tk">CFS49</a><a id="13555c22" class="tk">:</a>1;               <span class="ct">/* CF 49 status */</span></td></tr>
<tr name="13556" id="13556">
<td>13556</td><td>      <a id="13556c7" class="tk">vuint32_t</a> <a id="13556c17" class="tk">CFS48</a><a id="13556c22" class="tk">:</a>1;               <span class="ct">/* CF 48 status */</span></td></tr>
<tr name="13557" id="13557">
<td>13557</td><td>      <a id="13557c7" class="tk">vuint32_t</a> <a id="13557c17" class="tk">CFS47</a><a id="13557c22" class="tk">:</a>1;               <span class="ct">/* CF 47 status */</span></td></tr>
<tr name="13558" id="13558">
<td>13558</td><td>      <a id="13558c7" class="tk">vuint32_t</a> <a id="13558c17" class="tk">CFS46</a><a id="13558c22" class="tk">:</a>1;               <span class="ct">/* CF 46 status */</span></td></tr>
<tr name="13559" id="13559">
<td>13559</td><td>      <a id="13559c7" class="tk">vuint32_t</a> <a id="13559c17" class="tk">CFS45</a><a id="13559c22" class="tk">:</a>1;               <span class="ct">/* CF 45 status */</span></td></tr>
<tr name="13560" id="13560">
<td>13560</td><td>      <a id="13560c7" class="tk">vuint32_t</a> <a id="13560c17" class="tk">CFS44</a><a id="13560c22" class="tk">:</a>1;               <span class="ct">/* CF 44 status */</span></td></tr>
<tr name="13561" id="13561">
<td>13561</td><td>      <a id="13561c7" class="tk">vuint32_t</a> <a id="13561c17" class="tk">CFS43</a><a id="13561c22" class="tk">:</a>1;               <span class="ct">/* CF 43 status */</span></td></tr>
<tr name="13562" id="13562">
<td>13562</td><td>      <a id="13562c7" class="tk">vuint32_t</a> <a id="13562c17" class="tk">CFS42</a><a id="13562c22" class="tk">:</a>1;               <span class="ct">/* CF 42 status */</span></td></tr>
<tr name="13563" id="13563">
<td>13563</td><td>      <a id="13563c7" class="tk">vuint32_t</a> <a id="13563c17" class="tk">CFS41</a><a id="13563c22" class="tk">:</a>1;               <span class="ct">/* CF 41 status */</span></td></tr>
<tr name="13564" id="13564">
<td>13564</td><td>      <a id="13564c7" class="tk">vuint32_t</a> <a id="13564c17" class="tk">CFS40</a><a id="13564c22" class="tk">:</a>1;               <span class="ct">/* CF 40 status */</span></td></tr>
<tr name="13565" id="13565">
<td>13565</td><td>      <a id="13565c7" class="tk">vuint32_t</a> <a id="13565c17" class="tk">CFS39</a><a id="13565c22" class="tk">:</a>1;               <span class="ct">/* CF 39 status */</span></td></tr>
<tr name="13566" id="13566">
<td>13566</td><td>      <a id="13566c7" class="tk">vuint32_t</a> <a id="13566c17" class="tk">CFS38</a><a id="13566c22" class="tk">:</a>1;               <span class="ct">/* CF 38 status */</span></td></tr>
<tr name="13567" id="13567">
<td>13567</td><td>      <a id="13567c7" class="tk">vuint32_t</a> <a id="13567c17" class="tk">CFS37</a><a id="13567c22" class="tk">:</a>1;               <span class="ct">/* CF 37 status */</span></td></tr>
<tr name="13568" id="13568">
<td>13568</td><td>      <a id="13568c7" class="tk">vuint32_t</a> <a id="13568c17" class="tk">CFS36</a><a id="13568c22" class="tk">:</a>1;               <span class="ct">/* CF 36 status */</span></td></tr>
<tr name="13569" id="13569">
<td>13569</td><td>      <a id="13569c7" class="tk">vuint32_t</a> <a id="13569c17" class="tk">CFS35</a><a id="13569c22" class="tk">:</a>1;               <span class="ct">/* CF 35 status */</span></td></tr>
<tr name="13570" id="13570">
<td>13570</td><td>      <a id="13570c7" class="tk">vuint32_t</a> <a id="13570c17" class="tk">CFS34</a><a id="13570c22" class="tk">:</a>1;               <span class="ct">/* CF 34 status */</span></td></tr>
<tr name="13571" id="13571">
<td>13571</td><td>      <a id="13571c7" class="tk">vuint32_t</a> <a id="13571c17" class="tk">CFS33</a><a id="13571c22" class="tk">:</a>1;               <span class="ct">/* CF 33 status */</span></td></tr>
<tr name="13572" id="13572">
<td>13572</td><td>      <a id="13572c7" class="tk">vuint32_t</a> <a id="13572c17" class="tk">CFS32</a><a id="13572c22" class="tk">:</a>1;               <span class="ct">/* CF 32 status */</span></td></tr>
<tr name="13573" id="13573">
<td>13573</td><td>    <span class="br">}</span> <a id="13573c7" class="tk">B</a>;</td></tr>
<tr name="13574" id="13574">
<td>13574</td><td>  <span class="br">}</span> <a id="13574c5" class="tk">FCCU_CF_S1_32B_tag</a>;</td></tr>
<tr name="13575" id="13575">
<td>13575</td><td></td></tr>
<tr name="13576" id="13576">
<td>13576</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU CF Status Register 2 */</span></td></tr>
<tr name="13577" id="13577">
<td>13577</td><td>    <a id="13577c5" class="tk">vuint32_t</a> <a id="13577c15" class="tk">R</a>;</td></tr>
<tr name="13578" id="13578">
<td>13578</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13579" id="13579">
<td>13579</td><td>      <a id="13579c7" class="tk">vuint32_t</a> <a id="13579c17" class="tk">CFS95</a><a id="13579c22" class="tk">:</a>1;               <span class="ct">/* CF 95 status */</span></td></tr>
<tr name="13580" id="13580">
<td>13580</td><td>      <a id="13580c7" class="tk">vuint32_t</a> <a id="13580c17" class="tk">CFS94</a><a id="13580c22" class="tk">:</a>1;               <span class="ct">/* CF 94 status */</span></td></tr>
<tr name="13581" id="13581">
<td>13581</td><td>      <a id="13581c7" class="tk">vuint32_t</a> <a id="13581c17" class="tk">CFS93</a><a id="13581c22" class="tk">:</a>1;               <span class="ct">/* CF 93 status */</span></td></tr>
<tr name="13582" id="13582">
<td>13582</td><td>      <a id="13582c7" class="tk">vuint32_t</a> <a id="13582c17" class="tk">CFS92</a><a id="13582c22" class="tk">:</a>1;               <span class="ct">/* CF 92 status */</span></td></tr>
<tr name="13583" id="13583">
<td>13583</td><td>      <a id="13583c7" class="tk">vuint32_t</a> <a id="13583c17" class="tk">CFS91</a><a id="13583c22" class="tk">:</a>1;               <span class="ct">/* CF 91 status */</span></td></tr>
<tr name="13584" id="13584">
<td>13584</td><td>      <a id="13584c7" class="tk">vuint32_t</a> <a id="13584c17" class="tk">CFS90</a><a id="13584c22" class="tk">:</a>1;               <span class="ct">/* CF 90 status */</span></td></tr>
<tr name="13585" id="13585">
<td>13585</td><td>      <a id="13585c7" class="tk">vuint32_t</a> <a id="13585c17" class="tk">CFS89</a><a id="13585c22" class="tk">:</a>1;               <span class="ct">/* CF 89 status */</span></td></tr>
<tr name="13586" id="13586">
<td>13586</td><td>      <a id="13586c7" class="tk">vuint32_t</a> <a id="13586c17" class="tk">CFS88</a><a id="13586c22" class="tk">:</a>1;               <span class="ct">/* CF 88 status */</span></td></tr>
<tr name="13587" id="13587">
<td>13587</td><td>      <a id="13587c7" class="tk">vuint32_t</a> <a id="13587c17" class="tk">CFS87</a><a id="13587c22" class="tk">:</a>1;               <span class="ct">/* CF 87 status */</span></td></tr>
<tr name="13588" id="13588">
<td>13588</td><td>      <a id="13588c7" class="tk">vuint32_t</a> <a id="13588c17" class="tk">CFS86</a><a id="13588c22" class="tk">:</a>1;               <span class="ct">/* CF 86 status */</span></td></tr>
<tr name="13589" id="13589">
<td>13589</td><td>      <a id="13589c7" class="tk">vuint32_t</a> <a id="13589c17" class="tk">CFS85</a><a id="13589c22" class="tk">:</a>1;               <span class="ct">/* CF 85 status */</span></td></tr>
<tr name="13590" id="13590">
<td>13590</td><td>      <a id="13590c7" class="tk">vuint32_t</a> <a id="13590c17" class="tk">CFS84</a><a id="13590c22" class="tk">:</a>1;               <span class="ct">/* CF 84 status */</span></td></tr>
<tr name="13591" id="13591">
<td>13591</td><td>      <a id="13591c7" class="tk">vuint32_t</a> <a id="13591c17" class="tk">CFS83</a><a id="13591c22" class="tk">:</a>1;               <span class="ct">/* CF 83 status */</span></td></tr>
<tr name="13592" id="13592">
<td>13592</td><td>      <a id="13592c7" class="tk">vuint32_t</a> <a id="13592c17" class="tk">CFS82</a><a id="13592c22" class="tk">:</a>1;               <span class="ct">/* CF 82 status */</span></td></tr>
<tr name="13593" id="13593">
<td>13593</td><td>      <a id="13593c7" class="tk">vuint32_t</a> <a id="13593c17" class="tk">CFS81</a><a id="13593c22" class="tk">:</a>1;               <span class="ct">/* CF 81 status */</span></td></tr>
<tr name="13594" id="13594">
<td>13594</td><td>      <a id="13594c7" class="tk">vuint32_t</a> <a id="13594c17" class="tk">CFS80</a><a id="13594c22" class="tk">:</a>1;               <span class="ct">/* CF 80 status */</span></td></tr>
<tr name="13595" id="13595">
<td>13595</td><td>      <a id="13595c7" class="tk">vuint32_t</a> <a id="13595c17" class="tk">CFS79</a><a id="13595c22" class="tk">:</a>1;               <span class="ct">/* CF 79 status */</span></td></tr>
<tr name="13596" id="13596">
<td>13596</td><td>      <a id="13596c7" class="tk">vuint32_t</a> <a id="13596c17" class="tk">CFS78</a><a id="13596c22" class="tk">:</a>1;               <span class="ct">/* CF 78 status */</span></td></tr>
<tr name="13597" id="13597">
<td>13597</td><td>      <a id="13597c7" class="tk">vuint32_t</a> <a id="13597c17" class="tk">CFS77</a><a id="13597c22" class="tk">:</a>1;               <span class="ct">/* CF 77 status */</span></td></tr>
<tr name="13598" id="13598">
<td>13598</td><td>      <a id="13598c7" class="tk">vuint32_t</a> <a id="13598c17" class="tk">CFS76</a><a id="13598c22" class="tk">:</a>1;               <span class="ct">/* CF 76 status */</span></td></tr>
<tr name="13599" id="13599">
<td>13599</td><td>      <a id="13599c7" class="tk">vuint32_t</a> <a id="13599c17" class="tk">CFS75</a><a id="13599c22" class="tk">:</a>1;               <span class="ct">/* CF 75 status */</span></td></tr>
<tr name="13600" id="13600">
<td>13600</td><td>      <a id="13600c7" class="tk">vuint32_t</a> <a id="13600c17" class="tk">CFS74</a><a id="13600c22" class="tk">:</a>1;               <span class="ct">/* CF 74 status */</span></td></tr>
<tr name="13601" id="13601">
<td>13601</td><td>      <a id="13601c7" class="tk">vuint32_t</a> <a id="13601c17" class="tk">CFS73</a><a id="13601c22" class="tk">:</a>1;               <span class="ct">/* CF 73 status */</span></td></tr>
<tr name="13602" id="13602">
<td>13602</td><td>      <a id="13602c7" class="tk">vuint32_t</a> <a id="13602c17" class="tk">CFS72</a><a id="13602c22" class="tk">:</a>1;               <span class="ct">/* CF 72 status */</span></td></tr>
<tr name="13603" id="13603">
<td>13603</td><td>      <a id="13603c7" class="tk">vuint32_t</a> <a id="13603c17" class="tk">CFS71</a><a id="13603c22" class="tk">:</a>1;               <span class="ct">/* CF 71 status */</span></td></tr>
<tr name="13604" id="13604">
<td>13604</td><td>      <a id="13604c7" class="tk">vuint32_t</a> <a id="13604c17" class="tk">CFS70</a><a id="13604c22" class="tk">:</a>1;               <span class="ct">/* CF 70 status */</span></td></tr>
<tr name="13605" id="13605">
<td>13605</td><td>      <a id="13605c7" class="tk">vuint32_t</a> <a id="13605c17" class="tk">CFS69</a><a id="13605c22" class="tk">:</a>1;               <span class="ct">/* CF 69 status */</span></td></tr>
<tr name="13606" id="13606">
<td>13606</td><td>      <a id="13606c7" class="tk">vuint32_t</a> <a id="13606c17" class="tk">CFS68</a><a id="13606c22" class="tk">:</a>1;               <span class="ct">/* CF 68 status */</span></td></tr>
<tr name="13607" id="13607">
<td>13607</td><td>      <a id="13607c7" class="tk">vuint32_t</a> <a id="13607c17" class="tk">CFS67</a><a id="13607c22" class="tk">:</a>1;               <span class="ct">/* CF 67 status */</span></td></tr>
<tr name="13608" id="13608">
<td>13608</td><td>      <a id="13608c7" class="tk">vuint32_t</a> <a id="13608c17" class="tk">CFS66</a><a id="13608c22" class="tk">:</a>1;               <span class="ct">/* CF 66 status */</span></td></tr>
<tr name="13609" id="13609">
<td>13609</td><td>      <a id="13609c7" class="tk">vuint32_t</a> <a id="13609c17" class="tk">CFS65</a><a id="13609c22" class="tk">:</a>1;               <span class="ct">/* CF 65 status */</span></td></tr>
<tr name="13610" id="13610">
<td>13610</td><td>      <a id="13610c7" class="tk">vuint32_t</a> <a id="13610c17" class="tk">CFS64</a><a id="13610c22" class="tk">:</a>1;               <span class="ct">/* CF 64 status */</span></td></tr>
<tr name="13611" id="13611">
<td>13611</td><td>    <span class="br">}</span> <a id="13611c7" class="tk">B</a>;</td></tr>
<tr name="13612" id="13612">
<td>13612</td><td>  <span class="br">}</span> <a id="13612c5" class="tk">FCCU_CF_S2_32B_tag</a>;</td></tr>
<tr name="13613" id="13613">
<td>13613</td><td></td></tr>
<tr name="13614" id="13614">
<td>13614</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU CF Status Register 3 */</span></td></tr>
<tr name="13615" id="13615">
<td>13615</td><td>    <a id="13615c5" class="tk">vuint32_t</a> <a id="13615c15" class="tk">R</a>;</td></tr>
<tr name="13616" id="13616">
<td>13616</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13617" id="13617">
<td>13617</td><td>      <a id="13617c7" class="tk">vuint32_t</a> <a id="13617c17" class="tk">CFS127</a><a id="13617c23" class="tk">:</a>1;              <span class="ct">/* CF 127 status */</span></td></tr>
<tr name="13618" id="13618">
<td>13618</td><td>      <a id="13618c7" class="tk">vuint32_t</a> <a id="13618c17" class="tk">CFS126</a><a id="13618c23" class="tk">:</a>1;              <span class="ct">/* CF 126 status */</span></td></tr>
<tr name="13619" id="13619">
<td>13619</td><td>      <a id="13619c7" class="tk">vuint32_t</a> <a id="13619c17" class="tk">CFS125</a><a id="13619c23" class="tk">:</a>1;              <span class="ct">/* CF 125 status */</span></td></tr>
<tr name="13620" id="13620">
<td>13620</td><td>      <a id="13620c7" class="tk">vuint32_t</a> <a id="13620c17" class="tk">CFS124</a><a id="13620c23" class="tk">:</a>1;              <span class="ct">/* CF 124 status */</span></td></tr>
<tr name="13621" id="13621">
<td>13621</td><td>      <a id="13621c7" class="tk">vuint32_t</a> <a id="13621c17" class="tk">CFS123</a><a id="13621c23" class="tk">:</a>1;              <span class="ct">/* CF 123 status */</span></td></tr>
<tr name="13622" id="13622">
<td>13622</td><td>      <a id="13622c7" class="tk">vuint32_t</a> <a id="13622c17" class="tk">CFS122</a><a id="13622c23" class="tk">:</a>1;              <span class="ct">/* CF 122 status */</span></td></tr>
<tr name="13623" id="13623">
<td>13623</td><td>      <a id="13623c7" class="tk">vuint32_t</a> <a id="13623c17" class="tk">CFS121</a><a id="13623c23" class="tk">:</a>1;              <span class="ct">/* CF 121 status */</span></td></tr>
<tr name="13624" id="13624">
<td>13624</td><td>      <a id="13624c7" class="tk">vuint32_t</a> <a id="13624c17" class="tk">CFS120</a><a id="13624c23" class="tk">:</a>1;              <span class="ct">/* CF 120 status */</span></td></tr>
<tr name="13625" id="13625">
<td>13625</td><td>      <a id="13625c7" class="tk">vuint32_t</a> <a id="13625c17" class="tk">CFS119</a><a id="13625c23" class="tk">:</a>1;              <span class="ct">/* CF 119 status */</span></td></tr>
<tr name="13626" id="13626">
<td>13626</td><td>      <a id="13626c7" class="tk">vuint32_t</a> <a id="13626c17" class="tk">CFS118</a><a id="13626c23" class="tk">:</a>1;              <span class="ct">/* CF 118 status */</span></td></tr>
<tr name="13627" id="13627">
<td>13627</td><td>      <a id="13627c7" class="tk">vuint32_t</a> <a id="13627c17" class="tk">CFS117</a><a id="13627c23" class="tk">:</a>1;              <span class="ct">/* CF 117 status */</span></td></tr>
<tr name="13628" id="13628">
<td>13628</td><td>      <a id="13628c7" class="tk">vuint32_t</a> <a id="13628c17" class="tk">CFS116</a><a id="13628c23" class="tk">:</a>1;              <span class="ct">/* CF 116 status */</span></td></tr>
<tr name="13629" id="13629">
<td>13629</td><td>      <a id="13629c7" class="tk">vuint32_t</a> <a id="13629c17" class="tk">CFS115</a><a id="13629c23" class="tk">:</a>1;              <span class="ct">/* CF 115 status */</span></td></tr>
<tr name="13630" id="13630">
<td>13630</td><td>      <a id="13630c7" class="tk">vuint32_t</a> <a id="13630c17" class="tk">CFS114</a><a id="13630c23" class="tk">:</a>1;              <span class="ct">/* CF 114 status */</span></td></tr>
<tr name="13631" id="13631">
<td>13631</td><td>      <a id="13631c7" class="tk">vuint32_t</a> <a id="13631c17" class="tk">CFS113</a><a id="13631c23" class="tk">:</a>1;              <span class="ct">/* CF 113 status */</span></td></tr>
<tr name="13632" id="13632">
<td>13632</td><td>      <a id="13632c7" class="tk">vuint32_t</a> <a id="13632c17" class="tk">CFS112</a><a id="13632c23" class="tk">:</a>1;              <span class="ct">/* CF 112 status */</span></td></tr>
<tr name="13633" id="13633">
<td>13633</td><td>      <a id="13633c7" class="tk">vuint32_t</a> <a id="13633c17" class="tk">CFS111</a><a id="13633c23" class="tk">:</a>1;              <span class="ct">/* CF 111 status */</span></td></tr>
<tr name="13634" id="13634">
<td>13634</td><td>      <a id="13634c7" class="tk">vuint32_t</a> <a id="13634c17" class="tk">CFS110</a><a id="13634c23" class="tk">:</a>1;              <span class="ct">/* CF 110 status */</span></td></tr>
<tr name="13635" id="13635">
<td>13635</td><td>      <a id="13635c7" class="tk">vuint32_t</a> <a id="13635c17" class="tk">CFS109</a><a id="13635c23" class="tk">:</a>1;              <span class="ct">/* CF 109 status */</span></td></tr>
<tr name="13636" id="13636">
<td>13636</td><td>      <a id="13636c7" class="tk">vuint32_t</a> <a id="13636c17" class="tk">CFS108</a><a id="13636c23" class="tk">:</a>1;              <span class="ct">/* CF 108 status */</span></td></tr>
<tr name="13637" id="13637">
<td>13637</td><td>      <a id="13637c7" class="tk">vuint32_t</a> <a id="13637c17" class="tk">CFS107</a><a id="13637c23" class="tk">:</a>1;              <span class="ct">/* CF 107 status */</span></td></tr>
<tr name="13638" id="13638">
<td>13638</td><td>      <a id="13638c7" class="tk">vuint32_t</a> <a id="13638c17" class="tk">CFS106</a><a id="13638c23" class="tk">:</a>1;              <span class="ct">/* CF 106 status */</span></td></tr>
<tr name="13639" id="13639">
<td>13639</td><td>      <a id="13639c7" class="tk">vuint32_t</a> <a id="13639c17" class="tk">CFS105</a><a id="13639c23" class="tk">:</a>1;              <span class="ct">/* CF 105 status */</span></td></tr>
<tr name="13640" id="13640">
<td>13640</td><td>      <a id="13640c7" class="tk">vuint32_t</a> <a id="13640c17" class="tk">CFS104</a><a id="13640c23" class="tk">:</a>1;              <span class="ct">/* CF 104 status */</span></td></tr>
<tr name="13641" id="13641">
<td>13641</td><td>      <a id="13641c7" class="tk">vuint32_t</a> <a id="13641c17" class="tk">CFS103</a><a id="13641c23" class="tk">:</a>1;              <span class="ct">/* CF 103 status */</span></td></tr>
<tr name="13642" id="13642">
<td>13642</td><td>      <a id="13642c7" class="tk">vuint32_t</a> <a id="13642c17" class="tk">CFS102</a><a id="13642c23" class="tk">:</a>1;              <span class="ct">/* CF 102 status */</span></td></tr>
<tr name="13643" id="13643">
<td>13643</td><td>      <a id="13643c7" class="tk">vuint32_t</a> <a id="13643c17" class="tk">CFS101</a><a id="13643c23" class="tk">:</a>1;              <span class="ct">/* CF 101 status */</span></td></tr>
<tr name="13644" id="13644">
<td>13644</td><td>      <a id="13644c7" class="tk">vuint32_t</a> <a id="13644c17" class="tk">CFS100</a><a id="13644c23" class="tk">:</a>1;              <span class="ct">/* CF 100 status */</span></td></tr>
<tr name="13645" id="13645">
<td>13645</td><td>      <a id="13645c7" class="tk">vuint32_t</a> <a id="13645c17" class="tk">CFS99</a><a id="13645c22" class="tk">:</a>1;               <span class="ct">/* CF 99 status */</span></td></tr>
<tr name="13646" id="13646">
<td>13646</td><td>      <a id="13646c7" class="tk">vuint32_t</a> <a id="13646c17" class="tk">CFS98</a><a id="13646c22" class="tk">:</a>1;               <span class="ct">/* CF 98 status */</span></td></tr>
<tr name="13647" id="13647">
<td>13647</td><td>      <a id="13647c7" class="tk">vuint32_t</a> <a id="13647c17" class="tk">CFS97</a><a id="13647c22" class="tk">:</a>1;               <span class="ct">/* CF 97 status */</span></td></tr>
<tr name="13648" id="13648">
<td>13648</td><td>      <a id="13648c7" class="tk">vuint32_t</a> <a id="13648c17" class="tk">CFS96</a><a id="13648c22" class="tk">:</a>1;               <span class="ct">/* CF 96 status */</span></td></tr>
<tr name="13649" id="13649">
<td>13649</td><td>    <span class="br">}</span> <a id="13649c7" class="tk">B</a>;</td></tr>
<tr name="13650" id="13650">
<td>13650</td><td>  <span class="br">}</span> <a id="13650c5" class="tk">FCCU_CF_S3_32B_tag</a>;</td></tr>
<tr name="13651" id="13651">
<td>13651</td><td></td></tr>
<tr name="13652" id="13652">
<td>13652</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU_CFK - FCCU CF Key Register */</span></td></tr>
<tr name="13653" id="13653">
<td>13653</td><td>    <a id="13653c5" class="tk">vuint32_t</a> <a id="13653c15" class="tk">R</a>;</td></tr>
<tr name="13654" id="13654">
<td>13654</td><td>  <span class="br">}</span> <a id="13654c5" class="tk">FCCU_CFK_32B_tag</a>;</td></tr>
<tr name="13655" id="13655">
<td>13655</td><td></td></tr>
<tr name="13656" id="13656">
<td>13656</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU NCF Status Register 0 */</span></td></tr>
<tr name="13657" id="13657">
<td>13657</td><td>    <a id="13657c5" class="tk">vuint32_t</a> <a id="13657c15" class="tk">R</a>;</td></tr>
<tr name="13658" id="13658">
<td>13658</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13659" id="13659">
<td>13659</td><td>      <a id="13659c7" class="tk">vuint32_t</a> <a id="13659c17" class="tk">NCFS31</a><a id="13659c23" class="tk">:</a>1;              <span class="ct">/* NCF 31 status */</span></td></tr>
<tr name="13660" id="13660">
<td>13660</td><td>      <a id="13660c7" class="tk">vuint32_t</a> <a id="13660c17" class="tk">NCFS30</a><a id="13660c23" class="tk">:</a>1;              <span class="ct">/* NCF 30 status */</span></td></tr>
<tr name="13661" id="13661">
<td>13661</td><td>      <a id="13661c7" class="tk">vuint32_t</a> <a id="13661c17" class="tk">NCFS29</a><a id="13661c23" class="tk">:</a>1;              <span class="ct">/* NCF 29 status */</span></td></tr>
<tr name="13662" id="13662">
<td>13662</td><td>      <a id="13662c7" class="tk">vuint32_t</a> <a id="13662c17" class="tk">NCFS28</a><a id="13662c23" class="tk">:</a>1;              <span class="ct">/* NCF 28 status */</span></td></tr>
<tr name="13663" id="13663">
<td>13663</td><td>      <a id="13663c7" class="tk">vuint32_t</a> <a id="13663c17" class="tk">NCFS27</a><a id="13663c23" class="tk">:</a>1;              <span class="ct">/* NCF 27 status */</span></td></tr>
<tr name="13664" id="13664">
<td>13664</td><td>      <a id="13664c7" class="tk">vuint32_t</a> <a id="13664c17" class="tk">NCFS26</a><a id="13664c23" class="tk">:</a>1;              <span class="ct">/* NCF 26 status */</span></td></tr>
<tr name="13665" id="13665">
<td>13665</td><td>      <a id="13665c7" class="tk">vuint32_t</a> <a id="13665c17" class="tk">NCFS25</a><a id="13665c23" class="tk">:</a>1;              <span class="ct">/* NCF 25 status */</span></td></tr>
<tr name="13666" id="13666">
<td>13666</td><td>      <a id="13666c7" class="tk">vuint32_t</a> <a id="13666c17" class="tk">NCFS24</a><a id="13666c23" class="tk">:</a>1;              <span class="ct">/* NCF 24 status */</span></td></tr>
<tr name="13667" id="13667">
<td>13667</td><td>      <a id="13667c7" class="tk">vuint32_t</a> <a id="13667c17" class="tk">NCFS23</a><a id="13667c23" class="tk">:</a>1;              <span class="ct">/* NCF 23 status */</span></td></tr>
<tr name="13668" id="13668">
<td>13668</td><td>      <a id="13668c7" class="tk">vuint32_t</a> <a id="13668c17" class="tk">NCFS22</a><a id="13668c23" class="tk">:</a>1;              <span class="ct">/* NCF 22 status */</span></td></tr>
<tr name="13669" id="13669">
<td>13669</td><td>      <a id="13669c7" class="tk">vuint32_t</a> <a id="13669c17" class="tk">NCFS21</a><a id="13669c23" class="tk">:</a>1;              <span class="ct">/* NCF 21 status */</span></td></tr>
<tr name="13670" id="13670">
<td>13670</td><td>      <a id="13670c7" class="tk">vuint32_t</a> <a id="13670c17" class="tk">NCFS20</a><a id="13670c23" class="tk">:</a>1;              <span class="ct">/* NCF 20 status */</span></td></tr>
<tr name="13671" id="13671">
<td>13671</td><td>      <a id="13671c7" class="tk">vuint32_t</a> <a id="13671c17" class="tk">NCFS19</a><a id="13671c23" class="tk">:</a>1;              <span class="ct">/* NCF 19 status */</span></td></tr>
<tr name="13672" id="13672">
<td>13672</td><td>      <a id="13672c7" class="tk">vuint32_t</a> <a id="13672c17" class="tk">NCFS18</a><a id="13672c23" class="tk">:</a>1;              <span class="ct">/* NCF 18 status */</span></td></tr>
<tr name="13673" id="13673">
<td>13673</td><td>      <a id="13673c7" class="tk">vuint32_t</a> <a id="13673c17" class="tk">NCFS17</a><a id="13673c23" class="tk">:</a>1;              <span class="ct">/* NCF 17 status */</span></td></tr>
<tr name="13674" id="13674">
<td>13674</td><td>      <a id="13674c7" class="tk">vuint32_t</a> <a id="13674c17" class="tk">NCFS16</a><a id="13674c23" class="tk">:</a>1;              <span class="ct">/* NCF 16 status */</span></td></tr>
<tr name="13675" id="13675">
<td>13675</td><td>      <a id="13675c7" class="tk">vuint32_t</a> <a id="13675c17" class="tk">NCFS15</a><a id="13675c23" class="tk">:</a>1;              <span class="ct">/* NCF 15 status */</span></td></tr>
<tr name="13676" id="13676">
<td>13676</td><td>      <a id="13676c7" class="tk">vuint32_t</a> <a id="13676c17" class="tk">NCFS14</a><a id="13676c23" class="tk">:</a>1;              <span class="ct">/* NCF 14 status */</span></td></tr>
<tr name="13677" id="13677">
<td>13677</td><td>      <a id="13677c7" class="tk">vuint32_t</a> <a id="13677c17" class="tk">NCFS13</a><a id="13677c23" class="tk">:</a>1;              <span class="ct">/* NCF 13 status */</span></td></tr>
<tr name="13678" id="13678">
<td>13678</td><td>      <a id="13678c7" class="tk">vuint32_t</a> <a id="13678c17" class="tk">NCFS12</a><a id="13678c23" class="tk">:</a>1;              <span class="ct">/* NCF 12 status */</span></td></tr>
<tr name="13679" id="13679">
<td>13679</td><td>      <a id="13679c7" class="tk">vuint32_t</a> <a id="13679c17" class="tk">NCFS11</a><a id="13679c23" class="tk">:</a>1;              <span class="ct">/* NCF 11 status */</span></td></tr>
<tr name="13680" id="13680">
<td>13680</td><td>      <a id="13680c7" class="tk">vuint32_t</a> <a id="13680c17" class="tk">NCFS10</a><a id="13680c23" class="tk">:</a>1;              <span class="ct">/* NCF 10 status */</span></td></tr>
<tr name="13681" id="13681">
<td>13681</td><td>      <a id="13681c7" class="tk">vuint32_t</a> <a id="13681c17" class="tk">NCFS9</a><a id="13681c22" class="tk">:</a>1;               <span class="ct">/* NCF 9 status */</span></td></tr>
<tr name="13682" id="13682">
<td>13682</td><td>      <a id="13682c7" class="tk">vuint32_t</a> <a id="13682c17" class="tk">NCFS8</a><a id="13682c22" class="tk">:</a>1;               <span class="ct">/* NCF 8 status */</span></td></tr>
<tr name="13683" id="13683">
<td>13683</td><td>      <a id="13683c7" class="tk">vuint32_t</a> <a id="13683c17" class="tk">NCFS7</a><a id="13683c22" class="tk">:</a>1;               <span class="ct">/* NCF 7 status */</span></td></tr>
<tr name="13684" id="13684">
<td>13684</td><td>      <a id="13684c7" class="tk">vuint32_t</a> <a id="13684c17" class="tk">NCFS6</a><a id="13684c22" class="tk">:</a>1;               <span class="ct">/* NCF 6 status */</span></td></tr>
<tr name="13685" id="13685">
<td>13685</td><td>      <a id="13685c7" class="tk">vuint32_t</a> <a id="13685c17" class="tk">NCFS5</a><a id="13685c22" class="tk">:</a>1;               <span class="ct">/* NCF 5 status */</span></td></tr>
<tr name="13686" id="13686">
<td>13686</td><td>      <a id="13686c7" class="tk">vuint32_t</a> <a id="13686c17" class="tk">NCFS4</a><a id="13686c22" class="tk">:</a>1;               <span class="ct">/* NCF 4 status */</span></td></tr>
<tr name="13687" id="13687">
<td>13687</td><td>      <a id="13687c7" class="tk">vuint32_t</a> <a id="13687c17" class="tk">NCFS3</a><a id="13687c22" class="tk">:</a>1;               <span class="ct">/* NCF 3 status */</span></td></tr>
<tr name="13688" id="13688">
<td>13688</td><td>      <a id="13688c7" class="tk">vuint32_t</a> <a id="13688c17" class="tk">NCFS2</a><a id="13688c22" class="tk">:</a>1;               <span class="ct">/* NCF 2 status */</span></td></tr>
<tr name="13689" id="13689">
<td>13689</td><td>      <a id="13689c7" class="tk">vuint32_t</a> <a id="13689c17" class="tk">NCFS1</a><a id="13689c22" class="tk">:</a>1;               <span class="ct">/* NCF 1 status */</span></td></tr>
<tr name="13690" id="13690">
<td>13690</td><td>      <a id="13690c7" class="tk">vuint32_t</a> <a id="13690c17" class="tk">NCFS0</a><a id="13690c22" class="tk">:</a>1;               <span class="ct">/* NCF 0 status */</span></td></tr>
<tr name="13691" id="13691">
<td>13691</td><td>    <span class="br">}</span> <a id="13691c7" class="tk">B</a>;</td></tr>
<tr name="13692" id="13692">
<td>13692</td><td>  <span class="br">}</span> <a id="13692c5" class="tk">FCCU_NCF_S0_32B_tag</a>;</td></tr>
<tr name="13693" id="13693">
<td>13693</td><td></td></tr>
<tr name="13694" id="13694">
<td>13694</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU NCF Status Register 1 */</span></td></tr>
<tr name="13695" id="13695">
<td>13695</td><td>    <a id="13695c5" class="tk">vuint32_t</a> <a id="13695c15" class="tk">R</a>;</td></tr>
<tr name="13696" id="13696">
<td>13696</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13697" id="13697">
<td>13697</td><td>      <a id="13697c7" class="tk">vuint32_t</a> <a id="13697c17" class="tk">NCFS63</a><a id="13697c23" class="tk">:</a>1;              <span class="ct">/* NCF 63 status */</span></td></tr>
<tr name="13698" id="13698">
<td>13698</td><td>      <a id="13698c7" class="tk">vuint32_t</a> <a id="13698c17" class="tk">NCFS62</a><a id="13698c23" class="tk">:</a>1;              <span class="ct">/* NCF 62 status */</span></td></tr>
<tr name="13699" id="13699">
<td>13699</td><td>      <a id="13699c7" class="tk">vuint32_t</a> <a id="13699c17" class="tk">NCFS61</a><a id="13699c23" class="tk">:</a>1;              <span class="ct">/* NCF 61 status */</span></td></tr>
<tr name="13700" id="13700">
<td>13700</td><td>      <a id="13700c7" class="tk">vuint32_t</a> <a id="13700c17" class="tk">NCFS60</a><a id="13700c23" class="tk">:</a>1;              <span class="ct">/* NCF 60 status */</span></td></tr>
<tr name="13701" id="13701">
<td>13701</td><td>      <a id="13701c7" class="tk">vuint32_t</a> <a id="13701c17" class="tk">NCFS59</a><a id="13701c23" class="tk">:</a>1;              <span class="ct">/* NCF 59 status */</span></td></tr>
<tr name="13702" id="13702">
<td>13702</td><td>      <a id="13702c7" class="tk">vuint32_t</a> <a id="13702c17" class="tk">NCFS58</a><a id="13702c23" class="tk">:</a>1;              <span class="ct">/* NCF 58 status */</span></td></tr>
<tr name="13703" id="13703">
<td>13703</td><td>      <a id="13703c7" class="tk">vuint32_t</a> <a id="13703c17" class="tk">NCFS57</a><a id="13703c23" class="tk">:</a>1;              <span class="ct">/* NCF 57 status */</span></td></tr>
<tr name="13704" id="13704">
<td>13704</td><td>      <a id="13704c7" class="tk">vuint32_t</a> <a id="13704c17" class="tk">NCFS56</a><a id="13704c23" class="tk">:</a>1;              <span class="ct">/* NCF 56 status */</span></td></tr>
<tr name="13705" id="13705">
<td>13705</td><td>      <a id="13705c7" class="tk">vuint32_t</a> <a id="13705c17" class="tk">NCFS55</a><a id="13705c23" class="tk">:</a>1;              <span class="ct">/* NCF 55 status */</span></td></tr>
<tr name="13706" id="13706">
<td>13706</td><td>      <a id="13706c7" class="tk">vuint32_t</a> <a id="13706c17" class="tk">NCFS54</a><a id="13706c23" class="tk">:</a>1;              <span class="ct">/* NCF 54 status */</span></td></tr>
<tr name="13707" id="13707">
<td>13707</td><td>      <a id="13707c7" class="tk">vuint32_t</a> <a id="13707c17" class="tk">NCFS53</a><a id="13707c23" class="tk">:</a>1;              <span class="ct">/* NCF 53 status */</span></td></tr>
<tr name="13708" id="13708">
<td>13708</td><td>      <a id="13708c7" class="tk">vuint32_t</a> <a id="13708c17" class="tk">NCFS52</a><a id="13708c23" class="tk">:</a>1;              <span class="ct">/* NCF 52 status */</span></td></tr>
<tr name="13709" id="13709">
<td>13709</td><td>      <a id="13709c7" class="tk">vuint32_t</a> <a id="13709c17" class="tk">NCFS51</a><a id="13709c23" class="tk">:</a>1;              <span class="ct">/* NCF 51 status */</span></td></tr>
<tr name="13710" id="13710">
<td>13710</td><td>      <a id="13710c7" class="tk">vuint32_t</a> <a id="13710c17" class="tk">NCFS50</a><a id="13710c23" class="tk">:</a>1;              <span class="ct">/* NCF 50 status */</span></td></tr>
<tr name="13711" id="13711">
<td>13711</td><td>      <a id="13711c7" class="tk">vuint32_t</a> <a id="13711c17" class="tk">NCFS49</a><a id="13711c23" class="tk">:</a>1;              <span class="ct">/* NCF 49 status */</span></td></tr>
<tr name="13712" id="13712">
<td>13712</td><td>      <a id="13712c7" class="tk">vuint32_t</a> <a id="13712c17" class="tk">NCFS48</a><a id="13712c23" class="tk">:</a>1;              <span class="ct">/* NCF 48 status */</span></td></tr>
<tr name="13713" id="13713">
<td>13713</td><td>      <a id="13713c7" class="tk">vuint32_t</a> <a id="13713c17" class="tk">NCFS47</a><a id="13713c23" class="tk">:</a>1;              <span class="ct">/* NCF 47 status */</span></td></tr>
<tr name="13714" id="13714">
<td>13714</td><td>      <a id="13714c7" class="tk">vuint32_t</a> <a id="13714c17" class="tk">NCFS46</a><a id="13714c23" class="tk">:</a>1;              <span class="ct">/* NCF 46 status */</span></td></tr>
<tr name="13715" id="13715">
<td>13715</td><td>      <a id="13715c7" class="tk">vuint32_t</a> <a id="13715c17" class="tk">NCFS45</a><a id="13715c23" class="tk">:</a>1;              <span class="ct">/* NCF 45 status */</span></td></tr>
<tr name="13716" id="13716">
<td>13716</td><td>      <a id="13716c7" class="tk">vuint32_t</a> <a id="13716c17" class="tk">NCFS44</a><a id="13716c23" class="tk">:</a>1;              <span class="ct">/* NCF 44 status */</span></td></tr>
<tr name="13717" id="13717">
<td>13717</td><td>      <a id="13717c7" class="tk">vuint32_t</a> <a id="13717c17" class="tk">NCFS43</a><a id="13717c23" class="tk">:</a>1;              <span class="ct">/* NCF 43 status */</span></td></tr>
<tr name="13718" id="13718">
<td>13718</td><td>      <a id="13718c7" class="tk">vuint32_t</a> <a id="13718c17" class="tk">NCFS42</a><a id="13718c23" class="tk">:</a>1;              <span class="ct">/* NCF 42 status */</span></td></tr>
<tr name="13719" id="13719">
<td>13719</td><td>      <a id="13719c7" class="tk">vuint32_t</a> <a id="13719c17" class="tk">NCFS41</a><a id="13719c23" class="tk">:</a>1;              <span class="ct">/* NCF 41 status */</span></td></tr>
<tr name="13720" id="13720">
<td>13720</td><td>      <a id="13720c7" class="tk">vuint32_t</a> <a id="13720c17" class="tk">NCFS40</a><a id="13720c23" class="tk">:</a>1;              <span class="ct">/* NCF 40 status */</span></td></tr>
<tr name="13721" id="13721">
<td>13721</td><td>      <a id="13721c7" class="tk">vuint32_t</a> <a id="13721c17" class="tk">NCFS39</a><a id="13721c23" class="tk">:</a>1;              <span class="ct">/* NCF 39 status */</span></td></tr>
<tr name="13722" id="13722">
<td>13722</td><td>      <a id="13722c7" class="tk">vuint32_t</a> <a id="13722c17" class="tk">NCFS38</a><a id="13722c23" class="tk">:</a>1;              <span class="ct">/* NCF 38 status */</span></td></tr>
<tr name="13723" id="13723">
<td>13723</td><td>      <a id="13723c7" class="tk">vuint32_t</a> <a id="13723c17" class="tk">NCFS37</a><a id="13723c23" class="tk">:</a>1;              <span class="ct">/* NCF 37 status */</span></td></tr>
<tr name="13724" id="13724">
<td>13724</td><td>      <a id="13724c7" class="tk">vuint32_t</a> <a id="13724c17" class="tk">NCFS36</a><a id="13724c23" class="tk">:</a>1;              <span class="ct">/* NCF 36 status */</span></td></tr>
<tr name="13725" id="13725">
<td>13725</td><td>      <a id="13725c7" class="tk">vuint32_t</a> <a id="13725c17" class="tk">NCFS35</a><a id="13725c23" class="tk">:</a>1;              <span class="ct">/* NCF 35 status */</span></td></tr>
<tr name="13726" id="13726">
<td>13726</td><td>      <a id="13726c7" class="tk">vuint32_t</a> <a id="13726c17" class="tk">NCFS34</a><a id="13726c23" class="tk">:</a>1;              <span class="ct">/* NCF 34 status */</span></td></tr>
<tr name="13727" id="13727">
<td>13727</td><td>      <a id="13727c7" class="tk">vuint32_t</a> <a id="13727c17" class="tk">NCFS33</a><a id="13727c23" class="tk">:</a>1;              <span class="ct">/* NCF 33 status */</span></td></tr>
<tr name="13728" id="13728">
<td>13728</td><td>      <a id="13728c7" class="tk">vuint32_t</a> <a id="13728c17" class="tk">NCFS32</a><a id="13728c23" class="tk">:</a>1;              <span class="ct">/* NCF 32 status */</span></td></tr>
<tr name="13729" id="13729">
<td>13729</td><td>    <span class="br">}</span> <a id="13729c7" class="tk">B</a>;</td></tr>
<tr name="13730" id="13730">
<td>13730</td><td>  <span class="br">}</span> <a id="13730c5" class="tk">FCCU_NCF_S1_32B_tag</a>;</td></tr>
<tr name="13731" id="13731">
<td>13731</td><td></td></tr>
<tr name="13732" id="13732">
<td>13732</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU NCF Status Register 2 */</span></td></tr>
<tr name="13733" id="13733">
<td>13733</td><td>    <a id="13733c5" class="tk">vuint32_t</a> <a id="13733c15" class="tk">R</a>;</td></tr>
<tr name="13734" id="13734">
<td>13734</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13735" id="13735">
<td>13735</td><td>      <a id="13735c7" class="tk">vuint32_t</a> <a id="13735c17" class="tk">NCFS95</a><a id="13735c23" class="tk">:</a>1;              <span class="ct">/* NCF 95 status */</span></td></tr>
<tr name="13736" id="13736">
<td>13736</td><td>      <a id="13736c7" class="tk">vuint32_t</a> <a id="13736c17" class="tk">NCFS94</a><a id="13736c23" class="tk">:</a>1;              <span class="ct">/* NCF 94 status */</span></td></tr>
<tr name="13737" id="13737">
<td>13737</td><td>      <a id="13737c7" class="tk">vuint32_t</a> <a id="13737c17" class="tk">NCFS93</a><a id="13737c23" class="tk">:</a>1;              <span class="ct">/* NCF 93 status */</span></td></tr>
<tr name="13738" id="13738">
<td>13738</td><td>      <a id="13738c7" class="tk">vuint32_t</a> <a id="13738c17" class="tk">NCFS92</a><a id="13738c23" class="tk">:</a>1;              <span class="ct">/* NCF 92 status */</span></td></tr>
<tr name="13739" id="13739">
<td>13739</td><td>      <a id="13739c7" class="tk">vuint32_t</a> <a id="13739c17" class="tk">NCFS91</a><a id="13739c23" class="tk">:</a>1;              <span class="ct">/* NCF 91 status */</span></td></tr>
<tr name="13740" id="13740">
<td>13740</td><td>      <a id="13740c7" class="tk">vuint32_t</a> <a id="13740c17" class="tk">NCFS90</a><a id="13740c23" class="tk">:</a>1;              <span class="ct">/* NCF 90 status */</span></td></tr>
<tr name="13741" id="13741">
<td>13741</td><td>      <a id="13741c7" class="tk">vuint32_t</a> <a id="13741c17" class="tk">NCFS89</a><a id="13741c23" class="tk">:</a>1;              <span class="ct">/* NCF 89 status */</span></td></tr>
<tr name="13742" id="13742">
<td>13742</td><td>      <a id="13742c7" class="tk">vuint32_t</a> <a id="13742c17" class="tk">NCFS88</a><a id="13742c23" class="tk">:</a>1;              <span class="ct">/* NCF 88 status */</span></td></tr>
<tr name="13743" id="13743">
<td>13743</td><td>      <a id="13743c7" class="tk">vuint32_t</a> <a id="13743c17" class="tk">NCFS87</a><a id="13743c23" class="tk">:</a>1;              <span class="ct">/* NCF 87 status */</span></td></tr>
<tr name="13744" id="13744">
<td>13744</td><td>      <a id="13744c7" class="tk">vuint32_t</a> <a id="13744c17" class="tk">NCFS86</a><a id="13744c23" class="tk">:</a>1;              <span class="ct">/* NCF 86 status */</span></td></tr>
<tr name="13745" id="13745">
<td>13745</td><td>      <a id="13745c7" class="tk">vuint32_t</a> <a id="13745c17" class="tk">NCFS85</a><a id="13745c23" class="tk">:</a>1;              <span class="ct">/* NCF 85 status */</span></td></tr>
<tr name="13746" id="13746">
<td>13746</td><td>      <a id="13746c7" class="tk">vuint32_t</a> <a id="13746c17" class="tk">NCFS84</a><a id="13746c23" class="tk">:</a>1;              <span class="ct">/* NCF 84 status */</span></td></tr>
<tr name="13747" id="13747">
<td>13747</td><td>      <a id="13747c7" class="tk">vuint32_t</a> <a id="13747c17" class="tk">NCFS83</a><a id="13747c23" class="tk">:</a>1;              <span class="ct">/* NCF 83 status */</span></td></tr>
<tr name="13748" id="13748">
<td>13748</td><td>      <a id="13748c7" class="tk">vuint32_t</a> <a id="13748c17" class="tk">NCFS82</a><a id="13748c23" class="tk">:</a>1;              <span class="ct">/* NCF 82 status */</span></td></tr>
<tr name="13749" id="13749">
<td>13749</td><td>      <a id="13749c7" class="tk">vuint32_t</a> <a id="13749c17" class="tk">NCFS81</a><a id="13749c23" class="tk">:</a>1;              <span class="ct">/* NCF 81 status */</span></td></tr>
<tr name="13750" id="13750">
<td>13750</td><td>      <a id="13750c7" class="tk">vuint32_t</a> <a id="13750c17" class="tk">NCFS80</a><a id="13750c23" class="tk">:</a>1;              <span class="ct">/* NCF 80 status */</span></td></tr>
<tr name="13751" id="13751">
<td>13751</td><td>      <a id="13751c7" class="tk">vuint32_t</a> <a id="13751c17" class="tk">NCFS79</a><a id="13751c23" class="tk">:</a>1;              <span class="ct">/* NCF 79 status */</span></td></tr>
<tr name="13752" id="13752">
<td>13752</td><td>      <a id="13752c7" class="tk">vuint32_t</a> <a id="13752c17" class="tk">NCFS78</a><a id="13752c23" class="tk">:</a>1;              <span class="ct">/* NCF 78 status */</span></td></tr>
<tr name="13753" id="13753">
<td>13753</td><td>      <a id="13753c7" class="tk">vuint32_t</a> <a id="13753c17" class="tk">NCFS77</a><a id="13753c23" class="tk">:</a>1;              <span class="ct">/* NCF 77 status */</span></td></tr>
<tr name="13754" id="13754">
<td>13754</td><td>      <a id="13754c7" class="tk">vuint32_t</a> <a id="13754c17" class="tk">NCFS76</a><a id="13754c23" class="tk">:</a>1;              <span class="ct">/* NCF 76 status */</span></td></tr>
<tr name="13755" id="13755">
<td>13755</td><td>      <a id="13755c7" class="tk">vuint32_t</a> <a id="13755c17" class="tk">NCFS75</a><a id="13755c23" class="tk">:</a>1;              <span class="ct">/* NCF 75 status */</span></td></tr>
<tr name="13756" id="13756">
<td>13756</td><td>      <a id="13756c7" class="tk">vuint32_t</a> <a id="13756c17" class="tk">NCFS74</a><a id="13756c23" class="tk">:</a>1;              <span class="ct">/* NCF 74 status */</span></td></tr>
<tr name="13757" id="13757">
<td>13757</td><td>      <a id="13757c7" class="tk">vuint32_t</a> <a id="13757c17" class="tk">NCFS73</a><a id="13757c23" class="tk">:</a>1;              <span class="ct">/* NCF 73 status */</span></td></tr>
<tr name="13758" id="13758">
<td>13758</td><td>      <a id="13758c7" class="tk">vuint32_t</a> <a id="13758c17" class="tk">NCFS72</a><a id="13758c23" class="tk">:</a>1;              <span class="ct">/* NCF 72 status */</span></td></tr>
<tr name="13759" id="13759">
<td>13759</td><td>      <a id="13759c7" class="tk">vuint32_t</a> <a id="13759c17" class="tk">NCFS71</a><a id="13759c23" class="tk">:</a>1;              <span class="ct">/* NCF 71 status */</span></td></tr>
<tr name="13760" id="13760">
<td>13760</td><td>      <a id="13760c7" class="tk">vuint32_t</a> <a id="13760c17" class="tk">NCFS70</a><a id="13760c23" class="tk">:</a>1;              <span class="ct">/* NCF 70 status */</span></td></tr>
<tr name="13761" id="13761">
<td>13761</td><td>      <a id="13761c7" class="tk">vuint32_t</a> <a id="13761c17" class="tk">NCFS69</a><a id="13761c23" class="tk">:</a>1;              <span class="ct">/* NCF 69 status */</span></td></tr>
<tr name="13762" id="13762">
<td>13762</td><td>      <a id="13762c7" class="tk">vuint32_t</a> <a id="13762c17" class="tk">NCFS68</a><a id="13762c23" class="tk">:</a>1;              <span class="ct">/* NCF 68 status */</span></td></tr>
<tr name="13763" id="13763">
<td>13763</td><td>      <a id="13763c7" class="tk">vuint32_t</a> <a id="13763c17" class="tk">NCFS67</a><a id="13763c23" class="tk">:</a>1;              <span class="ct">/* NCF 67 status */</span></td></tr>
<tr name="13764" id="13764">
<td>13764</td><td>      <a id="13764c7" class="tk">vuint32_t</a> <a id="13764c17" class="tk">NCFS66</a><a id="13764c23" class="tk">:</a>1;              <span class="ct">/* NCF 66 status */</span></td></tr>
<tr name="13765" id="13765">
<td>13765</td><td>      <a id="13765c7" class="tk">vuint32_t</a> <a id="13765c17" class="tk">NCFS65</a><a id="13765c23" class="tk">:</a>1;              <span class="ct">/* NCF 65 status */</span></td></tr>
<tr name="13766" id="13766">
<td>13766</td><td>      <a id="13766c7" class="tk">vuint32_t</a> <a id="13766c17" class="tk">NCFS64</a><a id="13766c23" class="tk">:</a>1;              <span class="ct">/* NCF 64 status */</span></td></tr>
<tr name="13767" id="13767">
<td>13767</td><td>    <span class="br">}</span> <a id="13767c7" class="tk">B</a>;</td></tr>
<tr name="13768" id="13768">
<td>13768</td><td>  <span class="br">}</span> <a id="13768c5" class="tk">FCCU_NCF_S2_32B_tag</a>;</td></tr>
<tr name="13769" id="13769">
<td>13769</td><td></td></tr>
<tr name="13770" id="13770">
<td>13770</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU NCF Status Register 3 */</span></td></tr>
<tr name="13771" id="13771">
<td>13771</td><td>    <a id="13771c5" class="tk">vuint32_t</a> <a id="13771c15" class="tk">R</a>;</td></tr>
<tr name="13772" id="13772">
<td>13772</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13773" id="13773">
<td>13773</td><td>      <a id="13773c7" class="tk">vuint32_t</a> <a id="13773c17" class="tk">NCFS127</a><a id="13773c24" class="tk">:</a>1;             <span class="ct">/* NCF 127 status */</span></td></tr>
<tr name="13774" id="13774">
<td>13774</td><td>      <a id="13774c7" class="tk">vuint32_t</a> <a id="13774c17" class="tk">NCFS126</a><a id="13774c24" class="tk">:</a>1;             <span class="ct">/* NCF 126 status */</span></td></tr>
<tr name="13775" id="13775">
<td>13775</td><td>      <a id="13775c7" class="tk">vuint32_t</a> <a id="13775c17" class="tk">NCFS125</a><a id="13775c24" class="tk">:</a>1;             <span class="ct">/* NCF 125 status */</span></td></tr>
<tr name="13776" id="13776">
<td>13776</td><td>      <a id="13776c7" class="tk">vuint32_t</a> <a id="13776c17" class="tk">NCFS124</a><a id="13776c24" class="tk">:</a>1;             <span class="ct">/* NCF 124 status */</span></td></tr>
<tr name="13777" id="13777">
<td>13777</td><td>      <a id="13777c7" class="tk">vuint32_t</a> <a id="13777c17" class="tk">NCFS123</a><a id="13777c24" class="tk">:</a>1;             <span class="ct">/* NCF 123 status */</span></td></tr>
<tr name="13778" id="13778">
<td>13778</td><td>      <a id="13778c7" class="tk">vuint32_t</a> <a id="13778c17" class="tk">NCFS122</a><a id="13778c24" class="tk">:</a>1;             <span class="ct">/* NCF 122 status */</span></td></tr>
<tr name="13779" id="13779">
<td>13779</td><td>      <a id="13779c7" class="tk">vuint32_t</a> <a id="13779c17" class="tk">NCFS121</a><a id="13779c24" class="tk">:</a>1;             <span class="ct">/* NCF 121 status */</span></td></tr>
<tr name="13780" id="13780">
<td>13780</td><td>      <a id="13780c7" class="tk">vuint32_t</a> <a id="13780c17" class="tk">NCFS120</a><a id="13780c24" class="tk">:</a>1;             <span class="ct">/* NCF 120 status */</span></td></tr>
<tr name="13781" id="13781">
<td>13781</td><td>      <a id="13781c7" class="tk">vuint32_t</a> <a id="13781c17" class="tk">NCFS119</a><a id="13781c24" class="tk">:</a>1;             <span class="ct">/* NCF 119 status */</span></td></tr>
<tr name="13782" id="13782">
<td>13782</td><td>      <a id="13782c7" class="tk">vuint32_t</a> <a id="13782c17" class="tk">NCFS118</a><a id="13782c24" class="tk">:</a>1;             <span class="ct">/* NCF 118 status */</span></td></tr>
<tr name="13783" id="13783">
<td>13783</td><td>      <a id="13783c7" class="tk">vuint32_t</a> <a id="13783c17" class="tk">NCFS117</a><a id="13783c24" class="tk">:</a>1;             <span class="ct">/* NCF 117 status */</span></td></tr>
<tr name="13784" id="13784">
<td>13784</td><td>      <a id="13784c7" class="tk">vuint32_t</a> <a id="13784c17" class="tk">NCFS116</a><a id="13784c24" class="tk">:</a>1;             <span class="ct">/* NCF 116 status */</span></td></tr>
<tr name="13785" id="13785">
<td>13785</td><td>      <a id="13785c7" class="tk">vuint32_t</a> <a id="13785c17" class="tk">NCFS115</a><a id="13785c24" class="tk">:</a>1;             <span class="ct">/* NCF 115 status */</span></td></tr>
<tr name="13786" id="13786">
<td>13786</td><td>      <a id="13786c7" class="tk">vuint32_t</a> <a id="13786c17" class="tk">NCFS114</a><a id="13786c24" class="tk">:</a>1;             <span class="ct">/* NCF 114 status */</span></td></tr>
<tr name="13787" id="13787">
<td>13787</td><td>      <a id="13787c7" class="tk">vuint32_t</a> <a id="13787c17" class="tk">NCFS113</a><a id="13787c24" class="tk">:</a>1;             <span class="ct">/* NCF 113 status */</span></td></tr>
<tr name="13788" id="13788">
<td>13788</td><td>      <a id="13788c7" class="tk">vuint32_t</a> <a id="13788c17" class="tk">NCFS112</a><a id="13788c24" class="tk">:</a>1;             <span class="ct">/* NCF 112 status */</span></td></tr>
<tr name="13789" id="13789">
<td>13789</td><td>      <a id="13789c7" class="tk">vuint32_t</a> <a id="13789c17" class="tk">NCFS111</a><a id="13789c24" class="tk">:</a>1;             <span class="ct">/* NCF 111 status */</span></td></tr>
<tr name="13790" id="13790">
<td>13790</td><td>      <a id="13790c7" class="tk">vuint32_t</a> <a id="13790c17" class="tk">NCFS110</a><a id="13790c24" class="tk">:</a>1;             <span class="ct">/* NCF 110 status */</span></td></tr>
<tr name="13791" id="13791">
<td>13791</td><td>      <a id="13791c7" class="tk">vuint32_t</a> <a id="13791c17" class="tk">NCFS109</a><a id="13791c24" class="tk">:</a>1;             <span class="ct">/* NCF 109 status */</span></td></tr>
<tr name="13792" id="13792">
<td>13792</td><td>      <a id="13792c7" class="tk">vuint32_t</a> <a id="13792c17" class="tk">NCFS108</a><a id="13792c24" class="tk">:</a>1;             <span class="ct">/* NCF 108 status */</span></td></tr>
<tr name="13793" id="13793">
<td>13793</td><td>      <a id="13793c7" class="tk">vuint32_t</a> <a id="13793c17" class="tk">NCFS107</a><a id="13793c24" class="tk">:</a>1;             <span class="ct">/* NCF 107 status */</span></td></tr>
<tr name="13794" id="13794">
<td>13794</td><td>      <a id="13794c7" class="tk">vuint32_t</a> <a id="13794c17" class="tk">NCFS106</a><a id="13794c24" class="tk">:</a>1;             <span class="ct">/* NCF 106 status */</span></td></tr>
<tr name="13795" id="13795">
<td>13795</td><td>      <a id="13795c7" class="tk">vuint32_t</a> <a id="13795c17" class="tk">NCFS105</a><a id="13795c24" class="tk">:</a>1;             <span class="ct">/* NCF 105 status */</span></td></tr>
<tr name="13796" id="13796">
<td>13796</td><td>      <a id="13796c7" class="tk">vuint32_t</a> <a id="13796c17" class="tk">NCFS104</a><a id="13796c24" class="tk">:</a>1;             <span class="ct">/* NCF 104 status */</span></td></tr>
<tr name="13797" id="13797">
<td>13797</td><td>      <a id="13797c7" class="tk">vuint32_t</a> <a id="13797c17" class="tk">NCFS103</a><a id="13797c24" class="tk">:</a>1;             <span class="ct">/* NCF 103 status */</span></td></tr>
<tr name="13798" id="13798">
<td>13798</td><td>      <a id="13798c7" class="tk">vuint32_t</a> <a id="13798c17" class="tk">NCFS102</a><a id="13798c24" class="tk">:</a>1;             <span class="ct">/* NCF 102 status */</span></td></tr>
<tr name="13799" id="13799">
<td>13799</td><td>      <a id="13799c7" class="tk">vuint32_t</a> <a id="13799c17" class="tk">NCFS101</a><a id="13799c24" class="tk">:</a>1;             <span class="ct">/* NCF 101 status */</span></td></tr>
<tr name="13800" id="13800">
<td>13800</td><td>      <a id="13800c7" class="tk">vuint32_t</a> <a id="13800c17" class="tk">NCFS100</a><a id="13800c24" class="tk">:</a>1;             <span class="ct">/* NCF 100 status */</span></td></tr>
<tr name="13801" id="13801">
<td>13801</td><td>      <a id="13801c7" class="tk">vuint32_t</a> <a id="13801c17" class="tk">NCFS99</a><a id="13801c23" class="tk">:</a>1;              <span class="ct">/* NCF 99 status */</span></td></tr>
<tr name="13802" id="13802">
<td>13802</td><td>      <a id="13802c7" class="tk">vuint32_t</a> <a id="13802c17" class="tk">NCFS98</a><a id="13802c23" class="tk">:</a>1;              <span class="ct">/* NCF 98 status */</span></td></tr>
<tr name="13803" id="13803">
<td>13803</td><td>      <a id="13803c7" class="tk">vuint32_t</a> <a id="13803c17" class="tk">NCFS97</a><a id="13803c23" class="tk">:</a>1;              <span class="ct">/* NCF 97 status */</span></td></tr>
<tr name="13804" id="13804">
<td>13804</td><td>      <a id="13804c7" class="tk">vuint32_t</a> <a id="13804c17" class="tk">NCFS96</a><a id="13804c23" class="tk">:</a>1;              <span class="ct">/* NCF 96 status */</span></td></tr>
<tr name="13805" id="13805">
<td>13805</td><td>    <span class="br">}</span> <a id="13805c7" class="tk">B</a>;</td></tr>
<tr name="13806" id="13806">
<td>13806</td><td>  <span class="br">}</span> <a id="13806c5" class="tk">FCCU_NCF_S3_32B_tag</a>;</td></tr>
<tr name="13807" id="13807">
<td>13807</td><td></td></tr>
<tr name="13808" id="13808">
<td>13808</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU_NCFK - FCCU NCF Key Register */</span></td></tr>
<tr name="13809" id="13809">
<td>13809</td><td>    <a id="13809c5" class="tk">vuint32_t</a> <a id="13809c15" class="tk">R</a>;</td></tr>
<tr name="13810" id="13810">
<td>13810</td><td>  <span class="br">}</span> <a id="13810c5" class="tk">FCCU_NCFK_32B_tag</a>;</td></tr>
<tr name="13811" id="13811">
<td>13811</td><td></td></tr>
<tr name="13812" id="13812">
<td>13812</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU NCF Enable Register 0 */</span></td></tr>
<tr name="13813" id="13813">
<td>13813</td><td>    <a id="13813c5" class="tk">vuint32_t</a> <a id="13813c15" class="tk">R</a>;</td></tr>
<tr name="13814" id="13814">
<td>13814</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13815" id="13815">
<td>13815</td><td>      <a id="13815c7" class="tk">vuint32_t</a> <a id="13815c17" class="tk">NCFE31</a><a id="13815c23" class="tk">:</a>1;              <span class="ct">/* NCF 31 enable */</span></td></tr>
<tr name="13816" id="13816">
<td>13816</td><td>      <a id="13816c7" class="tk">vuint32_t</a> <a id="13816c17" class="tk">NCFE30</a><a id="13816c23" class="tk">:</a>1;              <span class="ct">/* NCF 30 enable */</span></td></tr>
<tr name="13817" id="13817">
<td>13817</td><td>      <a id="13817c7" class="tk">vuint32_t</a> <a id="13817c17" class="tk">NCFE29</a><a id="13817c23" class="tk">:</a>1;              <span class="ct">/* NCF 29 enable */</span></td></tr>
<tr name="13818" id="13818">
<td>13818</td><td>      <a id="13818c7" class="tk">vuint32_t</a> <a id="13818c17" class="tk">NCFE28</a><a id="13818c23" class="tk">:</a>1;              <span class="ct">/* NCF 28 enable */</span></td></tr>
<tr name="13819" id="13819">
<td>13819</td><td>      <a id="13819c7" class="tk">vuint32_t</a> <a id="13819c17" class="tk">NCFE27</a><a id="13819c23" class="tk">:</a>1;              <span class="ct">/* NCF 27 enable */</span></td></tr>
<tr name="13820" id="13820">
<td>13820</td><td>      <a id="13820c7" class="tk">vuint32_t</a> <a id="13820c17" class="tk">NCFE26</a><a id="13820c23" class="tk">:</a>1;              <span class="ct">/* NCF 26 enable */</span></td></tr>
<tr name="13821" id="13821">
<td>13821</td><td>      <a id="13821c7" class="tk">vuint32_t</a> <a id="13821c17" class="tk">NCFE25</a><a id="13821c23" class="tk">:</a>1;              <span class="ct">/* NCF 25 enable */</span></td></tr>
<tr name="13822" id="13822">
<td>13822</td><td>      <a id="13822c7" class="tk">vuint32_t</a> <a id="13822c17" class="tk">NCFE24</a><a id="13822c23" class="tk">:</a>1;              <span class="ct">/* NCF 24 enable */</span></td></tr>
<tr name="13823" id="13823">
<td>13823</td><td>      <a id="13823c7" class="tk">vuint32_t</a> <a id="13823c17" class="tk">NCFE23</a><a id="13823c23" class="tk">:</a>1;              <span class="ct">/* NCF 23 enable */</span></td></tr>
<tr name="13824" id="13824">
<td>13824</td><td>      <a id="13824c7" class="tk">vuint32_t</a> <a id="13824c17" class="tk">NCFE22</a><a id="13824c23" class="tk">:</a>1;              <span class="ct">/* NCF 22 enable */</span></td></tr>
<tr name="13825" id="13825">
<td>13825</td><td>      <a id="13825c7" class="tk">vuint32_t</a> <a id="13825c17" class="tk">NCFE21</a><a id="13825c23" class="tk">:</a>1;              <span class="ct">/* NCF 21 enable */</span></td></tr>
<tr name="13826" id="13826">
<td>13826</td><td>      <a id="13826c7" class="tk">vuint32_t</a> <a id="13826c17" class="tk">NCFE20</a><a id="13826c23" class="tk">:</a>1;              <span class="ct">/* NCF 20 enable */</span></td></tr>
<tr name="13827" id="13827">
<td>13827</td><td>      <a id="13827c7" class="tk">vuint32_t</a> <a id="13827c17" class="tk">NCFE19</a><a id="13827c23" class="tk">:</a>1;              <span class="ct">/* NCF 19 enable */</span></td></tr>
<tr name="13828" id="13828">
<td>13828</td><td>      <a id="13828c7" class="tk">vuint32_t</a> <a id="13828c17" class="tk">NCFE18</a><a id="13828c23" class="tk">:</a>1;              <span class="ct">/* NCF 18 enable */</span></td></tr>
<tr name="13829" id="13829">
<td>13829</td><td>      <a id="13829c7" class="tk">vuint32_t</a> <a id="13829c17" class="tk">NCFE17</a><a id="13829c23" class="tk">:</a>1;              <span class="ct">/* NCF 17 enable */</span></td></tr>
<tr name="13830" id="13830">
<td>13830</td><td>      <a id="13830c7" class="tk">vuint32_t</a> <a id="13830c17" class="tk">NCFE16</a><a id="13830c23" class="tk">:</a>1;              <span class="ct">/* NCF 16 enable */</span></td></tr>
<tr name="13831" id="13831">
<td>13831</td><td>      <a id="13831c7" class="tk">vuint32_t</a> <a id="13831c17" class="tk">NCFE15</a><a id="13831c23" class="tk">:</a>1;              <span class="ct">/* NCF 15 enable */</span></td></tr>
<tr name="13832" id="13832">
<td>13832</td><td>      <a id="13832c7" class="tk">vuint32_t</a> <a id="13832c17" class="tk">NCFE14</a><a id="13832c23" class="tk">:</a>1;              <span class="ct">/* NCF 14 enable */</span></td></tr>
<tr name="13833" id="13833">
<td>13833</td><td>      <a id="13833c7" class="tk">vuint32_t</a> <a id="13833c17" class="tk">NCFE13</a><a id="13833c23" class="tk">:</a>1;              <span class="ct">/* NCF 13 enable */</span></td></tr>
<tr name="13834" id="13834">
<td>13834</td><td>      <a id="13834c7" class="tk">vuint32_t</a> <a id="13834c17" class="tk">NCFE12</a><a id="13834c23" class="tk">:</a>1;              <span class="ct">/* NCF 12 enable */</span></td></tr>
<tr name="13835" id="13835">
<td>13835</td><td>      <a id="13835c7" class="tk">vuint32_t</a> <a id="13835c17" class="tk">NCFE11</a><a id="13835c23" class="tk">:</a>1;              <span class="ct">/* NCF 11 enable */</span></td></tr>
<tr name="13836" id="13836">
<td>13836</td><td>      <a id="13836c7" class="tk">vuint32_t</a> <a id="13836c17" class="tk">NCFE10</a><a id="13836c23" class="tk">:</a>1;              <span class="ct">/* NCF 10 enable */</span></td></tr>
<tr name="13837" id="13837">
<td>13837</td><td>      <a id="13837c7" class="tk">vuint32_t</a> <a id="13837c17" class="tk">NCFE9</a><a id="13837c22" class="tk">:</a>1;               <span class="ct">/* NCF 9 enable */</span></td></tr>
<tr name="13838" id="13838">
<td>13838</td><td>      <a id="13838c7" class="tk">vuint32_t</a> <a id="13838c17" class="tk">NCFE8</a><a id="13838c22" class="tk">:</a>1;               <span class="ct">/* NCF 8 enable */</span></td></tr>
<tr name="13839" id="13839">
<td>13839</td><td>      <a id="13839c7" class="tk">vuint32_t</a> <a id="13839c17" class="tk">NCFE7</a><a id="13839c22" class="tk">:</a>1;               <span class="ct">/* NCF 7 enable */</span></td></tr>
<tr name="13840" id="13840">
<td>13840</td><td>      <a id="13840c7" class="tk">vuint32_t</a> <a id="13840c17" class="tk">NCFE6</a><a id="13840c22" class="tk">:</a>1;               <span class="ct">/* NCF 6 enable */</span></td></tr>
<tr name="13841" id="13841">
<td>13841</td><td>      <a id="13841c7" class="tk">vuint32_t</a> <a id="13841c17" class="tk">NCFE5</a><a id="13841c22" class="tk">:</a>1;               <span class="ct">/* NCF 5 enable */</span></td></tr>
<tr name="13842" id="13842">
<td>13842</td><td>      <a id="13842c7" class="tk">vuint32_t</a> <a id="13842c17" class="tk">NCFE4</a><a id="13842c22" class="tk">:</a>1;               <span class="ct">/* NCF 4 enable */</span></td></tr>
<tr name="13843" id="13843">
<td>13843</td><td>      <a id="13843c7" class="tk">vuint32_t</a> <a id="13843c17" class="tk">NCFE3</a><a id="13843c22" class="tk">:</a>1;               <span class="ct">/* NCF 3 enable */</span></td></tr>
<tr name="13844" id="13844">
<td>13844</td><td>      <a id="13844c7" class="tk">vuint32_t</a> <a id="13844c17" class="tk">NCFE2</a><a id="13844c22" class="tk">:</a>1;               <span class="ct">/* NCF 2 enable */</span></td></tr>
<tr name="13845" id="13845">
<td>13845</td><td>      <a id="13845c7" class="tk">vuint32_t</a> <a id="13845c17" class="tk">NCFE1</a><a id="13845c22" class="tk">:</a>1;               <span class="ct">/* NCF 1 enable */</span></td></tr>
<tr name="13846" id="13846">
<td>13846</td><td>      <a id="13846c7" class="tk">vuint32_t</a> <a id="13846c17" class="tk">NCFE0</a><a id="13846c22" class="tk">:</a>1;               <span class="ct">/* NCF 0 enable */</span></td></tr>
<tr name="13847" id="13847">
<td>13847</td><td>    <span class="br">}</span> <a id="13847c7" class="tk">B</a>;</td></tr>
<tr name="13848" id="13848">
<td>13848</td><td>  <span class="br">}</span> <a id="13848c5" class="tk">FCCU_NCF_E0_32B_tag</a>;</td></tr>
<tr name="13849" id="13849">
<td>13849</td><td></td></tr>
<tr name="13850" id="13850">
<td>13850</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU NCF Enable Register 1 */</span></td></tr>
<tr name="13851" id="13851">
<td>13851</td><td>    <a id="13851c5" class="tk">vuint32_t</a> <a id="13851c15" class="tk">R</a>;</td></tr>
<tr name="13852" id="13852">
<td>13852</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13853" id="13853">
<td>13853</td><td>      <a id="13853c7" class="tk">vuint32_t</a> <a id="13853c17" class="tk">NCFE63</a><a id="13853c23" class="tk">:</a>1;              <span class="ct">/* NCF 63 enable */</span></td></tr>
<tr name="13854" id="13854">
<td>13854</td><td>      <a id="13854c7" class="tk">vuint32_t</a> <a id="13854c17" class="tk">NCFE62</a><a id="13854c23" class="tk">:</a>1;              <span class="ct">/* NCF 62 enable */</span></td></tr>
<tr name="13855" id="13855">
<td>13855</td><td>      <a id="13855c7" class="tk">vuint32_t</a> <a id="13855c17" class="tk">NCFE61</a><a id="13855c23" class="tk">:</a>1;              <span class="ct">/* NCF 61 enable */</span></td></tr>
<tr name="13856" id="13856">
<td>13856</td><td>      <a id="13856c7" class="tk">vuint32_t</a> <a id="13856c17" class="tk">NCFE60</a><a id="13856c23" class="tk">:</a>1;              <span class="ct">/* NCF 60 enable */</span></td></tr>
<tr name="13857" id="13857">
<td>13857</td><td>      <a id="13857c7" class="tk">vuint32_t</a> <a id="13857c17" class="tk">NCFE59</a><a id="13857c23" class="tk">:</a>1;              <span class="ct">/* NCF 59 enable */</span></td></tr>
<tr name="13858" id="13858">
<td>13858</td><td>      <a id="13858c7" class="tk">vuint32_t</a> <a id="13858c17" class="tk">NCFE58</a><a id="13858c23" class="tk">:</a>1;              <span class="ct">/* NCF 58 enable */</span></td></tr>
<tr name="13859" id="13859">
<td>13859</td><td>      <a id="13859c7" class="tk">vuint32_t</a> <a id="13859c17" class="tk">NCFE57</a><a id="13859c23" class="tk">:</a>1;              <span class="ct">/* NCF 57 enable */</span></td></tr>
<tr name="13860" id="13860">
<td>13860</td><td>      <a id="13860c7" class="tk">vuint32_t</a> <a id="13860c17" class="tk">NCFE56</a><a id="13860c23" class="tk">:</a>1;              <span class="ct">/* NCF 56 enable */</span></td></tr>
<tr name="13861" id="13861">
<td>13861</td><td>      <a id="13861c7" class="tk">vuint32_t</a> <a id="13861c17" class="tk">NCFE55</a><a id="13861c23" class="tk">:</a>1;              <span class="ct">/* NCF 55 enable */</span></td></tr>
<tr name="13862" id="13862">
<td>13862</td><td>      <a id="13862c7" class="tk">vuint32_t</a> <a id="13862c17" class="tk">NCFE54</a><a id="13862c23" class="tk">:</a>1;              <span class="ct">/* NCF 54 enable */</span></td></tr>
<tr name="13863" id="13863">
<td>13863</td><td>      <a id="13863c7" class="tk">vuint32_t</a> <a id="13863c17" class="tk">NCFE53</a><a id="13863c23" class="tk">:</a>1;              <span class="ct">/* NCF 53 enable */</span></td></tr>
<tr name="13864" id="13864">
<td>13864</td><td>      <a id="13864c7" class="tk">vuint32_t</a> <a id="13864c17" class="tk">NCFE52</a><a id="13864c23" class="tk">:</a>1;              <span class="ct">/* NCF 52 enable */</span></td></tr>
<tr name="13865" id="13865">
<td>13865</td><td>      <a id="13865c7" class="tk">vuint32_t</a> <a id="13865c17" class="tk">NCFE51</a><a id="13865c23" class="tk">:</a>1;              <span class="ct">/* NCF 51 enable */</span></td></tr>
<tr name="13866" id="13866">
<td>13866</td><td>      <a id="13866c7" class="tk">vuint32_t</a> <a id="13866c17" class="tk">NCFE50</a><a id="13866c23" class="tk">:</a>1;              <span class="ct">/* NCF 50 enable */</span></td></tr>
<tr name="13867" id="13867">
<td>13867</td><td>      <a id="13867c7" class="tk">vuint32_t</a> <a id="13867c17" class="tk">NCFE49</a><a id="13867c23" class="tk">:</a>1;              <span class="ct">/* NCF 49 enable */</span></td></tr>
<tr name="13868" id="13868">
<td>13868</td><td>      <a id="13868c7" class="tk">vuint32_t</a> <a id="13868c17" class="tk">NCFE48</a><a id="13868c23" class="tk">:</a>1;              <span class="ct">/* NCF 48 enable */</span></td></tr>
<tr name="13869" id="13869">
<td>13869</td><td>      <a id="13869c7" class="tk">vuint32_t</a> <a id="13869c17" class="tk">NCFE47</a><a id="13869c23" class="tk">:</a>1;              <span class="ct">/* NCF 47 enable */</span></td></tr>
<tr name="13870" id="13870">
<td>13870</td><td>      <a id="13870c7" class="tk">vuint32_t</a> <a id="13870c17" class="tk">NCFE46</a><a id="13870c23" class="tk">:</a>1;              <span class="ct">/* NCF 46 enable */</span></td></tr>
<tr name="13871" id="13871">
<td>13871</td><td>      <a id="13871c7" class="tk">vuint32_t</a> <a id="13871c17" class="tk">NCFE45</a><a id="13871c23" class="tk">:</a>1;              <span class="ct">/* NCF 45 enable */</span></td></tr>
<tr name="13872" id="13872">
<td>13872</td><td>      <a id="13872c7" class="tk">vuint32_t</a> <a id="13872c17" class="tk">NCFE44</a><a id="13872c23" class="tk">:</a>1;              <span class="ct">/* NCF 44 enable */</span></td></tr>
<tr name="13873" id="13873">
<td>13873</td><td>      <a id="13873c7" class="tk">vuint32_t</a> <a id="13873c17" class="tk">NCFE43</a><a id="13873c23" class="tk">:</a>1;              <span class="ct">/* NCF 43 enable */</span></td></tr>
<tr name="13874" id="13874">
<td>13874</td><td>      <a id="13874c7" class="tk">vuint32_t</a> <a id="13874c17" class="tk">NCFE42</a><a id="13874c23" class="tk">:</a>1;              <span class="ct">/* NCF 42 enable */</span></td></tr>
<tr name="13875" id="13875">
<td>13875</td><td>      <a id="13875c7" class="tk">vuint32_t</a> <a id="13875c17" class="tk">NCFE41</a><a id="13875c23" class="tk">:</a>1;              <span class="ct">/* NCF 41 enable */</span></td></tr>
<tr name="13876" id="13876">
<td>13876</td><td>      <a id="13876c7" class="tk">vuint32_t</a> <a id="13876c17" class="tk">NCFE40</a><a id="13876c23" class="tk">:</a>1;              <span class="ct">/* NCF 40 enable */</span></td></tr>
<tr name="13877" id="13877">
<td>13877</td><td>      <a id="13877c7" class="tk">vuint32_t</a> <a id="13877c17" class="tk">NCFE39</a><a id="13877c23" class="tk">:</a>1;              <span class="ct">/* NCF 39 enable */</span></td></tr>
<tr name="13878" id="13878">
<td>13878</td><td>      <a id="13878c7" class="tk">vuint32_t</a> <a id="13878c17" class="tk">NCFE38</a><a id="13878c23" class="tk">:</a>1;              <span class="ct">/* NCF 38 enable */</span></td></tr>
<tr name="13879" id="13879">
<td>13879</td><td>      <a id="13879c7" class="tk">vuint32_t</a> <a id="13879c17" class="tk">NCFE37</a><a id="13879c23" class="tk">:</a>1;              <span class="ct">/* NCF 37 enable */</span></td></tr>
<tr name="13880" id="13880">
<td>13880</td><td>      <a id="13880c7" class="tk">vuint32_t</a> <a id="13880c17" class="tk">NCFE36</a><a id="13880c23" class="tk">:</a>1;              <span class="ct">/* NCF 36 enable */</span></td></tr>
<tr name="13881" id="13881">
<td>13881</td><td>      <a id="13881c7" class="tk">vuint32_t</a> <a id="13881c17" class="tk">NCFE35</a><a id="13881c23" class="tk">:</a>1;              <span class="ct">/* NCF 35 enable */</span></td></tr>
<tr name="13882" id="13882">
<td>13882</td><td>      <a id="13882c7" class="tk">vuint32_t</a> <a id="13882c17" class="tk">NCFE34</a><a id="13882c23" class="tk">:</a>1;              <span class="ct">/* NCF 34 enable */</span></td></tr>
<tr name="13883" id="13883">
<td>13883</td><td>      <a id="13883c7" class="tk">vuint32_t</a> <a id="13883c17" class="tk">NCFE33</a><a id="13883c23" class="tk">:</a>1;              <span class="ct">/* NCF 33 enable */</span></td></tr>
<tr name="13884" id="13884">
<td>13884</td><td>      <a id="13884c7" class="tk">vuint32_t</a> <a id="13884c17" class="tk">NCFE32</a><a id="13884c23" class="tk">:</a>1;              <span class="ct">/* NCF 32 enable */</span></td></tr>
<tr name="13885" id="13885">
<td>13885</td><td>    <span class="br">}</span> <a id="13885c7" class="tk">B</a>;</td></tr>
<tr name="13886" id="13886">
<td>13886</td><td>  <span class="br">}</span> <a id="13886c5" class="tk">FCCU_NCF_E1_32B_tag</a>;</td></tr>
<tr name="13887" id="13887">
<td>13887</td><td></td></tr>
<tr name="13888" id="13888">
<td>13888</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU NCF Enable Register 2 */</span></td></tr>
<tr name="13889" id="13889">
<td>13889</td><td>    <a id="13889c5" class="tk">vuint32_t</a> <a id="13889c15" class="tk">R</a>;</td></tr>
<tr name="13890" id="13890">
<td>13890</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13891" id="13891">
<td>13891</td><td>      <a id="13891c7" class="tk">vuint32_t</a> <a id="13891c17" class="tk">NCFE95</a><a id="13891c23" class="tk">:</a>1;              <span class="ct">/* NCF 95 enable */</span></td></tr>
<tr name="13892" id="13892">
<td>13892</td><td>      <a id="13892c7" class="tk">vuint32_t</a> <a id="13892c17" class="tk">NCFE94</a><a id="13892c23" class="tk">:</a>1;              <span class="ct">/* NCF 94 enable */</span></td></tr>
<tr name="13893" id="13893">
<td>13893</td><td>      <a id="13893c7" class="tk">vuint32_t</a> <a id="13893c17" class="tk">NCFE93</a><a id="13893c23" class="tk">:</a>1;              <span class="ct">/* NCF 93 enable */</span></td></tr>
<tr name="13894" id="13894">
<td>13894</td><td>      <a id="13894c7" class="tk">vuint32_t</a> <a id="13894c17" class="tk">NCFE92</a><a id="13894c23" class="tk">:</a>1;              <span class="ct">/* NCF 92 enable */</span></td></tr>
<tr name="13895" id="13895">
<td>13895</td><td>      <a id="13895c7" class="tk">vuint32_t</a> <a id="13895c17" class="tk">NCFE91</a><a id="13895c23" class="tk">:</a>1;              <span class="ct">/* NCF 91 enable */</span></td></tr>
<tr name="13896" id="13896">
<td>13896</td><td>      <a id="13896c7" class="tk">vuint32_t</a> <a id="13896c17" class="tk">NCFE90</a><a id="13896c23" class="tk">:</a>1;              <span class="ct">/* NCF 90 enable */</span></td></tr>
<tr name="13897" id="13897">
<td>13897</td><td>      <a id="13897c7" class="tk">vuint32_t</a> <a id="13897c17" class="tk">NCFE89</a><a id="13897c23" class="tk">:</a>1;              <span class="ct">/* NCF 89 enable */</span></td></tr>
<tr name="13898" id="13898">
<td>13898</td><td>      <a id="13898c7" class="tk">vuint32_t</a> <a id="13898c17" class="tk">NCFE88</a><a id="13898c23" class="tk">:</a>1;              <span class="ct">/* NCF 88 enable */</span></td></tr>
<tr name="13899" id="13899">
<td>13899</td><td>      <a id="13899c7" class="tk">vuint32_t</a> <a id="13899c17" class="tk">NCFE87</a><a id="13899c23" class="tk">:</a>1;              <span class="ct">/* NCF 87 enable */</span></td></tr>
<tr name="13900" id="13900">
<td>13900</td><td>      <a id="13900c7" class="tk">vuint32_t</a> <a id="13900c17" class="tk">NCFE86</a><a id="13900c23" class="tk">:</a>1;              <span class="ct">/* NCF 86 enable */</span></td></tr>
<tr name="13901" id="13901">
<td>13901</td><td>      <a id="13901c7" class="tk">vuint32_t</a> <a id="13901c17" class="tk">NCFE85</a><a id="13901c23" class="tk">:</a>1;              <span class="ct">/* NCF 85 enable */</span></td></tr>
<tr name="13902" id="13902">
<td>13902</td><td>      <a id="13902c7" class="tk">vuint32_t</a> <a id="13902c17" class="tk">NCFE84</a><a id="13902c23" class="tk">:</a>1;              <span class="ct">/* NCF 84 enable */</span></td></tr>
<tr name="13903" id="13903">
<td>13903</td><td>      <a id="13903c7" class="tk">vuint32_t</a> <a id="13903c17" class="tk">NCFE83</a><a id="13903c23" class="tk">:</a>1;              <span class="ct">/* NCF 83 enable */</span></td></tr>
<tr name="13904" id="13904">
<td>13904</td><td>      <a id="13904c7" class="tk">vuint32_t</a> <a id="13904c17" class="tk">NCFE82</a><a id="13904c23" class="tk">:</a>1;              <span class="ct">/* NCF 82 enable */</span></td></tr>
<tr name="13905" id="13905">
<td>13905</td><td>      <a id="13905c7" class="tk">vuint32_t</a> <a id="13905c17" class="tk">NCFE81</a><a id="13905c23" class="tk">:</a>1;              <span class="ct">/* NCF 81 enable */</span></td></tr>
<tr name="13906" id="13906">
<td>13906</td><td>      <a id="13906c7" class="tk">vuint32_t</a> <a id="13906c17" class="tk">NCFE80</a><a id="13906c23" class="tk">:</a>1;              <span class="ct">/* NCF 80 enable */</span></td></tr>
<tr name="13907" id="13907">
<td>13907</td><td>      <a id="13907c7" class="tk">vuint32_t</a> <a id="13907c17" class="tk">NCFE79</a><a id="13907c23" class="tk">:</a>1;              <span class="ct">/* NCF 79 enable */</span></td></tr>
<tr name="13908" id="13908">
<td>13908</td><td>      <a id="13908c7" class="tk">vuint32_t</a> <a id="13908c17" class="tk">NCFE78</a><a id="13908c23" class="tk">:</a>1;              <span class="ct">/* NCF 78 enable */</span></td></tr>
<tr name="13909" id="13909">
<td>13909</td><td>      <a id="13909c7" class="tk">vuint32_t</a> <a id="13909c17" class="tk">NCFE77</a><a id="13909c23" class="tk">:</a>1;              <span class="ct">/* NCF 77 enable */</span></td></tr>
<tr name="13910" id="13910">
<td>13910</td><td>      <a id="13910c7" class="tk">vuint32_t</a> <a id="13910c17" class="tk">NCFE76</a><a id="13910c23" class="tk">:</a>1;              <span class="ct">/* NCF 76 enable */</span></td></tr>
<tr name="13911" id="13911">
<td>13911</td><td>      <a id="13911c7" class="tk">vuint32_t</a> <a id="13911c17" class="tk">NCFE75</a><a id="13911c23" class="tk">:</a>1;              <span class="ct">/* NCF 75 enable */</span></td></tr>
<tr name="13912" id="13912">
<td>13912</td><td>      <a id="13912c7" class="tk">vuint32_t</a> <a id="13912c17" class="tk">NCFE74</a><a id="13912c23" class="tk">:</a>1;              <span class="ct">/* NCF 74 enable */</span></td></tr>
<tr name="13913" id="13913">
<td>13913</td><td>      <a id="13913c7" class="tk">vuint32_t</a> <a id="13913c17" class="tk">NCFE73</a><a id="13913c23" class="tk">:</a>1;              <span class="ct">/* NCF 73 enable */</span></td></tr>
<tr name="13914" id="13914">
<td>13914</td><td>      <a id="13914c7" class="tk">vuint32_t</a> <a id="13914c17" class="tk">NCFE72</a><a id="13914c23" class="tk">:</a>1;              <span class="ct">/* NCF 72 enable */</span></td></tr>
<tr name="13915" id="13915">
<td>13915</td><td>      <a id="13915c7" class="tk">vuint32_t</a> <a id="13915c17" class="tk">NCFE71</a><a id="13915c23" class="tk">:</a>1;              <span class="ct">/* NCF 71 enable */</span></td></tr>
<tr name="13916" id="13916">
<td>13916</td><td>      <a id="13916c7" class="tk">vuint32_t</a> <a id="13916c17" class="tk">NCFE70</a><a id="13916c23" class="tk">:</a>1;              <span class="ct">/* NCF 70 enable */</span></td></tr>
<tr name="13917" id="13917">
<td>13917</td><td>      <a id="13917c7" class="tk">vuint32_t</a> <a id="13917c17" class="tk">NCFE69</a><a id="13917c23" class="tk">:</a>1;              <span class="ct">/* NCF 69 enable */</span></td></tr>
<tr name="13918" id="13918">
<td>13918</td><td>      <a id="13918c7" class="tk">vuint32_t</a> <a id="13918c17" class="tk">NCFE68</a><a id="13918c23" class="tk">:</a>1;              <span class="ct">/* NCF 68 enable */</span></td></tr>
<tr name="13919" id="13919">
<td>13919</td><td>      <a id="13919c7" class="tk">vuint32_t</a> <a id="13919c17" class="tk">NCFE67</a><a id="13919c23" class="tk">:</a>1;              <span class="ct">/* NCF 67 enable */</span></td></tr>
<tr name="13920" id="13920">
<td>13920</td><td>      <a id="13920c7" class="tk">vuint32_t</a> <a id="13920c17" class="tk">NCFE66</a><a id="13920c23" class="tk">:</a>1;              <span class="ct">/* NCF 66 enable */</span></td></tr>
<tr name="13921" id="13921">
<td>13921</td><td>      <a id="13921c7" class="tk">vuint32_t</a> <a id="13921c17" class="tk">NCFE65</a><a id="13921c23" class="tk">:</a>1;              <span class="ct">/* NCF 65 enable */</span></td></tr>
<tr name="13922" id="13922">
<td>13922</td><td>      <a id="13922c7" class="tk">vuint32_t</a> <a id="13922c17" class="tk">NCFE64</a><a id="13922c23" class="tk">:</a>1;              <span class="ct">/* NCF 64 enable */</span></td></tr>
<tr name="13923" id="13923">
<td>13923</td><td>    <span class="br">}</span> <a id="13923c7" class="tk">B</a>;</td></tr>
<tr name="13924" id="13924">
<td>13924</td><td>  <span class="br">}</span> <a id="13924c5" class="tk">FCCU_NCF_E2_32B_tag</a>;</td></tr>
<tr name="13925" id="13925">
<td>13925</td><td></td></tr>
<tr name="13926" id="13926">
<td>13926</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU NCF Enable Register 3 */</span></td></tr>
<tr name="13927" id="13927">
<td>13927</td><td>    <a id="13927c5" class="tk">vuint32_t</a> <a id="13927c15" class="tk">R</a>;</td></tr>
<tr name="13928" id="13928">
<td>13928</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13929" id="13929">
<td>13929</td><td>      <a id="13929c7" class="tk">vuint32_t</a> <a id="13929c17" class="tk">NCFE127</a><a id="13929c24" class="tk">:</a>1;             <span class="ct">/* NCF 127 enable */</span></td></tr>
<tr name="13930" id="13930">
<td>13930</td><td>      <a id="13930c7" class="tk">vuint32_t</a> <a id="13930c17" class="tk">NCFE126</a><a id="13930c24" class="tk">:</a>1;             <span class="ct">/* NCF 126 enable */</span></td></tr>
<tr name="13931" id="13931">
<td>13931</td><td>      <a id="13931c7" class="tk">vuint32_t</a> <a id="13931c17" class="tk">NCFE125</a><a id="13931c24" class="tk">:</a>1;             <span class="ct">/* NCF 125 enable */</span></td></tr>
<tr name="13932" id="13932">
<td>13932</td><td>      <a id="13932c7" class="tk">vuint32_t</a> <a id="13932c17" class="tk">NCFE124</a><a id="13932c24" class="tk">:</a>1;             <span class="ct">/* NCF 124 enable */</span></td></tr>
<tr name="13933" id="13933">
<td>13933</td><td>      <a id="13933c7" class="tk">vuint32_t</a> <a id="13933c17" class="tk">NCFE123</a><a id="13933c24" class="tk">:</a>1;             <span class="ct">/* NCF 123 enable */</span></td></tr>
<tr name="13934" id="13934">
<td>13934</td><td>      <a id="13934c7" class="tk">vuint32_t</a> <a id="13934c17" class="tk">NCFE122</a><a id="13934c24" class="tk">:</a>1;             <span class="ct">/* NCF 122 enable */</span></td></tr>
<tr name="13935" id="13935">
<td>13935</td><td>      <a id="13935c7" class="tk">vuint32_t</a> <a id="13935c17" class="tk">NCFE121</a><a id="13935c24" class="tk">:</a>1;             <span class="ct">/* NCF 121 enable */</span></td></tr>
<tr name="13936" id="13936">
<td>13936</td><td>      <a id="13936c7" class="tk">vuint32_t</a> <a id="13936c17" class="tk">NCFE120</a><a id="13936c24" class="tk">:</a>1;             <span class="ct">/* NCF 120 enable */</span></td></tr>
<tr name="13937" id="13937">
<td>13937</td><td>      <a id="13937c7" class="tk">vuint32_t</a> <a id="13937c17" class="tk">NCFE119</a><a id="13937c24" class="tk">:</a>1;             <span class="ct">/* NCF 119 enable */</span></td></tr>
<tr name="13938" id="13938">
<td>13938</td><td>      <a id="13938c7" class="tk">vuint32_t</a> <a id="13938c17" class="tk">NCFE118</a><a id="13938c24" class="tk">:</a>1;             <span class="ct">/* NCF 118 enable */</span></td></tr>
<tr name="13939" id="13939">
<td>13939</td><td>      <a id="13939c7" class="tk">vuint32_t</a> <a id="13939c17" class="tk">NCFE117</a><a id="13939c24" class="tk">:</a>1;             <span class="ct">/* NCF 117 enable */</span></td></tr>
<tr name="13940" id="13940">
<td>13940</td><td>      <a id="13940c7" class="tk">vuint32_t</a> <a id="13940c17" class="tk">NCFE116</a><a id="13940c24" class="tk">:</a>1;             <span class="ct">/* NCF 116 enable */</span></td></tr>
<tr name="13941" id="13941">
<td>13941</td><td>      <a id="13941c7" class="tk">vuint32_t</a> <a id="13941c17" class="tk">NCFE115</a><a id="13941c24" class="tk">:</a>1;             <span class="ct">/* NCF 115 enable */</span></td></tr>
<tr name="13942" id="13942">
<td>13942</td><td>      <a id="13942c7" class="tk">vuint32_t</a> <a id="13942c17" class="tk">NCFE114</a><a id="13942c24" class="tk">:</a>1;             <span class="ct">/* NCF 114 enable */</span></td></tr>
<tr name="13943" id="13943">
<td>13943</td><td>      <a id="13943c7" class="tk">vuint32_t</a> <a id="13943c17" class="tk">NCFE113</a><a id="13943c24" class="tk">:</a>1;             <span class="ct">/* NCF 113 enable */</span></td></tr>
<tr name="13944" id="13944">
<td>13944</td><td>      <a id="13944c7" class="tk">vuint32_t</a> <a id="13944c17" class="tk">NCFE112</a><a id="13944c24" class="tk">:</a>1;             <span class="ct">/* NCF 112 enable */</span></td></tr>
<tr name="13945" id="13945">
<td>13945</td><td>      <a id="13945c7" class="tk">vuint32_t</a> <a id="13945c17" class="tk">NCFE111</a><a id="13945c24" class="tk">:</a>1;             <span class="ct">/* NCF 111 enable */</span></td></tr>
<tr name="13946" id="13946">
<td>13946</td><td>      <a id="13946c7" class="tk">vuint32_t</a> <a id="13946c17" class="tk">NCFE110</a><a id="13946c24" class="tk">:</a>1;             <span class="ct">/* NCF 110 enable */</span></td></tr>
<tr name="13947" id="13947">
<td>13947</td><td>      <a id="13947c7" class="tk">vuint32_t</a> <a id="13947c17" class="tk">NCFE109</a><a id="13947c24" class="tk">:</a>1;             <span class="ct">/* NCF 109 enable */</span></td></tr>
<tr name="13948" id="13948">
<td>13948</td><td>      <a id="13948c7" class="tk">vuint32_t</a> <a id="13948c17" class="tk">NCFE108</a><a id="13948c24" class="tk">:</a>1;             <span class="ct">/* NCF 108 enable */</span></td></tr>
<tr name="13949" id="13949">
<td>13949</td><td>      <a id="13949c7" class="tk">vuint32_t</a> <a id="13949c17" class="tk">NCFE107</a><a id="13949c24" class="tk">:</a>1;             <span class="ct">/* NCF 107 enable */</span></td></tr>
<tr name="13950" id="13950">
<td>13950</td><td>      <a id="13950c7" class="tk">vuint32_t</a> <a id="13950c17" class="tk">NCFE106</a><a id="13950c24" class="tk">:</a>1;             <span class="ct">/* NCF 106 enable */</span></td></tr>
<tr name="13951" id="13951">
<td>13951</td><td>      <a id="13951c7" class="tk">vuint32_t</a> <a id="13951c17" class="tk">NCFE105</a><a id="13951c24" class="tk">:</a>1;             <span class="ct">/* NCF 105 enable */</span></td></tr>
<tr name="13952" id="13952">
<td>13952</td><td>      <a id="13952c7" class="tk">vuint32_t</a> <a id="13952c17" class="tk">NCFE104</a><a id="13952c24" class="tk">:</a>1;             <span class="ct">/* NCF 104 enable */</span></td></tr>
<tr name="13953" id="13953">
<td>13953</td><td>      <a id="13953c7" class="tk">vuint32_t</a> <a id="13953c17" class="tk">NCFE103</a><a id="13953c24" class="tk">:</a>1;             <span class="ct">/* NCF 103 enable */</span></td></tr>
<tr name="13954" id="13954">
<td>13954</td><td>      <a id="13954c7" class="tk">vuint32_t</a> <a id="13954c17" class="tk">NCFE102</a><a id="13954c24" class="tk">:</a>1;             <span class="ct">/* NCF 102 enable */</span></td></tr>
<tr name="13955" id="13955">
<td>13955</td><td>      <a id="13955c7" class="tk">vuint32_t</a> <a id="13955c17" class="tk">NCFE101</a><a id="13955c24" class="tk">:</a>1;             <span class="ct">/* NCF 101 enable */</span></td></tr>
<tr name="13956" id="13956">
<td>13956</td><td>      <a id="13956c7" class="tk">vuint32_t</a> <a id="13956c17" class="tk">NCFE100</a><a id="13956c24" class="tk">:</a>1;             <span class="ct">/* NCF 100 enable */</span></td></tr>
<tr name="13957" id="13957">
<td>13957</td><td>      <a id="13957c7" class="tk">vuint32_t</a> <a id="13957c17" class="tk">NCFE99</a><a id="13957c23" class="tk">:</a>1;              <span class="ct">/* NCF 99 enable */</span></td></tr>
<tr name="13958" id="13958">
<td>13958</td><td>      <a id="13958c7" class="tk">vuint32_t</a> <a id="13958c17" class="tk">NCFE98</a><a id="13958c23" class="tk">:</a>1;              <span class="ct">/* NCF 98 enable */</span></td></tr>
<tr name="13959" id="13959">
<td>13959</td><td>      <a id="13959c7" class="tk">vuint32_t</a> <a id="13959c17" class="tk">NCFE97</a><a id="13959c23" class="tk">:</a>1;              <span class="ct">/* NCF 97 enable */</span></td></tr>
<tr name="13960" id="13960">
<td>13960</td><td>      <a id="13960c7" class="tk">vuint32_t</a> <a id="13960c17" class="tk">NCFE96</a><a id="13960c23" class="tk">:</a>1;              <span class="ct">/* NCF 96 enable */</span></td></tr>
<tr name="13961" id="13961">
<td>13961</td><td>    <span class="br">}</span> <a id="13961c7" class="tk">B</a>;</td></tr>
<tr name="13962" id="13962">
<td>13962</td><td>  <span class="br">}</span> <a id="13962c5" class="tk">FCCU_NCF_E3_32B_tag</a>;</td></tr>
<tr name="13963" id="13963">
<td>13963</td><td></td></tr>
<tr name="13964" id="13964">
<td>13964</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU NCF Time-out Enable Register 0 */</span></td></tr>
<tr name="13965" id="13965">
<td>13965</td><td>    <a id="13965c5" class="tk">vuint32_t</a> <a id="13965c15" class="tk">R</a>;</td></tr>
<tr name="13966" id="13966">
<td>13966</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="13967" id="13967">
<td>13967</td><td>      <a id="13967c7" class="tk">vuint32_t</a> <a id="13967c17" class="tk">NCFTOE31</a><a id="13967c25" class="tk">:</a>1;            <span class="ct">/* NCF 31 time-out enable */</span></td></tr>
<tr name="13968" id="13968">
<td>13968</td><td>      <a id="13968c7" class="tk">vuint32_t</a> <a id="13968c17" class="tk">NCFTOE30</a><a id="13968c25" class="tk">:</a>1;            <span class="ct">/* NCF 30 time-out enable */</span></td></tr>
<tr name="13969" id="13969">
<td>13969</td><td>      <a id="13969c7" class="tk">vuint32_t</a> <a id="13969c17" class="tk">NCFTOE29</a><a id="13969c25" class="tk">:</a>1;            <span class="ct">/* NCF 29 time-out enable */</span></td></tr>
<tr name="13970" id="13970">
<td>13970</td><td>      <a id="13970c7" class="tk">vuint32_t</a> <a id="13970c17" class="tk">NCFTOE28</a><a id="13970c25" class="tk">:</a>1;            <span class="ct">/* NCF 28 time-out enable */</span></td></tr>
<tr name="13971" id="13971">
<td>13971</td><td>      <a id="13971c7" class="tk">vuint32_t</a> <a id="13971c17" class="tk">NCFTOE27</a><a id="13971c25" class="tk">:</a>1;            <span class="ct">/* NCF 27 time-out enable */</span></td></tr>
<tr name="13972" id="13972">
<td>13972</td><td>      <a id="13972c7" class="tk">vuint32_t</a> <a id="13972c17" class="tk">NCFTOE26</a><a id="13972c25" class="tk">:</a>1;            <span class="ct">/* NCF 26 time-out enable */</span></td></tr>
<tr name="13973" id="13973">
<td>13973</td><td>      <a id="13973c7" class="tk">vuint32_t</a> <a id="13973c17" class="tk">NCFTOE25</a><a id="13973c25" class="tk">:</a>1;            <span class="ct">/* NCF 25 time-out enable */</span></td></tr>
<tr name="13974" id="13974">
<td>13974</td><td>      <a id="13974c7" class="tk">vuint32_t</a> <a id="13974c17" class="tk">NCFTOE24</a><a id="13974c25" class="tk">:</a>1;            <span class="ct">/* NCF 24 time-out enable */</span></td></tr>
<tr name="13975" id="13975">
<td>13975</td><td>      <a id="13975c7" class="tk">vuint32_t</a> <a id="13975c17" class="tk">NCFTOE23</a><a id="13975c25" class="tk">:</a>1;            <span class="ct">/* NCF 23 time-out enable */</span></td></tr>
<tr name="13976" id="13976">
<td>13976</td><td>      <a id="13976c7" class="tk">vuint32_t</a> <a id="13976c17" class="tk">NCFTOE22</a><a id="13976c25" class="tk">:</a>1;            <span class="ct">/* NCF 22 time-out enable */</span></td></tr>
<tr name="13977" id="13977">
<td>13977</td><td>      <a id="13977c7" class="tk">vuint32_t</a> <a id="13977c17" class="tk">NCFTOE21</a><a id="13977c25" class="tk">:</a>1;            <span class="ct">/* NCF 21 time-out enable */</span></td></tr>
<tr name="13978" id="13978">
<td>13978</td><td>      <a id="13978c7" class="tk">vuint32_t</a> <a id="13978c17" class="tk">NCFTOE20</a><a id="13978c25" class="tk">:</a>1;            <span class="ct">/* NCF 20 time-out enable */</span></td></tr>
<tr name="13979" id="13979">
<td>13979</td><td>      <a id="13979c7" class="tk">vuint32_t</a> <a id="13979c17" class="tk">NCFTOE19</a><a id="13979c25" class="tk">:</a>1;            <span class="ct">/* NCF 19 time-out enable */</span></td></tr>
<tr name="13980" id="13980">
<td>13980</td><td>      <a id="13980c7" class="tk">vuint32_t</a> <a id="13980c17" class="tk">NCFTOE18</a><a id="13980c25" class="tk">:</a>1;            <span class="ct">/* NCF 18 time-out enable */</span></td></tr>
<tr name="13981" id="13981">
<td>13981</td><td>      <a id="13981c7" class="tk">vuint32_t</a> <a id="13981c17" class="tk">NCFTOE17</a><a id="13981c25" class="tk">:</a>1;            <span class="ct">/* NCF 17 time-out enable */</span></td></tr>
<tr name="13982" id="13982">
<td>13982</td><td>      <a id="13982c7" class="tk">vuint32_t</a> <a id="13982c17" class="tk">NCFTOE16</a><a id="13982c25" class="tk">:</a>1;            <span class="ct">/* NCF 16 time-out enable */</span></td></tr>
<tr name="13983" id="13983">
<td>13983</td><td>      <a id="13983c7" class="tk">vuint32_t</a> <a id="13983c17" class="tk">NCFTOE15</a><a id="13983c25" class="tk">:</a>1;            <span class="ct">/* NCF 15 time-out enable */</span></td></tr>
<tr name="13984" id="13984">
<td>13984</td><td>      <a id="13984c7" class="tk">vuint32_t</a> <a id="13984c17" class="tk">NCFTOE14</a><a id="13984c25" class="tk">:</a>1;            <span class="ct">/* NCF 14 time-out enable */</span></td></tr>
<tr name="13985" id="13985">
<td>13985</td><td>      <a id="13985c7" class="tk">vuint32_t</a> <a id="13985c17" class="tk">NCFTOE13</a><a id="13985c25" class="tk">:</a>1;            <span class="ct">/* NCF 13 time-out enable */</span></td></tr>
<tr name="13986" id="13986">
<td>13986</td><td>      <a id="13986c7" class="tk">vuint32_t</a> <a id="13986c17" class="tk">NCFTOE12</a><a id="13986c25" class="tk">:</a>1;            <span class="ct">/* NCF 12 time-out enable */</span></td></tr>
<tr name="13987" id="13987">
<td>13987</td><td>      <a id="13987c7" class="tk">vuint32_t</a> <a id="13987c17" class="tk">NCFTOE11</a><a id="13987c25" class="tk">:</a>1;            <span class="ct">/* NCF 11 time-out enable */</span></td></tr>
<tr name="13988" id="13988">
<td>13988</td><td>      <a id="13988c7" class="tk">vuint32_t</a> <a id="13988c17" class="tk">NCFTOE10</a><a id="13988c25" class="tk">:</a>1;            <span class="ct">/* NCF 10 time-out enable */</span></td></tr>
<tr name="13989" id="13989">
<td>13989</td><td>      <a id="13989c7" class="tk">vuint32_t</a> <a id="13989c17" class="tk">NCFTOE9</a><a id="13989c24" class="tk">:</a>1;             <span class="ct">/* NCF 9 time-out enable */</span></td></tr>
<tr name="13990" id="13990">
<td>13990</td><td>      <a id="13990c7" class="tk">vuint32_t</a> <a id="13990c17" class="tk">NCFTOE8</a><a id="13990c24" class="tk">:</a>1;             <span class="ct">/* NCF 8 time-out enable */</span></td></tr>
<tr name="13991" id="13991">
<td>13991</td><td>      <a id="13991c7" class="tk">vuint32_t</a> <a id="13991c17" class="tk">NCFTOE7</a><a id="13991c24" class="tk">:</a>1;             <span class="ct">/* NCF 7 time-out enable */</span></td></tr>
<tr name="13992" id="13992">
<td>13992</td><td>      <a id="13992c7" class="tk">vuint32_t</a> <a id="13992c17" class="tk">NCFTOE6</a><a id="13992c24" class="tk">:</a>1;             <span class="ct">/* NCF 6 time-out enable */</span></td></tr>
<tr name="13993" id="13993">
<td>13993</td><td>      <a id="13993c7" class="tk">vuint32_t</a> <a id="13993c17" class="tk">NCFTOE5</a><a id="13993c24" class="tk">:</a>1;             <span class="ct">/* NCF 5 time-out enable */</span></td></tr>
<tr name="13994" id="13994">
<td>13994</td><td>      <a id="13994c7" class="tk">vuint32_t</a> <a id="13994c17" class="tk">NCFTOE4</a><a id="13994c24" class="tk">:</a>1;             <span class="ct">/* NCF 4 time-out enable */</span></td></tr>
<tr name="13995" id="13995">
<td>13995</td><td>      <a id="13995c7" class="tk">vuint32_t</a> <a id="13995c17" class="tk">NCFTOE3</a><a id="13995c24" class="tk">:</a>1;             <span class="ct">/* NCF 3 time-out enable */</span></td></tr>
<tr name="13996" id="13996">
<td>13996</td><td>      <a id="13996c7" class="tk">vuint32_t</a> <a id="13996c17" class="tk">NCFTOE2</a><a id="13996c24" class="tk">:</a>1;             <span class="ct">/* NCF 2 time-out enable */</span></td></tr>
<tr name="13997" id="13997">
<td>13997</td><td>      <a id="13997c7" class="tk">vuint32_t</a> <a id="13997c17" class="tk">NCFTOE1</a><a id="13997c24" class="tk">:</a>1;             <span class="ct">/* NCF 1 time-out enable */</span></td></tr>
<tr name="13998" id="13998">
<td>13998</td><td>      <a id="13998c7" class="tk">vuint32_t</a> <a id="13998c17" class="tk">NCFTOE0</a><a id="13998c24" class="tk">:</a>1;             <span class="ct">/* NCF 0 time-out enable */</span></td></tr>
<tr name="13999" id="13999">
<td>13999</td><td>    <span class="br">}</span> <a id="13999c7" class="tk">B</a>;</td></tr>
<tr name="14000" id="14000">
<td>14000</td><td>  <span class="br">}</span> <a id="14000c5" class="tk">FCCU_NCF_TOE0_32B_tag</a>;</td></tr>
<tr name="14001" id="14001">
<td>14001</td><td></td></tr>
<tr name="14002" id="14002">
<td>14002</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU NCF Time-out Enable Register 1 */</span></td></tr>
<tr name="14003" id="14003">
<td>14003</td><td>    <a id="14003c5" class="tk">vuint32_t</a> <a id="14003c15" class="tk">R</a>;</td></tr>
<tr name="14004" id="14004">
<td>14004</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14005" id="14005">
<td>14005</td><td>      <a id="14005c7" class="tk">vuint32_t</a> <a id="14005c17" class="tk">NCFTOE63</a><a id="14005c25" class="tk">:</a>1;            <span class="ct">/* NCF 63 time-out enable */</span></td></tr>
<tr name="14006" id="14006">
<td>14006</td><td>      <a id="14006c7" class="tk">vuint32_t</a> <a id="14006c17" class="tk">NCFTOE62</a><a id="14006c25" class="tk">:</a>1;            <span class="ct">/* NCF 62 time-out enable */</span></td></tr>
<tr name="14007" id="14007">
<td>14007</td><td>      <a id="14007c7" class="tk">vuint32_t</a> <a id="14007c17" class="tk">NCFTOE61</a><a id="14007c25" class="tk">:</a>1;            <span class="ct">/* NCF 61 time-out enable */</span></td></tr>
<tr name="14008" id="14008">
<td>14008</td><td>      <a id="14008c7" class="tk">vuint32_t</a> <a id="14008c17" class="tk">NCFTOE60</a><a id="14008c25" class="tk">:</a>1;            <span class="ct">/* NCF 60 time-out enable */</span></td></tr>
<tr name="14009" id="14009">
<td>14009</td><td>      <a id="14009c7" class="tk">vuint32_t</a> <a id="14009c17" class="tk">NCFTOE59</a><a id="14009c25" class="tk">:</a>1;            <span class="ct">/* NCF 59 time-out enable */</span></td></tr>
<tr name="14010" id="14010">
<td>14010</td><td>      <a id="14010c7" class="tk">vuint32_t</a> <a id="14010c17" class="tk">NCFTOE58</a><a id="14010c25" class="tk">:</a>1;            <span class="ct">/* NCF 58 time-out enable */</span></td></tr>
<tr name="14011" id="14011">
<td>14011</td><td>      <a id="14011c7" class="tk">vuint32_t</a> <a id="14011c17" class="tk">NCFTOE57</a><a id="14011c25" class="tk">:</a>1;            <span class="ct">/* NCF 57 time-out enable */</span></td></tr>
<tr name="14012" id="14012">
<td>14012</td><td>      <a id="14012c7" class="tk">vuint32_t</a> <a id="14012c17" class="tk">NCFTOE56</a><a id="14012c25" class="tk">:</a>1;            <span class="ct">/* NCF 56 time-out enable */</span></td></tr>
<tr name="14013" id="14013">
<td>14013</td><td>      <a id="14013c7" class="tk">vuint32_t</a> <a id="14013c17" class="tk">NCFTOE55</a><a id="14013c25" class="tk">:</a>1;            <span class="ct">/* NCF 55 time-out enable */</span></td></tr>
<tr name="14014" id="14014">
<td>14014</td><td>      <a id="14014c7" class="tk">vuint32_t</a> <a id="14014c17" class="tk">NCFTOE54</a><a id="14014c25" class="tk">:</a>1;            <span class="ct">/* NCF 54 time-out enable */</span></td></tr>
<tr name="14015" id="14015">
<td>14015</td><td>      <a id="14015c7" class="tk">vuint32_t</a> <a id="14015c17" class="tk">NCFTOE53</a><a id="14015c25" class="tk">:</a>1;            <span class="ct">/* NCF 53 time-out enable */</span></td></tr>
<tr name="14016" id="14016">
<td>14016</td><td>      <a id="14016c7" class="tk">vuint32_t</a> <a id="14016c17" class="tk">NCFTOE52</a><a id="14016c25" class="tk">:</a>1;            <span class="ct">/* NCF 52 time-out enable */</span></td></tr>
<tr name="14017" id="14017">
<td>14017</td><td>      <a id="14017c7" class="tk">vuint32_t</a> <a id="14017c17" class="tk">NCFTOE51</a><a id="14017c25" class="tk">:</a>1;            <span class="ct">/* NCF 51 time-out enable */</span></td></tr>
<tr name="14018" id="14018">
<td>14018</td><td>      <a id="14018c7" class="tk">vuint32_t</a> <a id="14018c17" class="tk">NCFTOE50</a><a id="14018c25" class="tk">:</a>1;            <span class="ct">/* NCF 50 time-out enable */</span></td></tr>
<tr name="14019" id="14019">
<td>14019</td><td>      <a id="14019c7" class="tk">vuint32_t</a> <a id="14019c17" class="tk">NCFTOE49</a><a id="14019c25" class="tk">:</a>1;            <span class="ct">/* NCF 49 time-out enable */</span></td></tr>
<tr name="14020" id="14020">
<td>14020</td><td>      <a id="14020c7" class="tk">vuint32_t</a> <a id="14020c17" class="tk">NCFTOE48</a><a id="14020c25" class="tk">:</a>1;            <span class="ct">/* NCF 48 time-out enable */</span></td></tr>
<tr name="14021" id="14021">
<td>14021</td><td>      <a id="14021c7" class="tk">vuint32_t</a> <a id="14021c17" class="tk">NCFTOE47</a><a id="14021c25" class="tk">:</a>1;            <span class="ct">/* NCF 47 time-out enable */</span></td></tr>
<tr name="14022" id="14022">
<td>14022</td><td>      <a id="14022c7" class="tk">vuint32_t</a> <a id="14022c17" class="tk">NCFTOE46</a><a id="14022c25" class="tk">:</a>1;            <span class="ct">/* NCF 46 time-out enable */</span></td></tr>
<tr name="14023" id="14023">
<td>14023</td><td>      <a id="14023c7" class="tk">vuint32_t</a> <a id="14023c17" class="tk">NCFTOE45</a><a id="14023c25" class="tk">:</a>1;            <span class="ct">/* NCF 45 time-out enable */</span></td></tr>
<tr name="14024" id="14024">
<td>14024</td><td>      <a id="14024c7" class="tk">vuint32_t</a> <a id="14024c17" class="tk">NCFTOE44</a><a id="14024c25" class="tk">:</a>1;            <span class="ct">/* NCF 44 time-out enable */</span></td></tr>
<tr name="14025" id="14025">
<td>14025</td><td>      <a id="14025c7" class="tk">vuint32_t</a> <a id="14025c17" class="tk">NCFTOE43</a><a id="14025c25" class="tk">:</a>1;            <span class="ct">/* NCF 43 time-out enable */</span></td></tr>
<tr name="14026" id="14026">
<td>14026</td><td>      <a id="14026c7" class="tk">vuint32_t</a> <a id="14026c17" class="tk">NCFTOE42</a><a id="14026c25" class="tk">:</a>1;            <span class="ct">/* NCF 42 time-out enable */</span></td></tr>
<tr name="14027" id="14027">
<td>14027</td><td>      <a id="14027c7" class="tk">vuint32_t</a> <a id="14027c17" class="tk">NCFTOE41</a><a id="14027c25" class="tk">:</a>1;            <span class="ct">/* NCF 41 time-out enable */</span></td></tr>
<tr name="14028" id="14028">
<td>14028</td><td>      <a id="14028c7" class="tk">vuint32_t</a> <a id="14028c17" class="tk">NCFTOE40</a><a id="14028c25" class="tk">:</a>1;            <span class="ct">/* NCF 40 time-out enable */</span></td></tr>
<tr name="14029" id="14029">
<td>14029</td><td>      <a id="14029c7" class="tk">vuint32_t</a> <a id="14029c17" class="tk">NCFTOE39</a><a id="14029c25" class="tk">:</a>1;            <span class="ct">/* NCF 39 time-out enable */</span></td></tr>
<tr name="14030" id="14030">
<td>14030</td><td>      <a id="14030c7" class="tk">vuint32_t</a> <a id="14030c17" class="tk">NCFTOE38</a><a id="14030c25" class="tk">:</a>1;            <span class="ct">/* NCF 38 time-out enable */</span></td></tr>
<tr name="14031" id="14031">
<td>14031</td><td>      <a id="14031c7" class="tk">vuint32_t</a> <a id="14031c17" class="tk">NCFTOE37</a><a id="14031c25" class="tk">:</a>1;            <span class="ct">/* NCF 37 time-out enable */</span></td></tr>
<tr name="14032" id="14032">
<td>14032</td><td>      <a id="14032c7" class="tk">vuint32_t</a> <a id="14032c17" class="tk">NCFTOE36</a><a id="14032c25" class="tk">:</a>1;            <span class="ct">/* NCF 36 time-out enable */</span></td></tr>
<tr name="14033" id="14033">
<td>14033</td><td>      <a id="14033c7" class="tk">vuint32_t</a> <a id="14033c17" class="tk">NCFTOE35</a><a id="14033c25" class="tk">:</a>1;            <span class="ct">/* NCF 35 time-out enable */</span></td></tr>
<tr name="14034" id="14034">
<td>14034</td><td>      <a id="14034c7" class="tk">vuint32_t</a> <a id="14034c17" class="tk">NCFTOE34</a><a id="14034c25" class="tk">:</a>1;            <span class="ct">/* NCF 34 time-out enable */</span></td></tr>
<tr name="14035" id="14035">
<td>14035</td><td>      <a id="14035c7" class="tk">vuint32_t</a> <a id="14035c17" class="tk">NCFTOE33</a><a id="14035c25" class="tk">:</a>1;            <span class="ct">/* NCF 33 time-out enable */</span></td></tr>
<tr name="14036" id="14036">
<td>14036</td><td>      <a id="14036c7" class="tk">vuint32_t</a> <a id="14036c17" class="tk">NCFTOE32</a><a id="14036c25" class="tk">:</a>1;            <span class="ct">/* NCF 32 time-out enable */</span></td></tr>
<tr name="14037" id="14037">
<td>14037</td><td>    <span class="br">}</span> <a id="14037c7" class="tk">B</a>;</td></tr>
<tr name="14038" id="14038">
<td>14038</td><td>  <span class="br">}</span> <a id="14038c5" class="tk">FCCU_NCF_TOE1_32B_tag</a>;</td></tr>
<tr name="14039" id="14039">
<td>14039</td><td></td></tr>
<tr name="14040" id="14040">
<td>14040</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU NCF Time-out Enable Register 2 */</span></td></tr>
<tr name="14041" id="14041">
<td>14041</td><td>    <a id="14041c5" class="tk">vuint32_t</a> <a id="14041c15" class="tk">R</a>;</td></tr>
<tr name="14042" id="14042">
<td>14042</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14043" id="14043">
<td>14043</td><td>      <a id="14043c7" class="tk">vuint32_t</a> <a id="14043c17" class="tk">NCFTOE95</a><a id="14043c25" class="tk">:</a>1;            <span class="ct">/* NCF 95 time-out enable */</span></td></tr>
<tr name="14044" id="14044">
<td>14044</td><td>      <a id="14044c7" class="tk">vuint32_t</a> <a id="14044c17" class="tk">NCFTOE94</a><a id="14044c25" class="tk">:</a>1;            <span class="ct">/* NCF 94 time-out enable */</span></td></tr>
<tr name="14045" id="14045">
<td>14045</td><td>      <a id="14045c7" class="tk">vuint32_t</a> <a id="14045c17" class="tk">NCFTOE93</a><a id="14045c25" class="tk">:</a>1;            <span class="ct">/* NCF 93 time-out enable */</span></td></tr>
<tr name="14046" id="14046">
<td>14046</td><td>      <a id="14046c7" class="tk">vuint32_t</a> <a id="14046c17" class="tk">NCFTOE92</a><a id="14046c25" class="tk">:</a>1;            <span class="ct">/* NCF 92 time-out enable */</span></td></tr>
<tr name="14047" id="14047">
<td>14047</td><td>      <a id="14047c7" class="tk">vuint32_t</a> <a id="14047c17" class="tk">NCFTOE91</a><a id="14047c25" class="tk">:</a>1;            <span class="ct">/* NCF 91 time-out enable */</span></td></tr>
<tr name="14048" id="14048">
<td>14048</td><td>      <a id="14048c7" class="tk">vuint32_t</a> <a id="14048c17" class="tk">NCFTOE90</a><a id="14048c25" class="tk">:</a>1;            <span class="ct">/* NCF 90 time-out enable */</span></td></tr>
<tr name="14049" id="14049">
<td>14049</td><td>      <a id="14049c7" class="tk">vuint32_t</a> <a id="14049c17" class="tk">NCFTOE89</a><a id="14049c25" class="tk">:</a>1;            <span class="ct">/* NCF 89 time-out enable */</span></td></tr>
<tr name="14050" id="14050">
<td>14050</td><td>      <a id="14050c7" class="tk">vuint32_t</a> <a id="14050c17" class="tk">NCFTOE88</a><a id="14050c25" class="tk">:</a>1;            <span class="ct">/* NCF 88 time-out enable */</span></td></tr>
<tr name="14051" id="14051">
<td>14051</td><td>      <a id="14051c7" class="tk">vuint32_t</a> <a id="14051c17" class="tk">NCFTOE87</a><a id="14051c25" class="tk">:</a>1;            <span class="ct">/* NCF 87 time-out enable */</span></td></tr>
<tr name="14052" id="14052">
<td>14052</td><td>      <a id="14052c7" class="tk">vuint32_t</a> <a id="14052c17" class="tk">NCFTOE86</a><a id="14052c25" class="tk">:</a>1;            <span class="ct">/* NCF 86 time-out enable */</span></td></tr>
<tr name="14053" id="14053">
<td>14053</td><td>      <a id="14053c7" class="tk">vuint32_t</a> <a id="14053c17" class="tk">NCFTOE85</a><a id="14053c25" class="tk">:</a>1;            <span class="ct">/* NCF 85 time-out enable */</span></td></tr>
<tr name="14054" id="14054">
<td>14054</td><td>      <a id="14054c7" class="tk">vuint32_t</a> <a id="14054c17" class="tk">NCFTOE84</a><a id="14054c25" class="tk">:</a>1;            <span class="ct">/* NCF 84 time-out enable */</span></td></tr>
<tr name="14055" id="14055">
<td>14055</td><td>      <a id="14055c7" class="tk">vuint32_t</a> <a id="14055c17" class="tk">NCFTOE83</a><a id="14055c25" class="tk">:</a>1;            <span class="ct">/* NCF 83 time-out enable */</span></td></tr>
<tr name="14056" id="14056">
<td>14056</td><td>      <a id="14056c7" class="tk">vuint32_t</a> <a id="14056c17" class="tk">NCFTOE82</a><a id="14056c25" class="tk">:</a>1;            <span class="ct">/* NCF 82 time-out enable */</span></td></tr>
<tr name="14057" id="14057">
<td>14057</td><td>      <a id="14057c7" class="tk">vuint32_t</a> <a id="14057c17" class="tk">NCFTOE81</a><a id="14057c25" class="tk">:</a>1;            <span class="ct">/* NCF 81 time-out enable */</span></td></tr>
<tr name="14058" id="14058">
<td>14058</td><td>      <a id="14058c7" class="tk">vuint32_t</a> <a id="14058c17" class="tk">NCFTOE80</a><a id="14058c25" class="tk">:</a>1;            <span class="ct">/* NCF 80 time-out enable */</span></td></tr>
<tr name="14059" id="14059">
<td>14059</td><td>      <a id="14059c7" class="tk">vuint32_t</a> <a id="14059c17" class="tk">NCFTOE79</a><a id="14059c25" class="tk">:</a>1;            <span class="ct">/* NCF 79 time-out enable */</span></td></tr>
<tr name="14060" id="14060">
<td>14060</td><td>      <a id="14060c7" class="tk">vuint32_t</a> <a id="14060c17" class="tk">NCFTOE78</a><a id="14060c25" class="tk">:</a>1;            <span class="ct">/* NCF 78 time-out enable */</span></td></tr>
<tr name="14061" id="14061">
<td>14061</td><td>      <a id="14061c7" class="tk">vuint32_t</a> <a id="14061c17" class="tk">NCFTOE77</a><a id="14061c25" class="tk">:</a>1;            <span class="ct">/* NCF 77 time-out enable */</span></td></tr>
<tr name="14062" id="14062">
<td>14062</td><td>      <a id="14062c7" class="tk">vuint32_t</a> <a id="14062c17" class="tk">NCFTOE76</a><a id="14062c25" class="tk">:</a>1;            <span class="ct">/* NCF 76 time-out enable */</span></td></tr>
<tr name="14063" id="14063">
<td>14063</td><td>      <a id="14063c7" class="tk">vuint32_t</a> <a id="14063c17" class="tk">NCFTOE75</a><a id="14063c25" class="tk">:</a>1;            <span class="ct">/* NCF 75 time-out enable */</span></td></tr>
<tr name="14064" id="14064">
<td>14064</td><td>      <a id="14064c7" class="tk">vuint32_t</a> <a id="14064c17" class="tk">NCFTOE74</a><a id="14064c25" class="tk">:</a>1;            <span class="ct">/* NCF 74 time-out enable */</span></td></tr>
<tr name="14065" id="14065">
<td>14065</td><td>      <a id="14065c7" class="tk">vuint32_t</a> <a id="14065c17" class="tk">NCFTOE73</a><a id="14065c25" class="tk">:</a>1;            <span class="ct">/* NCF 73 time-out enable */</span></td></tr>
<tr name="14066" id="14066">
<td>14066</td><td>      <a id="14066c7" class="tk">vuint32_t</a> <a id="14066c17" class="tk">NCFTOE72</a><a id="14066c25" class="tk">:</a>1;            <span class="ct">/* NCF 72 time-out enable */</span></td></tr>
<tr name="14067" id="14067">
<td>14067</td><td>      <a id="14067c7" class="tk">vuint32_t</a> <a id="14067c17" class="tk">NCFTOE71</a><a id="14067c25" class="tk">:</a>1;            <span class="ct">/* NCF 71 time-out enable */</span></td></tr>
<tr name="14068" id="14068">
<td>14068</td><td>      <a id="14068c7" class="tk">vuint32_t</a> <a id="14068c17" class="tk">NCFTOE70</a><a id="14068c25" class="tk">:</a>1;            <span class="ct">/* NCF 70 time-out enable */</span></td></tr>
<tr name="14069" id="14069">
<td>14069</td><td>      <a id="14069c7" class="tk">vuint32_t</a> <a id="14069c17" class="tk">NCFTOE69</a><a id="14069c25" class="tk">:</a>1;            <span class="ct">/* NCF 69 time-out enable */</span></td></tr>
<tr name="14070" id="14070">
<td>14070</td><td>      <a id="14070c7" class="tk">vuint32_t</a> <a id="14070c17" class="tk">NCFTOE68</a><a id="14070c25" class="tk">:</a>1;            <span class="ct">/* NCF 68 time-out enable */</span></td></tr>
<tr name="14071" id="14071">
<td>14071</td><td>      <a id="14071c7" class="tk">vuint32_t</a> <a id="14071c17" class="tk">NCFTOE67</a><a id="14071c25" class="tk">:</a>1;            <span class="ct">/* NCF 67 time-out enable */</span></td></tr>
<tr name="14072" id="14072">
<td>14072</td><td>      <a id="14072c7" class="tk">vuint32_t</a> <a id="14072c17" class="tk">NCFTOE66</a><a id="14072c25" class="tk">:</a>1;            <span class="ct">/* NCF 66 time-out enable */</span></td></tr>
<tr name="14073" id="14073">
<td>14073</td><td>      <a id="14073c7" class="tk">vuint32_t</a> <a id="14073c17" class="tk">NCFTOE65</a><a id="14073c25" class="tk">:</a>1;            <span class="ct">/* NCF 65 time-out enable */</span></td></tr>
<tr name="14074" id="14074">
<td>14074</td><td>      <a id="14074c7" class="tk">vuint32_t</a> <a id="14074c17" class="tk">NCFTOE64</a><a id="14074c25" class="tk">:</a>1;            <span class="ct">/* NCF 64 time-out enable */</span></td></tr>
<tr name="14075" id="14075">
<td>14075</td><td>    <span class="br">}</span> <a id="14075c7" class="tk">B</a>;</td></tr>
<tr name="14076" id="14076">
<td>14076</td><td>  <span class="br">}</span> <a id="14076c5" class="tk">FCCU_NCF_TOE2_32B_tag</a>;</td></tr>
<tr name="14077" id="14077">
<td>14077</td><td></td></tr>
<tr name="14078" id="14078">
<td>14078</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU NCF Time-out Enable Register 3 */</span></td></tr>
<tr name="14079" id="14079">
<td>14079</td><td>    <a id="14079c5" class="tk">vuint32_t</a> <a id="14079c15" class="tk">R</a>;</td></tr>
<tr name="14080" id="14080">
<td>14080</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14081" id="14081">
<td>14081</td><td>      <a id="14081c7" class="tk">vuint32_t</a> <a id="14081c17" class="tk">NCFTOE127</a><a id="14081c26" class="tk">:</a>1;           <span class="ct">/* NCF 127 time-out enable */</span></td></tr>
<tr name="14082" id="14082">
<td>14082</td><td>      <a id="14082c7" class="tk">vuint32_t</a> <a id="14082c17" class="tk">NCFTOE126</a><a id="14082c26" class="tk">:</a>1;           <span class="ct">/* NCF 126 time-out enable */</span></td></tr>
<tr name="14083" id="14083">
<td>14083</td><td>      <a id="14083c7" class="tk">vuint32_t</a> <a id="14083c17" class="tk">NCFTOE125</a><a id="14083c26" class="tk">:</a>1;           <span class="ct">/* NCF 125 time-out enable */</span></td></tr>
<tr name="14084" id="14084">
<td>14084</td><td>      <a id="14084c7" class="tk">vuint32_t</a> <a id="14084c17" class="tk">NCFTOE124</a><a id="14084c26" class="tk">:</a>1;           <span class="ct">/* NCF 124 time-out enable */</span></td></tr>
<tr name="14085" id="14085">
<td>14085</td><td>      <a id="14085c7" class="tk">vuint32_t</a> <a id="14085c17" class="tk">NCFTOE123</a><a id="14085c26" class="tk">:</a>1;           <span class="ct">/* NCF 123 time-out enable */</span></td></tr>
<tr name="14086" id="14086">
<td>14086</td><td>      <a id="14086c7" class="tk">vuint32_t</a> <a id="14086c17" class="tk">NCFTOE122</a><a id="14086c26" class="tk">:</a>1;           <span class="ct">/* NCF 122 time-out enable */</span></td></tr>
<tr name="14087" id="14087">
<td>14087</td><td>      <a id="14087c7" class="tk">vuint32_t</a> <a id="14087c17" class="tk">NCFTOE121</a><a id="14087c26" class="tk">:</a>1;           <span class="ct">/* NCF 121 time-out enable */</span></td></tr>
<tr name="14088" id="14088">
<td>14088</td><td>      <a id="14088c7" class="tk">vuint32_t</a> <a id="14088c17" class="tk">NCFTOE120</a><a id="14088c26" class="tk">:</a>1;           <span class="ct">/* NCF 120 time-out enable */</span></td></tr>
<tr name="14089" id="14089">
<td>14089</td><td>      <a id="14089c7" class="tk">vuint32_t</a> <a id="14089c17" class="tk">NCFTOE119</a><a id="14089c26" class="tk">:</a>1;           <span class="ct">/* NCF 119 time-out enable */</span></td></tr>
<tr name="14090" id="14090">
<td>14090</td><td>      <a id="14090c7" class="tk">vuint32_t</a> <a id="14090c17" class="tk">NCFTOE118</a><a id="14090c26" class="tk">:</a>1;           <span class="ct">/* NCF 118 time-out enable */</span></td></tr>
<tr name="14091" id="14091">
<td>14091</td><td>      <a id="14091c7" class="tk">vuint32_t</a> <a id="14091c17" class="tk">NCFTOE117</a><a id="14091c26" class="tk">:</a>1;           <span class="ct">/* NCF 117 time-out enable */</span></td></tr>
<tr name="14092" id="14092">
<td>14092</td><td>      <a id="14092c7" class="tk">vuint32_t</a> <a id="14092c17" class="tk">NCFTOE116</a><a id="14092c26" class="tk">:</a>1;           <span class="ct">/* NCF 116 time-out enable */</span></td></tr>
<tr name="14093" id="14093">
<td>14093</td><td>      <a id="14093c7" class="tk">vuint32_t</a> <a id="14093c17" class="tk">NCFTOE115</a><a id="14093c26" class="tk">:</a>1;           <span class="ct">/* NCF 115 time-out enable */</span></td></tr>
<tr name="14094" id="14094">
<td>14094</td><td>      <a id="14094c7" class="tk">vuint32_t</a> <a id="14094c17" class="tk">NCFTOE114</a><a id="14094c26" class="tk">:</a>1;           <span class="ct">/* NCF 114 time-out enable */</span></td></tr>
<tr name="14095" id="14095">
<td>14095</td><td>      <a id="14095c7" class="tk">vuint32_t</a> <a id="14095c17" class="tk">NCFTOE113</a><a id="14095c26" class="tk">:</a>1;           <span class="ct">/* NCF 113 time-out enable */</span></td></tr>
<tr name="14096" id="14096">
<td>14096</td><td>      <a id="14096c7" class="tk">vuint32_t</a> <a id="14096c17" class="tk">NCFTOE112</a><a id="14096c26" class="tk">:</a>1;           <span class="ct">/* NCF 112 time-out enable */</span></td></tr>
<tr name="14097" id="14097">
<td>14097</td><td>      <a id="14097c7" class="tk">vuint32_t</a> <a id="14097c17" class="tk">NCFTOE111</a><a id="14097c26" class="tk">:</a>1;           <span class="ct">/* NCF 111 time-out enable */</span></td></tr>
<tr name="14098" id="14098">
<td>14098</td><td>      <a id="14098c7" class="tk">vuint32_t</a> <a id="14098c17" class="tk">NCFTOE110</a><a id="14098c26" class="tk">:</a>1;           <span class="ct">/* NCF 110 time-out enable */</span></td></tr>
<tr name="14099" id="14099">
<td>14099</td><td>      <a id="14099c7" class="tk">vuint32_t</a> <a id="14099c17" class="tk">NCFTOE109</a><a id="14099c26" class="tk">:</a>1;           <span class="ct">/* NCF 109 time-out enable */</span></td></tr>
<tr name="14100" id="14100">
<td>14100</td><td>      <a id="14100c7" class="tk">vuint32_t</a> <a id="14100c17" class="tk">NCFTOE108</a><a id="14100c26" class="tk">:</a>1;           <span class="ct">/* NCF 108 time-out enable */</span></td></tr>
<tr name="14101" id="14101">
<td>14101</td><td>      <a id="14101c7" class="tk">vuint32_t</a> <a id="14101c17" class="tk">NCFTOE107</a><a id="14101c26" class="tk">:</a>1;           <span class="ct">/* NCF 107 time-out enable */</span></td></tr>
<tr name="14102" id="14102">
<td>14102</td><td>      <a id="14102c7" class="tk">vuint32_t</a> <a id="14102c17" class="tk">NCFTOE106</a><a id="14102c26" class="tk">:</a>1;           <span class="ct">/* NCF 106 time-out enable */</span></td></tr>
<tr name="14103" id="14103">
<td>14103</td><td>      <a id="14103c7" class="tk">vuint32_t</a> <a id="14103c17" class="tk">NCFTOE105</a><a id="14103c26" class="tk">:</a>1;           <span class="ct">/* NCF 105 time-out enable */</span></td></tr>
<tr name="14104" id="14104">
<td>14104</td><td>      <a id="14104c7" class="tk">vuint32_t</a> <a id="14104c17" class="tk">NCFTOE104</a><a id="14104c26" class="tk">:</a>1;           <span class="ct">/* NCF 104 time-out enable */</span></td></tr>
<tr name="14105" id="14105">
<td>14105</td><td>      <a id="14105c7" class="tk">vuint32_t</a> <a id="14105c17" class="tk">NCFTOE103</a><a id="14105c26" class="tk">:</a>1;           <span class="ct">/* NCF 103 time-out enable */</span></td></tr>
<tr name="14106" id="14106">
<td>14106</td><td>      <a id="14106c7" class="tk">vuint32_t</a> <a id="14106c17" class="tk">NCFTOE102</a><a id="14106c26" class="tk">:</a>1;           <span class="ct">/* NCF 102 time-out enable */</span></td></tr>
<tr name="14107" id="14107">
<td>14107</td><td>      <a id="14107c7" class="tk">vuint32_t</a> <a id="14107c17" class="tk">NCFTOE101</a><a id="14107c26" class="tk">:</a>1;           <span class="ct">/* NCF 101 time-out enable */</span></td></tr>
<tr name="14108" id="14108">
<td>14108</td><td>      <a id="14108c7" class="tk">vuint32_t</a> <a id="14108c17" class="tk">NCFTOE100</a><a id="14108c26" class="tk">:</a>1;           <span class="ct">/* NCF 100 time-out enable */</span></td></tr>
<tr name="14109" id="14109">
<td>14109</td><td>      <a id="14109c7" class="tk">vuint32_t</a> <a id="14109c17" class="tk">NCFTOE99</a><a id="14109c25" class="tk">:</a>1;            <span class="ct">/* NCF 99 time-out enable */</span></td></tr>
<tr name="14110" id="14110">
<td>14110</td><td>      <a id="14110c7" class="tk">vuint32_t</a> <a id="14110c17" class="tk">NCFTOE98</a><a id="14110c25" class="tk">:</a>1;            <span class="ct">/* NCF 98 time-out enable */</span></td></tr>
<tr name="14111" id="14111">
<td>14111</td><td>      <a id="14111c7" class="tk">vuint32_t</a> <a id="14111c17" class="tk">NCFTOE97</a><a id="14111c25" class="tk">:</a>1;            <span class="ct">/* NCF 97 time-out enable */</span></td></tr>
<tr name="14112" id="14112">
<td>14112</td><td>      <a id="14112c7" class="tk">vuint32_t</a> <a id="14112c17" class="tk">NCFTOE96</a><a id="14112c25" class="tk">:</a>1;            <span class="ct">/* NCF 96 time-out enable */</span></td></tr>
<tr name="14113" id="14113">
<td>14113</td><td>    <span class="br">}</span> <a id="14113c7" class="tk">B</a>;</td></tr>
<tr name="14114" id="14114">
<td>14114</td><td>  <span class="br">}</span> <a id="14114c5" class="tk">FCCU_NCF_TOE3_32B_tag</a>;</td></tr>
<tr name="14115" id="14115">
<td>14115</td><td></td></tr>
<tr name="14116" id="14116">
<td>14116</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU_NCF_TO - FCCU NCF Time-out Register */</span></td></tr>
<tr name="14117" id="14117">
<td>14117</td><td>    <a id="14117c5" class="tk">vuint32_t</a> <a id="14117c15" class="tk">R</a>;</td></tr>
<tr name="14118" id="14118">
<td>14118</td><td>  <span class="br">}</span> <a id="14118c5" class="tk">FCCU_NCF_TO_32B_tag</a>;</td></tr>
<tr name="14119" id="14119">
<td>14119</td><td></td></tr>
<tr name="14120" id="14120">
<td>14120</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU_CFG_TO - FCCU CFG Timeout Register */</span></td></tr>
<tr name="14121" id="14121">
<td>14121</td><td>    <a id="14121c5" class="tk">vuint32_t</a> <a id="14121c15" class="tk">R</a>;</td></tr>
<tr name="14122" id="14122">
<td>14122</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14123" id="14123">
<td>14123</td><td>     <a id="14123c6" class="tk">vuint32_t</a><a id="14123c15" class="tk">:</a></td></tr>
<tr name="14124" id="14124">
<td>14124</td><td>      29;</td></tr>
<tr name="14125" id="14125">
<td>14125</td><td>      <a id="14125c7" class="tk">vuint32_t</a> <a id="14125c17" class="tk">TO</a><a id="14125c19" class="tk">:</a>3;                  <span class="ct">/* Configuration time-out */</span></td></tr>
<tr name="14126" id="14126">
<td>14126</td><td>    <span class="br">}</span> <a id="14126c7" class="tk">B</a>;</td></tr>
<tr name="14127" id="14127">
<td>14127</td><td>  <span class="br">}</span> <a id="14127c5" class="tk">FCCU_CFG_TO_32B_tag</a>;</td></tr>
<tr name="14128" id="14128">
<td>14128</td><td></td></tr>
<tr name="14129" id="14129">
<td>14129</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU_EINOUT - FCCU IO Control Register */</span></td></tr>
<tr name="14130" id="14130">
<td>14130</td><td>    <a id="14130c5" class="tk">vuint32_t</a> <a id="14130c15" class="tk">R</a>;</td></tr>
<tr name="14131" id="14131">
<td>14131</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14132" id="14132">
<td>14132</td><td>     <a id="14132c6" class="tk">vuint32_t</a><a id="14132c15" class="tk">:</a></td></tr>
<tr name="14133" id="14133">
<td>14133</td><td>      26;</td></tr>
<tr name="14134" id="14134">
<td>14134</td><td>      <a id="14134c7" class="tk">vuint32_t</a> <a id="14134c17" class="tk">EIN1</a><a id="14134c21" class="tk">:</a>1;                <span class="ct">/* Error input 1 */</span></td></tr>
<tr name="14135" id="14135">
<td>14135</td><td>      <a id="14135c7" class="tk">vuint32_t</a> <a id="14135c17" class="tk">EIN0</a><a id="14135c21" class="tk">:</a>1;                <span class="ct">/* Error input 0 */</span></td></tr>
<tr name="14136" id="14136">
<td>14136</td><td>     <a id="14136c6" class="tk">vuint32_t</a><a id="14136c15" class="tk">:</a></td></tr>
<tr name="14137" id="14137">
<td>14137</td><td>      2;</td></tr>
<tr name="14138" id="14138">
<td>14138</td><td>      <a id="14138c7" class="tk">vuint32_t</a> <a id="14138c17" class="tk">EOUT1</a><a id="14138c22" class="tk">:</a>1;               <span class="ct">/* Error out 1 */</span></td></tr>
<tr name="14139" id="14139">
<td>14139</td><td>      <a id="14139c7" class="tk">vuint32_t</a> <a id="14139c17" class="tk">EOUT0</a><a id="14139c22" class="tk">:</a>1;               <span class="ct">/* Error out 0 */</span></td></tr>
<tr name="14140" id="14140">
<td>14140</td><td>    <span class="br">}</span> <a id="14140c7" class="tk">B</a>;</td></tr>
<tr name="14141" id="14141">
<td>14141</td><td>  <span class="br">}</span> <a id="14141c5" class="tk">FCCU_EINOUT_32B_tag</a>;</td></tr>
<tr name="14142" id="14142">
<td>14142</td><td></td></tr>
<tr name="14143" id="14143">
<td>14143</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU_STAT - FCCU Status Register */</span></td></tr>
<tr name="14144" id="14144">
<td>14144</td><td>    <a id="14144c5" class="tk">vuint32_t</a> <a id="14144c15" class="tk">R</a>;</td></tr>
<tr name="14145" id="14145">
<td>14145</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14146" id="14146">
<td>14146</td><td>     <a id="14146c6" class="tk">vuint32_t</a><a id="14146c15" class="tk">:</a></td></tr>
<tr name="14147" id="14147">
<td>14147</td><td>      29;</td></tr>
<tr name="14148" id="14148">
<td>14148</td><td>      <a id="14148c7" class="tk">vuint32_t</a> <a id="14148c17" class="tk">STATUS</a><a id="14148c23" class="tk">:</a>3;              <span class="ct">/* FCCU status */</span></td></tr>
<tr name="14149" id="14149">
<td>14149</td><td>    <span class="br">}</span> <a id="14149c7" class="tk">B</a>;</td></tr>
<tr name="14150" id="14150">
<td>14150</td><td>  <span class="br">}</span> <a id="14150c5" class="tk">FCCU_STAT_32B_tag</a>;</td></tr>
<tr name="14151" id="14151">
<td>14151</td><td></td></tr>
<tr name="14152" id="14152">
<td>14152</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU_NAFS - FCCU NA Freeze Status Register */</span></td></tr>
<tr name="14153" id="14153">
<td>14153</td><td>    <a id="14153c5" class="tk">vuint32_t</a> <a id="14153c15" class="tk">R</a>;</td></tr>
<tr name="14154" id="14154">
<td>14154</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14155" id="14155">
<td>14155</td><td>     <a id="14155c6" class="tk">vuint32_t</a><a id="14155c15" class="tk">:</a></td></tr>
<tr name="14156" id="14156">
<td>14156</td><td>      24;</td></tr>
<tr name="14157" id="14157">
<td>14157</td><td>      <a id="14157c7" class="tk">vuint32_t</a> <a id="14157c17" class="tk">N2AFSTATUS</a><a id="14157c27" class="tk">:</a>8;          <span class="ct">/* Normal to Alarm Frozen Status */</span></td></tr>
<tr name="14158" id="14158">
<td>14158</td><td>    <span class="br">}</span> <a id="14158c7" class="tk">B</a>;</td></tr>
<tr name="14159" id="14159">
<td>14159</td><td>  <span class="br">}</span> <a id="14159c5" class="tk">FCCU_NAFS_32B_tag</a>;</td></tr>
<tr name="14160" id="14160">
<td>14160</td><td></td></tr>
<tr name="14161" id="14161">
<td>14161</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU_AFFS - FCCU AF Freeze Status Register */</span></td></tr>
<tr name="14162" id="14162">
<td>14162</td><td>    <a id="14162c5" class="tk">vuint32_t</a> <a id="14162c15" class="tk">R</a>;</td></tr>
<tr name="14163" id="14163">
<td>14163</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14164" id="14164">
<td>14164</td><td>     <a id="14164c6" class="tk">vuint32_t</a><a id="14164c15" class="tk">:</a></td></tr>
<tr name="14165" id="14165">
<td>14165</td><td>      22;</td></tr>
<tr name="14166" id="14166">
<td>14166</td><td>      <a id="14166c7" class="tk">vuint32_t</a> <a id="14166c17" class="tk">AFFS_SRC</a><a id="14166c25" class="tk">:</a>2;            <span class="ct">/* Fault source */</span></td></tr>
<tr name="14167" id="14167">
<td>14167</td><td>      <a id="14167c7" class="tk">vuint32_t</a> <a id="14167c17" class="tk">A2AFSTATUS</a><a id="14167c27" class="tk">:</a>8;          <span class="ct">/* Alarm to Fault Frozen Status */</span></td></tr>
<tr name="14168" id="14168">
<td>14168</td><td>    <span class="br">}</span> <a id="14168c7" class="tk">B</a>;</td></tr>
<tr name="14169" id="14169">
<td>14169</td><td>  <span class="br">}</span> <a id="14169c5" class="tk">FCCU_AFFS_32B_tag</a>;</td></tr>
<tr name="14170" id="14170">
<td>14170</td><td></td></tr>
<tr name="14171" id="14171">
<td>14171</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU_NFFS - FCCU NF Freeze Status Register */</span></td></tr>
<tr name="14172" id="14172">
<td>14172</td><td>    <a id="14172c5" class="tk">vuint32_t</a> <a id="14172c15" class="tk">R</a>;</td></tr>
<tr name="14173" id="14173">
<td>14173</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14174" id="14174">
<td>14174</td><td>     <a id="14174c6" class="tk">vuint32_t</a><a id="14174c15" class="tk">:</a></td></tr>
<tr name="14175" id="14175">
<td>14175</td><td>      22;</td></tr>
<tr name="14176" id="14176">
<td>14176</td><td>      <a id="14176c7" class="tk">vuint32_t</a> <a id="14176c17" class="tk">NFFS_SRC</a><a id="14176c25" class="tk">:</a>2;            <span class="ct">/* Fault source */</span></td></tr>
<tr name="14177" id="14177">
<td>14177</td><td>      <a id="14177c7" class="tk">vuint32_t</a> <a id="14177c17" class="tk">NFFS_NFFS</a><a id="14177c26" class="tk">:</a>8;           <span class="ct">/* Normal to Fault Frozen Status */</span></td></tr>
<tr name="14178" id="14178">
<td>14178</td><td>    <span class="br">}</span> <a id="14178c7" class="tk">B</a>;</td></tr>
<tr name="14179" id="14179">
<td>14179</td><td>  <span class="br">}</span> <a id="14179c5" class="tk">FCCU_NFFS_32B_tag</a>;</td></tr>
<tr name="14180" id="14180">
<td>14180</td><td></td></tr>
<tr name="14181" id="14181">
<td>14181</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU_FAFS - FCCU FA Freeze Status Register */</span></td></tr>
<tr name="14182" id="14182">
<td>14182</td><td>    <a id="14182c5" class="tk">vuint32_t</a> <a id="14182c15" class="tk">R</a>;</td></tr>
<tr name="14183" id="14183">
<td>14183</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14184" id="14184">
<td>14184</td><td>     <a id="14184c6" class="tk">vuint32_t</a><a id="14184c15" class="tk">:</a></td></tr>
<tr name="14185" id="14185">
<td>14185</td><td>      24;</td></tr>
<tr name="14186" id="14186">
<td>14186</td><td>      <a id="14186c7" class="tk">vuint32_t</a> <a id="14186c17" class="tk">FAFS_FAFS</a><a id="14186c26" class="tk">:</a>8;           <span class="ct">/* Fault to Normal Frozen Status */</span></td></tr>
<tr name="14187" id="14187">
<td>14187</td><td>    <span class="br">}</span> <a id="14187c7" class="tk">B</a>;</td></tr>
<tr name="14188" id="14188">
<td>14188</td><td>  <span class="br">}</span> <a id="14188c5" class="tk">FCCU_FAFS_32B_tag</a>;</td></tr>
<tr name="14189" id="14189">
<td>14189</td><td></td></tr>
<tr name="14190" id="14190">
<td>14190</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU_SCFS - FCCU SC Freeze Status Register */</span></td></tr>
<tr name="14191" id="14191">
<td>14191</td><td>    <a id="14191c5" class="tk">vuint32_t</a> <a id="14191c15" class="tk">R</a>;</td></tr>
<tr name="14192" id="14192">
<td>14192</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14193" id="14193">
<td>14193</td><td>     <a id="14193c6" class="tk">vuint32_t</a><a id="14193c15" class="tk">:</a></td></tr>
<tr name="14194" id="14194">
<td>14194</td><td>      30;</td></tr>
<tr name="14195" id="14195">
<td>14195</td><td>      <a id="14195c7" class="tk">vuint32_t</a> <a id="14195c17" class="tk">RCCS1</a><a id="14195c22" class="tk">:</a>1;               <span class="ct">/* RCC1 Status */</span></td></tr>
<tr name="14196" id="14196">
<td>14196</td><td>      <a id="14196c7" class="tk">vuint32_t</a> <a id="14196c17" class="tk">RCCS0</a><a id="14196c22" class="tk">:</a>1;               <span class="ct">/* RCC0 Status */</span></td></tr>
<tr name="14197" id="14197">
<td>14197</td><td>    <span class="br">}</span> <a id="14197c7" class="tk">B</a>;</td></tr>
<tr name="14198" id="14198">
<td>14198</td><td>  <span class="br">}</span> <a id="14198c5" class="tk">FCCU_SCFS_32B_tag</a>;</td></tr>
<tr name="14199" id="14199">
<td>14199</td><td></td></tr>
<tr name="14200" id="14200">
<td>14200</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU_CFF - FCCU CF Fake Register */</span></td></tr>
<tr name="14201" id="14201">
<td>14201</td><td>    <a id="14201c5" class="tk">vuint32_t</a> <a id="14201c15" class="tk">R</a>;</td></tr>
<tr name="14202" id="14202">
<td>14202</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14203" id="14203">
<td>14203</td><td>     <a id="14203c6" class="tk">vuint32_t</a><a id="14203c15" class="tk">:</a></td></tr>
<tr name="14204" id="14204">
<td>14204</td><td>      25;</td></tr>
<tr name="14205" id="14205">
<td>14205</td><td>      <a id="14205c7" class="tk">vuint32_t</a> <a id="14205c17" class="tk">FCFC</a><a id="14205c21" class="tk">:</a>7;                <span class="ct">/* Fake critical fault code */</span></td></tr>
<tr name="14206" id="14206">
<td>14206</td><td>    <span class="br">}</span> <a id="14206c7" class="tk">B</a>;</td></tr>
<tr name="14207" id="14207">
<td>14207</td><td>  <span class="br">}</span> <a id="14207c5" class="tk">FCCU_CFF_32B_tag</a>;</td></tr>
<tr name="14208" id="14208">
<td>14208</td><td></td></tr>
<tr name="14209" id="14209">
<td>14209</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU_NCFF - FCCU NCF Fake Register */</span></td></tr>
<tr name="14210" id="14210">
<td>14210</td><td>    <a id="14210c5" class="tk">vuint32_t</a> <a id="14210c15" class="tk">R</a>;</td></tr>
<tr name="14211" id="14211">
<td>14211</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14212" id="14212">
<td>14212</td><td>     <a id="14212c6" class="tk">vuint32_t</a><a id="14212c15" class="tk">:</a></td></tr>
<tr name="14213" id="14213">
<td>14213</td><td>      25;</td></tr>
<tr name="14214" id="14214">
<td>14214</td><td>      <a id="14214c7" class="tk">vuint32_t</a> <a id="14214c17" class="tk">FNCFC</a><a id="14214c22" class="tk">:</a>7;               <span class="ct">/* Fake non-critical fault code */</span></td></tr>
<tr name="14215" id="14215">
<td>14215</td><td>    <span class="br">}</span> <a id="14215c7" class="tk">B</a>;</td></tr>
<tr name="14216" id="14216">
<td>14216</td><td>  <span class="br">}</span> <a id="14216c5" class="tk">FCCU_NCFF_32B_tag</a>;</td></tr>
<tr name="14217" id="14217">
<td>14217</td><td></td></tr>
<tr name="14218" id="14218">
<td>14218</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU_IRQ_STAT - FCCU IRQ Status Register */</span></td></tr>
<tr name="14219" id="14219">
<td>14219</td><td>    <a id="14219c5" class="tk">vuint32_t</a> <a id="14219c15" class="tk">R</a>;</td></tr>
<tr name="14220" id="14220">
<td>14220</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14221" id="14221">
<td>14221</td><td>     <a id="14221c6" class="tk">vuint32_t</a><a id="14221c15" class="tk">:</a></td></tr>
<tr name="14222" id="14222">
<td>14222</td><td>      29;</td></tr>
<tr name="14223" id="14223">
<td>14223</td><td>      <a id="14223c7" class="tk">vuint32_t</a> <a id="14223c17" class="tk">NMI_STAT</a><a id="14223c25" class="tk">:</a>1;            <span class="ct">/* NMI Interrupt Status */</span></td></tr>
<tr name="14224" id="14224">
<td>14224</td><td>      <a id="14224c7" class="tk">vuint32_t</a> <a id="14224c17" class="tk">ALRM_STAT</a><a id="14224c26" class="tk">:</a>1;           <span class="ct">/* Alarm Interrupt Status */</span></td></tr>
<tr name="14225" id="14225">
<td>14225</td><td>      <a id="14225c7" class="tk">vuint32_t</a> <a id="14225c17" class="tk">CFG_TO_STAT</a><a id="14225c28" class="tk">:</a>1;         <span class="ct">/* Configuration Time-out Status */</span></td></tr>
<tr name="14226" id="14226">
<td>14226</td><td>    <span class="br">}</span> <a id="14226c7" class="tk">B</a>;</td></tr>
<tr name="14227" id="14227">
<td>14227</td><td>  <span class="br">}</span> <a id="14227c5" class="tk">FCCU_IRQ_STAT_32B_tag</a>;</td></tr>
<tr name="14228" id="14228">
<td>14228</td><td></td></tr>
<tr name="14229" id="14229">
<td>14229</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU_IRQ_EN - FCCU IRQ Enable Register */</span></td></tr>
<tr name="14230" id="14230">
<td>14230</td><td>    <a id="14230c5" class="tk">vuint32_t</a> <a id="14230c15" class="tk">R</a>;</td></tr>
<tr name="14231" id="14231">
<td>14231</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14232" id="14232">
<td>14232</td><td>     <a id="14232c6" class="tk">vuint32_t</a><a id="14232c15" class="tk">:</a></td></tr>
<tr name="14233" id="14233">
<td>14233</td><td>      31;</td></tr>
<tr name="14234" id="14234">
<td>14234</td><td>      <a id="14234c7" class="tk">vuint32_t</a> <a id="14234c17" class="tk">CFG_TO_IEN</a><a id="14234c27" class="tk">:</a>1;          <span class="ct">/* Configuration Time-out Interrupt Enable */</span></td></tr>
<tr name="14235" id="14235">
<td>14235</td><td>    <span class="br">}</span> <a id="14235c7" class="tk">B</a>;</td></tr>
<tr name="14236" id="14236">
<td>14236</td><td>  <span class="br">}</span> <a id="14236c5" class="tk">FCCU_IRQ_EN_32B_tag</a>;</td></tr>
<tr name="14237" id="14237">
<td>14237</td><td></td></tr>
<tr name="14238" id="14238">
<td>14238</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU_XTMR - FCCU XTMR Register */</span></td></tr>
<tr name="14239" id="14239">
<td>14239</td><td>    <a id="14239c5" class="tk">vuint32_t</a> <a id="14239c15" class="tk">R</a>;</td></tr>
<tr name="14240" id="14240">
<td>14240</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14241" id="14241">
<td>14241</td><td>      <a id="14241c7" class="tk">vuint32_t</a> <a id="14241c17" class="tk">XTMR_XTMR</a><a id="14241c26" class="tk">:</a>32;          <span class="ct">/* Alarm/Watchdog/safe request timer */</span></td></tr>
<tr name="14242" id="14242">
<td>14242</td><td>    <span class="br">}</span> <a id="14242c7" class="tk">B</a>;</td></tr>
<tr name="14243" id="14243">
<td>14243</td><td>  <span class="br">}</span> <a id="14243c5" class="tk">FCCU_XTMR_32B_tag</a>;</td></tr>
<tr name="14244" id="14244">
<td>14244</td><td></td></tr>
<tr name="14245" id="14245">
<td>14245</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FCCU_MCS - FCCU MCS Register */</span></td></tr>
<tr name="14246" id="14246">
<td>14246</td><td>    <a id="14246c5" class="tk">vuint32_t</a> <a id="14246c15" class="tk">R</a>;</td></tr>
<tr name="14247" id="14247">
<td>14247</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14248" id="14248">
<td>14248</td><td>      <a id="14248c7" class="tk">vuint32_t</a> <a id="14248c17" class="tk">VL3</a><a id="14248c20" class="tk">:</a>1;                 <span class="ct">/* Valid */</span></td></tr>
<tr name="14249" id="14249">
<td>14249</td><td>      <a id="14249c7" class="tk">vuint32_t</a> <a id="14249c17" class="tk">FS3</a><a id="14249c20" class="tk">:</a>1;                 <span class="ct">/* Fault Status */</span></td></tr>
<tr name="14250" id="14250">
<td>14250</td><td>     <a id="14250c6" class="tk">vuint32_t</a><a id="14250c15" class="tk">:</a></td></tr>
<tr name="14251" id="14251">
<td>14251</td><td>      2;</td></tr>
<tr name="14252" id="14252">
<td>14252</td><td>      <a id="14252c7" class="tk">vuint32_t</a> <a id="14252c17" class="tk">MCS3</a><a id="14252c21" class="tk">:</a>4;                <span class="ct">/* Magic Carpet oldest state */</span></td></tr>
<tr name="14253" id="14253">
<td>14253</td><td>      <a id="14253c7" class="tk">vuint32_t</a> <a id="14253c17" class="tk">VL2</a><a id="14253c20" class="tk">:</a>1;                 <span class="ct">/* Valid */</span></td></tr>
<tr name="14254" id="14254">
<td>14254</td><td>      <a id="14254c7" class="tk">vuint32_t</a> <a id="14254c17" class="tk">FS2</a><a id="14254c20" class="tk">:</a>1;                 <span class="ct">/* Fault Status */</span></td></tr>
<tr name="14255" id="14255">
<td>14255</td><td>     <a id="14255c6" class="tk">vuint32_t</a><a id="14255c15" class="tk">:</a></td></tr>
<tr name="14256" id="14256">
<td>14256</td><td>      2;</td></tr>
<tr name="14257" id="14257">
<td>14257</td><td>      <a id="14257c7" class="tk">vuint32_t</a> <a id="14257c17" class="tk">MCS2</a><a id="14257c21" class="tk">:</a>4;                <span class="ct">/* Magic Carpet previous-previous state */</span></td></tr>
<tr name="14258" id="14258">
<td>14258</td><td>      <a id="14258c7" class="tk">vuint32_t</a> <a id="14258c17" class="tk">VL1</a><a id="14258c20" class="tk">:</a>1;                 <span class="ct">/* Valid */</span></td></tr>
<tr name="14259" id="14259">
<td>14259</td><td>      <a id="14259c7" class="tk">vuint32_t</a> <a id="14259c17" class="tk">FS1</a><a id="14259c20" class="tk">:</a>1;                 <span class="ct">/* Fault Status */</span></td></tr>
<tr name="14260" id="14260">
<td>14260</td><td>     <a id="14260c6" class="tk">vuint32_t</a><a id="14260c15" class="tk">:</a></td></tr>
<tr name="14261" id="14261">
<td>14261</td><td>      2;</td></tr>
<tr name="14262" id="14262">
<td>14262</td><td>      <a id="14262c7" class="tk">vuint32_t</a> <a id="14262c17" class="tk">MCS1</a><a id="14262c21" class="tk">:</a>4;                <span class="ct">/* Magic Carpet previous state */</span></td></tr>
<tr name="14263" id="14263">
<td>14263</td><td>      <a id="14263c7" class="tk">vuint32_t</a> <a id="14263c17" class="tk">VL0</a><a id="14263c20" class="tk">:</a>1;                 <span class="ct">/* Valid */</span></td></tr>
<tr name="14264" id="14264">
<td>14264</td><td>      <a id="14264c7" class="tk">vuint32_t</a> <a id="14264c17" class="tk">FS0</a><a id="14264c20" class="tk">:</a>1;                 <span class="ct">/* Fault Status */</span></td></tr>
<tr name="14265" id="14265">
<td>14265</td><td>     <a id="14265c6" class="tk">vuint32_t</a><a id="14265c15" class="tk">:</a></td></tr>
<tr name="14266" id="14266">
<td>14266</td><td>      2;</td></tr>
<tr name="14267" id="14267">
<td>14267</td><td>      <a id="14267c7" class="tk">vuint32_t</a> <a id="14267c17" class="tk">MCS0</a><a id="14267c21" class="tk">:</a>4;                <span class="ct">/* Magic Carpet latest state */</span></td></tr>
<tr name="14268" id="14268">
<td>14268</td><td>    <span class="br">}</span> <a id="14268c7" class="tk">B</a>;</td></tr>
<tr name="14269" id="14269">
<td>14269</td><td>  <span class="br">}</span> <a id="14269c5" class="tk">FCCU_MCS_32B_tag</a>;</td></tr>
<tr name="14270" id="14270">
<td>14270</td><td></td></tr>
<tr name="14271" id="14271">
<td>14271</td><td>  <span class="ct">/* Register layout for generated register(s) CF_CFG... */</span></td></tr>
<tr name="14272" id="14272">
<td>14272</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/*  */</span></td></tr>
<tr name="14273" id="14273">
<td>14273</td><td>    <a id="14273c5" class="tk">vuint32_t</a> <a id="14273c15" class="tk">R</a>;</td></tr>
<tr name="14274" id="14274">
<td>14274</td><td>  <span class="br">}</span> <a id="14274c5" class="tk">FCCU_CF_CFG_32B_tag</a>;</td></tr>
<tr name="14275" id="14275">
<td>14275</td><td></td></tr>
<tr name="14276" id="14276">
<td>14276</td><td>  <span class="ct">/* Register layout for generated register(s) NCF_CFG... */</span></td></tr>
<tr name="14277" id="14277">
<td>14277</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/*  */</span></td></tr>
<tr name="14278" id="14278">
<td>14278</td><td>    <a id="14278c5" class="tk">vuint32_t</a> <a id="14278c15" class="tk">R</a>;</td></tr>
<tr name="14279" id="14279">
<td>14279</td><td>  <span class="br">}</span> <a id="14279c5" class="tk">FCCU_NCF_CFG_32B_tag</a>;</td></tr>
<tr name="14280" id="14280">
<td>14280</td><td></td></tr>
<tr name="14281" id="14281">
<td>14281</td><td>  <span class="ct">/* Register layout for generated register(s) CFS_CFG... */</span></td></tr>
<tr name="14282" id="14282">
<td>14282</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/*  */</span></td></tr>
<tr name="14283" id="14283">
<td>14283</td><td>    <a id="14283c5" class="tk">vuint32_t</a> <a id="14283c15" class="tk">R</a>;</td></tr>
<tr name="14284" id="14284">
<td>14284</td><td>  <span class="br">}</span> <a id="14284c5" class="tk">FCCU_CFS_CFG_32B_tag</a>;</td></tr>
<tr name="14285" id="14285">
<td>14285</td><td></td></tr>
<tr name="14286" id="14286">
<td>14286</td><td>  <span class="ct">/* Register layout for generated register(s) NCFS_CFG... */</span></td></tr>
<tr name="14287" id="14287">
<td>14287</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/*  */</span></td></tr>
<tr name="14288" id="14288">
<td>14288</td><td>    <a id="14288c5" class="tk">vuint32_t</a> <a id="14288c15" class="tk">R</a>;</td></tr>
<tr name="14289" id="14289">
<td>14289</td><td>  <span class="br">}</span> <a id="14289c5" class="tk">FCCU_NCFS_CFG_32B_tag</a>;</td></tr>
<tr name="14290" id="14290">
<td>14290</td><td></td></tr>
<tr name="14291" id="14291">
<td>14291</td><td>  <span class="ct">/* Register layout for generated register(s) CF_S... */</span></td></tr>
<tr name="14292" id="14292">
<td>14292</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/*  */</span></td></tr>
<tr name="14293" id="14293">
<td>14293</td><td>    <a id="14293c5" class="tk">vuint32_t</a> <a id="14293c15" class="tk">R</a>;</td></tr>
<tr name="14294" id="14294">
<td>14294</td><td>  <span class="br">}</span> <a id="14294c5" class="tk">FCCU_CF_S_32B_tag</a>;</td></tr>
<tr name="14295" id="14295">
<td>14295</td><td></td></tr>
<tr name="14296" id="14296">
<td>14296</td><td>  <span class="ct">/* Register layout for generated register(s) NCF_S... */</span></td></tr>
<tr name="14297" id="14297">
<td>14297</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/*  */</span></td></tr>
<tr name="14298" id="14298">
<td>14298</td><td>    <a id="14298c5" class="tk">vuint32_t</a> <a id="14298c15" class="tk">R</a>;</td></tr>
<tr name="14299" id="14299">
<td>14299</td><td>  <span class="br">}</span> <a id="14299c5" class="tk">FCCU_NCF_S_32B_tag</a>;</td></tr>
<tr name="14300" id="14300">
<td>14300</td><td></td></tr>
<tr name="14301" id="14301">
<td>14301</td><td>  <span class="ct">/* Register layout for generated register(s) NCF_E... */</span></td></tr>
<tr name="14302" id="14302">
<td>14302</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/*  */</span></td></tr>
<tr name="14303" id="14303">
<td>14303</td><td>    <a id="14303c5" class="tk">vuint32_t</a> <a id="14303c15" class="tk">R</a>;</td></tr>
<tr name="14304" id="14304">
<td>14304</td><td>  <span class="br">}</span> <a id="14304c5" class="tk">FCCU_NCF_E_32B_tag</a>;</td></tr>
<tr name="14305" id="14305">
<td>14305</td><td></td></tr>
<tr name="14306" id="14306">
<td>14306</td><td>  <span class="ct">/* Register layout for generated register(s) NCF_TOE... */</span></td></tr>
<tr name="14307" id="14307">
<td>14307</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/*  */</span></td></tr>
<tr name="14308" id="14308">
<td>14308</td><td>    <a id="14308c5" class="tk">vuint32_t</a> <a id="14308c15" class="tk">R</a>;</td></tr>
<tr name="14309" id="14309">
<td>14309</td><td>  <span class="br">}</span> <a id="14309c5" class="tk">FCCU_NCF_TOE_32B_tag</a>;</td></tr>
<tr name="14310" id="14310">
<td>14310</td><td></td></tr>
<tr name="14311" id="14311">
<td>14311</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="14311c18" class="tk">FCCU_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="14312" id="14312">
<td>14312</td><td>    <span class="ct">/* FCCU Control Register */</span></td></tr>
<tr name="14313" id="14313">
<td>14313</td><td>    <a id="14313c5" class="tk">FCCU_CTRL_32B_tag</a> <a id="14313c23" class="tk">CTRL</a>;            <span class="ct">/* offset: 0x0000 size: 32 bit */</span></td></tr>
<tr name="14314" id="14314">
<td>14314</td><td></td></tr>
<tr name="14315" id="14315">
<td>14315</td><td>    <span class="ct">/* FCCU CTRL Key Register */</span></td></tr>
<tr name="14316" id="14316">
<td>14316</td><td>    <a id="14316c5" class="tk">FCCU_CTRLK_32B_tag</a> <a id="14316c24" class="tk">CTRLK</a>;          <span class="ct">/* offset: 0x0004 size: 32 bit */</span></td></tr>
<tr name="14317" id="14317">
<td>14317</td><td></td></tr>
<tr name="14318" id="14318">
<td>14318</td><td>    <span class="ct">/* FCCU Configuration Register */</span></td></tr>
<tr name="14319" id="14319">
<td>14319</td><td>    <a id="14319c5" class="tk">FCCU_CFG_32B_tag</a> <a id="14319c22" class="tk">CFG</a>;              <span class="ct">/* offset: 0x0008 size: 32 bit */</span></td></tr>
<tr name="14320" id="14320">
<td>14320</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="14321" id="14321">
<td>14321</td><td>      <a id="14321c7" class="tk">FCCU_CF_CFG_32B_tag</a> <a id="14321c27" class="tk">CF_CFG</a>[4];   <span class="ct">/* offset: 0x000C  (0x0004 x 4) */</span></td></tr>
<tr name="14322" id="14322">
<td>14322</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14323" id="14323">
<td>14323</td><td>        <span class="ct">/* FCCU CF Configuration Register 0 */</span></td></tr>
<tr name="14324" id="14324">
<td>14324</td><td>        <a id="14324c9" class="tk">FCCU_CF_CFG0_32B_tag</a> <a id="14324c30" class="tk">CF_CFG0</a>;  <span class="ct">/* offset: 0x000C size: 32 bit */</span></td></tr>
<tr name="14325" id="14325">
<td>14325</td><td></td></tr>
<tr name="14326" id="14326">
<td>14326</td><td>        <span class="ct">/* FCCU CF Configuration Register 1 */</span></td></tr>
<tr name="14327" id="14327">
<td>14327</td><td>        <a id="14327c9" class="tk">FCCU_CF_CFG1_32B_tag</a> <a id="14327c30" class="tk">CF_CFG1</a>;  <span class="ct">/* offset: 0x0010 size: 32 bit */</span></td></tr>
<tr name="14328" id="14328">
<td>14328</td><td></td></tr>
<tr name="14329" id="14329">
<td>14329</td><td>        <span class="ct">/* FCCU CF Configuration Register 2 */</span></td></tr>
<tr name="14330" id="14330">
<td>14330</td><td>        <a id="14330c9" class="tk">FCCU_CF_CFG2_32B_tag</a> <a id="14330c30" class="tk">CF_CFG2</a>;  <span class="ct">/* offset: 0x0014 size: 32 bit */</span></td></tr>
<tr name="14331" id="14331">
<td>14331</td><td></td></tr>
<tr name="14332" id="14332">
<td>14332</td><td>        <span class="ct">/* FCCU CF Configuration Register 3 */</span></td></tr>
<tr name="14333" id="14333">
<td>14333</td><td>        <a id="14333c9" class="tk">FCCU_CF_CFG3_32B_tag</a> <a id="14333c30" class="tk">CF_CFG3</a>;  <span class="ct">/* offset: 0x0018 size: 32 bit */</span></td></tr>
<tr name="14334" id="14334">
<td>14334</td><td>      <span class="br">}</span>;</td></tr>
<tr name="14335" id="14335">
<td>14335</td><td>    <span class="br">}</span>;</td></tr>
<tr name="14336" id="14336">
<td>14336</td><td></td></tr>
<tr name="14337" id="14337">
<td>14337</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="14338" id="14338">
<td>14338</td><td>      <a id="14338c7" class="tk">FCCU_NCF_CFG_32B_tag</a> <a id="14338c28" class="tk">NCF_CFG</a>[4]; <span class="ct">/* offset: 0x001C  (0x0004 x 4) */</span></td></tr>
<tr name="14339" id="14339">
<td>14339</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14340" id="14340">
<td>14340</td><td>        <span class="ct">/* FCCU NCF Configuration Register 0 */</span></td></tr>
<tr name="14341" id="14341">
<td>14341</td><td>        <a id="14341c9" class="tk">FCCU_NCF_CFG0_32B_tag</a> <a id="14341c31" class="tk">NCF_CFG0</a>;<span class="ct">/* offset: 0x001C size: 32 bit */</span></td></tr>
<tr name="14342" id="14342">
<td>14342</td><td></td></tr>
<tr name="14343" id="14343">
<td>14343</td><td>        <span class="ct">/* FCCU NCF Configuration Register 1 */</span></td></tr>
<tr name="14344" id="14344">
<td>14344</td><td>        <a id="14344c9" class="tk">FCCU_NCF_CFG1_32B_tag</a> <a id="14344c31" class="tk">NCF_CFG1</a>;<span class="ct">/* offset: 0x0020 size: 32 bit */</span></td></tr>
<tr name="14345" id="14345">
<td>14345</td><td></td></tr>
<tr name="14346" id="14346">
<td>14346</td><td>        <span class="ct">/* FCCU NCF Configuration Register 2 */</span></td></tr>
<tr name="14347" id="14347">
<td>14347</td><td>        <a id="14347c9" class="tk">FCCU_NCF_CFG2_32B_tag</a> <a id="14347c31" class="tk">NCF_CFG2</a>;<span class="ct">/* offset: 0x0024 size: 32 bit */</span></td></tr>
<tr name="14348" id="14348">
<td>14348</td><td></td></tr>
<tr name="14349" id="14349">
<td>14349</td><td>        <span class="ct">/* FCCU NCF Configuration Register 3 */</span></td></tr>
<tr name="14350" id="14350">
<td>14350</td><td>        <a id="14350c9" class="tk">FCCU_NCF_CFG3_32B_tag</a> <a id="14350c31" class="tk">NCF_CFG3</a>;<span class="ct">/* offset: 0x0028 size: 32 bit */</span></td></tr>
<tr name="14351" id="14351">
<td>14351</td><td>      <span class="br">}</span>;</td></tr>
<tr name="14352" id="14352">
<td>14352</td><td>    <span class="br">}</span>;</td></tr>
<tr name="14353" id="14353">
<td>14353</td><td></td></tr>
<tr name="14354" id="14354">
<td>14354</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="14355" id="14355">
<td>14355</td><td>      <a id="14355c7" class="tk">FCCU_CFS_CFG_32B_tag</a> <a id="14355c28" class="tk">CFS_CFG</a>[8]; <span class="ct">/* offset: 0x002C  (0x0004 x 8) */</span></td></tr>
<tr name="14356" id="14356">
<td>14356</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14357" id="14357">
<td>14357</td><td>        <span class="ct">/* FCCU CFS Configuration Register 0 */</span></td></tr>
<tr name="14358" id="14358">
<td>14358</td><td>        <a id="14358c9" class="tk">FCCU_CFS_CFG0_32B_tag</a> <a id="14358c31" class="tk">CFS_CFG0</a>;<span class="ct">/* offset: 0x002C size: 32 bit */</span></td></tr>
<tr name="14359" id="14359">
<td>14359</td><td></td></tr>
<tr name="14360" id="14360">
<td>14360</td><td>        <span class="ct">/* FCCU CFS Configuration Register 1 */</span></td></tr>
<tr name="14361" id="14361">
<td>14361</td><td>        <a id="14361c9" class="tk">FCCU_CFS_CFG1_32B_tag</a> <a id="14361c31" class="tk">CFS_CFG1</a>;<span class="ct">/* offset: 0x0030 size: 32 bit */</span></td></tr>
<tr name="14362" id="14362">
<td>14362</td><td></td></tr>
<tr name="14363" id="14363">
<td>14363</td><td>        <span class="ct">/* FCCU CFS Configuration Register 2 */</span></td></tr>
<tr name="14364" id="14364">
<td>14364</td><td>        <a id="14364c9" class="tk">FCCU_CFS_CFG2_32B_tag</a> <a id="14364c31" class="tk">CFS_CFG2</a>;<span class="ct">/* offset: 0x0034 size: 32 bit */</span></td></tr>
<tr name="14365" id="14365">
<td>14365</td><td></td></tr>
<tr name="14366" id="14366">
<td>14366</td><td>        <span class="ct">/* FCCU CFS Configuration Register 3 */</span></td></tr>
<tr name="14367" id="14367">
<td>14367</td><td>        <a id="14367c9" class="tk">FCCU_CFS_CFG3_32B_tag</a> <a id="14367c31" class="tk">CFS_CFG3</a>;<span class="ct">/* offset: 0x0038 size: 32 bit */</span></td></tr>
<tr name="14368" id="14368">
<td>14368</td><td></td></tr>
<tr name="14369" id="14369">
<td>14369</td><td>        <span class="ct">/* FCCU CFS Configuration Register 4 */</span></td></tr>
<tr name="14370" id="14370">
<td>14370</td><td>        <a id="14370c9" class="tk">FCCU_CFS_CFG4_32B_tag</a> <a id="14370c31" class="tk">CFS_CFG4</a>;<span class="ct">/* offset: 0x003C size: 32 bit */</span></td></tr>
<tr name="14371" id="14371">
<td>14371</td><td></td></tr>
<tr name="14372" id="14372">
<td>14372</td><td>        <span class="ct">/* FCCU CFS Configuration Register 5 */</span></td></tr>
<tr name="14373" id="14373">
<td>14373</td><td>        <a id="14373c9" class="tk">FCCU_CFS_CFG5_32B_tag</a> <a id="14373c31" class="tk">CFS_CFG5</a>;<span class="ct">/* offset: 0x0040 size: 32 bit */</span></td></tr>
<tr name="14374" id="14374">
<td>14374</td><td></td></tr>
<tr name="14375" id="14375">
<td>14375</td><td>        <span class="ct">/* FCCU CFS Configuration Register 6 */</span></td></tr>
<tr name="14376" id="14376">
<td>14376</td><td>        <a id="14376c9" class="tk">FCCU_CFS_CFG6_32B_tag</a> <a id="14376c31" class="tk">CFS_CFG6</a>;<span class="ct">/* offset: 0x0044 size: 32 bit */</span></td></tr>
<tr name="14377" id="14377">
<td>14377</td><td></td></tr>
<tr name="14378" id="14378">
<td>14378</td><td>        <span class="ct">/* FCCU CFS Configuration Register 7 */</span></td></tr>
<tr name="14379" id="14379">
<td>14379</td><td>        <a id="14379c9" class="tk">FCCU_CFS_CFG7_32B_tag</a> <a id="14379c31" class="tk">CFS_CFG7</a>;<span class="ct">/* offset: 0x0048 size: 32 bit */</span></td></tr>
<tr name="14380" id="14380">
<td>14380</td><td>      <span class="br">}</span>;</td></tr>
<tr name="14381" id="14381">
<td>14381</td><td>    <span class="br">}</span>;</td></tr>
<tr name="14382" id="14382">
<td>14382</td><td></td></tr>
<tr name="14383" id="14383">
<td>14383</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="14384" id="14384">
<td>14384</td><td>      <a id="14384c7" class="tk">FCCU_NCFS_CFG_32B_tag</a> <a id="14384c29" class="tk">NCFS_CFG</a>[8];<span class="ct">/* offset: 0x004C  (0x0004 x 8) */</span></td></tr>
<tr name="14385" id="14385">
<td>14385</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14386" id="14386">
<td>14386</td><td>        <span class="ct">/* FCCU NCFS Configuration Register 0 */</span></td></tr>
<tr name="14387" id="14387">
<td>14387</td><td>        <a id="14387c9" class="tk">FCCU_NCFS_CFG0_32B_tag</a> <a id="14387c32" class="tk">NCFS_CFG0</a>;<span class="ct">/* offset: 0x004C size: 32 bit */</span></td></tr>
<tr name="14388" id="14388">
<td>14388</td><td></td></tr>
<tr name="14389" id="14389">
<td>14389</td><td>        <span class="ct">/* FCCU NCFS Configuration Register 1 */</span></td></tr>
<tr name="14390" id="14390">
<td>14390</td><td>        <a id="14390c9" class="tk">FCCU_NCFS_CFG1_32B_tag</a> <a id="14390c32" class="tk">NCFS_CFG1</a>;<span class="ct">/* offset: 0x0050 size: 32 bit */</span></td></tr>
<tr name="14391" id="14391">
<td>14391</td><td></td></tr>
<tr name="14392" id="14392">
<td>14392</td><td>        <span class="ct">/* FCCU NCFS Configuration Register 2 */</span></td></tr>
<tr name="14393" id="14393">
<td>14393</td><td>        <a id="14393c9" class="tk">FCCU_NCFS_CFG2_32B_tag</a> <a id="14393c32" class="tk">NCFS_CFG2</a>;<span class="ct">/* offset: 0x0054 size: 32 bit */</span></td></tr>
<tr name="14394" id="14394">
<td>14394</td><td></td></tr>
<tr name="14395" id="14395">
<td>14395</td><td>        <span class="ct">/* FCCU NCFS Configuration Register 3 */</span></td></tr>
<tr name="14396" id="14396">
<td>14396</td><td>        <a id="14396c9" class="tk">FCCU_NCFS_CFG3_32B_tag</a> <a id="14396c32" class="tk">NCFS_CFG3</a>;<span class="ct">/* offset: 0x0058 size: 32 bit */</span></td></tr>
<tr name="14397" id="14397">
<td>14397</td><td></td></tr>
<tr name="14398" id="14398">
<td>14398</td><td>        <span class="ct">/* FCCU NCFS Configuration Register 4 */</span></td></tr>
<tr name="14399" id="14399">
<td>14399</td><td>        <a id="14399c9" class="tk">FCCU_NCFS_CFG4_32B_tag</a> <a id="14399c32" class="tk">NCFS_CFG4</a>;<span class="ct">/* offset: 0x005C size: 32 bit */</span></td></tr>
<tr name="14400" id="14400">
<td>14400</td><td></td></tr>
<tr name="14401" id="14401">
<td>14401</td><td>        <span class="ct">/* FCCU NCFS Configuration Register 5 */</span></td></tr>
<tr name="14402" id="14402">
<td>14402</td><td>        <a id="14402c9" class="tk">FCCU_NCFS_CFG5_32B_tag</a> <a id="14402c32" class="tk">NCFS_CFG5</a>;<span class="ct">/* offset: 0x0060 size: 32 bit */</span></td></tr>
<tr name="14403" id="14403">
<td>14403</td><td></td></tr>
<tr name="14404" id="14404">
<td>14404</td><td>        <span class="ct">/* FCCU NCFS Configuration Register 6 */</span></td></tr>
<tr name="14405" id="14405">
<td>14405</td><td>        <a id="14405c9" class="tk">FCCU_NCFS_CFG6_32B_tag</a> <a id="14405c32" class="tk">NCFS_CFG6</a>;<span class="ct">/* offset: 0x0064 size: 32 bit */</span></td></tr>
<tr name="14406" id="14406">
<td>14406</td><td></td></tr>
<tr name="14407" id="14407">
<td>14407</td><td>        <span class="ct">/* FCCU NCFS Configuration Register 7 */</span></td></tr>
<tr name="14408" id="14408">
<td>14408</td><td>        <a id="14408c9" class="tk">FCCU_NCFS_CFG7_32B_tag</a> <a id="14408c32" class="tk">NCFS_CFG7</a>;<span class="ct">/* offset: 0x0068 size: 32 bit */</span></td></tr>
<tr name="14409" id="14409">
<td>14409</td><td>      <span class="br">}</span>;</td></tr>
<tr name="14410" id="14410">
<td>14410</td><td>    <span class="br">}</span>;</td></tr>
<tr name="14411" id="14411">
<td>14411</td><td></td></tr>
<tr name="14412" id="14412">
<td>14412</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="14413" id="14413">
<td>14413</td><td>      <a id="14413c7" class="tk">FCCU_CF_S_32B_tag</a> <a id="14413c25" class="tk">CF_S</a>[4];       <span class="ct">/* offset: 0x006C  (0x0004 x 4) */</span></td></tr>
<tr name="14414" id="14414">
<td>14414</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14415" id="14415">
<td>14415</td><td>        <span class="ct">/* FCCU CF Status Register 0 */</span></td></tr>
<tr name="14416" id="14416">
<td>14416</td><td>        <a id="14416c9" class="tk">FCCU_CF_S0_32B_tag</a> <a id="14416c28" class="tk">CF_S0</a>;      <span class="ct">/* offset: 0x006C size: 32 bit */</span></td></tr>
<tr name="14417" id="14417">
<td>14417</td><td></td></tr>
<tr name="14418" id="14418">
<td>14418</td><td>        <span class="ct">/* FCCU CF Status Register 1 */</span></td></tr>
<tr name="14419" id="14419">
<td>14419</td><td>        <a id="14419c9" class="tk">FCCU_CF_S1_32B_tag</a> <a id="14419c28" class="tk">CF_S1</a>;      <span class="ct">/* offset: 0x0070 size: 32 bit */</span></td></tr>
<tr name="14420" id="14420">
<td>14420</td><td></td></tr>
<tr name="14421" id="14421">
<td>14421</td><td>        <span class="ct">/* FCCU CF Status Register 2 */</span></td></tr>
<tr name="14422" id="14422">
<td>14422</td><td>        <a id="14422c9" class="tk">FCCU_CF_S2_32B_tag</a> <a id="14422c28" class="tk">CF_S2</a>;      <span class="ct">/* offset: 0x0074 size: 32 bit */</span></td></tr>
<tr name="14423" id="14423">
<td>14423</td><td></td></tr>
<tr name="14424" id="14424">
<td>14424</td><td>        <span class="ct">/* FCCU CF Status Register 3 */</span></td></tr>
<tr name="14425" id="14425">
<td>14425</td><td>        <a id="14425c9" class="tk">FCCU_CF_S3_32B_tag</a> <a id="14425c28" class="tk">CF_S3</a>;      <span class="ct">/* offset: 0x0078 size: 32 bit */</span></td></tr>
<tr name="14426" id="14426">
<td>14426</td><td>      <span class="br">}</span>;</td></tr>
<tr name="14427" id="14427">
<td>14427</td><td>    <span class="br">}</span>;</td></tr>
<tr name="14428" id="14428">
<td>14428</td><td></td></tr>
<tr name="14429" id="14429">
<td>14429</td><td>    <span class="ct">/* FCCU_CFK - FCCU CF Key Register */</span></td></tr>
<tr name="14430" id="14430">
<td>14430</td><td>    <a id="14430c5" class="tk">FCCU_CFK_32B_tag</a> <a id="14430c22" class="tk">CFK</a>;              <span class="ct">/* offset: 0x007C size: 32 bit */</span></td></tr>
<tr name="14431" id="14431">
<td>14431</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="14432" id="14432">
<td>14432</td><td>      <a id="14432c7" class="tk">FCCU_NCF_S_32B_tag</a> <a id="14432c26" class="tk">NCF_S</a>[4];     <span class="ct">/* offset: 0x0080  (0x0004 x 4) */</span></td></tr>
<tr name="14433" id="14433">
<td>14433</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14434" id="14434">
<td>14434</td><td>        <span class="ct">/* FCCU NCF Status Register 0 */</span></td></tr>
<tr name="14435" id="14435">
<td>14435</td><td>        <a id="14435c9" class="tk">FCCU_NCF_S0_32B_tag</a> <a id="14435c29" class="tk">NCF_S0</a>;    <span class="ct">/* offset: 0x0080 size: 32 bit */</span></td></tr>
<tr name="14436" id="14436">
<td>14436</td><td></td></tr>
<tr name="14437" id="14437">
<td>14437</td><td>        <span class="ct">/* FCCU NCF Status Register 1 */</span></td></tr>
<tr name="14438" id="14438">
<td>14438</td><td>        <a id="14438c9" class="tk">FCCU_NCF_S1_32B_tag</a> <a id="14438c29" class="tk">NCF_S1</a>;    <span class="ct">/* offset: 0x0084 size: 32 bit */</span></td></tr>
<tr name="14439" id="14439">
<td>14439</td><td></td></tr>
<tr name="14440" id="14440">
<td>14440</td><td>        <span class="ct">/* FCCU NCF Status Register 2 */</span></td></tr>
<tr name="14441" id="14441">
<td>14441</td><td>        <a id="14441c9" class="tk">FCCU_NCF_S2_32B_tag</a> <a id="14441c29" class="tk">NCF_S2</a>;    <span class="ct">/* offset: 0x0088 size: 32 bit */</span></td></tr>
<tr name="14442" id="14442">
<td>14442</td><td></td></tr>
<tr name="14443" id="14443">
<td>14443</td><td>        <span class="ct">/* FCCU NCF Status Register 3 */</span></td></tr>
<tr name="14444" id="14444">
<td>14444</td><td>        <a id="14444c9" class="tk">FCCU_NCF_S3_32B_tag</a> <a id="14444c29" class="tk">NCF_S3</a>;    <span class="ct">/* offset: 0x008C size: 32 bit */</span></td></tr>
<tr name="14445" id="14445">
<td>14445</td><td>      <span class="br">}</span>;</td></tr>
<tr name="14446" id="14446">
<td>14446</td><td>    <span class="br">}</span>;</td></tr>
<tr name="14447" id="14447">
<td>14447</td><td></td></tr>
<tr name="14448" id="14448">
<td>14448</td><td>    <span class="ct">/* FCCU_NCFK - FCCU NCF Key Register */</span></td></tr>
<tr name="14449" id="14449">
<td>14449</td><td>    <a id="14449c5" class="tk">FCCU_NCFK_32B_tag</a> <a id="14449c23" class="tk">NCFK</a>;            <span class="ct">/* offset: 0x0090 size: 32 bit */</span></td></tr>
<tr name="14450" id="14450">
<td>14450</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="14451" id="14451">
<td>14451</td><td>      <a id="14451c7" class="tk">FCCU_NCF_E_32B_tag</a> <a id="14451c26" class="tk">NCF_E</a>[4];     <span class="ct">/* offset: 0x0094  (0x0004 x 4) */</span></td></tr>
<tr name="14452" id="14452">
<td>14452</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14453" id="14453">
<td>14453</td><td>        <span class="ct">/* FCCU NCF Enable Register 0 */</span></td></tr>
<tr name="14454" id="14454">
<td>14454</td><td>        <a id="14454c9" class="tk">FCCU_NCF_E0_32B_tag</a> <a id="14454c29" class="tk">NCF_E0</a>;    <span class="ct">/* offset: 0x0094 size: 32 bit */</span></td></tr>
<tr name="14455" id="14455">
<td>14455</td><td></td></tr>
<tr name="14456" id="14456">
<td>14456</td><td>        <span class="ct">/* FCCU NCF Enable Register 1 */</span></td></tr>
<tr name="14457" id="14457">
<td>14457</td><td>        <a id="14457c9" class="tk">FCCU_NCF_E1_32B_tag</a> <a id="14457c29" class="tk">NCF_E1</a>;    <span class="ct">/* offset: 0x0098 size: 32 bit */</span></td></tr>
<tr name="14458" id="14458">
<td>14458</td><td></td></tr>
<tr name="14459" id="14459">
<td>14459</td><td>        <span class="ct">/* FCCU NCF Enable Register 2 */</span></td></tr>
<tr name="14460" id="14460">
<td>14460</td><td>        <a id="14460c9" class="tk">FCCU_NCF_E2_32B_tag</a> <a id="14460c29" class="tk">NCF_E2</a>;    <span class="ct">/* offset: 0x009C size: 32 bit */</span></td></tr>
<tr name="14461" id="14461">
<td>14461</td><td></td></tr>
<tr name="14462" id="14462">
<td>14462</td><td>        <span class="ct">/* FCCU NCF Enable Register 3 */</span></td></tr>
<tr name="14463" id="14463">
<td>14463</td><td>        <a id="14463c9" class="tk">FCCU_NCF_E3_32B_tag</a> <a id="14463c29" class="tk">NCF_E3</a>;    <span class="ct">/* offset: 0x00A0 size: 32 bit */</span></td></tr>
<tr name="14464" id="14464">
<td>14464</td><td>      <span class="br">}</span>;</td></tr>
<tr name="14465" id="14465">
<td>14465</td><td>    <span class="br">}</span>;</td></tr>
<tr name="14466" id="14466">
<td>14466</td><td></td></tr>
<tr name="14467" id="14467">
<td>14467</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="14468" id="14468">
<td>14468</td><td>      <a id="14468c7" class="tk">FCCU_NCF_TOE_32B_tag</a> <a id="14468c28" class="tk">NCF_TOE</a>[4]; <span class="ct">/* offset: 0x00A4  (0x0004 x 4) */</span></td></tr>
<tr name="14469" id="14469">
<td>14469</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14470" id="14470">
<td>14470</td><td>        <span class="ct">/* FCCU NCF Time-out Enable Register 0 */</span></td></tr>
<tr name="14471" id="14471">
<td>14471</td><td>        <a id="14471c9" class="tk">FCCU_NCF_TOE0_32B_tag</a> <a id="14471c31" class="tk">NCF_TOE0</a>;<span class="ct">/* offset: 0x00A4 size: 32 bit */</span></td></tr>
<tr name="14472" id="14472">
<td>14472</td><td></td></tr>
<tr name="14473" id="14473">
<td>14473</td><td>        <span class="ct">/* FCCU NCF Time-out Enable Register 1 */</span></td></tr>
<tr name="14474" id="14474">
<td>14474</td><td>        <a id="14474c9" class="tk">FCCU_NCF_TOE1_32B_tag</a> <a id="14474c31" class="tk">NCF_TOE1</a>;<span class="ct">/* offset: 0x00A8 size: 32 bit */</span></td></tr>
<tr name="14475" id="14475">
<td>14475</td><td></td></tr>
<tr name="14476" id="14476">
<td>14476</td><td>        <span class="ct">/* FCCU NCF Time-out Enable Register 2 */</span></td></tr>
<tr name="14477" id="14477">
<td>14477</td><td>        <a id="14477c9" class="tk">FCCU_NCF_TOE2_32B_tag</a> <a id="14477c31" class="tk">NCF_TOE2</a>;<span class="ct">/* offset: 0x00AC size: 32 bit */</span></td></tr>
<tr name="14478" id="14478">
<td>14478</td><td></td></tr>
<tr name="14479" id="14479">
<td>14479</td><td>        <span class="ct">/* FCCU NCF Time-out Enable Register 3 */</span></td></tr>
<tr name="14480" id="14480">
<td>14480</td><td>        <a id="14480c9" class="tk">FCCU_NCF_TOE3_32B_tag</a> <a id="14480c31" class="tk">NCF_TOE3</a>;<span class="ct">/* offset: 0x00B0 size: 32 bit */</span></td></tr>
<tr name="14481" id="14481">
<td>14481</td><td>      <span class="br">}</span>;</td></tr>
<tr name="14482" id="14482">
<td>14482</td><td>    <span class="br">}</span>;</td></tr>
<tr name="14483" id="14483">
<td>14483</td><td></td></tr>
<tr name="14484" id="14484">
<td>14484</td><td>    <span class="ct">/* FCCU_NCF_TO - FCCU NCF Time-out Register */</span></td></tr>
<tr name="14485" id="14485">
<td>14485</td><td>    <a id="14485c5" class="tk">FCCU_NCF_TO_32B_tag</a> <a id="14485c25" class="tk">NCF_TO</a>;        <span class="ct">/* offset: 0x00B4 size: 32 bit */</span></td></tr>
<tr name="14486" id="14486">
<td>14486</td><td></td></tr>
<tr name="14487" id="14487">
<td>14487</td><td>    <span class="ct">/* FCCU_CFG_TO - FCCU CFG Timeout Register */</span></td></tr>
<tr name="14488" id="14488">
<td>14488</td><td>    <a id="14488c5" class="tk">FCCU_CFG_TO_32B_tag</a> <a id="14488c25" class="tk">CFG_TO</a>;        <span class="ct">/* offset: 0x00B8 size: 32 bit */</span></td></tr>
<tr name="14489" id="14489">
<td>14489</td><td></td></tr>
<tr name="14490" id="14490">
<td>14490</td><td>    <span class="ct">/* FCCU_EINOUT - FCCU IO Control Register */</span></td></tr>
<tr name="14491" id="14491">
<td>14491</td><td>    <a id="14491c5" class="tk">FCCU_EINOUT_32B_tag</a> <a id="14491c25" class="tk">EINOUT</a>;        <span class="ct">/* offset: 0x00BC size: 32 bit */</span></td></tr>
<tr name="14492" id="14492">
<td>14492</td><td></td></tr>
<tr name="14493" id="14493">
<td>14493</td><td>    <span class="ct">/* FCCU_STAT - FCCU Status Register */</span></td></tr>
<tr name="14494" id="14494">
<td>14494</td><td>    <a id="14494c5" class="tk">FCCU_STAT_32B_tag</a> <a id="14494c23" class="tk">STAT</a>;            <span class="ct">/* offset: 0x00C0 size: 32 bit */</span></td></tr>
<tr name="14495" id="14495">
<td>14495</td><td></td></tr>
<tr name="14496" id="14496">
<td>14496</td><td>    <span class="ct">/* FCCU_NAFS - FCCU NA Freeze Status Register */</span></td></tr>
<tr name="14497" id="14497">
<td>14497</td><td>    <a id="14497c5" class="tk">FCCU_NAFS_32B_tag</a> <a id="14497c23" class="tk">NAFS</a>;            <span class="ct">/* offset: 0x00C4 size: 32 bit */</span></td></tr>
<tr name="14498" id="14498">
<td>14498</td><td></td></tr>
<tr name="14499" id="14499">
<td>14499</td><td>    <span class="ct">/* FCCU_AFFS - FCCU AF Freeze Status Register */</span></td></tr>
<tr name="14500" id="14500">
<td>14500</td><td>    <a id="14500c5" class="tk">FCCU_AFFS_32B_tag</a> <a id="14500c23" class="tk">AFFS</a>;            <span class="ct">/* offset: 0x00C8 size: 32 bit */</span></td></tr>
<tr name="14501" id="14501">
<td>14501</td><td></td></tr>
<tr name="14502" id="14502">
<td>14502</td><td>    <span class="ct">/* FCCU_NFFS - FCCU NF Freeze Status Register */</span></td></tr>
<tr name="14503" id="14503">
<td>14503</td><td>    <a id="14503c5" class="tk">FCCU_NFFS_32B_tag</a> <a id="14503c23" class="tk">NFFS</a>;            <span class="ct">/* offset: 0x00CC size: 32 bit */</span></td></tr>
<tr name="14504" id="14504">
<td>14504</td><td></td></tr>
<tr name="14505" id="14505">
<td>14505</td><td>    <span class="ct">/* FCCU_FAFS - FCCU FA Freeze Status Register */</span></td></tr>
<tr name="14506" id="14506">
<td>14506</td><td>    <a id="14506c5" class="tk">FCCU_FAFS_32B_tag</a> <a id="14506c23" class="tk">FAFS</a>;            <span class="ct">/* offset: 0x00D0 size: 32 bit */</span></td></tr>
<tr name="14507" id="14507">
<td>14507</td><td></td></tr>
<tr name="14508" id="14508">
<td>14508</td><td>    <span class="ct">/* FCCU_SCFS - FCCU SC Freeze Status Register */</span></td></tr>
<tr name="14509" id="14509">
<td>14509</td><td>    <a id="14509c5" class="tk">FCCU_SCFS_32B_tag</a> <a id="14509c23" class="tk">SCFS</a>;            <span class="ct">/* offset: 0x00D4 size: 32 bit */</span></td></tr>
<tr name="14510" id="14510">
<td>14510</td><td></td></tr>
<tr name="14511" id="14511">
<td>14511</td><td>    <span class="ct">/* FCCU_CFF - FCCU CF Fake Register */</span></td></tr>
<tr name="14512" id="14512">
<td>14512</td><td>    <a id="14512c5" class="tk">FCCU_CFF_32B_tag</a> <a id="14512c22" class="tk">CFF</a>;              <span class="ct">/* offset: 0x00D8 size: 32 bit */</span></td></tr>
<tr name="14513" id="14513">
<td>14513</td><td></td></tr>
<tr name="14514" id="14514">
<td>14514</td><td>    <span class="ct">/* FCCU_NCFF - FCCU NCF Fake Register */</span></td></tr>
<tr name="14515" id="14515">
<td>14515</td><td>    <a id="14515c5" class="tk">FCCU_NCFF_32B_tag</a> <a id="14515c23" class="tk">NCFF</a>;            <span class="ct">/* offset: 0x00DC size: 32 bit */</span></td></tr>
<tr name="14516" id="14516">
<td>14516</td><td></td></tr>
<tr name="14517" id="14517">
<td>14517</td><td>    <span class="ct">/* FCCU_IRQ_STAT - FCCU IRQ Status Register */</span></td></tr>
<tr name="14518" id="14518">
<td>14518</td><td>    <a id="14518c5" class="tk">FCCU_IRQ_STAT_32B_tag</a> <a id="14518c27" class="tk">IRQ_STAT</a>;    <span class="ct">/* offset: 0x00E0 size: 32 bit */</span></td></tr>
<tr name="14519" id="14519">
<td>14519</td><td></td></tr>
<tr name="14520" id="14520">
<td>14520</td><td>    <span class="ct">/* FCCU_IRQ_EN - FCCU IRQ Enable Register */</span></td></tr>
<tr name="14521" id="14521">
<td>14521</td><td>    <a id="14521c5" class="tk">FCCU_IRQ_EN_32B_tag</a> <a id="14521c25" class="tk">IRQ_EN</a>;        <span class="ct">/* offset: 0x00E4 size: 32 bit */</span></td></tr>
<tr name="14522" id="14522">
<td>14522</td><td></td></tr>
<tr name="14523" id="14523">
<td>14523</td><td>    <span class="ct">/* FCCU_XTMR - FCCU XTMR Register */</span></td></tr>
<tr name="14524" id="14524">
<td>14524</td><td>    <a id="14524c5" class="tk">FCCU_XTMR_32B_tag</a> <a id="14524c23" class="tk">XTMR</a>;            <span class="ct">/* offset: 0x00E8 size: 32 bit */</span></td></tr>
<tr name="14525" id="14525">
<td>14525</td><td></td></tr>
<tr name="14526" id="14526">
<td>14526</td><td>    <span class="ct">/* FCCU_MCS - FCCU MCS Register */</span></td></tr>
<tr name="14527" id="14527">
<td>14527</td><td>    <a id="14527c5" class="tk">FCCU_MCS_32B_tag</a> <a id="14527c22" class="tk">MCS</a>;              <span class="ct">/* offset: 0x00EC size: 32 bit */</span></td></tr>
<tr name="14528" id="14528">
<td>14528</td><td>    <a id="14528c5" class="tk">int8_t</a> <a id="14528c12" class="tk">FCCU_reserved_00F0</a>[16144];</td></tr>
<tr name="14529" id="14529">
<td>14529</td><td>  <span class="br">}</span> <a id="14529c5" class="tk">FCCU_tag</a>;</td></tr>
<tr name="14530" id="14530">
<td>14530</td><td></td></tr>
<tr name="14531" id="14531">
<td>14531</td><td><span class="pp">#define</span> <a id="14531c9" class="tk">FCCU</a>                           (<a id="14531c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="14531c52" class="tk">FCCU_tag</a> <a id="14531c61" class="tk">*</a>) 0xFFE6C000UL)</td></tr>
<tr name="14532" id="14532">
<td>14532</td><td></td></tr>
<tr name="14533" id="14533">
<td>14533</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="14534" id="14534">
<td>14534</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="14535" id="14535">
<td>14535</td><td>  <span class="ct">/* Module: SGENDIG  */</span></td></tr>
<tr name="14536" id="14536">
<td>14536</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="14537" id="14537">
<td>14537</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="14538" id="14538">
<td>14538</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SGENDIG_CTRL - SGENDIG Control Register */</span></td></tr>
<tr name="14539" id="14539">
<td>14539</td><td>    <a id="14539c5" class="tk">vuint32_t</a> <a id="14539c15" class="tk">R</a>;</td></tr>
<tr name="14540" id="14540">
<td>14540</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14541" id="14541">
<td>14541</td><td>      <a id="14541c7" class="tk">vuint32_t</a> <a id="14541c17" class="tk">LDOS</a><a id="14541c21" class="tk">:</a>1;                <span class="ct">/* Operation Status */</span></td></tr>
<tr name="14542" id="14542">
<td>14542</td><td>     <a id="14542c6" class="tk">vuint32_t</a><a id="14542c15" class="tk">:</a></td></tr>
<tr name="14543" id="14543">
<td>14543</td><td>      1;</td></tr>
<tr name="14544" id="14544">
<td>14544</td><td>      <a id="14544c7" class="tk">vuint32_t</a> <a id="14544c17" class="tk">IOAMPL</a><a id="14544c23" class="tk">:</a>4;              <span class="ct">/* Define the AMPLitude value on I/O pad */</span></td></tr>
<tr name="14545" id="14545">
<td>14545</td><td>     <a id="14545c6" class="tk">vuint32_t</a><a id="14545c15" class="tk">:</a></td></tr>
<tr name="14546" id="14546">
<td>14546</td><td>      2;</td></tr>
<tr name="14547" id="14547">
<td>14547</td><td>      <a id="14547c7" class="tk">vuint32_t</a> <a id="14547c17" class="tk">SEMASK</a><a id="14547c23" class="tk">:</a>1;              <span class="ct">/* Sine wave generator Error MASK interrupt register */</span></td></tr>
<tr name="14548" id="14548">
<td>14548</td><td>     <a id="14548c6" class="tk">vuint32_t</a><a id="14548c15" class="tk">:</a></td></tr>
<tr name="14549" id="14549">
<td>14549</td><td>      5;</td></tr>
<tr name="14550" id="14550">
<td>14550</td><td>      <a id="14550c7" class="tk">vuint32_t</a> <a id="14550c17" class="tk">S0H1</a><a id="14550c21" class="tk">:</a>1;                <span class="ct">/* Operation Status: enter PD in Stop Mode */</span></td></tr>
<tr name="14551" id="14551">
<td>14551</td><td>      <a id="14551c7" class="tk">vuint32_t</a> <a id="14551c17" class="tk">PDS</a><a id="14551c20" class="tk">:</a>1;                 <span class="ct">/* Operation Status: Power Down Mode */</span></td></tr>
<tr name="14552" id="14552">
<td>14552</td><td>      <a id="14552c7" class="tk">vuint32_t</a> <a id="14552c17" class="tk">IOFREQ</a><a id="14552c23" class="tk">:</a>16;             <span class="ct">/* Define the FREQuency value on I/O pad */</span></td></tr>
<tr name="14553" id="14553">
<td>14553</td><td>    <span class="br">}</span> <a id="14553c7" class="tk">B</a>;</td></tr>
<tr name="14554" id="14554">
<td>14554</td><td>  <span class="br">}</span> <a id="14554c5" class="tk">SGENDIG_CTRL_32B_tag</a>;</td></tr>
<tr name="14555" id="14555">
<td>14555</td><td></td></tr>
<tr name="14556" id="14556">
<td>14556</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SGENDIG_IRQE - SGENDIG Interrupt Request Enable  Register */</span></td></tr>
<tr name="14557" id="14557">
<td>14557</td><td>    <a id="14557c5" class="tk">vuint32_t</a> <a id="14557c15" class="tk">R</a>;</td></tr>
<tr name="14558" id="14558">
<td>14558</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14559" id="14559">
<td>14559</td><td>     <a id="14559c6" class="tk">vuint32_t</a><a id="14559c15" class="tk">:</a></td></tr>
<tr name="14560" id="14560">
<td>14560</td><td>      8;</td></tr>
<tr name="14561" id="14561">
<td>14561</td><td>      <a id="14561c7" class="tk">vuint32_t</a> <a id="14561c17" class="tk">SERR</a><a id="14561c21" class="tk">:</a>1;                <span class="ct">/* Sine wave generator Error bit */</span></td></tr>
<tr name="14562" id="14562">
<td>14562</td><td>     <a id="14562c6" class="tk">vuint32_t</a><a id="14562c15" class="tk">:</a></td></tr>
<tr name="14563" id="14563">
<td>14563</td><td>      3;</td></tr>
<tr name="14564" id="14564">
<td>14564</td><td>      <a id="14564c7" class="tk">vuint32_t</a> <a id="14564c17" class="tk">FERR</a><a id="14564c21" class="tk">:</a>1;                <span class="ct">/* Sine wave generator Force Error bit */</span></td></tr>
<tr name="14565" id="14565">
<td>14565</td><td>     <a id="14565c6" class="tk">vuint32_t</a><a id="14565c15" class="tk">:</a></td></tr>
<tr name="14566" id="14566">
<td>14566</td><td>      19;</td></tr>
<tr name="14567" id="14567">
<td>14567</td><td>    <span class="br">}</span> <a id="14567c7" class="tk">B</a>;</td></tr>
<tr name="14568" id="14568">
<td>14568</td><td>  <span class="br">}</span> <a id="14568c5" class="tk">SGENDIG_IRQE_32B_tag</a>;</td></tr>
<tr name="14569" id="14569">
<td>14569</td><td></td></tr>
<tr name="14570" id="14570">
<td>14570</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="14570c18" class="tk">SGENDIG_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="14571" id="14571">
<td>14571</td><td>    <span class="ct">/* SGENDIG_CTRL - SGENDIG Control Register */</span></td></tr>
<tr name="14572" id="14572">
<td>14572</td><td>    <a id="14572c5" class="tk">SGENDIG_CTRL_32B_tag</a> <a id="14572c26" class="tk">CTRL</a>;         <span class="ct">/* offset: 0x0000 size: 32 bit */</span></td></tr>
<tr name="14573" id="14573">
<td>14573</td><td></td></tr>
<tr name="14574" id="14574">
<td>14574</td><td>    <span class="ct">/* SGENDIG_IRQE - SGENDIG Interrupt Request Enable  Register */</span></td></tr>
<tr name="14575" id="14575">
<td>14575</td><td>    <a id="14575c5" class="tk">SGENDIG_IRQE_32B_tag</a> <a id="14575c26" class="tk">IRQE</a>;         <span class="ct">/* offset: 0x0004 size: 32 bit */</span></td></tr>
<tr name="14576" id="14576">
<td>14576</td><td>    <a id="14576c5" class="tk">int8_t</a> <a id="14576c12" class="tk">SGENDIG_reserved_0008</a>[16376];</td></tr>
<tr name="14577" id="14577">
<td>14577</td><td>  <span class="br">}</span> <a id="14577c5" class="tk">SGENDIG_tag</a>;</td></tr>
<tr name="14578" id="14578">
<td>14578</td><td></td></tr>
<tr name="14579" id="14579">
<td>14579</td><td><span class="pp">#define</span> <a id="14579c9" class="tk">SGENDIG</a>                        (<a id="14579c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="14579c52" class="tk">SGENDIG_tag</a> <a id="14579c64" class="tk">*</a>) 0xFFE78000UL)</td></tr>
<tr name="14580" id="14580">
<td>14580</td><td></td></tr>
<tr name="14581" id="14581">
<td>14581</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="14582" id="14582">
<td>14582</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="14583" id="14583">
<td>14583</td><td>  <span class="ct">/* Module: PFLASH2P_LCA  */</span></td></tr>
<tr name="14584" id="14584">
<td>14584</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="14585" id="14585">
<td>14585</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="14586" id="14586">
<td>14586</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PFLASH2P_LCA_PFCR0 - Platform Flash Configuration Register 0 */</span></td></tr>
<tr name="14587" id="14587">
<td>14587</td><td>    <a id="14587c5" class="tk">vuint32_t</a> <a id="14587c15" class="tk">R</a>;</td></tr>
<tr name="14588" id="14588">
<td>14588</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14589" id="14589">
<td>14589</td><td>      <a id="14589c7" class="tk">vuint32_t</a> <a id="14589c17" class="tk">B02_APC</a><a id="14589c24" class="tk">:</a>5;             <span class="ct">/* Bank0+2 Address Pipelining Control */</span></td></tr>
<tr name="14590" id="14590">
<td>14590</td><td>      <a id="14590c7" class="tk">vuint32_t</a> <a id="14590c17" class="tk">B02_WWSC</a><a id="14590c25" class="tk">:</a>5;            <span class="ct">/* Bank0+2 Write Wait State Control */</span></td></tr>
<tr name="14591" id="14591">
<td>14591</td><td>      <a id="14591c7" class="tk">vuint32_t</a> <a id="14591c17" class="tk">B02_RWSC</a><a id="14591c25" class="tk">:</a>5;            <span class="ct">/* Bank0+2 Read Wait State Control */</span></td></tr>
<tr name="14592" id="14592">
<td>14592</td><td>      <a id="14592c7" class="tk">vuint32_t</a> <a id="14592c17" class="tk">B02_RWWC2</a><a id="14592c26" class="tk">:</a>1;           <span class="ct">/* Bank 0+2 Read While Write Control, bit 2 */</span></td></tr>
<tr name="14593" id="14593">
<td>14593</td><td>      <a id="14593c7" class="tk">vuint32_t</a> <a id="14593c17" class="tk">B02_RWWC1</a><a id="14593c26" class="tk">:</a>1;           <span class="ct">/* Bank 0+2 Read While Write Control, bit 1 */</span></td></tr>
<tr name="14594" id="14594">
<td>14594</td><td>      <a id="14594c7" class="tk">vuint32_t</a> <a id="14594c17" class="tk">B02_P1_BCFG</a><a id="14594c28" class="tk">:</a>2;         <span class="ct">/* Bank0+2 Port 1 Page Buffer Configuration */</span></td></tr>
<tr name="14595" id="14595">
<td>14595</td><td>      <a id="14595c7" class="tk">vuint32_t</a> <a id="14595c17" class="tk">B02_P1_DPFE</a><a id="14595c28" class="tk">:</a>1;         <span class="ct">/* Bank0+2 Port 1 Data Prefetch Enable */</span></td></tr>
<tr name="14596" id="14596">
<td>14596</td><td>      <a id="14596c7" class="tk">vuint32_t</a> <a id="14596c17" class="tk">B02_P1_IPFE</a><a id="14596c28" class="tk">:</a>1;         <span class="ct">/* Bank0+2 Port 1 Inst Prefetch Enable */</span></td></tr>
<tr name="14597" id="14597">
<td>14597</td><td>      <a id="14597c7" class="tk">vuint32_t</a> <a id="14597c17" class="tk">B02_P1_PFLM</a><a id="14597c28" class="tk">:</a>2;         <span class="ct">/* Bank0+2 Port 1 Prefetch Limit */</span></td></tr>
<tr name="14598" id="14598">
<td>14598</td><td>      <a id="14598c7" class="tk">vuint32_t</a> <a id="14598c17" class="tk">B02_P1_BFE</a><a id="14598c27" class="tk">:</a>1;          <span class="ct">/* Bank0+2 Port 1 Buffer Enable */</span></td></tr>
<tr name="14599" id="14599">
<td>14599</td><td>      <a id="14599c7" class="tk">vuint32_t</a> <a id="14599c17" class="tk">B02_RWWC0</a><a id="14599c26" class="tk">:</a>1;           <span class="ct">/* Bank 0+2 Read While Write Control, bit 0 */</span></td></tr>
<tr name="14600" id="14600">
<td>14600</td><td>      <a id="14600c7" class="tk">vuint32_t</a> <a id="14600c17" class="tk">B02_P0_BCFG</a><a id="14600c28" class="tk">:</a>2;         <span class="ct">/* Bank0+2 Port 0 Page Buffer Configuration */</span></td></tr>
<tr name="14601" id="14601">
<td>14601</td><td>      <a id="14601c7" class="tk">vuint32_t</a> <a id="14601c17" class="tk">B02_P0_DPFE</a><a id="14601c28" class="tk">:</a>1;         <span class="ct">/* Bank0+2 Port 0 Data Prefetch Enable */</span></td></tr>
<tr name="14602" id="14602">
<td>14602</td><td>      <a id="14602c7" class="tk">vuint32_t</a> <a id="14602c17" class="tk">B02_P0_IPFE</a><a id="14602c28" class="tk">:</a>1;         <span class="ct">/* Bank0+2 Port 0 Inst Prefetch Enable */</span></td></tr>
<tr name="14603" id="14603">
<td>14603</td><td>      <a id="14603c7" class="tk">vuint32_t</a> <a id="14603c17" class="tk">B02_P0_PFLM</a><a id="14603c28" class="tk">:</a>2;         <span class="ct">/* Bank0+2 Port 0 Prefetch Limit */</span></td></tr>
<tr name="14604" id="14604">
<td>14604</td><td>      <a id="14604c7" class="tk">vuint32_t</a> <a id="14604c17" class="tk">B02_P0_BFE</a><a id="14604c27" class="tk">:</a>1;          <span class="ct">/* Bank0+2 Port 0 Buffer Enable */</span></td></tr>
<tr name="14605" id="14605">
<td>14605</td><td>    <span class="br">}</span> <a id="14605c7" class="tk">B</a>;</td></tr>
<tr name="14606" id="14606">
<td>14606</td><td>  <span class="br">}</span> <a id="14606c5" class="tk">PFLASH2P_LCA_PFCR0_32B_tag</a>;</td></tr>
<tr name="14607" id="14607">
<td>14607</td><td></td></tr>
<tr name="14608" id="14608">
<td>14608</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PFLASH2P_LCA_PFCR1 - Platform Flash Configuration Register 1 */</span></td></tr>
<tr name="14609" id="14609">
<td>14609</td><td>    <a id="14609c5" class="tk">vuint32_t</a> <a id="14609c15" class="tk">R</a>;</td></tr>
<tr name="14610" id="14610">
<td>14610</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14611" id="14611">
<td>14611</td><td>      <a id="14611c7" class="tk">vuint32_t</a> <a id="14611c17" class="tk">B1_APC</a><a id="14611c23" class="tk">:</a>5;              <span class="ct">/* Bank 1 Address Pipelining Control */</span></td></tr>
<tr name="14612" id="14612">
<td>14612</td><td>      <a id="14612c7" class="tk">vuint32_t</a> <a id="14612c17" class="tk">B1_WWSC</a><a id="14612c24" class="tk">:</a>5;             <span class="ct">/* Bank 1 Write Wait State Control */</span></td></tr>
<tr name="14613" id="14613">
<td>14613</td><td>      <a id="14613c7" class="tk">vuint32_t</a> <a id="14613c17" class="tk">B1_RWSC</a><a id="14613c24" class="tk">:</a>5;             <span class="ct">/* Bank 1 Read Wait State Control */</span></td></tr>
<tr name="14614" id="14614">
<td>14614</td><td>      <a id="14614c7" class="tk">vuint32_t</a> <a id="14614c17" class="tk">B1_RWWC2</a><a id="14614c25" class="tk">:</a>1;            <span class="ct">/* Bank1 Read While Write Control, bit 2 */</span></td></tr>
<tr name="14615" id="14615">
<td>14615</td><td>      <a id="14615c7" class="tk">vuint32_t</a> <a id="14615c17" class="tk">B1_RWWC1</a><a id="14615c25" class="tk">:</a>1;            <span class="ct">/* Bank1 Read While Write Control, bit 1 */</span></td></tr>
<tr name="14616" id="14616">
<td>14616</td><td>     <a id="14616c6" class="tk">vuint32_t</a><a id="14616c15" class="tk">:</a></td></tr>
<tr name="14617" id="14617">
<td>14617</td><td>      6;</td></tr>
<tr name="14618" id="14618">
<td>14618</td><td>      <a id="14618c7" class="tk">vuint32_t</a> <a id="14618c17" class="tk">B1_P1_BFE</a><a id="14618c26" class="tk">:</a>1;           <span class="ct">/* Bank 1 Port 1 Buffer Enable */</span></td></tr>
<tr name="14619" id="14619">
<td>14619</td><td>      <a id="14619c7" class="tk">vuint32_t</a> <a id="14619c17" class="tk">B1_RWWC0</a><a id="14619c25" class="tk">:</a>1;            <span class="ct">/* Bank1 Read While Write Control, bit 0 */</span></td></tr>
<tr name="14620" id="14620">
<td>14620</td><td>     <a id="14620c6" class="tk">vuint32_t</a><a id="14620c15" class="tk">:</a></td></tr>
<tr name="14621" id="14621">
<td>14621</td><td>      6;</td></tr>
<tr name="14622" id="14622">
<td>14622</td><td>      <a id="14622c7" class="tk">vuint32_t</a> <a id="14622c17" class="tk">B1_P0_BFE</a><a id="14622c26" class="tk">:</a>1;           <span class="ct">/* Bank 1 Port 0 Buffer Enable */</span></td></tr>
<tr name="14623" id="14623">
<td>14623</td><td>    <span class="br">}</span> <a id="14623c7" class="tk">B</a>;</td></tr>
<tr name="14624" id="14624">
<td>14624</td><td>  <span class="br">}</span> <a id="14624c5" class="tk">PFLASH2P_LCA_PFCR1_32B_tag</a>;</td></tr>
<tr name="14625" id="14625">
<td>14625</td><td></td></tr>
<tr name="14626" id="14626">
<td>14626</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PFLASH2P_LCA_PFAPR - Platform Flash Access Protection Register */</span></td></tr>
<tr name="14627" id="14627">
<td>14627</td><td>    <a id="14627c5" class="tk">vuint32_t</a> <a id="14627c15" class="tk">R</a>;</td></tr>
<tr name="14628" id="14628">
<td>14628</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14629" id="14629">
<td>14629</td><td>     <a id="14629c6" class="tk">vuint32_t</a><a id="14629c15" class="tk">:</a></td></tr>
<tr name="14630" id="14630">
<td>14630</td><td>      6;</td></tr>
<tr name="14631" id="14631">
<td>14631</td><td>      <a id="14631c7" class="tk">vuint32_t</a> <a id="14631c17" class="tk">ARBM</a><a id="14631c21" class="tk">:</a>2;                <span class="ct">/* Arbitration Mode */</span></td></tr>
<tr name="14632" id="14632">
<td>14632</td><td>      <a id="14632c7" class="tk">vuint32_t</a> <a id="14632c17" class="tk">M7PFD</a><a id="14632c22" class="tk">:</a>1;               <span class="ct">/* Master x Prefetch Disable */</span></td></tr>
<tr name="14633" id="14633">
<td>14633</td><td>      <a id="14633c7" class="tk">vuint32_t</a> <a id="14633c17" class="tk">M6PFD</a><a id="14633c22" class="tk">:</a>1;               <span class="ct">/* Master x Prefetch Disable */</span></td></tr>
<tr name="14634" id="14634">
<td>14634</td><td>      <a id="14634c7" class="tk">vuint32_t</a> <a id="14634c17" class="tk">M5PFD</a><a id="14634c22" class="tk">:</a>1;               <span class="ct">/* Master x Prefetch Disable */</span></td></tr>
<tr name="14635" id="14635">
<td>14635</td><td>      <a id="14635c7" class="tk">vuint32_t</a> <a id="14635c17" class="tk">M4PFD</a><a id="14635c22" class="tk">:</a>1;               <span class="ct">/* Master x Prefetch Disable */</span></td></tr>
<tr name="14636" id="14636">
<td>14636</td><td>      <a id="14636c7" class="tk">vuint32_t</a> <a id="14636c17" class="tk">M3PFD</a><a id="14636c22" class="tk">:</a>1;               <span class="ct">/* Master x Prefetch Disable */</span></td></tr>
<tr name="14637" id="14637">
<td>14637</td><td>      <a id="14637c7" class="tk">vuint32_t</a> <a id="14637c17" class="tk">M2PFD</a><a id="14637c22" class="tk">:</a>1;               <span class="ct">/* Master x Prefetch Disable */</span></td></tr>
<tr name="14638" id="14638">
<td>14638</td><td>      <a id="14638c7" class="tk">vuint32_t</a> <a id="14638c17" class="tk">M1PFD</a><a id="14638c22" class="tk">:</a>1;               <span class="ct">/* Master x Prefetch Disable */</span></td></tr>
<tr name="14639" id="14639">
<td>14639</td><td>      <a id="14639c7" class="tk">vuint32_t</a> <a id="14639c17" class="tk">M0PFD</a><a id="14639c22" class="tk">:</a>1;               <span class="ct">/* Master x Prefetch Disable */</span></td></tr>
<tr name="14640" id="14640">
<td>14640</td><td>      <a id="14640c7" class="tk">vuint32_t</a> <a id="14640c17" class="tk">M7AP</a><a id="14640c21" class="tk">:</a>2;                <span class="ct">/* Master 7 Access Protection */</span></td></tr>
<tr name="14641" id="14641">
<td>14641</td><td>      <a id="14641c7" class="tk">vuint32_t</a> <a id="14641c17" class="tk">M6AP</a><a id="14641c21" class="tk">:</a>2;                <span class="ct">/* Master 6 Access Protection */</span></td></tr>
<tr name="14642" id="14642">
<td>14642</td><td>      <a id="14642c7" class="tk">vuint32_t</a> <a id="14642c17" class="tk">M5AP</a><a id="14642c21" class="tk">:</a>2;                <span class="ct">/* Master 5 Access Protection */</span></td></tr>
<tr name="14643" id="14643">
<td>14643</td><td>      <a id="14643c7" class="tk">vuint32_t</a> <a id="14643c17" class="tk">M4AP</a><a id="14643c21" class="tk">:</a>2;                <span class="ct">/* Master 4 Access Protection */</span></td></tr>
<tr name="14644" id="14644">
<td>14644</td><td>      <a id="14644c7" class="tk">vuint32_t</a> <a id="14644c17" class="tk">M3AP</a><a id="14644c21" class="tk">:</a>2;                <span class="ct">/* Master 3 Access Protection */</span></td></tr>
<tr name="14645" id="14645">
<td>14645</td><td>      <a id="14645c7" class="tk">vuint32_t</a> <a id="14645c17" class="tk">M2AP</a><a id="14645c21" class="tk">:</a>2;                <span class="ct">/* Master 2 Access Protection */</span></td></tr>
<tr name="14646" id="14646">
<td>14646</td><td>      <a id="14646c7" class="tk">vuint32_t</a> <a id="14646c17" class="tk">M1AP</a><a id="14646c21" class="tk">:</a>2;                <span class="ct">/* Master 1 Access Protection */</span></td></tr>
<tr name="14647" id="14647">
<td>14647</td><td>      <a id="14647c7" class="tk">vuint32_t</a> <a id="14647c17" class="tk">M0AP</a><a id="14647c21" class="tk">:</a>2;                <span class="ct">/* Master 0 Access Protection */</span></td></tr>
<tr name="14648" id="14648">
<td>14648</td><td>    <span class="br">}</span> <a id="14648c7" class="tk">B</a>;</td></tr>
<tr name="14649" id="14649">
<td>14649</td><td>  <span class="br">}</span> <a id="14649c5" class="tk">PFLASH2P_LCA_PFAPR_32B_tag</a>;</td></tr>
<tr name="14650" id="14650">
<td>14650</td><td></td></tr>
<tr name="14651" id="14651">
<td>14651</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="14651c18" class="tk">PFLASH2P_LCA_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="14652" id="14652">
<td>14652</td><td>    <a id="14652c5" class="tk">int8_t</a> <a id="14652c12" class="tk">PFLASH2P_LCA_reserved_0000</a>[28];</td></tr>
<tr name="14653" id="14653">
<td>14653</td><td></td></tr>
<tr name="14654" id="14654">
<td>14654</td><td>    <span class="ct">/* PFLASH2P_LCA_PFCR0 - Platform Flash Configuration Register 0 */</span></td></tr>
<tr name="14655" id="14655">
<td>14655</td><td>    <a id="14655c5" class="tk">PFLASH2P_LCA_PFCR0_32B_tag</a> <a id="14655c32" class="tk">PFCR0</a>;  <span class="ct">/* offset: 0x001C size: 32 bit */</span></td></tr>
<tr name="14656" id="14656">
<td>14656</td><td></td></tr>
<tr name="14657" id="14657">
<td>14657</td><td>    <span class="ct">/* PFLASH2P_LCA_PFCR1 - Platform Flash Configuration Register 1 */</span></td></tr>
<tr name="14658" id="14658">
<td>14658</td><td>    <a id="14658c5" class="tk">PFLASH2P_LCA_PFCR1_32B_tag</a> <a id="14658c32" class="tk">PFCR1</a>;  <span class="ct">/* offset: 0x0020 size: 32 bit */</span></td></tr>
<tr name="14659" id="14659">
<td>14659</td><td></td></tr>
<tr name="14660" id="14660">
<td>14660</td><td>    <span class="ct">/* PFLASH2P_LCA_PFAPR - Platform Flash Access Protection Register */</span></td></tr>
<tr name="14661" id="14661">
<td>14661</td><td>    <a id="14661c5" class="tk">PFLASH2P_LCA_PFAPR_32B_tag</a> <a id="14661c32" class="tk">PFAPR</a>;  <span class="ct">/* offset: 0x0024 size: 32 bit */</span></td></tr>
<tr name="14662" id="14662">
<td>14662</td><td>    <a id="14662c5" class="tk">int8_t</a> <a id="14662c12" class="tk">PFLASH2P_LCA_reserved_0028</a>[16344];</td></tr>
<tr name="14663" id="14663">
<td>14663</td><td>  <span class="br">}</span> <a id="14663c5" class="tk">PFLASH2P_LCA_tag</a>;</td></tr>
<tr name="14664" id="14664">
<td>14664</td><td></td></tr>
<tr name="14665" id="14665">
<td>14665</td><td><span class="pp">#define</span> <a id="14665c9" class="tk">PFLASH2P_LCA</a>                   (<a id="14665c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="14665c52" class="tk">PFLASH2P_LCA_tag</a> <a id="14665c69" class="tk">*</a>) 0xFFE88000UL)</td></tr>
<tr name="14666" id="14666">
<td>14666</td><td></td></tr>
<tr name="14667" id="14667">
<td>14667</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="14668" id="14668">
<td>14668</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="14669" id="14669">
<td>14669</td><td>  <span class="ct">/* Module: PBRIDGE  */</span></td></tr>
<tr name="14670" id="14670">
<td>14670</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="14671" id="14671">
<td>14671</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="14672" id="14672">
<td>14672</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* MPROT - Master Privilege Registers */</span></td></tr>
<tr name="14673" id="14673">
<td>14673</td><td>    <a id="14673c5" class="tk">vuint32_t</a> <a id="14673c15" class="tk">R</a>;</td></tr>
<tr name="14674" id="14674">
<td>14674</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14675" id="14675">
<td>14675</td><td>      <a id="14675c7" class="tk">vuint32_t</a> <a id="14675c17" class="tk">MPROT0_MBW</a><a id="14675c27" class="tk">:</a>1;          <span class="ct">/* Master 0 Buffer Writes */</span></td></tr>
<tr name="14676" id="14676">
<td>14676</td><td>      <a id="14676c7" class="tk">vuint32_t</a> <a id="14676c17" class="tk">MPROT0_MTR</a><a id="14676c27" class="tk">:</a>1;          <span class="ct">/* Master 0 Trusted for Reads */</span></td></tr>
<tr name="14677" id="14677">
<td>14677</td><td>      <a id="14677c7" class="tk">vuint32_t</a> <a id="14677c17" class="tk">MPROT0_MTW</a><a id="14677c27" class="tk">:</a>1;          <span class="ct">/* Master 0 Trusted for Writes */</span></td></tr>
<tr name="14678" id="14678">
<td>14678</td><td>      <a id="14678c7" class="tk">vuint32_t</a> <a id="14678c17" class="tk">MPROT0_MPL</a><a id="14678c27" class="tk">:</a>1;          <span class="ct">/* Master 0 Priviledge Level */</span></td></tr>
<tr name="14679" id="14679">
<td>14679</td><td>      <a id="14679c7" class="tk">vuint32_t</a> <a id="14679c17" class="tk">MPROT1_MBW</a><a id="14679c27" class="tk">:</a>1;          <span class="ct">/* Master 1 Buffer Writes */</span></td></tr>
<tr name="14680" id="14680">
<td>14680</td><td>      <a id="14680c7" class="tk">vuint32_t</a> <a id="14680c17" class="tk">MPROT1_MTR</a><a id="14680c27" class="tk">:</a>1;          <span class="ct">/* Master 1 Trusted for Reads */</span></td></tr>
<tr name="14681" id="14681">
<td>14681</td><td>      <a id="14681c7" class="tk">vuint32_t</a> <a id="14681c17" class="tk">MPROT1_MTW</a><a id="14681c27" class="tk">:</a>1;          <span class="ct">/* Master 1 Trusted for Writes */</span></td></tr>
<tr name="14682" id="14682">
<td>14682</td><td>      <a id="14682c7" class="tk">vuint32_t</a> <a id="14682c17" class="tk">MPROT1_MPL</a><a id="14682c27" class="tk">:</a>1;          <span class="ct">/* Master 1 Priviledge Level */</span></td></tr>
<tr name="14683" id="14683">
<td>14683</td><td>      <a id="14683c7" class="tk">vuint32_t</a> <a id="14683c17" class="tk">MPROT2_MBW</a><a id="14683c27" class="tk">:</a>1;          <span class="ct">/* Master 2 Buffer Writes */</span></td></tr>
<tr name="14684" id="14684">
<td>14684</td><td>      <a id="14684c7" class="tk">vuint32_t</a> <a id="14684c17" class="tk">MPROT2_MTR</a><a id="14684c27" class="tk">:</a>1;          <span class="ct">/* Master 2 Trusted for Reads */</span></td></tr>
<tr name="14685" id="14685">
<td>14685</td><td>      <a id="14685c7" class="tk">vuint32_t</a> <a id="14685c17" class="tk">MPROT2_MTW</a><a id="14685c27" class="tk">:</a>1;          <span class="ct">/* Master 2 Trusted for Writes */</span></td></tr>
<tr name="14686" id="14686">
<td>14686</td><td>      <a id="14686c7" class="tk">vuint32_t</a> <a id="14686c17" class="tk">MPROT2_MPL</a><a id="14686c27" class="tk">:</a>1;          <span class="ct">/* Master 2 Priviledge Level */</span></td></tr>
<tr name="14687" id="14687">
<td>14687</td><td>      <a id="14687c7" class="tk">vuint32_t</a> <a id="14687c17" class="tk">MPROT3_MBW</a><a id="14687c27" class="tk">:</a>1;          <span class="ct">/* Master 3 Buffer Writes */</span></td></tr>
<tr name="14688" id="14688">
<td>14688</td><td>      <a id="14688c7" class="tk">vuint32_t</a> <a id="14688c17" class="tk">MPROT3_MTR</a><a id="14688c27" class="tk">:</a>1;          <span class="ct">/* Master 3 Trusted for Reads */</span></td></tr>
<tr name="14689" id="14689">
<td>14689</td><td>      <a id="14689c7" class="tk">vuint32_t</a> <a id="14689c17" class="tk">MPROT3_MTW</a><a id="14689c27" class="tk">:</a>1;          <span class="ct">/* Master 3 Trusted for Writes */</span></td></tr>
<tr name="14690" id="14690">
<td>14690</td><td>      <a id="14690c7" class="tk">vuint32_t</a> <a id="14690c17" class="tk">MPROT3_MPL</a><a id="14690c27" class="tk">:</a>1;          <span class="ct">/* Master 3 Priviledge Level */</span></td></tr>
<tr name="14691" id="14691">
<td>14691</td><td>      <a id="14691c7" class="tk">vuint32_t</a> <a id="14691c17" class="tk">MPROT4_MBW</a><a id="14691c27" class="tk">:</a>1;          <span class="ct">/* Master 4 Buffer Writes */</span></td></tr>
<tr name="14692" id="14692">
<td>14692</td><td>      <a id="14692c7" class="tk">vuint32_t</a> <a id="14692c17" class="tk">MPROT4_MTR</a><a id="14692c27" class="tk">:</a>1;          <span class="ct">/* Master 4 Trusted for Reads */</span></td></tr>
<tr name="14693" id="14693">
<td>14693</td><td>      <a id="14693c7" class="tk">vuint32_t</a> <a id="14693c17" class="tk">MPROT4_MTW</a><a id="14693c27" class="tk">:</a>1;          <span class="ct">/* Master 4 Trusted for Writes */</span></td></tr>
<tr name="14694" id="14694">
<td>14694</td><td>      <a id="14694c7" class="tk">vuint32_t</a> <a id="14694c17" class="tk">MPROT4_MPL</a><a id="14694c27" class="tk">:</a>1;          <span class="ct">/* Master 4 Priviledge Level */</span></td></tr>
<tr name="14695" id="14695">
<td>14695</td><td>      <a id="14695c7" class="tk">vuint32_t</a> <a id="14695c17" class="tk">MPROT5_MBW</a><a id="14695c27" class="tk">:</a>1;          <span class="ct">/* Master 5 Buffer Writes */</span></td></tr>
<tr name="14696" id="14696">
<td>14696</td><td>      <a id="14696c7" class="tk">vuint32_t</a> <a id="14696c17" class="tk">MPROT5_MTR</a><a id="14696c27" class="tk">:</a>1;          <span class="ct">/* Master 5 Trusted for Reads */</span></td></tr>
<tr name="14697" id="14697">
<td>14697</td><td>      <a id="14697c7" class="tk">vuint32_t</a> <a id="14697c17" class="tk">MPROT5_MTW</a><a id="14697c27" class="tk">:</a>1;          <span class="ct">/* Master 5 Trusted for Writes */</span></td></tr>
<tr name="14698" id="14698">
<td>14698</td><td>      <a id="14698c7" class="tk">vuint32_t</a> <a id="14698c17" class="tk">MPROT5_MPL</a><a id="14698c27" class="tk">:</a>1;          <span class="ct">/* Master 5 Priviledge Level */</span></td></tr>
<tr name="14699" id="14699">
<td>14699</td><td>      <a id="14699c7" class="tk">vuint32_t</a> <a id="14699c17" class="tk">MPROT6_MBW</a><a id="14699c27" class="tk">:</a>1;          <span class="ct">/* Master 6 Buffer Writes */</span></td></tr>
<tr name="14700" id="14700">
<td>14700</td><td>      <a id="14700c7" class="tk">vuint32_t</a> <a id="14700c17" class="tk">MPROT6_MTR</a><a id="14700c27" class="tk">:</a>1;          <span class="ct">/* Master 6 Trusted for Reads */</span></td></tr>
<tr name="14701" id="14701">
<td>14701</td><td>      <a id="14701c7" class="tk">vuint32_t</a> <a id="14701c17" class="tk">MPROT6_MTW</a><a id="14701c27" class="tk">:</a>1;          <span class="ct">/* Master 6 Trusted for Writes */</span></td></tr>
<tr name="14702" id="14702">
<td>14702</td><td>      <a id="14702c7" class="tk">vuint32_t</a> <a id="14702c17" class="tk">MPROT6_MPL</a><a id="14702c27" class="tk">:</a>1;          <span class="ct">/* Master 6 Priviledge Level */</span></td></tr>
<tr name="14703" id="14703">
<td>14703</td><td>      <a id="14703c7" class="tk">vuint32_t</a> <a id="14703c17" class="tk">MPROT7_MBW</a><a id="14703c27" class="tk">:</a>1;          <span class="ct">/* Master 7 Buffer Writes */</span></td></tr>
<tr name="14704" id="14704">
<td>14704</td><td>      <a id="14704c7" class="tk">vuint32_t</a> <a id="14704c17" class="tk">MPROT7_MTR</a><a id="14704c27" class="tk">:</a>1;          <span class="ct">/* Master 7 Trusted for Reads */</span></td></tr>
<tr name="14705" id="14705">
<td>14705</td><td>      <a id="14705c7" class="tk">vuint32_t</a> <a id="14705c17" class="tk">MPROT7_MTW</a><a id="14705c27" class="tk">:</a>1;          <span class="ct">/* Master 7 Trusted for Writes */</span></td></tr>
<tr name="14706" id="14706">
<td>14706</td><td>      <a id="14706c7" class="tk">vuint32_t</a> <a id="14706c17" class="tk">MPROT7_MPL</a><a id="14706c27" class="tk">:</a>1;          <span class="ct">/* Master 7 Priviledge Level */</span></td></tr>
<tr name="14707" id="14707">
<td>14707</td><td>    <span class="br">}</span> <a id="14707c7" class="tk">B</a>;</td></tr>
<tr name="14708" id="14708">
<td>14708</td><td>  <span class="br">}</span> <a id="14708c5" class="tk">PBRIDGE_MPROT0_7_32B_tag</a>;</td></tr>
<tr name="14709" id="14709">
<td>14709</td><td></td></tr>
<tr name="14710" id="14710">
<td>14710</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* MPROT - Master Privilege Registers */</span></td></tr>
<tr name="14711" id="14711">
<td>14711</td><td>    <a id="14711c5" class="tk">vuint32_t</a> <a id="14711c15" class="tk">R</a>;</td></tr>
<tr name="14712" id="14712">
<td>14712</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14713" id="14713">
<td>14713</td><td>      <a id="14713c7" class="tk">vuint32_t</a> <a id="14713c17" class="tk">MPROT8_MBW</a><a id="14713c27" class="tk">:</a>1;          <span class="ct">/* Master 8 Buffer Writes */</span></td></tr>
<tr name="14714" id="14714">
<td>14714</td><td>      <a id="14714c7" class="tk">vuint32_t</a> <a id="14714c17" class="tk">MPROT8_MTR</a><a id="14714c27" class="tk">:</a>1;          <span class="ct">/* Master 8 Trusted for Reads */</span></td></tr>
<tr name="14715" id="14715">
<td>14715</td><td>      <a id="14715c7" class="tk">vuint32_t</a> <a id="14715c17" class="tk">MPROT8_MTW</a><a id="14715c27" class="tk">:</a>1;          <span class="ct">/* Master 8 Trusted for Writes */</span></td></tr>
<tr name="14716" id="14716">
<td>14716</td><td>      <a id="14716c7" class="tk">vuint32_t</a> <a id="14716c17" class="tk">MPROT8_MPL</a><a id="14716c27" class="tk">:</a>1;          <span class="ct">/* Master 8 Priviledge Level */</span></td></tr>
<tr name="14717" id="14717">
<td>14717</td><td>      <a id="14717c7" class="tk">vuint32_t</a> <a id="14717c17" class="tk">MPROT9_MBW</a><a id="14717c27" class="tk">:</a>1;          <span class="ct">/* Master 9 Buffer Writes */</span></td></tr>
<tr name="14718" id="14718">
<td>14718</td><td>      <a id="14718c7" class="tk">vuint32_t</a> <a id="14718c17" class="tk">MPROT9_MTR</a><a id="14718c27" class="tk">:</a>1;          <span class="ct">/* Master 9 Trusted for Reads */</span></td></tr>
<tr name="14719" id="14719">
<td>14719</td><td>      <a id="14719c7" class="tk">vuint32_t</a> <a id="14719c17" class="tk">MPROT9_MTW</a><a id="14719c27" class="tk">:</a>1;          <span class="ct">/* Master 9 Trusted for Writes */</span></td></tr>
<tr name="14720" id="14720">
<td>14720</td><td>      <a id="14720c7" class="tk">vuint32_t</a> <a id="14720c17" class="tk">MPROT9_MPL</a><a id="14720c27" class="tk">:</a>1;          <span class="ct">/* Master 9 Priviledge Level */</span></td></tr>
<tr name="14721" id="14721">
<td>14721</td><td>      <a id="14721c7" class="tk">vuint32_t</a> <a id="14721c17" class="tk">MPROT10_MBW</a><a id="14721c28" class="tk">:</a>1;         <span class="ct">/* Master 10 Buffer Writes */</span></td></tr>
<tr name="14722" id="14722">
<td>14722</td><td>      <a id="14722c7" class="tk">vuint32_t</a> <a id="14722c17" class="tk">MPROT10_MTR</a><a id="14722c28" class="tk">:</a>1;         <span class="ct">/* Master 10 Trusted for Reads */</span></td></tr>
<tr name="14723" id="14723">
<td>14723</td><td>      <a id="14723c7" class="tk">vuint32_t</a> <a id="14723c17" class="tk">MPROT10_MTW</a><a id="14723c28" class="tk">:</a>1;         <span class="ct">/* Master 10 Trusted for Writes */</span></td></tr>
<tr name="14724" id="14724">
<td>14724</td><td>      <a id="14724c7" class="tk">vuint32_t</a> <a id="14724c17" class="tk">MPROT10_MPL</a><a id="14724c28" class="tk">:</a>1;         <span class="ct">/* Master 10 Priviledge Level */</span></td></tr>
<tr name="14725" id="14725">
<td>14725</td><td>      <a id="14725c7" class="tk">vuint32_t</a> <a id="14725c17" class="tk">MPROT11_MBW</a><a id="14725c28" class="tk">:</a>1;         <span class="ct">/* Master 11 Buffer Writes */</span></td></tr>
<tr name="14726" id="14726">
<td>14726</td><td>      <a id="14726c7" class="tk">vuint32_t</a> <a id="14726c17" class="tk">MPROT11_MTR</a><a id="14726c28" class="tk">:</a>1;         <span class="ct">/* Master 11 Trusted for Reads */</span></td></tr>
<tr name="14727" id="14727">
<td>14727</td><td>      <a id="14727c7" class="tk">vuint32_t</a> <a id="14727c17" class="tk">MPROT11_MTW</a><a id="14727c28" class="tk">:</a>1;         <span class="ct">/* Master 11 Trusted for Writes */</span></td></tr>
<tr name="14728" id="14728">
<td>14728</td><td>      <a id="14728c7" class="tk">vuint32_t</a> <a id="14728c17" class="tk">MPROT11_MPL</a><a id="14728c28" class="tk">:</a>1;         <span class="ct">/* Master 11 Priviledge Level */</span></td></tr>
<tr name="14729" id="14729">
<td>14729</td><td>      <a id="14729c7" class="tk">vuint32_t</a> <a id="14729c17" class="tk">MPROT12_MBW</a><a id="14729c28" class="tk">:</a>1;         <span class="ct">/* Master 12 Buffer Writes */</span></td></tr>
<tr name="14730" id="14730">
<td>14730</td><td>      <a id="14730c7" class="tk">vuint32_t</a> <a id="14730c17" class="tk">MPROT12_MTR</a><a id="14730c28" class="tk">:</a>1;         <span class="ct">/* Master 12 Trusted for Reads */</span></td></tr>
<tr name="14731" id="14731">
<td>14731</td><td>      <a id="14731c7" class="tk">vuint32_t</a> <a id="14731c17" class="tk">MPROT12_MTW</a><a id="14731c28" class="tk">:</a>1;         <span class="ct">/* Master 12 Trusted for Writes */</span></td></tr>
<tr name="14732" id="14732">
<td>14732</td><td>      <a id="14732c7" class="tk">vuint32_t</a> <a id="14732c17" class="tk">MPROT12_MPL</a><a id="14732c28" class="tk">:</a>1;         <span class="ct">/* Master 12 Priviledge Level */</span></td></tr>
<tr name="14733" id="14733">
<td>14733</td><td>      <a id="14733c7" class="tk">vuint32_t</a> <a id="14733c17" class="tk">MPROT13_MBW</a><a id="14733c28" class="tk">:</a>1;         <span class="ct">/* Master 13 Buffer Writes */</span></td></tr>
<tr name="14734" id="14734">
<td>14734</td><td>      <a id="14734c7" class="tk">vuint32_t</a> <a id="14734c17" class="tk">MPROT13_MTR</a><a id="14734c28" class="tk">:</a>1;         <span class="ct">/* Master 13 Trusted for Reads */</span></td></tr>
<tr name="14735" id="14735">
<td>14735</td><td>      <a id="14735c7" class="tk">vuint32_t</a> <a id="14735c17" class="tk">MPROT13_MTW</a><a id="14735c28" class="tk">:</a>1;         <span class="ct">/* Master 13 Trusted for Writes */</span></td></tr>
<tr name="14736" id="14736">
<td>14736</td><td>      <a id="14736c7" class="tk">vuint32_t</a> <a id="14736c17" class="tk">MPROT13_MPL</a><a id="14736c28" class="tk">:</a>1;         <span class="ct">/* Master 13 Priviledge Level */</span></td></tr>
<tr name="14737" id="14737">
<td>14737</td><td>      <a id="14737c7" class="tk">vuint32_t</a> <a id="14737c17" class="tk">MPROT14_MBW</a><a id="14737c28" class="tk">:</a>1;         <span class="ct">/* Master 14 Buffer Writes */</span></td></tr>
<tr name="14738" id="14738">
<td>14738</td><td>      <a id="14738c7" class="tk">vuint32_t</a> <a id="14738c17" class="tk">MPROT14_MTR</a><a id="14738c28" class="tk">:</a>1;         <span class="ct">/* Master 14 Trusted for Reads */</span></td></tr>
<tr name="14739" id="14739">
<td>14739</td><td>      <a id="14739c7" class="tk">vuint32_t</a> <a id="14739c17" class="tk">MPROT14_MTW</a><a id="14739c28" class="tk">:</a>1;         <span class="ct">/* Master 14 Trusted for Writes */</span></td></tr>
<tr name="14740" id="14740">
<td>14740</td><td>      <a id="14740c7" class="tk">vuint32_t</a> <a id="14740c17" class="tk">MPROT14_MPL</a><a id="14740c28" class="tk">:</a>1;         <span class="ct">/* Master 14 Priviledge Level */</span></td></tr>
<tr name="14741" id="14741">
<td>14741</td><td>      <a id="14741c7" class="tk">vuint32_t</a> <a id="14741c17" class="tk">MPROT15_MBW</a><a id="14741c28" class="tk">:</a>1;         <span class="ct">/* Master 15 Buffer Writes */</span></td></tr>
<tr name="14742" id="14742">
<td>14742</td><td>      <a id="14742c7" class="tk">vuint32_t</a> <a id="14742c17" class="tk">MPROT15_MTR</a><a id="14742c28" class="tk">:</a>1;         <span class="ct">/* Master 15 Trusted for Reads */</span></td></tr>
<tr name="14743" id="14743">
<td>14743</td><td>      <a id="14743c7" class="tk">vuint32_t</a> <a id="14743c17" class="tk">MPROT15_MTW</a><a id="14743c28" class="tk">:</a>1;         <span class="ct">/* Master 15 Trusted for Writes */</span></td></tr>
<tr name="14744" id="14744">
<td>14744</td><td>      <a id="14744c7" class="tk">vuint32_t</a> <a id="14744c17" class="tk">MPROT15_MPL</a><a id="14744c28" class="tk">:</a>1;         <span class="ct">/* Master 15 Priviledge Level */</span></td></tr>
<tr name="14745" id="14745">
<td>14745</td><td>    <span class="br">}</span> <a id="14745c7" class="tk">B</a>;</td></tr>
<tr name="14746" id="14746">
<td>14746</td><td>  <span class="br">}</span> <a id="14746c5" class="tk">PBRIDGE_MPROT8_15_32B_tag</a>;</td></tr>
<tr name="14747" id="14747">
<td>14747</td><td></td></tr>
<tr name="14748" id="14748">
<td>14748</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PACR0_7 - Peripheral Access Control Registers */</span></td></tr>
<tr name="14749" id="14749">
<td>14749</td><td>    <a id="14749c5" class="tk">vuint32_t</a> <a id="14749c15" class="tk">R</a>;</td></tr>
<tr name="14750" id="14750">
<td>14750</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14751" id="14751">
<td>14751</td><td>      <a id="14751c7" class="tk">vuint32_t</a> <a id="14751c17" class="tk">PACR0_BW</a><a id="14751c25" class="tk">:</a>1;            <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14752" id="14752">
<td>14752</td><td>      <a id="14752c7" class="tk">vuint32_t</a> <a id="14752c17" class="tk">PACR0_SP</a><a id="14752c25" class="tk">:</a>1;            <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14753" id="14753">
<td>14753</td><td>      <a id="14753c7" class="tk">vuint32_t</a> <a id="14753c17" class="tk">PACR0_WP</a><a id="14753c25" class="tk">:</a>1;            <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14754" id="14754">
<td>14754</td><td>      <a id="14754c7" class="tk">vuint32_t</a> <a id="14754c17" class="tk">PACR0_TP</a><a id="14754c25" class="tk">:</a>1;            <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14755" id="14755">
<td>14755</td><td>      <a id="14755c7" class="tk">vuint32_t</a> <a id="14755c17" class="tk">PACR1_BW</a><a id="14755c25" class="tk">:</a>1;            <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14756" id="14756">
<td>14756</td><td>      <a id="14756c7" class="tk">vuint32_t</a> <a id="14756c17" class="tk">PACR1_SP</a><a id="14756c25" class="tk">:</a>1;            <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14757" id="14757">
<td>14757</td><td>      <a id="14757c7" class="tk">vuint32_t</a> <a id="14757c17" class="tk">PACR1_WP</a><a id="14757c25" class="tk">:</a>1;            <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14758" id="14758">
<td>14758</td><td>      <a id="14758c7" class="tk">vuint32_t</a> <a id="14758c17" class="tk">PACR1_TP</a><a id="14758c25" class="tk">:</a>1;            <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14759" id="14759">
<td>14759</td><td>      <a id="14759c7" class="tk">vuint32_t</a> <a id="14759c17" class="tk">PACR2_BW</a><a id="14759c25" class="tk">:</a>1;            <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14760" id="14760">
<td>14760</td><td>      <a id="14760c7" class="tk">vuint32_t</a> <a id="14760c17" class="tk">PACR2_SP</a><a id="14760c25" class="tk">:</a>1;            <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14761" id="14761">
<td>14761</td><td>      <a id="14761c7" class="tk">vuint32_t</a> <a id="14761c17" class="tk">PACR2_WP</a><a id="14761c25" class="tk">:</a>1;            <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14762" id="14762">
<td>14762</td><td>      <a id="14762c7" class="tk">vuint32_t</a> <a id="14762c17" class="tk">PACR2_TP</a><a id="14762c25" class="tk">:</a>1;            <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14763" id="14763">
<td>14763</td><td>      <a id="14763c7" class="tk">vuint32_t</a> <a id="14763c17" class="tk">PACR3_BW</a><a id="14763c25" class="tk">:</a>1;            <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14764" id="14764">
<td>14764</td><td>      <a id="14764c7" class="tk">vuint32_t</a> <a id="14764c17" class="tk">PACR3_SP</a><a id="14764c25" class="tk">:</a>1;            <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14765" id="14765">
<td>14765</td><td>      <a id="14765c7" class="tk">vuint32_t</a> <a id="14765c17" class="tk">PACR3_WP</a><a id="14765c25" class="tk">:</a>1;            <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14766" id="14766">
<td>14766</td><td>      <a id="14766c7" class="tk">vuint32_t</a> <a id="14766c17" class="tk">PACR3_TP</a><a id="14766c25" class="tk">:</a>1;            <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14767" id="14767">
<td>14767</td><td>      <a id="14767c7" class="tk">vuint32_t</a> <a id="14767c17" class="tk">PACR4_BW</a><a id="14767c25" class="tk">:</a>1;            <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14768" id="14768">
<td>14768</td><td>      <a id="14768c7" class="tk">vuint32_t</a> <a id="14768c17" class="tk">PACR4_SP</a><a id="14768c25" class="tk">:</a>1;            <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14769" id="14769">
<td>14769</td><td>      <a id="14769c7" class="tk">vuint32_t</a> <a id="14769c17" class="tk">PACR4_WP</a><a id="14769c25" class="tk">:</a>1;            <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14770" id="14770">
<td>14770</td><td>      <a id="14770c7" class="tk">vuint32_t</a> <a id="14770c17" class="tk">PACR4_TP</a><a id="14770c25" class="tk">:</a>1;            <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14771" id="14771">
<td>14771</td><td>      <a id="14771c7" class="tk">vuint32_t</a> <a id="14771c17" class="tk">PACR5_BW</a><a id="14771c25" class="tk">:</a>1;            <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14772" id="14772">
<td>14772</td><td>      <a id="14772c7" class="tk">vuint32_t</a> <a id="14772c17" class="tk">PACR5_SP</a><a id="14772c25" class="tk">:</a>1;            <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14773" id="14773">
<td>14773</td><td>      <a id="14773c7" class="tk">vuint32_t</a> <a id="14773c17" class="tk">PACR5_WP</a><a id="14773c25" class="tk">:</a>1;            <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14774" id="14774">
<td>14774</td><td>      <a id="14774c7" class="tk">vuint32_t</a> <a id="14774c17" class="tk">PACR5_TP</a><a id="14774c25" class="tk">:</a>1;            <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14775" id="14775">
<td>14775</td><td>      <a id="14775c7" class="tk">vuint32_t</a> <a id="14775c17" class="tk">PACR6_BW</a><a id="14775c25" class="tk">:</a>1;            <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14776" id="14776">
<td>14776</td><td>      <a id="14776c7" class="tk">vuint32_t</a> <a id="14776c17" class="tk">PACR6_SP</a><a id="14776c25" class="tk">:</a>1;            <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14777" id="14777">
<td>14777</td><td>      <a id="14777c7" class="tk">vuint32_t</a> <a id="14777c17" class="tk">PACR6_WP</a><a id="14777c25" class="tk">:</a>1;            <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14778" id="14778">
<td>14778</td><td>      <a id="14778c7" class="tk">vuint32_t</a> <a id="14778c17" class="tk">PACR6_TP</a><a id="14778c25" class="tk">:</a>1;            <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14779" id="14779">
<td>14779</td><td>      <a id="14779c7" class="tk">vuint32_t</a> <a id="14779c17" class="tk">PACR7_BW</a><a id="14779c25" class="tk">:</a>1;            <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14780" id="14780">
<td>14780</td><td>      <a id="14780c7" class="tk">vuint32_t</a> <a id="14780c17" class="tk">PACR7_SP</a><a id="14780c25" class="tk">:</a>1;            <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14781" id="14781">
<td>14781</td><td>      <a id="14781c7" class="tk">vuint32_t</a> <a id="14781c17" class="tk">PACR7_WP</a><a id="14781c25" class="tk">:</a>1;            <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14782" id="14782">
<td>14782</td><td>      <a id="14782c7" class="tk">vuint32_t</a> <a id="14782c17" class="tk">PACR7_TP</a><a id="14782c25" class="tk">:</a>1;            <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14783" id="14783">
<td>14783</td><td>    <span class="br">}</span> <a id="14783c7" class="tk">B</a>;</td></tr>
<tr name="14784" id="14784">
<td>14784</td><td>  <span class="br">}</span> <a id="14784c5" class="tk">PBRIDGE_PACR0_7_32B_tag</a>;</td></tr>
<tr name="14785" id="14785">
<td>14785</td><td></td></tr>
<tr name="14786" id="14786">
<td>14786</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PACR8_15 - Peripheral Access Control Registers */</span></td></tr>
<tr name="14787" id="14787">
<td>14787</td><td>    <a id="14787c5" class="tk">vuint32_t</a> <a id="14787c15" class="tk">R</a>;</td></tr>
<tr name="14788" id="14788">
<td>14788</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14789" id="14789">
<td>14789</td><td>      <a id="14789c7" class="tk">vuint32_t</a> <a id="14789c17" class="tk">PACR8_BW</a><a id="14789c25" class="tk">:</a>1;            <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14790" id="14790">
<td>14790</td><td>      <a id="14790c7" class="tk">vuint32_t</a> <a id="14790c17" class="tk">PACR8_SP</a><a id="14790c25" class="tk">:</a>1;            <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14791" id="14791">
<td>14791</td><td>      <a id="14791c7" class="tk">vuint32_t</a> <a id="14791c17" class="tk">PACR8_WP</a><a id="14791c25" class="tk">:</a>1;            <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14792" id="14792">
<td>14792</td><td>      <a id="14792c7" class="tk">vuint32_t</a> <a id="14792c17" class="tk">PACR8_TP</a><a id="14792c25" class="tk">:</a>1;            <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14793" id="14793">
<td>14793</td><td>      <a id="14793c7" class="tk">vuint32_t</a> <a id="14793c17" class="tk">PACR9_BW</a><a id="14793c25" class="tk">:</a>1;            <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14794" id="14794">
<td>14794</td><td>      <a id="14794c7" class="tk">vuint32_t</a> <a id="14794c17" class="tk">PACR9_SP</a><a id="14794c25" class="tk">:</a>1;            <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14795" id="14795">
<td>14795</td><td>      <a id="14795c7" class="tk">vuint32_t</a> <a id="14795c17" class="tk">PACR9_WP</a><a id="14795c25" class="tk">:</a>1;            <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14796" id="14796">
<td>14796</td><td>      <a id="14796c7" class="tk">vuint32_t</a> <a id="14796c17" class="tk">PACR9_TP</a><a id="14796c25" class="tk">:</a>1;            <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14797" id="14797">
<td>14797</td><td>      <a id="14797c7" class="tk">vuint32_t</a> <a id="14797c17" class="tk">PACR10_BW</a><a id="14797c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14798" id="14798">
<td>14798</td><td>      <a id="14798c7" class="tk">vuint32_t</a> <a id="14798c17" class="tk">PACR10_SP</a><a id="14798c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14799" id="14799">
<td>14799</td><td>      <a id="14799c7" class="tk">vuint32_t</a> <a id="14799c17" class="tk">PACR10_WP</a><a id="14799c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14800" id="14800">
<td>14800</td><td>      <a id="14800c7" class="tk">vuint32_t</a> <a id="14800c17" class="tk">PACR10_TP</a><a id="14800c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14801" id="14801">
<td>14801</td><td>      <a id="14801c7" class="tk">vuint32_t</a> <a id="14801c17" class="tk">PACR11_BW</a><a id="14801c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14802" id="14802">
<td>14802</td><td>      <a id="14802c7" class="tk">vuint32_t</a> <a id="14802c17" class="tk">PACR11_SP</a><a id="14802c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14803" id="14803">
<td>14803</td><td>      <a id="14803c7" class="tk">vuint32_t</a> <a id="14803c17" class="tk">PACR11_WP</a><a id="14803c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14804" id="14804">
<td>14804</td><td>      <a id="14804c7" class="tk">vuint32_t</a> <a id="14804c17" class="tk">PACR11_TP</a><a id="14804c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14805" id="14805">
<td>14805</td><td>      <a id="14805c7" class="tk">vuint32_t</a> <a id="14805c17" class="tk">PACR12_BW</a><a id="14805c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14806" id="14806">
<td>14806</td><td>      <a id="14806c7" class="tk">vuint32_t</a> <a id="14806c17" class="tk">PACR12_SP</a><a id="14806c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14807" id="14807">
<td>14807</td><td>      <a id="14807c7" class="tk">vuint32_t</a> <a id="14807c17" class="tk">PACR12_WP</a><a id="14807c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14808" id="14808">
<td>14808</td><td>      <a id="14808c7" class="tk">vuint32_t</a> <a id="14808c17" class="tk">PACR12_TP</a><a id="14808c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14809" id="14809">
<td>14809</td><td>      <a id="14809c7" class="tk">vuint32_t</a> <a id="14809c17" class="tk">PACR13_BW</a><a id="14809c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14810" id="14810">
<td>14810</td><td>      <a id="14810c7" class="tk">vuint32_t</a> <a id="14810c17" class="tk">PACR13_SP</a><a id="14810c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14811" id="14811">
<td>14811</td><td>      <a id="14811c7" class="tk">vuint32_t</a> <a id="14811c17" class="tk">PACR13_WP</a><a id="14811c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14812" id="14812">
<td>14812</td><td>      <a id="14812c7" class="tk">vuint32_t</a> <a id="14812c17" class="tk">PACR13_TP</a><a id="14812c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14813" id="14813">
<td>14813</td><td>      <a id="14813c7" class="tk">vuint32_t</a> <a id="14813c17" class="tk">PACR14_BW</a><a id="14813c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14814" id="14814">
<td>14814</td><td>      <a id="14814c7" class="tk">vuint32_t</a> <a id="14814c17" class="tk">PACR14_SP</a><a id="14814c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14815" id="14815">
<td>14815</td><td>      <a id="14815c7" class="tk">vuint32_t</a> <a id="14815c17" class="tk">PACR14_WP</a><a id="14815c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14816" id="14816">
<td>14816</td><td>      <a id="14816c7" class="tk">vuint32_t</a> <a id="14816c17" class="tk">PACR14_TP</a><a id="14816c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14817" id="14817">
<td>14817</td><td>      <a id="14817c7" class="tk">vuint32_t</a> <a id="14817c17" class="tk">PACR15_BW</a><a id="14817c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14818" id="14818">
<td>14818</td><td>      <a id="14818c7" class="tk">vuint32_t</a> <a id="14818c17" class="tk">PACR15_SP</a><a id="14818c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14819" id="14819">
<td>14819</td><td>      <a id="14819c7" class="tk">vuint32_t</a> <a id="14819c17" class="tk">PACR15_WP</a><a id="14819c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14820" id="14820">
<td>14820</td><td>      <a id="14820c7" class="tk">vuint32_t</a> <a id="14820c17" class="tk">PACR15_TP</a><a id="14820c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14821" id="14821">
<td>14821</td><td>    <span class="br">}</span> <a id="14821c7" class="tk">B</a>;</td></tr>
<tr name="14822" id="14822">
<td>14822</td><td>  <span class="br">}</span> <a id="14822c5" class="tk">PBRIDGE_PACR8_15_32B_tag</a>;</td></tr>
<tr name="14823" id="14823">
<td>14823</td><td></td></tr>
<tr name="14824" id="14824">
<td>14824</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PACR16_23 - Peripheral Access Control Registers */</span></td></tr>
<tr name="14825" id="14825">
<td>14825</td><td>    <a id="14825c5" class="tk">vuint32_t</a> <a id="14825c15" class="tk">R</a>;</td></tr>
<tr name="14826" id="14826">
<td>14826</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14827" id="14827">
<td>14827</td><td>      <a id="14827c7" class="tk">vuint32_t</a> <a id="14827c17" class="tk">PACR16_BW</a><a id="14827c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14828" id="14828">
<td>14828</td><td>      <a id="14828c7" class="tk">vuint32_t</a> <a id="14828c17" class="tk">PACR16_SP</a><a id="14828c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14829" id="14829">
<td>14829</td><td>      <a id="14829c7" class="tk">vuint32_t</a> <a id="14829c17" class="tk">PACR16_WP</a><a id="14829c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14830" id="14830">
<td>14830</td><td>      <a id="14830c7" class="tk">vuint32_t</a> <a id="14830c17" class="tk">PACR16_TP</a><a id="14830c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14831" id="14831">
<td>14831</td><td>      <a id="14831c7" class="tk">vuint32_t</a> <a id="14831c17" class="tk">PACR17_BW</a><a id="14831c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14832" id="14832">
<td>14832</td><td>      <a id="14832c7" class="tk">vuint32_t</a> <a id="14832c17" class="tk">PACR17_SP</a><a id="14832c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14833" id="14833">
<td>14833</td><td>      <a id="14833c7" class="tk">vuint32_t</a> <a id="14833c17" class="tk">PACR17_WP</a><a id="14833c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14834" id="14834">
<td>14834</td><td>      <a id="14834c7" class="tk">vuint32_t</a> <a id="14834c17" class="tk">PACR17_TP</a><a id="14834c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14835" id="14835">
<td>14835</td><td>      <a id="14835c7" class="tk">vuint32_t</a> <a id="14835c17" class="tk">PACR18_BW</a><a id="14835c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14836" id="14836">
<td>14836</td><td>      <a id="14836c7" class="tk">vuint32_t</a> <a id="14836c17" class="tk">PACR18_SP</a><a id="14836c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14837" id="14837">
<td>14837</td><td>      <a id="14837c7" class="tk">vuint32_t</a> <a id="14837c17" class="tk">PACR18_WP</a><a id="14837c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14838" id="14838">
<td>14838</td><td>      <a id="14838c7" class="tk">vuint32_t</a> <a id="14838c17" class="tk">PACR18_TP</a><a id="14838c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14839" id="14839">
<td>14839</td><td>      <a id="14839c7" class="tk">vuint32_t</a> <a id="14839c17" class="tk">PACR19_BW</a><a id="14839c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14840" id="14840">
<td>14840</td><td>      <a id="14840c7" class="tk">vuint32_t</a> <a id="14840c17" class="tk">PACR19_SP</a><a id="14840c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14841" id="14841">
<td>14841</td><td>      <a id="14841c7" class="tk">vuint32_t</a> <a id="14841c17" class="tk">PACR19_WP</a><a id="14841c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14842" id="14842">
<td>14842</td><td>      <a id="14842c7" class="tk">vuint32_t</a> <a id="14842c17" class="tk">PACR19_TP</a><a id="14842c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14843" id="14843">
<td>14843</td><td>      <a id="14843c7" class="tk">vuint32_t</a> <a id="14843c17" class="tk">PACR20_BW</a><a id="14843c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14844" id="14844">
<td>14844</td><td>      <a id="14844c7" class="tk">vuint32_t</a> <a id="14844c17" class="tk">PACR20_SP</a><a id="14844c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14845" id="14845">
<td>14845</td><td>      <a id="14845c7" class="tk">vuint32_t</a> <a id="14845c17" class="tk">PACR20_WP</a><a id="14845c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14846" id="14846">
<td>14846</td><td>      <a id="14846c7" class="tk">vuint32_t</a> <a id="14846c17" class="tk">PACR20_TP</a><a id="14846c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14847" id="14847">
<td>14847</td><td>      <a id="14847c7" class="tk">vuint32_t</a> <a id="14847c17" class="tk">PACR21_BW</a><a id="14847c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14848" id="14848">
<td>14848</td><td>      <a id="14848c7" class="tk">vuint32_t</a> <a id="14848c17" class="tk">PACR21_SP</a><a id="14848c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14849" id="14849">
<td>14849</td><td>      <a id="14849c7" class="tk">vuint32_t</a> <a id="14849c17" class="tk">PACR21_WP</a><a id="14849c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14850" id="14850">
<td>14850</td><td>      <a id="14850c7" class="tk">vuint32_t</a> <a id="14850c17" class="tk">PACR21_TP</a><a id="14850c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14851" id="14851">
<td>14851</td><td>      <a id="14851c7" class="tk">vuint32_t</a> <a id="14851c17" class="tk">PACR22_BW</a><a id="14851c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14852" id="14852">
<td>14852</td><td>      <a id="14852c7" class="tk">vuint32_t</a> <a id="14852c17" class="tk">PACR22_SP</a><a id="14852c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14853" id="14853">
<td>14853</td><td>      <a id="14853c7" class="tk">vuint32_t</a> <a id="14853c17" class="tk">PACR22_WP</a><a id="14853c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14854" id="14854">
<td>14854</td><td>      <a id="14854c7" class="tk">vuint32_t</a> <a id="14854c17" class="tk">PACR22_TP</a><a id="14854c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14855" id="14855">
<td>14855</td><td>      <a id="14855c7" class="tk">vuint32_t</a> <a id="14855c17" class="tk">PACR23_BW</a><a id="14855c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14856" id="14856">
<td>14856</td><td>      <a id="14856c7" class="tk">vuint32_t</a> <a id="14856c17" class="tk">PACR23_SP</a><a id="14856c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14857" id="14857">
<td>14857</td><td>      <a id="14857c7" class="tk">vuint32_t</a> <a id="14857c17" class="tk">PACR23_WP</a><a id="14857c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14858" id="14858">
<td>14858</td><td>      <a id="14858c7" class="tk">vuint32_t</a> <a id="14858c17" class="tk">PACR23_TP</a><a id="14858c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14859" id="14859">
<td>14859</td><td>    <span class="br">}</span> <a id="14859c7" class="tk">B</a>;</td></tr>
<tr name="14860" id="14860">
<td>14860</td><td>  <span class="br">}</span> <a id="14860c5" class="tk">PBRIDGE_PACR16_23_32B_tag</a>;</td></tr>
<tr name="14861" id="14861">
<td>14861</td><td></td></tr>
<tr name="14862" id="14862">
<td>14862</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PACR24_31 - Peripheral Access Control Registers */</span></td></tr>
<tr name="14863" id="14863">
<td>14863</td><td>    <a id="14863c5" class="tk">vuint32_t</a> <a id="14863c15" class="tk">R</a>;</td></tr>
<tr name="14864" id="14864">
<td>14864</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14865" id="14865">
<td>14865</td><td>      <a id="14865c7" class="tk">vuint32_t</a> <a id="14865c17" class="tk">PACR24_BW</a><a id="14865c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14866" id="14866">
<td>14866</td><td>      <a id="14866c7" class="tk">vuint32_t</a> <a id="14866c17" class="tk">PACR24_SP</a><a id="14866c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14867" id="14867">
<td>14867</td><td>      <a id="14867c7" class="tk">vuint32_t</a> <a id="14867c17" class="tk">PACR24_WP</a><a id="14867c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14868" id="14868">
<td>14868</td><td>      <a id="14868c7" class="tk">vuint32_t</a> <a id="14868c17" class="tk">PACR24_TP</a><a id="14868c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14869" id="14869">
<td>14869</td><td>      <a id="14869c7" class="tk">vuint32_t</a> <a id="14869c17" class="tk">PACR25_BW</a><a id="14869c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14870" id="14870">
<td>14870</td><td>      <a id="14870c7" class="tk">vuint32_t</a> <a id="14870c17" class="tk">PACR25_SP</a><a id="14870c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14871" id="14871">
<td>14871</td><td>      <a id="14871c7" class="tk">vuint32_t</a> <a id="14871c17" class="tk">PACR25_WP</a><a id="14871c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14872" id="14872">
<td>14872</td><td>      <a id="14872c7" class="tk">vuint32_t</a> <a id="14872c17" class="tk">PACR25_TP</a><a id="14872c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14873" id="14873">
<td>14873</td><td>      <a id="14873c7" class="tk">vuint32_t</a> <a id="14873c17" class="tk">PACR26_BW</a><a id="14873c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14874" id="14874">
<td>14874</td><td>      <a id="14874c7" class="tk">vuint32_t</a> <a id="14874c17" class="tk">PACR26_SP</a><a id="14874c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14875" id="14875">
<td>14875</td><td>      <a id="14875c7" class="tk">vuint32_t</a> <a id="14875c17" class="tk">PACR26_WP</a><a id="14875c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14876" id="14876">
<td>14876</td><td>      <a id="14876c7" class="tk">vuint32_t</a> <a id="14876c17" class="tk">PACR26_TP</a><a id="14876c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14877" id="14877">
<td>14877</td><td>      <a id="14877c7" class="tk">vuint32_t</a> <a id="14877c17" class="tk">PACR27_BW</a><a id="14877c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14878" id="14878">
<td>14878</td><td>      <a id="14878c7" class="tk">vuint32_t</a> <a id="14878c17" class="tk">PACR27_SP</a><a id="14878c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14879" id="14879">
<td>14879</td><td>      <a id="14879c7" class="tk">vuint32_t</a> <a id="14879c17" class="tk">PACR27_WP</a><a id="14879c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14880" id="14880">
<td>14880</td><td>      <a id="14880c7" class="tk">vuint32_t</a> <a id="14880c17" class="tk">PACR27_TP</a><a id="14880c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14881" id="14881">
<td>14881</td><td>      <a id="14881c7" class="tk">vuint32_t</a> <a id="14881c17" class="tk">PACR28_BW</a><a id="14881c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14882" id="14882">
<td>14882</td><td>      <a id="14882c7" class="tk">vuint32_t</a> <a id="14882c17" class="tk">PACR28_SP</a><a id="14882c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14883" id="14883">
<td>14883</td><td>      <a id="14883c7" class="tk">vuint32_t</a> <a id="14883c17" class="tk">PACR28_WP</a><a id="14883c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14884" id="14884">
<td>14884</td><td>      <a id="14884c7" class="tk">vuint32_t</a> <a id="14884c17" class="tk">PACR28_TP</a><a id="14884c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14885" id="14885">
<td>14885</td><td>      <a id="14885c7" class="tk">vuint32_t</a> <a id="14885c17" class="tk">PACR29_BW</a><a id="14885c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14886" id="14886">
<td>14886</td><td>      <a id="14886c7" class="tk">vuint32_t</a> <a id="14886c17" class="tk">PACR29_SP</a><a id="14886c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14887" id="14887">
<td>14887</td><td>      <a id="14887c7" class="tk">vuint32_t</a> <a id="14887c17" class="tk">PACR29_WP</a><a id="14887c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14888" id="14888">
<td>14888</td><td>      <a id="14888c7" class="tk">vuint32_t</a> <a id="14888c17" class="tk">PACR29_TP</a><a id="14888c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14889" id="14889">
<td>14889</td><td>      <a id="14889c7" class="tk">vuint32_t</a> <a id="14889c17" class="tk">PACR30_BW</a><a id="14889c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14890" id="14890">
<td>14890</td><td>      <a id="14890c7" class="tk">vuint32_t</a> <a id="14890c17" class="tk">PACR30_SP</a><a id="14890c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14891" id="14891">
<td>14891</td><td>      <a id="14891c7" class="tk">vuint32_t</a> <a id="14891c17" class="tk">PACR30_WP</a><a id="14891c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14892" id="14892">
<td>14892</td><td>      <a id="14892c7" class="tk">vuint32_t</a> <a id="14892c17" class="tk">PACR30_TP</a><a id="14892c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14893" id="14893">
<td>14893</td><td>      <a id="14893c7" class="tk">vuint32_t</a> <a id="14893c17" class="tk">PACR31_BW</a><a id="14893c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14894" id="14894">
<td>14894</td><td>      <a id="14894c7" class="tk">vuint32_t</a> <a id="14894c17" class="tk">PACR31_SP</a><a id="14894c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14895" id="14895">
<td>14895</td><td>      <a id="14895c7" class="tk">vuint32_t</a> <a id="14895c17" class="tk">PACR31_WP</a><a id="14895c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14896" id="14896">
<td>14896</td><td>      <a id="14896c7" class="tk">vuint32_t</a> <a id="14896c17" class="tk">PACR31_TP</a><a id="14896c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14897" id="14897">
<td>14897</td><td>    <span class="br">}</span> <a id="14897c7" class="tk">B</a>;</td></tr>
<tr name="14898" id="14898">
<td>14898</td><td>  <span class="br">}</span> <a id="14898c5" class="tk">PBRIDGE_PACR24_31_32B_tag</a>;</td></tr>
<tr name="14899" id="14899">
<td>14899</td><td></td></tr>
<tr name="14900" id="14900">
<td>14900</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* OPACR0_7 - Off-Platform Peripheral Access Control Registers */</span></td></tr>
<tr name="14901" id="14901">
<td>14901</td><td>    <a id="14901c5" class="tk">vuint32_t</a> <a id="14901c15" class="tk">R</a>;</td></tr>
<tr name="14902" id="14902">
<td>14902</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14903" id="14903">
<td>14903</td><td>      <a id="14903c7" class="tk">vuint32_t</a> <a id="14903c17" class="tk">OPACR0_BW</a><a id="14903c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14904" id="14904">
<td>14904</td><td>      <a id="14904c7" class="tk">vuint32_t</a> <a id="14904c17" class="tk">OPACR0_SP</a><a id="14904c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14905" id="14905">
<td>14905</td><td>      <a id="14905c7" class="tk">vuint32_t</a> <a id="14905c17" class="tk">OPACR0_WP</a><a id="14905c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14906" id="14906">
<td>14906</td><td>      <a id="14906c7" class="tk">vuint32_t</a> <a id="14906c17" class="tk">OPACR0_TP</a><a id="14906c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14907" id="14907">
<td>14907</td><td>      <a id="14907c7" class="tk">vuint32_t</a> <a id="14907c17" class="tk">OPACR1_BW</a><a id="14907c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14908" id="14908">
<td>14908</td><td>      <a id="14908c7" class="tk">vuint32_t</a> <a id="14908c17" class="tk">OPACR1_SP</a><a id="14908c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14909" id="14909">
<td>14909</td><td>      <a id="14909c7" class="tk">vuint32_t</a> <a id="14909c17" class="tk">OPACR1_WP</a><a id="14909c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14910" id="14910">
<td>14910</td><td>      <a id="14910c7" class="tk">vuint32_t</a> <a id="14910c17" class="tk">OPACR1_TP</a><a id="14910c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14911" id="14911">
<td>14911</td><td>      <a id="14911c7" class="tk">vuint32_t</a> <a id="14911c17" class="tk">OPACR2_BW</a><a id="14911c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14912" id="14912">
<td>14912</td><td>      <a id="14912c7" class="tk">vuint32_t</a> <a id="14912c17" class="tk">OPACR2_SP</a><a id="14912c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14913" id="14913">
<td>14913</td><td>      <a id="14913c7" class="tk">vuint32_t</a> <a id="14913c17" class="tk">OPACR2_WP</a><a id="14913c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14914" id="14914">
<td>14914</td><td>      <a id="14914c7" class="tk">vuint32_t</a> <a id="14914c17" class="tk">OPACR2_TP</a><a id="14914c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14915" id="14915">
<td>14915</td><td>      <a id="14915c7" class="tk">vuint32_t</a> <a id="14915c17" class="tk">OPACR3_BW</a><a id="14915c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14916" id="14916">
<td>14916</td><td>      <a id="14916c7" class="tk">vuint32_t</a> <a id="14916c17" class="tk">OPACR3_SP</a><a id="14916c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14917" id="14917">
<td>14917</td><td>      <a id="14917c7" class="tk">vuint32_t</a> <a id="14917c17" class="tk">OPACR3_WP</a><a id="14917c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14918" id="14918">
<td>14918</td><td>      <a id="14918c7" class="tk">vuint32_t</a> <a id="14918c17" class="tk">OPACR3_TP</a><a id="14918c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14919" id="14919">
<td>14919</td><td>      <a id="14919c7" class="tk">vuint32_t</a> <a id="14919c17" class="tk">OPACR4_BW</a><a id="14919c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14920" id="14920">
<td>14920</td><td>      <a id="14920c7" class="tk">vuint32_t</a> <a id="14920c17" class="tk">OPACR4_SP</a><a id="14920c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14921" id="14921">
<td>14921</td><td>      <a id="14921c7" class="tk">vuint32_t</a> <a id="14921c17" class="tk">OPACR4_WP</a><a id="14921c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14922" id="14922">
<td>14922</td><td>      <a id="14922c7" class="tk">vuint32_t</a> <a id="14922c17" class="tk">OPACR4_TP</a><a id="14922c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14923" id="14923">
<td>14923</td><td>      <a id="14923c7" class="tk">vuint32_t</a> <a id="14923c17" class="tk">OPACR5_BW</a><a id="14923c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14924" id="14924">
<td>14924</td><td>      <a id="14924c7" class="tk">vuint32_t</a> <a id="14924c17" class="tk">OPACR5_SP</a><a id="14924c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14925" id="14925">
<td>14925</td><td>      <a id="14925c7" class="tk">vuint32_t</a> <a id="14925c17" class="tk">OPACR5_WP</a><a id="14925c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14926" id="14926">
<td>14926</td><td>      <a id="14926c7" class="tk">vuint32_t</a> <a id="14926c17" class="tk">OPACR5_TP</a><a id="14926c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14927" id="14927">
<td>14927</td><td>      <a id="14927c7" class="tk">vuint32_t</a> <a id="14927c17" class="tk">OPACR6_BW</a><a id="14927c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14928" id="14928">
<td>14928</td><td>      <a id="14928c7" class="tk">vuint32_t</a> <a id="14928c17" class="tk">OPACR6_SP</a><a id="14928c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14929" id="14929">
<td>14929</td><td>      <a id="14929c7" class="tk">vuint32_t</a> <a id="14929c17" class="tk">OPACR6_WP</a><a id="14929c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14930" id="14930">
<td>14930</td><td>      <a id="14930c7" class="tk">vuint32_t</a> <a id="14930c17" class="tk">OPACR6_TP</a><a id="14930c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14931" id="14931">
<td>14931</td><td>      <a id="14931c7" class="tk">vuint32_t</a> <a id="14931c17" class="tk">OPACR7_BW</a><a id="14931c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14932" id="14932">
<td>14932</td><td>      <a id="14932c7" class="tk">vuint32_t</a> <a id="14932c17" class="tk">OPACR7_SP</a><a id="14932c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14933" id="14933">
<td>14933</td><td>      <a id="14933c7" class="tk">vuint32_t</a> <a id="14933c17" class="tk">OPACR7_WP</a><a id="14933c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14934" id="14934">
<td>14934</td><td>      <a id="14934c7" class="tk">vuint32_t</a> <a id="14934c17" class="tk">OPACR7_TP</a><a id="14934c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14935" id="14935">
<td>14935</td><td>    <span class="br">}</span> <a id="14935c7" class="tk">B</a>;</td></tr>
<tr name="14936" id="14936">
<td>14936</td><td>  <span class="br">}</span> <a id="14936c5" class="tk">PBRIDGE_OPACR0_7_32B_tag</a>;</td></tr>
<tr name="14937" id="14937">
<td>14937</td><td></td></tr>
<tr name="14938" id="14938">
<td>14938</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* OPACR8_15 - Off-Platform Peripheral Access Control Registers */</span></td></tr>
<tr name="14939" id="14939">
<td>14939</td><td>    <a id="14939c5" class="tk">vuint32_t</a> <a id="14939c15" class="tk">R</a>;</td></tr>
<tr name="14940" id="14940">
<td>14940</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14941" id="14941">
<td>14941</td><td>      <a id="14941c7" class="tk">vuint32_t</a> <a id="14941c17" class="tk">OPACR8_BW</a><a id="14941c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14942" id="14942">
<td>14942</td><td>      <a id="14942c7" class="tk">vuint32_t</a> <a id="14942c17" class="tk">OPACR8_SP</a><a id="14942c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14943" id="14943">
<td>14943</td><td>      <a id="14943c7" class="tk">vuint32_t</a> <a id="14943c17" class="tk">OPACR8_WP</a><a id="14943c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14944" id="14944">
<td>14944</td><td>      <a id="14944c7" class="tk">vuint32_t</a> <a id="14944c17" class="tk">OPACR8_TP</a><a id="14944c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14945" id="14945">
<td>14945</td><td>      <a id="14945c7" class="tk">vuint32_t</a> <a id="14945c17" class="tk">OPACR9_BW</a><a id="14945c26" class="tk">:</a>1;           <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14946" id="14946">
<td>14946</td><td>      <a id="14946c7" class="tk">vuint32_t</a> <a id="14946c17" class="tk">OPACR9_SP</a><a id="14946c26" class="tk">:</a>1;           <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14947" id="14947">
<td>14947</td><td>      <a id="14947c7" class="tk">vuint32_t</a> <a id="14947c17" class="tk">OPACR9_WP</a><a id="14947c26" class="tk">:</a>1;           <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14948" id="14948">
<td>14948</td><td>      <a id="14948c7" class="tk">vuint32_t</a> <a id="14948c17" class="tk">OPACR9_TP</a><a id="14948c26" class="tk">:</a>1;           <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14949" id="14949">
<td>14949</td><td>      <a id="14949c7" class="tk">vuint32_t</a> <a id="14949c17" class="tk">OPACR10_BW</a><a id="14949c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14950" id="14950">
<td>14950</td><td>      <a id="14950c7" class="tk">vuint32_t</a> <a id="14950c17" class="tk">OPACR10_SP</a><a id="14950c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14951" id="14951">
<td>14951</td><td>      <a id="14951c7" class="tk">vuint32_t</a> <a id="14951c17" class="tk">OPACR10_WP</a><a id="14951c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14952" id="14952">
<td>14952</td><td>      <a id="14952c7" class="tk">vuint32_t</a> <a id="14952c17" class="tk">OPACR10_TP</a><a id="14952c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14953" id="14953">
<td>14953</td><td>      <a id="14953c7" class="tk">vuint32_t</a> <a id="14953c17" class="tk">OPACR11_BW</a><a id="14953c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14954" id="14954">
<td>14954</td><td>      <a id="14954c7" class="tk">vuint32_t</a> <a id="14954c17" class="tk">OPACR11_SP</a><a id="14954c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14955" id="14955">
<td>14955</td><td>      <a id="14955c7" class="tk">vuint32_t</a> <a id="14955c17" class="tk">OPACR11_WP</a><a id="14955c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14956" id="14956">
<td>14956</td><td>      <a id="14956c7" class="tk">vuint32_t</a> <a id="14956c17" class="tk">OPACR11_TP</a><a id="14956c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14957" id="14957">
<td>14957</td><td>      <a id="14957c7" class="tk">vuint32_t</a> <a id="14957c17" class="tk">OPACR12_BW</a><a id="14957c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14958" id="14958">
<td>14958</td><td>      <a id="14958c7" class="tk">vuint32_t</a> <a id="14958c17" class="tk">OPACR12_SP</a><a id="14958c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14959" id="14959">
<td>14959</td><td>      <a id="14959c7" class="tk">vuint32_t</a> <a id="14959c17" class="tk">OPACR12_WP</a><a id="14959c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14960" id="14960">
<td>14960</td><td>      <a id="14960c7" class="tk">vuint32_t</a> <a id="14960c17" class="tk">OPACR12_TP</a><a id="14960c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14961" id="14961">
<td>14961</td><td>      <a id="14961c7" class="tk">vuint32_t</a> <a id="14961c17" class="tk">OPACR13_BW</a><a id="14961c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14962" id="14962">
<td>14962</td><td>      <a id="14962c7" class="tk">vuint32_t</a> <a id="14962c17" class="tk">OPACR13_SP</a><a id="14962c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14963" id="14963">
<td>14963</td><td>      <a id="14963c7" class="tk">vuint32_t</a> <a id="14963c17" class="tk">OPACR13_WP</a><a id="14963c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14964" id="14964">
<td>14964</td><td>      <a id="14964c7" class="tk">vuint32_t</a> <a id="14964c17" class="tk">OPACR13_TP</a><a id="14964c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14965" id="14965">
<td>14965</td><td>      <a id="14965c7" class="tk">vuint32_t</a> <a id="14965c17" class="tk">OPACR14_BW</a><a id="14965c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14966" id="14966">
<td>14966</td><td>      <a id="14966c7" class="tk">vuint32_t</a> <a id="14966c17" class="tk">OPACR14_SP</a><a id="14966c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14967" id="14967">
<td>14967</td><td>      <a id="14967c7" class="tk">vuint32_t</a> <a id="14967c17" class="tk">OPACR14_WP</a><a id="14967c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14968" id="14968">
<td>14968</td><td>      <a id="14968c7" class="tk">vuint32_t</a> <a id="14968c17" class="tk">OPACR14_TP</a><a id="14968c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14969" id="14969">
<td>14969</td><td>      <a id="14969c7" class="tk">vuint32_t</a> <a id="14969c17" class="tk">OPACR15_BW</a><a id="14969c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14970" id="14970">
<td>14970</td><td>      <a id="14970c7" class="tk">vuint32_t</a> <a id="14970c17" class="tk">OPACR15_SP</a><a id="14970c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14971" id="14971">
<td>14971</td><td>      <a id="14971c7" class="tk">vuint32_t</a> <a id="14971c17" class="tk">OPACR15_WP</a><a id="14971c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14972" id="14972">
<td>14972</td><td>      <a id="14972c7" class="tk">vuint32_t</a> <a id="14972c17" class="tk">OPACR15_TP</a><a id="14972c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14973" id="14973">
<td>14973</td><td>    <span class="br">}</span> <a id="14973c7" class="tk">B</a>;</td></tr>
<tr name="14974" id="14974">
<td>14974</td><td>  <span class="br">}</span> <a id="14974c5" class="tk">PBRIDGE_OPACR8_15_32B_tag</a>;</td></tr>
<tr name="14975" id="14975">
<td>14975</td><td></td></tr>
<tr name="14976" id="14976">
<td>14976</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* OPACR16_23 - Off-Platform Peripheral Access Control Registers */</span></td></tr>
<tr name="14977" id="14977">
<td>14977</td><td>    <a id="14977c5" class="tk">vuint32_t</a> <a id="14977c15" class="tk">R</a>;</td></tr>
<tr name="14978" id="14978">
<td>14978</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="14979" id="14979">
<td>14979</td><td>      <a id="14979c7" class="tk">vuint32_t</a> <a id="14979c17" class="tk">OPACR16_BW</a><a id="14979c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14980" id="14980">
<td>14980</td><td>      <a id="14980c7" class="tk">vuint32_t</a> <a id="14980c17" class="tk">OPACR16_SP</a><a id="14980c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14981" id="14981">
<td>14981</td><td>      <a id="14981c7" class="tk">vuint32_t</a> <a id="14981c17" class="tk">OPACR16_WP</a><a id="14981c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14982" id="14982">
<td>14982</td><td>      <a id="14982c7" class="tk">vuint32_t</a> <a id="14982c17" class="tk">OPACR16_TP</a><a id="14982c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14983" id="14983">
<td>14983</td><td>      <a id="14983c7" class="tk">vuint32_t</a> <a id="14983c17" class="tk">OPACR17_BW</a><a id="14983c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14984" id="14984">
<td>14984</td><td>      <a id="14984c7" class="tk">vuint32_t</a> <a id="14984c17" class="tk">OPACR17_SP</a><a id="14984c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14985" id="14985">
<td>14985</td><td>      <a id="14985c7" class="tk">vuint32_t</a> <a id="14985c17" class="tk">OPACR17_WP</a><a id="14985c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14986" id="14986">
<td>14986</td><td>      <a id="14986c7" class="tk">vuint32_t</a> <a id="14986c17" class="tk">OPACR17_TP</a><a id="14986c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14987" id="14987">
<td>14987</td><td>      <a id="14987c7" class="tk">vuint32_t</a> <a id="14987c17" class="tk">OPACR18_BW</a><a id="14987c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14988" id="14988">
<td>14988</td><td>      <a id="14988c7" class="tk">vuint32_t</a> <a id="14988c17" class="tk">OPACR18_SP</a><a id="14988c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14989" id="14989">
<td>14989</td><td>      <a id="14989c7" class="tk">vuint32_t</a> <a id="14989c17" class="tk">OPACR18_WP</a><a id="14989c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14990" id="14990">
<td>14990</td><td>      <a id="14990c7" class="tk">vuint32_t</a> <a id="14990c17" class="tk">OPACR18_TP</a><a id="14990c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14991" id="14991">
<td>14991</td><td>      <a id="14991c7" class="tk">vuint32_t</a> <a id="14991c17" class="tk">OPACR19_BW</a><a id="14991c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14992" id="14992">
<td>14992</td><td>      <a id="14992c7" class="tk">vuint32_t</a> <a id="14992c17" class="tk">OPACR19_SP</a><a id="14992c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14993" id="14993">
<td>14993</td><td>      <a id="14993c7" class="tk">vuint32_t</a> <a id="14993c17" class="tk">OPACR19_WP</a><a id="14993c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14994" id="14994">
<td>14994</td><td>      <a id="14994c7" class="tk">vuint32_t</a> <a id="14994c17" class="tk">OPACR19_TP</a><a id="14994c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14995" id="14995">
<td>14995</td><td>      <a id="14995c7" class="tk">vuint32_t</a> <a id="14995c17" class="tk">OPACR20_BW</a><a id="14995c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="14996" id="14996">
<td>14996</td><td>      <a id="14996c7" class="tk">vuint32_t</a> <a id="14996c17" class="tk">OPACR20_SP</a><a id="14996c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="14997" id="14997">
<td>14997</td><td>      <a id="14997c7" class="tk">vuint32_t</a> <a id="14997c17" class="tk">OPACR20_WP</a><a id="14997c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="14998" id="14998">
<td>14998</td><td>      <a id="14998c7" class="tk">vuint32_t</a> <a id="14998c17" class="tk">OPACR20_TP</a><a id="14998c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="14999" id="14999">
<td>14999</td><td>      <a id="14999c7" class="tk">vuint32_t</a> <a id="14999c17" class="tk">OPACR21_BW</a><a id="14999c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15000" id="15000">
<td>15000</td><td>      <a id="15000c7" class="tk">vuint32_t</a> <a id="15000c17" class="tk">OPACR21_SP</a><a id="15000c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15001" id="15001">
<td>15001</td><td>      <a id="15001c7" class="tk">vuint32_t</a> <a id="15001c17" class="tk">OPACR21_WP</a><a id="15001c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15002" id="15002">
<td>15002</td><td>      <a id="15002c7" class="tk">vuint32_t</a> <a id="15002c17" class="tk">OPACR21_TP</a><a id="15002c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15003" id="15003">
<td>15003</td><td>      <a id="15003c7" class="tk">vuint32_t</a> <a id="15003c17" class="tk">OPACR22_BW</a><a id="15003c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15004" id="15004">
<td>15004</td><td>      <a id="15004c7" class="tk">vuint32_t</a> <a id="15004c17" class="tk">OPACR22_SP</a><a id="15004c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15005" id="15005">
<td>15005</td><td>      <a id="15005c7" class="tk">vuint32_t</a> <a id="15005c17" class="tk">OPACR22_WP</a><a id="15005c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15006" id="15006">
<td>15006</td><td>      <a id="15006c7" class="tk">vuint32_t</a> <a id="15006c17" class="tk">OPACR22_TP</a><a id="15006c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15007" id="15007">
<td>15007</td><td>      <a id="15007c7" class="tk">vuint32_t</a> <a id="15007c17" class="tk">OPACR23_BW</a><a id="15007c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15008" id="15008">
<td>15008</td><td>      <a id="15008c7" class="tk">vuint32_t</a> <a id="15008c17" class="tk">OPACR23_SP</a><a id="15008c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15009" id="15009">
<td>15009</td><td>      <a id="15009c7" class="tk">vuint32_t</a> <a id="15009c17" class="tk">OPACR23_WP</a><a id="15009c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15010" id="15010">
<td>15010</td><td>      <a id="15010c7" class="tk">vuint32_t</a> <a id="15010c17" class="tk">OPACR23_TP</a><a id="15010c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15011" id="15011">
<td>15011</td><td>    <span class="br">}</span> <a id="15011c7" class="tk">B</a>;</td></tr>
<tr name="15012" id="15012">
<td>15012</td><td>  <span class="br">}</span> <a id="15012c5" class="tk">PBRIDGE_OPACR16_23_32B_tag</a>;</td></tr>
<tr name="15013" id="15013">
<td>15013</td><td></td></tr>
<tr name="15014" id="15014">
<td>15014</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* OPACR24_31 - Off-Platform Peripheral Access Control Registers */</span></td></tr>
<tr name="15015" id="15015">
<td>15015</td><td>    <a id="15015c5" class="tk">vuint32_t</a> <a id="15015c15" class="tk">R</a>;</td></tr>
<tr name="15016" id="15016">
<td>15016</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="15017" id="15017">
<td>15017</td><td>      <a id="15017c7" class="tk">vuint32_t</a> <a id="15017c17" class="tk">OPACR24_BW</a><a id="15017c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15018" id="15018">
<td>15018</td><td>      <a id="15018c7" class="tk">vuint32_t</a> <a id="15018c17" class="tk">OPACR24_SP</a><a id="15018c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15019" id="15019">
<td>15019</td><td>      <a id="15019c7" class="tk">vuint32_t</a> <a id="15019c17" class="tk">OPACR24_WP</a><a id="15019c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15020" id="15020">
<td>15020</td><td>      <a id="15020c7" class="tk">vuint32_t</a> <a id="15020c17" class="tk">OPACR24_TP</a><a id="15020c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15021" id="15021">
<td>15021</td><td>      <a id="15021c7" class="tk">vuint32_t</a> <a id="15021c17" class="tk">OPACR25_BW</a><a id="15021c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15022" id="15022">
<td>15022</td><td>      <a id="15022c7" class="tk">vuint32_t</a> <a id="15022c17" class="tk">OPACR25_SP</a><a id="15022c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15023" id="15023">
<td>15023</td><td>      <a id="15023c7" class="tk">vuint32_t</a> <a id="15023c17" class="tk">OPACR25_WP</a><a id="15023c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15024" id="15024">
<td>15024</td><td>      <a id="15024c7" class="tk">vuint32_t</a> <a id="15024c17" class="tk">OPACR25_TP</a><a id="15024c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15025" id="15025">
<td>15025</td><td>      <a id="15025c7" class="tk">vuint32_t</a> <a id="15025c17" class="tk">OPACR26_BW</a><a id="15025c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15026" id="15026">
<td>15026</td><td>      <a id="15026c7" class="tk">vuint32_t</a> <a id="15026c17" class="tk">OPACR26_SP</a><a id="15026c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15027" id="15027">
<td>15027</td><td>      <a id="15027c7" class="tk">vuint32_t</a> <a id="15027c17" class="tk">OPACR26_WP</a><a id="15027c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15028" id="15028">
<td>15028</td><td>      <a id="15028c7" class="tk">vuint32_t</a> <a id="15028c17" class="tk">OPACR26_TP</a><a id="15028c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15029" id="15029">
<td>15029</td><td>      <a id="15029c7" class="tk">vuint32_t</a> <a id="15029c17" class="tk">OPACR27_BW</a><a id="15029c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15030" id="15030">
<td>15030</td><td>      <a id="15030c7" class="tk">vuint32_t</a> <a id="15030c17" class="tk">OPACR27_SP</a><a id="15030c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15031" id="15031">
<td>15031</td><td>      <a id="15031c7" class="tk">vuint32_t</a> <a id="15031c17" class="tk">OPACR27_WP</a><a id="15031c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15032" id="15032">
<td>15032</td><td>      <a id="15032c7" class="tk">vuint32_t</a> <a id="15032c17" class="tk">OPACR27_TP</a><a id="15032c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15033" id="15033">
<td>15033</td><td>      <a id="15033c7" class="tk">vuint32_t</a> <a id="15033c17" class="tk">OPACR28_BW</a><a id="15033c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15034" id="15034">
<td>15034</td><td>      <a id="15034c7" class="tk">vuint32_t</a> <a id="15034c17" class="tk">OPACR28_SP</a><a id="15034c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15035" id="15035">
<td>15035</td><td>      <a id="15035c7" class="tk">vuint32_t</a> <a id="15035c17" class="tk">OPACR28_WP</a><a id="15035c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15036" id="15036">
<td>15036</td><td>      <a id="15036c7" class="tk">vuint32_t</a> <a id="15036c17" class="tk">OPACR28_TP</a><a id="15036c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15037" id="15037">
<td>15037</td><td>      <a id="15037c7" class="tk">vuint32_t</a> <a id="15037c17" class="tk">OPACR29_BW</a><a id="15037c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15038" id="15038">
<td>15038</td><td>      <a id="15038c7" class="tk">vuint32_t</a> <a id="15038c17" class="tk">OPACR29_SP</a><a id="15038c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15039" id="15039">
<td>15039</td><td>      <a id="15039c7" class="tk">vuint32_t</a> <a id="15039c17" class="tk">OPACR29_WP</a><a id="15039c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15040" id="15040">
<td>15040</td><td>      <a id="15040c7" class="tk">vuint32_t</a> <a id="15040c17" class="tk">OPACR29_TP</a><a id="15040c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15041" id="15041">
<td>15041</td><td>      <a id="15041c7" class="tk">vuint32_t</a> <a id="15041c17" class="tk">OPACR30_BW</a><a id="15041c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15042" id="15042">
<td>15042</td><td>      <a id="15042c7" class="tk">vuint32_t</a> <a id="15042c17" class="tk">OPACR30_SP</a><a id="15042c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15043" id="15043">
<td>15043</td><td>      <a id="15043c7" class="tk">vuint32_t</a> <a id="15043c17" class="tk">OPACR30_WP</a><a id="15043c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15044" id="15044">
<td>15044</td><td>      <a id="15044c7" class="tk">vuint32_t</a> <a id="15044c17" class="tk">OPACR30_TP</a><a id="15044c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15045" id="15045">
<td>15045</td><td>      <a id="15045c7" class="tk">vuint32_t</a> <a id="15045c17" class="tk">OPACR31_BW</a><a id="15045c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15046" id="15046">
<td>15046</td><td>      <a id="15046c7" class="tk">vuint32_t</a> <a id="15046c17" class="tk">OPACR31_SP</a><a id="15046c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15047" id="15047">
<td>15047</td><td>      <a id="15047c7" class="tk">vuint32_t</a> <a id="15047c17" class="tk">OPACR31_WP</a><a id="15047c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15048" id="15048">
<td>15048</td><td>      <a id="15048c7" class="tk">vuint32_t</a> <a id="15048c17" class="tk">OPACR31_TP</a><a id="15048c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15049" id="15049">
<td>15049</td><td>    <span class="br">}</span> <a id="15049c7" class="tk">B</a>;</td></tr>
<tr name="15050" id="15050">
<td>15050</td><td>  <span class="br">}</span> <a id="15050c5" class="tk">PBRIDGE_OPACR24_31_32B_tag</a>;</td></tr>
<tr name="15051" id="15051">
<td>15051</td><td></td></tr>
<tr name="15052" id="15052">
<td>15052</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* OPACR32_39 - Off-Platform Peripheral Access Control Registers */</span></td></tr>
<tr name="15053" id="15053">
<td>15053</td><td>    <a id="15053c5" class="tk">vuint32_t</a> <a id="15053c15" class="tk">R</a>;</td></tr>
<tr name="15054" id="15054">
<td>15054</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="15055" id="15055">
<td>15055</td><td>      <a id="15055c7" class="tk">vuint32_t</a> <a id="15055c17" class="tk">OPACR32_BW</a><a id="15055c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15056" id="15056">
<td>15056</td><td>      <a id="15056c7" class="tk">vuint32_t</a> <a id="15056c17" class="tk">OPACR32_SP</a><a id="15056c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15057" id="15057">
<td>15057</td><td>      <a id="15057c7" class="tk">vuint32_t</a> <a id="15057c17" class="tk">OPACR32_WP</a><a id="15057c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15058" id="15058">
<td>15058</td><td>      <a id="15058c7" class="tk">vuint32_t</a> <a id="15058c17" class="tk">OPACR32_TP</a><a id="15058c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15059" id="15059">
<td>15059</td><td>      <a id="15059c7" class="tk">vuint32_t</a> <a id="15059c17" class="tk">OPACR33_BW</a><a id="15059c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15060" id="15060">
<td>15060</td><td>      <a id="15060c7" class="tk">vuint32_t</a> <a id="15060c17" class="tk">OPACR33_SP</a><a id="15060c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15061" id="15061">
<td>15061</td><td>      <a id="15061c7" class="tk">vuint32_t</a> <a id="15061c17" class="tk">OPACR33_WP</a><a id="15061c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15062" id="15062">
<td>15062</td><td>      <a id="15062c7" class="tk">vuint32_t</a> <a id="15062c17" class="tk">OPACR33_TP</a><a id="15062c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15063" id="15063">
<td>15063</td><td>      <a id="15063c7" class="tk">vuint32_t</a> <a id="15063c17" class="tk">OPACR34_BW</a><a id="15063c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15064" id="15064">
<td>15064</td><td>      <a id="15064c7" class="tk">vuint32_t</a> <a id="15064c17" class="tk">OPACR34_SP</a><a id="15064c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15065" id="15065">
<td>15065</td><td>      <a id="15065c7" class="tk">vuint32_t</a> <a id="15065c17" class="tk">OPACR34_WP</a><a id="15065c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15066" id="15066">
<td>15066</td><td>      <a id="15066c7" class="tk">vuint32_t</a> <a id="15066c17" class="tk">OPACR34_TP</a><a id="15066c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15067" id="15067">
<td>15067</td><td>      <a id="15067c7" class="tk">vuint32_t</a> <a id="15067c17" class="tk">OPACR35_BW</a><a id="15067c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15068" id="15068">
<td>15068</td><td>      <a id="15068c7" class="tk">vuint32_t</a> <a id="15068c17" class="tk">OPACR35_SP</a><a id="15068c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15069" id="15069">
<td>15069</td><td>      <a id="15069c7" class="tk">vuint32_t</a> <a id="15069c17" class="tk">OPACR35_WP</a><a id="15069c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15070" id="15070">
<td>15070</td><td>      <a id="15070c7" class="tk">vuint32_t</a> <a id="15070c17" class="tk">OPACR35_TP</a><a id="15070c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15071" id="15071">
<td>15071</td><td>      <a id="15071c7" class="tk">vuint32_t</a> <a id="15071c17" class="tk">OPACR36_BW</a><a id="15071c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15072" id="15072">
<td>15072</td><td>      <a id="15072c7" class="tk">vuint32_t</a> <a id="15072c17" class="tk">OPACR36_SP</a><a id="15072c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15073" id="15073">
<td>15073</td><td>      <a id="15073c7" class="tk">vuint32_t</a> <a id="15073c17" class="tk">OPACR36_WP</a><a id="15073c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15074" id="15074">
<td>15074</td><td>      <a id="15074c7" class="tk">vuint32_t</a> <a id="15074c17" class="tk">OPACR36_TP</a><a id="15074c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15075" id="15075">
<td>15075</td><td>      <a id="15075c7" class="tk">vuint32_t</a> <a id="15075c17" class="tk">OPACR37_BW</a><a id="15075c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15076" id="15076">
<td>15076</td><td>      <a id="15076c7" class="tk">vuint32_t</a> <a id="15076c17" class="tk">OPACR37_SP</a><a id="15076c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15077" id="15077">
<td>15077</td><td>      <a id="15077c7" class="tk">vuint32_t</a> <a id="15077c17" class="tk">OPACR37_WP</a><a id="15077c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15078" id="15078">
<td>15078</td><td>      <a id="15078c7" class="tk">vuint32_t</a> <a id="15078c17" class="tk">OPACR37_TP</a><a id="15078c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15079" id="15079">
<td>15079</td><td>      <a id="15079c7" class="tk">vuint32_t</a> <a id="15079c17" class="tk">OPACR38_BW</a><a id="15079c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15080" id="15080">
<td>15080</td><td>      <a id="15080c7" class="tk">vuint32_t</a> <a id="15080c17" class="tk">OPACR38_SP</a><a id="15080c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15081" id="15081">
<td>15081</td><td>      <a id="15081c7" class="tk">vuint32_t</a> <a id="15081c17" class="tk">OPACR38_WP</a><a id="15081c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15082" id="15082">
<td>15082</td><td>      <a id="15082c7" class="tk">vuint32_t</a> <a id="15082c17" class="tk">OPACR38_TP</a><a id="15082c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15083" id="15083">
<td>15083</td><td>      <a id="15083c7" class="tk">vuint32_t</a> <a id="15083c17" class="tk">OPACR39_BW</a><a id="15083c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15084" id="15084">
<td>15084</td><td>      <a id="15084c7" class="tk">vuint32_t</a> <a id="15084c17" class="tk">OPACR39_SP</a><a id="15084c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15085" id="15085">
<td>15085</td><td>      <a id="15085c7" class="tk">vuint32_t</a> <a id="15085c17" class="tk">OPACR39_WP</a><a id="15085c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15086" id="15086">
<td>15086</td><td>      <a id="15086c7" class="tk">vuint32_t</a> <a id="15086c17" class="tk">OPACR39_TP</a><a id="15086c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15087" id="15087">
<td>15087</td><td>    <span class="br">}</span> <a id="15087c7" class="tk">B</a>;</td></tr>
<tr name="15088" id="15088">
<td>15088</td><td>  <span class="br">}</span> <a id="15088c5" class="tk">PBRIDGE_OPACR32_39_32B_tag</a>;</td></tr>
<tr name="15089" id="15089">
<td>15089</td><td></td></tr>
<tr name="15090" id="15090">
<td>15090</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* OPACR40_47 - Off-Platform Peripheral Access Control Registers */</span></td></tr>
<tr name="15091" id="15091">
<td>15091</td><td>    <a id="15091c5" class="tk">vuint32_t</a> <a id="15091c15" class="tk">R</a>;</td></tr>
<tr name="15092" id="15092">
<td>15092</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="15093" id="15093">
<td>15093</td><td>      <a id="15093c7" class="tk">vuint32_t</a> <a id="15093c17" class="tk">OPACR40_BW</a><a id="15093c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15094" id="15094">
<td>15094</td><td>      <a id="15094c7" class="tk">vuint32_t</a> <a id="15094c17" class="tk">OPACR40_SP</a><a id="15094c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15095" id="15095">
<td>15095</td><td>      <a id="15095c7" class="tk">vuint32_t</a> <a id="15095c17" class="tk">OPACR40_WP</a><a id="15095c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15096" id="15096">
<td>15096</td><td>      <a id="15096c7" class="tk">vuint32_t</a> <a id="15096c17" class="tk">OPACR40_TP</a><a id="15096c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15097" id="15097">
<td>15097</td><td>      <a id="15097c7" class="tk">vuint32_t</a> <a id="15097c17" class="tk">OPACR41_BW</a><a id="15097c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15098" id="15098">
<td>15098</td><td>      <a id="15098c7" class="tk">vuint32_t</a> <a id="15098c17" class="tk">OPACR41_SP</a><a id="15098c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15099" id="15099">
<td>15099</td><td>      <a id="15099c7" class="tk">vuint32_t</a> <a id="15099c17" class="tk">OPACR41_WP</a><a id="15099c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15100" id="15100">
<td>15100</td><td>      <a id="15100c7" class="tk">vuint32_t</a> <a id="15100c17" class="tk">OPACR41_TP</a><a id="15100c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15101" id="15101">
<td>15101</td><td>      <a id="15101c7" class="tk">vuint32_t</a> <a id="15101c17" class="tk">OPACR42_BW</a><a id="15101c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15102" id="15102">
<td>15102</td><td>      <a id="15102c7" class="tk">vuint32_t</a> <a id="15102c17" class="tk">OPACR42_SP</a><a id="15102c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15103" id="15103">
<td>15103</td><td>      <a id="15103c7" class="tk">vuint32_t</a> <a id="15103c17" class="tk">OPACR42_WP</a><a id="15103c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15104" id="15104">
<td>15104</td><td>      <a id="15104c7" class="tk">vuint32_t</a> <a id="15104c17" class="tk">OPACR42_TP</a><a id="15104c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15105" id="15105">
<td>15105</td><td>      <a id="15105c7" class="tk">vuint32_t</a> <a id="15105c17" class="tk">OPACR43_BW</a><a id="15105c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15106" id="15106">
<td>15106</td><td>      <a id="15106c7" class="tk">vuint32_t</a> <a id="15106c17" class="tk">OPACR43_SP</a><a id="15106c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15107" id="15107">
<td>15107</td><td>      <a id="15107c7" class="tk">vuint32_t</a> <a id="15107c17" class="tk">OPACR43_WP</a><a id="15107c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15108" id="15108">
<td>15108</td><td>      <a id="15108c7" class="tk">vuint32_t</a> <a id="15108c17" class="tk">OPACR43_TP</a><a id="15108c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15109" id="15109">
<td>15109</td><td>      <a id="15109c7" class="tk">vuint32_t</a> <a id="15109c17" class="tk">OPACR44_BW</a><a id="15109c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15110" id="15110">
<td>15110</td><td>      <a id="15110c7" class="tk">vuint32_t</a> <a id="15110c17" class="tk">OPACR44_SP</a><a id="15110c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15111" id="15111">
<td>15111</td><td>      <a id="15111c7" class="tk">vuint32_t</a> <a id="15111c17" class="tk">OPACR44_WP</a><a id="15111c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15112" id="15112">
<td>15112</td><td>      <a id="15112c7" class="tk">vuint32_t</a> <a id="15112c17" class="tk">OPACR44_TP</a><a id="15112c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15113" id="15113">
<td>15113</td><td>      <a id="15113c7" class="tk">vuint32_t</a> <a id="15113c17" class="tk">OPACR45_BW</a><a id="15113c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15114" id="15114">
<td>15114</td><td>      <a id="15114c7" class="tk">vuint32_t</a> <a id="15114c17" class="tk">OPACR45_SP</a><a id="15114c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15115" id="15115">
<td>15115</td><td>      <a id="15115c7" class="tk">vuint32_t</a> <a id="15115c17" class="tk">OPACR45_WP</a><a id="15115c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15116" id="15116">
<td>15116</td><td>      <a id="15116c7" class="tk">vuint32_t</a> <a id="15116c17" class="tk">OPACR45_TP</a><a id="15116c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15117" id="15117">
<td>15117</td><td>      <a id="15117c7" class="tk">vuint32_t</a> <a id="15117c17" class="tk">OPACR46_BW</a><a id="15117c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15118" id="15118">
<td>15118</td><td>      <a id="15118c7" class="tk">vuint32_t</a> <a id="15118c17" class="tk">OPACR46_SP</a><a id="15118c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15119" id="15119">
<td>15119</td><td>      <a id="15119c7" class="tk">vuint32_t</a> <a id="15119c17" class="tk">OPACR46_WP</a><a id="15119c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15120" id="15120">
<td>15120</td><td>      <a id="15120c7" class="tk">vuint32_t</a> <a id="15120c17" class="tk">OPACR46_TP</a><a id="15120c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15121" id="15121">
<td>15121</td><td>      <a id="15121c7" class="tk">vuint32_t</a> <a id="15121c17" class="tk">OPACR47_BW</a><a id="15121c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15122" id="15122">
<td>15122</td><td>      <a id="15122c7" class="tk">vuint32_t</a> <a id="15122c17" class="tk">OPACR47_SP</a><a id="15122c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15123" id="15123">
<td>15123</td><td>      <a id="15123c7" class="tk">vuint32_t</a> <a id="15123c17" class="tk">OPACR47_WP</a><a id="15123c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15124" id="15124">
<td>15124</td><td>      <a id="15124c7" class="tk">vuint32_t</a> <a id="15124c17" class="tk">OPACR47_TP</a><a id="15124c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15125" id="15125">
<td>15125</td><td>    <span class="br">}</span> <a id="15125c7" class="tk">B</a>;</td></tr>
<tr name="15126" id="15126">
<td>15126</td><td>  <span class="br">}</span> <a id="15126c5" class="tk">PBRIDGE_OPACR40_47_32B_tag</a>;</td></tr>
<tr name="15127" id="15127">
<td>15127</td><td></td></tr>
<tr name="15128" id="15128">
<td>15128</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* OPACR48_55 - Off-Platform Peripheral Access Control Registers */</span></td></tr>
<tr name="15129" id="15129">
<td>15129</td><td>    <a id="15129c5" class="tk">vuint32_t</a> <a id="15129c15" class="tk">R</a>;</td></tr>
<tr name="15130" id="15130">
<td>15130</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="15131" id="15131">
<td>15131</td><td>      <a id="15131c7" class="tk">vuint32_t</a> <a id="15131c17" class="tk">OPACR48_BW</a><a id="15131c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15132" id="15132">
<td>15132</td><td>      <a id="15132c7" class="tk">vuint32_t</a> <a id="15132c17" class="tk">OPACR48_SP</a><a id="15132c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15133" id="15133">
<td>15133</td><td>      <a id="15133c7" class="tk">vuint32_t</a> <a id="15133c17" class="tk">OPACR48_WP</a><a id="15133c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15134" id="15134">
<td>15134</td><td>      <a id="15134c7" class="tk">vuint32_t</a> <a id="15134c17" class="tk">OPACR48_TP</a><a id="15134c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15135" id="15135">
<td>15135</td><td>      <a id="15135c7" class="tk">vuint32_t</a> <a id="15135c17" class="tk">OPACR49_BW</a><a id="15135c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15136" id="15136">
<td>15136</td><td>      <a id="15136c7" class="tk">vuint32_t</a> <a id="15136c17" class="tk">OPACR49_SP</a><a id="15136c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15137" id="15137">
<td>15137</td><td>      <a id="15137c7" class="tk">vuint32_t</a> <a id="15137c17" class="tk">OPACR49_WP</a><a id="15137c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15138" id="15138">
<td>15138</td><td>      <a id="15138c7" class="tk">vuint32_t</a> <a id="15138c17" class="tk">OPACR49_TP</a><a id="15138c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15139" id="15139">
<td>15139</td><td>      <a id="15139c7" class="tk">vuint32_t</a> <a id="15139c17" class="tk">OPACR50_BW</a><a id="15139c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15140" id="15140">
<td>15140</td><td>      <a id="15140c7" class="tk">vuint32_t</a> <a id="15140c17" class="tk">OPACR50_SP</a><a id="15140c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15141" id="15141">
<td>15141</td><td>      <a id="15141c7" class="tk">vuint32_t</a> <a id="15141c17" class="tk">OPACR50_WP</a><a id="15141c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15142" id="15142">
<td>15142</td><td>      <a id="15142c7" class="tk">vuint32_t</a> <a id="15142c17" class="tk">OPACR50_TP</a><a id="15142c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15143" id="15143">
<td>15143</td><td>      <a id="15143c7" class="tk">vuint32_t</a> <a id="15143c17" class="tk">OPACR51_BW</a><a id="15143c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15144" id="15144">
<td>15144</td><td>      <a id="15144c7" class="tk">vuint32_t</a> <a id="15144c17" class="tk">OPACR51_SP</a><a id="15144c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15145" id="15145">
<td>15145</td><td>      <a id="15145c7" class="tk">vuint32_t</a> <a id="15145c17" class="tk">OPACR51_WP</a><a id="15145c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15146" id="15146">
<td>15146</td><td>      <a id="15146c7" class="tk">vuint32_t</a> <a id="15146c17" class="tk">OPACR51_TP</a><a id="15146c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15147" id="15147">
<td>15147</td><td>      <a id="15147c7" class="tk">vuint32_t</a> <a id="15147c17" class="tk">OPACR52_BW</a><a id="15147c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15148" id="15148">
<td>15148</td><td>      <a id="15148c7" class="tk">vuint32_t</a> <a id="15148c17" class="tk">OPACR52_SP</a><a id="15148c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15149" id="15149">
<td>15149</td><td>      <a id="15149c7" class="tk">vuint32_t</a> <a id="15149c17" class="tk">OPACR52_WP</a><a id="15149c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15150" id="15150">
<td>15150</td><td>      <a id="15150c7" class="tk">vuint32_t</a> <a id="15150c17" class="tk">OPACR52_TP</a><a id="15150c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15151" id="15151">
<td>15151</td><td>      <a id="15151c7" class="tk">vuint32_t</a> <a id="15151c17" class="tk">OPACR53_BW</a><a id="15151c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15152" id="15152">
<td>15152</td><td>      <a id="15152c7" class="tk">vuint32_t</a> <a id="15152c17" class="tk">OPACR53_SP</a><a id="15152c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15153" id="15153">
<td>15153</td><td>      <a id="15153c7" class="tk">vuint32_t</a> <a id="15153c17" class="tk">OPACR53_WP</a><a id="15153c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15154" id="15154">
<td>15154</td><td>      <a id="15154c7" class="tk">vuint32_t</a> <a id="15154c17" class="tk">OPACR53_TP</a><a id="15154c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15155" id="15155">
<td>15155</td><td>      <a id="15155c7" class="tk">vuint32_t</a> <a id="15155c17" class="tk">OPACR54_BW</a><a id="15155c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15156" id="15156">
<td>15156</td><td>      <a id="15156c7" class="tk">vuint32_t</a> <a id="15156c17" class="tk">OPACR54_SP</a><a id="15156c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15157" id="15157">
<td>15157</td><td>      <a id="15157c7" class="tk">vuint32_t</a> <a id="15157c17" class="tk">OPACR54_WP</a><a id="15157c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15158" id="15158">
<td>15158</td><td>      <a id="15158c7" class="tk">vuint32_t</a> <a id="15158c17" class="tk">OPACR54_TP</a><a id="15158c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15159" id="15159">
<td>15159</td><td>      <a id="15159c7" class="tk">vuint32_t</a> <a id="15159c17" class="tk">OPACR55_BW</a><a id="15159c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15160" id="15160">
<td>15160</td><td>      <a id="15160c7" class="tk">vuint32_t</a> <a id="15160c17" class="tk">OPACR55_SP</a><a id="15160c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15161" id="15161">
<td>15161</td><td>      <a id="15161c7" class="tk">vuint32_t</a> <a id="15161c17" class="tk">OPACR55_WP</a><a id="15161c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15162" id="15162">
<td>15162</td><td>      <a id="15162c7" class="tk">vuint32_t</a> <a id="15162c17" class="tk">OPACR55_TP</a><a id="15162c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15163" id="15163">
<td>15163</td><td>    <span class="br">}</span> <a id="15163c7" class="tk">B</a>;</td></tr>
<tr name="15164" id="15164">
<td>15164</td><td>  <span class="br">}</span> <a id="15164c5" class="tk">PBRIDGE_OPACR48_55_32B_tag</a>;</td></tr>
<tr name="15165" id="15165">
<td>15165</td><td></td></tr>
<tr name="15166" id="15166">
<td>15166</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* OPACR56_63 - Off-Platform Peripheral Access Control Registers */</span></td></tr>
<tr name="15167" id="15167">
<td>15167</td><td>    <a id="15167c5" class="tk">vuint32_t</a> <a id="15167c15" class="tk">R</a>;</td></tr>
<tr name="15168" id="15168">
<td>15168</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="15169" id="15169">
<td>15169</td><td>      <a id="15169c7" class="tk">vuint32_t</a> <a id="15169c17" class="tk">OPACR56_BW</a><a id="15169c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15170" id="15170">
<td>15170</td><td>      <a id="15170c7" class="tk">vuint32_t</a> <a id="15170c17" class="tk">OPACR56_SP</a><a id="15170c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15171" id="15171">
<td>15171</td><td>      <a id="15171c7" class="tk">vuint32_t</a> <a id="15171c17" class="tk">OPACR56_WP</a><a id="15171c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15172" id="15172">
<td>15172</td><td>      <a id="15172c7" class="tk">vuint32_t</a> <a id="15172c17" class="tk">OPACR56_TP</a><a id="15172c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15173" id="15173">
<td>15173</td><td>      <a id="15173c7" class="tk">vuint32_t</a> <a id="15173c17" class="tk">OPACR57_BW</a><a id="15173c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15174" id="15174">
<td>15174</td><td>      <a id="15174c7" class="tk">vuint32_t</a> <a id="15174c17" class="tk">OPACR57_SP</a><a id="15174c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15175" id="15175">
<td>15175</td><td>      <a id="15175c7" class="tk">vuint32_t</a> <a id="15175c17" class="tk">OPACR57_WP</a><a id="15175c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15176" id="15176">
<td>15176</td><td>      <a id="15176c7" class="tk">vuint32_t</a> <a id="15176c17" class="tk">OPACR57_TP</a><a id="15176c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15177" id="15177">
<td>15177</td><td>      <a id="15177c7" class="tk">vuint32_t</a> <a id="15177c17" class="tk">OPACR58_BW</a><a id="15177c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15178" id="15178">
<td>15178</td><td>      <a id="15178c7" class="tk">vuint32_t</a> <a id="15178c17" class="tk">OPACR58_SP</a><a id="15178c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15179" id="15179">
<td>15179</td><td>      <a id="15179c7" class="tk">vuint32_t</a> <a id="15179c17" class="tk">OPACR58_WP</a><a id="15179c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15180" id="15180">
<td>15180</td><td>      <a id="15180c7" class="tk">vuint32_t</a> <a id="15180c17" class="tk">OPACR58_TP</a><a id="15180c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15181" id="15181">
<td>15181</td><td>      <a id="15181c7" class="tk">vuint32_t</a> <a id="15181c17" class="tk">OPACR59_BW</a><a id="15181c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15182" id="15182">
<td>15182</td><td>      <a id="15182c7" class="tk">vuint32_t</a> <a id="15182c17" class="tk">OPACR59_SP</a><a id="15182c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15183" id="15183">
<td>15183</td><td>      <a id="15183c7" class="tk">vuint32_t</a> <a id="15183c17" class="tk">OPACR59_WP</a><a id="15183c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15184" id="15184">
<td>15184</td><td>      <a id="15184c7" class="tk">vuint32_t</a> <a id="15184c17" class="tk">OPACR59_TP</a><a id="15184c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15185" id="15185">
<td>15185</td><td>      <a id="15185c7" class="tk">vuint32_t</a> <a id="15185c17" class="tk">OPACR60_BW</a><a id="15185c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15186" id="15186">
<td>15186</td><td>      <a id="15186c7" class="tk">vuint32_t</a> <a id="15186c17" class="tk">OPACR60_SP</a><a id="15186c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15187" id="15187">
<td>15187</td><td>      <a id="15187c7" class="tk">vuint32_t</a> <a id="15187c17" class="tk">OPACR60_WP</a><a id="15187c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15188" id="15188">
<td>15188</td><td>      <a id="15188c7" class="tk">vuint32_t</a> <a id="15188c17" class="tk">OPACR60_TP</a><a id="15188c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15189" id="15189">
<td>15189</td><td>      <a id="15189c7" class="tk">vuint32_t</a> <a id="15189c17" class="tk">OPACR61_BW</a><a id="15189c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15190" id="15190">
<td>15190</td><td>      <a id="15190c7" class="tk">vuint32_t</a> <a id="15190c17" class="tk">OPACR61_SP</a><a id="15190c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15191" id="15191">
<td>15191</td><td>      <a id="15191c7" class="tk">vuint32_t</a> <a id="15191c17" class="tk">OPACR61_WP</a><a id="15191c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15192" id="15192">
<td>15192</td><td>      <a id="15192c7" class="tk">vuint32_t</a> <a id="15192c17" class="tk">OPACR61_TP</a><a id="15192c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15193" id="15193">
<td>15193</td><td>      <a id="15193c7" class="tk">vuint32_t</a> <a id="15193c17" class="tk">OPACR62_BW</a><a id="15193c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15194" id="15194">
<td>15194</td><td>      <a id="15194c7" class="tk">vuint32_t</a> <a id="15194c17" class="tk">OPACR62_SP</a><a id="15194c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15195" id="15195">
<td>15195</td><td>      <a id="15195c7" class="tk">vuint32_t</a> <a id="15195c17" class="tk">OPACR62_WP</a><a id="15195c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15196" id="15196">
<td>15196</td><td>      <a id="15196c7" class="tk">vuint32_t</a> <a id="15196c17" class="tk">OPACR62_TP</a><a id="15196c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15197" id="15197">
<td>15197</td><td>      <a id="15197c7" class="tk">vuint32_t</a> <a id="15197c17" class="tk">OPACR63_BW</a><a id="15197c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15198" id="15198">
<td>15198</td><td>      <a id="15198c7" class="tk">vuint32_t</a> <a id="15198c17" class="tk">OPACR63_SP</a><a id="15198c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15199" id="15199">
<td>15199</td><td>      <a id="15199c7" class="tk">vuint32_t</a> <a id="15199c17" class="tk">OPACR63_WP</a><a id="15199c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15200" id="15200">
<td>15200</td><td>      <a id="15200c7" class="tk">vuint32_t</a> <a id="15200c17" class="tk">OPACR63_TP</a><a id="15200c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15201" id="15201">
<td>15201</td><td>    <span class="br">}</span> <a id="15201c7" class="tk">B</a>;</td></tr>
<tr name="15202" id="15202">
<td>15202</td><td>  <span class="br">}</span> <a id="15202c5" class="tk">PBRIDGE_OPACR56_63_32B_tag</a>;</td></tr>
<tr name="15203" id="15203">
<td>15203</td><td></td></tr>
<tr name="15204" id="15204">
<td>15204</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* OPACR64_71 - Off-Platform Peripheral Access Control Registers */</span></td></tr>
<tr name="15205" id="15205">
<td>15205</td><td>    <a id="15205c5" class="tk">vuint32_t</a> <a id="15205c15" class="tk">R</a>;</td></tr>
<tr name="15206" id="15206">
<td>15206</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="15207" id="15207">
<td>15207</td><td>      <a id="15207c7" class="tk">vuint32_t</a> <a id="15207c17" class="tk">OPACR64_BW</a><a id="15207c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15208" id="15208">
<td>15208</td><td>      <a id="15208c7" class="tk">vuint32_t</a> <a id="15208c17" class="tk">OPACR64_SP</a><a id="15208c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15209" id="15209">
<td>15209</td><td>      <a id="15209c7" class="tk">vuint32_t</a> <a id="15209c17" class="tk">OPACR64_WP</a><a id="15209c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15210" id="15210">
<td>15210</td><td>      <a id="15210c7" class="tk">vuint32_t</a> <a id="15210c17" class="tk">OPACR64_TP</a><a id="15210c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15211" id="15211">
<td>15211</td><td>      <a id="15211c7" class="tk">vuint32_t</a> <a id="15211c17" class="tk">OPACR65_BW</a><a id="15211c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15212" id="15212">
<td>15212</td><td>      <a id="15212c7" class="tk">vuint32_t</a> <a id="15212c17" class="tk">OPACR65_SP</a><a id="15212c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15213" id="15213">
<td>15213</td><td>      <a id="15213c7" class="tk">vuint32_t</a> <a id="15213c17" class="tk">OPACR65_WP</a><a id="15213c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15214" id="15214">
<td>15214</td><td>      <a id="15214c7" class="tk">vuint32_t</a> <a id="15214c17" class="tk">OPACR65_TP</a><a id="15214c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15215" id="15215">
<td>15215</td><td>      <a id="15215c7" class="tk">vuint32_t</a> <a id="15215c17" class="tk">OPACR66_BW</a><a id="15215c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15216" id="15216">
<td>15216</td><td>      <a id="15216c7" class="tk">vuint32_t</a> <a id="15216c17" class="tk">OPACR66_SP</a><a id="15216c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15217" id="15217">
<td>15217</td><td>      <a id="15217c7" class="tk">vuint32_t</a> <a id="15217c17" class="tk">OPACR66_WP</a><a id="15217c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15218" id="15218">
<td>15218</td><td>      <a id="15218c7" class="tk">vuint32_t</a> <a id="15218c17" class="tk">OPACR66_TP</a><a id="15218c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15219" id="15219">
<td>15219</td><td>      <a id="15219c7" class="tk">vuint32_t</a> <a id="15219c17" class="tk">OPACR67_BW</a><a id="15219c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15220" id="15220">
<td>15220</td><td>      <a id="15220c7" class="tk">vuint32_t</a> <a id="15220c17" class="tk">OPACR67_SP</a><a id="15220c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15221" id="15221">
<td>15221</td><td>      <a id="15221c7" class="tk">vuint32_t</a> <a id="15221c17" class="tk">OPACR67_WP</a><a id="15221c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15222" id="15222">
<td>15222</td><td>      <a id="15222c7" class="tk">vuint32_t</a> <a id="15222c17" class="tk">OPACR67_TP</a><a id="15222c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15223" id="15223">
<td>15223</td><td>      <a id="15223c7" class="tk">vuint32_t</a> <a id="15223c17" class="tk">OPACR68_BW</a><a id="15223c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15224" id="15224">
<td>15224</td><td>      <a id="15224c7" class="tk">vuint32_t</a> <a id="15224c17" class="tk">OPACR68_SP</a><a id="15224c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15225" id="15225">
<td>15225</td><td>      <a id="15225c7" class="tk">vuint32_t</a> <a id="15225c17" class="tk">OPACR68_WP</a><a id="15225c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15226" id="15226">
<td>15226</td><td>      <a id="15226c7" class="tk">vuint32_t</a> <a id="15226c17" class="tk">OPACR68_TP</a><a id="15226c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15227" id="15227">
<td>15227</td><td>      <a id="15227c7" class="tk">vuint32_t</a> <a id="15227c17" class="tk">OPACR69_BW</a><a id="15227c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15228" id="15228">
<td>15228</td><td>      <a id="15228c7" class="tk">vuint32_t</a> <a id="15228c17" class="tk">OPACR69_SP</a><a id="15228c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15229" id="15229">
<td>15229</td><td>      <a id="15229c7" class="tk">vuint32_t</a> <a id="15229c17" class="tk">OPACR69_WP</a><a id="15229c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15230" id="15230">
<td>15230</td><td>      <a id="15230c7" class="tk">vuint32_t</a> <a id="15230c17" class="tk">OPACR69_TP</a><a id="15230c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15231" id="15231">
<td>15231</td><td>      <a id="15231c7" class="tk">vuint32_t</a> <a id="15231c17" class="tk">OPACR70_BW</a><a id="15231c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15232" id="15232">
<td>15232</td><td>      <a id="15232c7" class="tk">vuint32_t</a> <a id="15232c17" class="tk">OPACR70_SP</a><a id="15232c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15233" id="15233">
<td>15233</td><td>      <a id="15233c7" class="tk">vuint32_t</a> <a id="15233c17" class="tk">OPACR70_WP</a><a id="15233c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15234" id="15234">
<td>15234</td><td>      <a id="15234c7" class="tk">vuint32_t</a> <a id="15234c17" class="tk">OPACR70_TP</a><a id="15234c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15235" id="15235">
<td>15235</td><td>      <a id="15235c7" class="tk">vuint32_t</a> <a id="15235c17" class="tk">OPACR71_BW</a><a id="15235c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15236" id="15236">
<td>15236</td><td>      <a id="15236c7" class="tk">vuint32_t</a> <a id="15236c17" class="tk">OPACR71_SP</a><a id="15236c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15237" id="15237">
<td>15237</td><td>      <a id="15237c7" class="tk">vuint32_t</a> <a id="15237c17" class="tk">OPACR71_WP</a><a id="15237c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15238" id="15238">
<td>15238</td><td>      <a id="15238c7" class="tk">vuint32_t</a> <a id="15238c17" class="tk">OPACR71_TP</a><a id="15238c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15239" id="15239">
<td>15239</td><td>    <span class="br">}</span> <a id="15239c7" class="tk">B</a>;</td></tr>
<tr name="15240" id="15240">
<td>15240</td><td>  <span class="br">}</span> <a id="15240c5" class="tk">PBRIDGE_OPACR64_71_32B_tag</a>;</td></tr>
<tr name="15241" id="15241">
<td>15241</td><td></td></tr>
<tr name="15242" id="15242">
<td>15242</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* OPACR72_79 - Off-Platform Peripheral Access Control Registers */</span></td></tr>
<tr name="15243" id="15243">
<td>15243</td><td>    <a id="15243c5" class="tk">vuint32_t</a> <a id="15243c15" class="tk">R</a>;</td></tr>
<tr name="15244" id="15244">
<td>15244</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="15245" id="15245">
<td>15245</td><td>      <a id="15245c7" class="tk">vuint32_t</a> <a id="15245c17" class="tk">OPACR72_BW</a><a id="15245c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15246" id="15246">
<td>15246</td><td>      <a id="15246c7" class="tk">vuint32_t</a> <a id="15246c17" class="tk">OPACR72_SP</a><a id="15246c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15247" id="15247">
<td>15247</td><td>      <a id="15247c7" class="tk">vuint32_t</a> <a id="15247c17" class="tk">OPACR72_WP</a><a id="15247c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15248" id="15248">
<td>15248</td><td>      <a id="15248c7" class="tk">vuint32_t</a> <a id="15248c17" class="tk">OPACR72_TP</a><a id="15248c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15249" id="15249">
<td>15249</td><td>      <a id="15249c7" class="tk">vuint32_t</a> <a id="15249c17" class="tk">OPACR73_BW</a><a id="15249c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15250" id="15250">
<td>15250</td><td>      <a id="15250c7" class="tk">vuint32_t</a> <a id="15250c17" class="tk">OPACR73_SP</a><a id="15250c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15251" id="15251">
<td>15251</td><td>      <a id="15251c7" class="tk">vuint32_t</a> <a id="15251c17" class="tk">OPACR73_WP</a><a id="15251c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15252" id="15252">
<td>15252</td><td>      <a id="15252c7" class="tk">vuint32_t</a> <a id="15252c17" class="tk">OPACR73_TP</a><a id="15252c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15253" id="15253">
<td>15253</td><td>      <a id="15253c7" class="tk">vuint32_t</a> <a id="15253c17" class="tk">OPACR74_BW</a><a id="15253c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15254" id="15254">
<td>15254</td><td>      <a id="15254c7" class="tk">vuint32_t</a> <a id="15254c17" class="tk">OPACR74_SP</a><a id="15254c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15255" id="15255">
<td>15255</td><td>      <a id="15255c7" class="tk">vuint32_t</a> <a id="15255c17" class="tk">OPACR74_WP</a><a id="15255c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15256" id="15256">
<td>15256</td><td>      <a id="15256c7" class="tk">vuint32_t</a> <a id="15256c17" class="tk">OPACR74_TP</a><a id="15256c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15257" id="15257">
<td>15257</td><td>      <a id="15257c7" class="tk">vuint32_t</a> <a id="15257c17" class="tk">OPACR75_BW</a><a id="15257c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15258" id="15258">
<td>15258</td><td>      <a id="15258c7" class="tk">vuint32_t</a> <a id="15258c17" class="tk">OPACR75_SP</a><a id="15258c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15259" id="15259">
<td>15259</td><td>      <a id="15259c7" class="tk">vuint32_t</a> <a id="15259c17" class="tk">OPACR75_WP</a><a id="15259c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15260" id="15260">
<td>15260</td><td>      <a id="15260c7" class="tk">vuint32_t</a> <a id="15260c17" class="tk">OPACR75_TP</a><a id="15260c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15261" id="15261">
<td>15261</td><td>      <a id="15261c7" class="tk">vuint32_t</a> <a id="15261c17" class="tk">OPACR76_BW</a><a id="15261c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15262" id="15262">
<td>15262</td><td>      <a id="15262c7" class="tk">vuint32_t</a> <a id="15262c17" class="tk">OPACR76_SP</a><a id="15262c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15263" id="15263">
<td>15263</td><td>      <a id="15263c7" class="tk">vuint32_t</a> <a id="15263c17" class="tk">OPACR76_WP</a><a id="15263c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15264" id="15264">
<td>15264</td><td>      <a id="15264c7" class="tk">vuint32_t</a> <a id="15264c17" class="tk">OPACR76_TP</a><a id="15264c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15265" id="15265">
<td>15265</td><td>      <a id="15265c7" class="tk">vuint32_t</a> <a id="15265c17" class="tk">OPACR77_BW</a><a id="15265c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15266" id="15266">
<td>15266</td><td>      <a id="15266c7" class="tk">vuint32_t</a> <a id="15266c17" class="tk">OPACR77_SP</a><a id="15266c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15267" id="15267">
<td>15267</td><td>      <a id="15267c7" class="tk">vuint32_t</a> <a id="15267c17" class="tk">OPACR77_WP</a><a id="15267c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15268" id="15268">
<td>15268</td><td>      <a id="15268c7" class="tk">vuint32_t</a> <a id="15268c17" class="tk">OPACR77_TP</a><a id="15268c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15269" id="15269">
<td>15269</td><td>      <a id="15269c7" class="tk">vuint32_t</a> <a id="15269c17" class="tk">OPACR78_BW</a><a id="15269c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15270" id="15270">
<td>15270</td><td>      <a id="15270c7" class="tk">vuint32_t</a> <a id="15270c17" class="tk">OPACR78_SP</a><a id="15270c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15271" id="15271">
<td>15271</td><td>      <a id="15271c7" class="tk">vuint32_t</a> <a id="15271c17" class="tk">OPACR78_WP</a><a id="15271c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15272" id="15272">
<td>15272</td><td>      <a id="15272c7" class="tk">vuint32_t</a> <a id="15272c17" class="tk">OPACR78_TP</a><a id="15272c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15273" id="15273">
<td>15273</td><td>      <a id="15273c7" class="tk">vuint32_t</a> <a id="15273c17" class="tk">OPACR79_BW</a><a id="15273c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15274" id="15274">
<td>15274</td><td>      <a id="15274c7" class="tk">vuint32_t</a> <a id="15274c17" class="tk">OPACR79_SP</a><a id="15274c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15275" id="15275">
<td>15275</td><td>      <a id="15275c7" class="tk">vuint32_t</a> <a id="15275c17" class="tk">OPACR79_WP</a><a id="15275c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15276" id="15276">
<td>15276</td><td>      <a id="15276c7" class="tk">vuint32_t</a> <a id="15276c17" class="tk">OPACR79_TP</a><a id="15276c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15277" id="15277">
<td>15277</td><td>    <span class="br">}</span> <a id="15277c7" class="tk">B</a>;</td></tr>
<tr name="15278" id="15278">
<td>15278</td><td>  <span class="br">}</span> <a id="15278c5" class="tk">PBRIDGE_OPACR72_79_32B_tag</a>;</td></tr>
<tr name="15279" id="15279">
<td>15279</td><td></td></tr>
<tr name="15280" id="15280">
<td>15280</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* OPACR80_87 - Off-Platform Peripheral Access Control Registers */</span></td></tr>
<tr name="15281" id="15281">
<td>15281</td><td>    <a id="15281c5" class="tk">vuint32_t</a> <a id="15281c15" class="tk">R</a>;</td></tr>
<tr name="15282" id="15282">
<td>15282</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="15283" id="15283">
<td>15283</td><td>      <a id="15283c7" class="tk">vuint32_t</a> <a id="15283c17" class="tk">OPACR80_BW</a><a id="15283c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15284" id="15284">
<td>15284</td><td>      <a id="15284c7" class="tk">vuint32_t</a> <a id="15284c17" class="tk">OPACR80_SP</a><a id="15284c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15285" id="15285">
<td>15285</td><td>      <a id="15285c7" class="tk">vuint32_t</a> <a id="15285c17" class="tk">OPACR80_WP</a><a id="15285c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15286" id="15286">
<td>15286</td><td>      <a id="15286c7" class="tk">vuint32_t</a> <a id="15286c17" class="tk">OPACR80_TP</a><a id="15286c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15287" id="15287">
<td>15287</td><td>      <a id="15287c7" class="tk">vuint32_t</a> <a id="15287c17" class="tk">OPACR81_BW</a><a id="15287c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15288" id="15288">
<td>15288</td><td>      <a id="15288c7" class="tk">vuint32_t</a> <a id="15288c17" class="tk">OPACR81_SP</a><a id="15288c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15289" id="15289">
<td>15289</td><td>      <a id="15289c7" class="tk">vuint32_t</a> <a id="15289c17" class="tk">OPACR81_WP</a><a id="15289c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15290" id="15290">
<td>15290</td><td>      <a id="15290c7" class="tk">vuint32_t</a> <a id="15290c17" class="tk">OPACR81_TP</a><a id="15290c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15291" id="15291">
<td>15291</td><td>      <a id="15291c7" class="tk">vuint32_t</a> <a id="15291c17" class="tk">OPACR82_BW</a><a id="15291c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15292" id="15292">
<td>15292</td><td>      <a id="15292c7" class="tk">vuint32_t</a> <a id="15292c17" class="tk">OPACR82_SP</a><a id="15292c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15293" id="15293">
<td>15293</td><td>      <a id="15293c7" class="tk">vuint32_t</a> <a id="15293c17" class="tk">OPACR82_WP</a><a id="15293c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15294" id="15294">
<td>15294</td><td>      <a id="15294c7" class="tk">vuint32_t</a> <a id="15294c17" class="tk">OPACR82_TP</a><a id="15294c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15295" id="15295">
<td>15295</td><td>      <a id="15295c7" class="tk">vuint32_t</a> <a id="15295c17" class="tk">OPACR83_BW</a><a id="15295c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15296" id="15296">
<td>15296</td><td>      <a id="15296c7" class="tk">vuint32_t</a> <a id="15296c17" class="tk">OPACR83_SP</a><a id="15296c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15297" id="15297">
<td>15297</td><td>      <a id="15297c7" class="tk">vuint32_t</a> <a id="15297c17" class="tk">OPACR83_WP</a><a id="15297c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15298" id="15298">
<td>15298</td><td>      <a id="15298c7" class="tk">vuint32_t</a> <a id="15298c17" class="tk">OPACR83_TP</a><a id="15298c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15299" id="15299">
<td>15299</td><td>      <a id="15299c7" class="tk">vuint32_t</a> <a id="15299c17" class="tk">OPACR84_BW</a><a id="15299c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15300" id="15300">
<td>15300</td><td>      <a id="15300c7" class="tk">vuint32_t</a> <a id="15300c17" class="tk">OPACR84_SP</a><a id="15300c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15301" id="15301">
<td>15301</td><td>      <a id="15301c7" class="tk">vuint32_t</a> <a id="15301c17" class="tk">OPACR84_WP</a><a id="15301c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15302" id="15302">
<td>15302</td><td>      <a id="15302c7" class="tk">vuint32_t</a> <a id="15302c17" class="tk">OPACR84_TP</a><a id="15302c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15303" id="15303">
<td>15303</td><td>      <a id="15303c7" class="tk">vuint32_t</a> <a id="15303c17" class="tk">OPACR85_BW</a><a id="15303c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15304" id="15304">
<td>15304</td><td>      <a id="15304c7" class="tk">vuint32_t</a> <a id="15304c17" class="tk">OPACR85_SP</a><a id="15304c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15305" id="15305">
<td>15305</td><td>      <a id="15305c7" class="tk">vuint32_t</a> <a id="15305c17" class="tk">OPACR85_WP</a><a id="15305c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15306" id="15306">
<td>15306</td><td>      <a id="15306c7" class="tk">vuint32_t</a> <a id="15306c17" class="tk">OPACR85_TP</a><a id="15306c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15307" id="15307">
<td>15307</td><td>      <a id="15307c7" class="tk">vuint32_t</a> <a id="15307c17" class="tk">OPACR86_BW</a><a id="15307c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15308" id="15308">
<td>15308</td><td>      <a id="15308c7" class="tk">vuint32_t</a> <a id="15308c17" class="tk">OPACR86_SP</a><a id="15308c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15309" id="15309">
<td>15309</td><td>      <a id="15309c7" class="tk">vuint32_t</a> <a id="15309c17" class="tk">OPACR86_WP</a><a id="15309c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15310" id="15310">
<td>15310</td><td>      <a id="15310c7" class="tk">vuint32_t</a> <a id="15310c17" class="tk">OPACR86_TP</a><a id="15310c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15311" id="15311">
<td>15311</td><td>      <a id="15311c7" class="tk">vuint32_t</a> <a id="15311c17" class="tk">OPACR87_BW</a><a id="15311c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15312" id="15312">
<td>15312</td><td>      <a id="15312c7" class="tk">vuint32_t</a> <a id="15312c17" class="tk">OPACR87_SP</a><a id="15312c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15313" id="15313">
<td>15313</td><td>      <a id="15313c7" class="tk">vuint32_t</a> <a id="15313c17" class="tk">OPACR87_WP</a><a id="15313c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15314" id="15314">
<td>15314</td><td>      <a id="15314c7" class="tk">vuint32_t</a> <a id="15314c17" class="tk">OPACR87_TP</a><a id="15314c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15315" id="15315">
<td>15315</td><td>    <span class="br">}</span> <a id="15315c7" class="tk">B</a>;</td></tr>
<tr name="15316" id="15316">
<td>15316</td><td>  <span class="br">}</span> <a id="15316c5" class="tk">PBRIDGE_OPACR80_87_32B_tag</a>;</td></tr>
<tr name="15317" id="15317">
<td>15317</td><td></td></tr>
<tr name="15318" id="15318">
<td>15318</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* OPACR88_95 - Off-Platform Peripheral Access Control Registers */</span></td></tr>
<tr name="15319" id="15319">
<td>15319</td><td>    <a id="15319c5" class="tk">vuint32_t</a> <a id="15319c15" class="tk">R</a>;</td></tr>
<tr name="15320" id="15320">
<td>15320</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="15321" id="15321">
<td>15321</td><td>      <a id="15321c7" class="tk">vuint32_t</a> <a id="15321c17" class="tk">OPACR88_BW</a><a id="15321c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15322" id="15322">
<td>15322</td><td>      <a id="15322c7" class="tk">vuint32_t</a> <a id="15322c17" class="tk">OPACR88_SP</a><a id="15322c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15323" id="15323">
<td>15323</td><td>      <a id="15323c7" class="tk">vuint32_t</a> <a id="15323c17" class="tk">OPACR88_WP</a><a id="15323c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15324" id="15324">
<td>15324</td><td>      <a id="15324c7" class="tk">vuint32_t</a> <a id="15324c17" class="tk">OPACR88_TP</a><a id="15324c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15325" id="15325">
<td>15325</td><td>      <a id="15325c7" class="tk">vuint32_t</a> <a id="15325c17" class="tk">OPACR89_BW</a><a id="15325c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15326" id="15326">
<td>15326</td><td>      <a id="15326c7" class="tk">vuint32_t</a> <a id="15326c17" class="tk">OPACR89_SP</a><a id="15326c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15327" id="15327">
<td>15327</td><td>      <a id="15327c7" class="tk">vuint32_t</a> <a id="15327c17" class="tk">OPACR89_WP</a><a id="15327c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15328" id="15328">
<td>15328</td><td>      <a id="15328c7" class="tk">vuint32_t</a> <a id="15328c17" class="tk">OPACR89_TP</a><a id="15328c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15329" id="15329">
<td>15329</td><td>      <a id="15329c7" class="tk">vuint32_t</a> <a id="15329c17" class="tk">OPACR90_BW</a><a id="15329c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15330" id="15330">
<td>15330</td><td>      <a id="15330c7" class="tk">vuint32_t</a> <a id="15330c17" class="tk">OPACR90_SP</a><a id="15330c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15331" id="15331">
<td>15331</td><td>      <a id="15331c7" class="tk">vuint32_t</a> <a id="15331c17" class="tk">OPACR90_WP</a><a id="15331c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15332" id="15332">
<td>15332</td><td>      <a id="15332c7" class="tk">vuint32_t</a> <a id="15332c17" class="tk">OPACR90_TP</a><a id="15332c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15333" id="15333">
<td>15333</td><td>      <a id="15333c7" class="tk">vuint32_t</a> <a id="15333c17" class="tk">OPACR91_BW</a><a id="15333c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15334" id="15334">
<td>15334</td><td>      <a id="15334c7" class="tk">vuint32_t</a> <a id="15334c17" class="tk">OPACR91_SP</a><a id="15334c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15335" id="15335">
<td>15335</td><td>      <a id="15335c7" class="tk">vuint32_t</a> <a id="15335c17" class="tk">OPACR91_WP</a><a id="15335c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15336" id="15336">
<td>15336</td><td>      <a id="15336c7" class="tk">vuint32_t</a> <a id="15336c17" class="tk">OPACR91_TP</a><a id="15336c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15337" id="15337">
<td>15337</td><td>      <a id="15337c7" class="tk">vuint32_t</a> <a id="15337c17" class="tk">OPACR92_BW</a><a id="15337c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15338" id="15338">
<td>15338</td><td>      <a id="15338c7" class="tk">vuint32_t</a> <a id="15338c17" class="tk">OPACR92_SP</a><a id="15338c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15339" id="15339">
<td>15339</td><td>      <a id="15339c7" class="tk">vuint32_t</a> <a id="15339c17" class="tk">OPACR92_WP</a><a id="15339c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15340" id="15340">
<td>15340</td><td>      <a id="15340c7" class="tk">vuint32_t</a> <a id="15340c17" class="tk">OPACR92_TP</a><a id="15340c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15341" id="15341">
<td>15341</td><td>      <a id="15341c7" class="tk">vuint32_t</a> <a id="15341c17" class="tk">OPACR93_BW</a><a id="15341c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15342" id="15342">
<td>15342</td><td>      <a id="15342c7" class="tk">vuint32_t</a> <a id="15342c17" class="tk">OPACR93_SP</a><a id="15342c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15343" id="15343">
<td>15343</td><td>      <a id="15343c7" class="tk">vuint32_t</a> <a id="15343c17" class="tk">OPACR93_WP</a><a id="15343c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15344" id="15344">
<td>15344</td><td>      <a id="15344c7" class="tk">vuint32_t</a> <a id="15344c17" class="tk">OPACR93_TP</a><a id="15344c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15345" id="15345">
<td>15345</td><td>      <a id="15345c7" class="tk">vuint32_t</a> <a id="15345c17" class="tk">OPACR94_BW</a><a id="15345c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15346" id="15346">
<td>15346</td><td>      <a id="15346c7" class="tk">vuint32_t</a> <a id="15346c17" class="tk">OPACR94_SP</a><a id="15346c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15347" id="15347">
<td>15347</td><td>      <a id="15347c7" class="tk">vuint32_t</a> <a id="15347c17" class="tk">OPACR94_WP</a><a id="15347c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15348" id="15348">
<td>15348</td><td>      <a id="15348c7" class="tk">vuint32_t</a> <a id="15348c17" class="tk">OPACR94_TP</a><a id="15348c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15349" id="15349">
<td>15349</td><td>      <a id="15349c7" class="tk">vuint32_t</a> <a id="15349c17" class="tk">OPACR95_BW</a><a id="15349c27" class="tk">:</a>1;          <span class="ct">/* Buffer Writes */</span></td></tr>
<tr name="15350" id="15350">
<td>15350</td><td>      <a id="15350c7" class="tk">vuint32_t</a> <a id="15350c17" class="tk">OPACR95_SP</a><a id="15350c27" class="tk">:</a>1;          <span class="ct">/* Supervisor Protect */</span></td></tr>
<tr name="15351" id="15351">
<td>15351</td><td>      <a id="15351c7" class="tk">vuint32_t</a> <a id="15351c17" class="tk">OPACR95_WP</a><a id="15351c27" class="tk">:</a>1;          <span class="ct">/* Write Protect */</span></td></tr>
<tr name="15352" id="15352">
<td>15352</td><td>      <a id="15352c7" class="tk">vuint32_t</a> <a id="15352c17" class="tk">OPACR95_TP</a><a id="15352c27" class="tk">:</a>1;          <span class="ct">/* Trusted Protect */</span></td></tr>
<tr name="15353" id="15353">
<td>15353</td><td>    <span class="br">}</span> <a id="15353c7" class="tk">B</a>;</td></tr>
<tr name="15354" id="15354">
<td>15354</td><td>  <span class="br">}</span> <a id="15354c5" class="tk">PBRIDGE_OPACR88_95_32B_tag</a>;</td></tr>
<tr name="15355" id="15355">
<td>15355</td><td></td></tr>
<tr name="15356" id="15356">
<td>15356</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="15356c18" class="tk">PBRIDGE_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="15357" id="15357">
<td>15357</td><td>    <span class="ct">/* MPROT - Master Privilege Registers */</span></td></tr>
<tr name="15358" id="15358">
<td>15358</td><td>    <a id="15358c5" class="tk">PBRIDGE_MPROT0_7_32B_tag</a> <a id="15358c30" class="tk">MPROT0_7</a>; <span class="ct">/* offset: 0x0000 size: 32 bit */</span></td></tr>
<tr name="15359" id="15359">
<td>15359</td><td></td></tr>
<tr name="15360" id="15360">
<td>15360</td><td>    <span class="ct">/* MPROT - Master Privilege Registers */</span></td></tr>
<tr name="15361" id="15361">
<td>15361</td><td>    <a id="15361c5" class="tk">PBRIDGE_MPROT8_15_32B_tag</a> <a id="15361c31" class="tk">MPROT8_15</a>;<span class="ct">/* offset: 0x0004 size: 32 bit */</span></td></tr>
<tr name="15362" id="15362">
<td>15362</td><td>    <a id="15362c5" class="tk">int8_t</a> <a id="15362c12" class="tk">PBRIDGE_reserved_0008</a>[24];</td></tr>
<tr name="15363" id="15363">
<td>15363</td><td></td></tr>
<tr name="15364" id="15364">
<td>15364</td><td>    <span class="ct">/* PACR0_7 - Peripheral Access Control Registers */</span></td></tr>
<tr name="15365" id="15365">
<td>15365</td><td>    <a id="15365c5" class="tk">PBRIDGE_PACR0_7_32B_tag</a> <a id="15365c29" class="tk">PACR0_7</a>;   <span class="ct">/* offset: 0x0020 size: 32 bit */</span></td></tr>
<tr name="15366" id="15366">
<td>15366</td><td></td></tr>
<tr name="15367" id="15367">
<td>15367</td><td>    <span class="ct">/* PACR8_15 - Peripheral Access Control Registers */</span></td></tr>
<tr name="15368" id="15368">
<td>15368</td><td>    <a id="15368c5" class="tk">PBRIDGE_PACR8_15_32B_tag</a> <a id="15368c30" class="tk">PACR8_15</a>; <span class="ct">/* offset: 0x0024 size: 32 bit */</span></td></tr>
<tr name="15369" id="15369">
<td>15369</td><td></td></tr>
<tr name="15370" id="15370">
<td>15370</td><td>    <span class="ct">/* PACR16_23 - Peripheral Access Control Registers */</span></td></tr>
<tr name="15371" id="15371">
<td>15371</td><td>    <a id="15371c5" class="tk">PBRIDGE_PACR16_23_32B_tag</a> <a id="15371c31" class="tk">PACR16_23</a>;<span class="ct">/* offset: 0x0028 size: 32 bit */</span></td></tr>
<tr name="15372" id="15372">
<td>15372</td><td></td></tr>
<tr name="15373" id="15373">
<td>15373</td><td>    <span class="ct">/* PACR24_31 - Peripheral Access Control Registers */</span></td></tr>
<tr name="15374" id="15374">
<td>15374</td><td>    <a id="15374c5" class="tk">PBRIDGE_PACR24_31_32B_tag</a> <a id="15374c31" class="tk">PACR24_31</a>;<span class="ct">/* offset: 0x002C size: 32 bit */</span></td></tr>
<tr name="15375" id="15375">
<td>15375</td><td>    <a id="15375c5" class="tk">int8_t</a> <a id="15375c12" class="tk">PBRIDGE_reserved_0030</a>[16];</td></tr>
<tr name="15376" id="15376">
<td>15376</td><td></td></tr>
<tr name="15377" id="15377">
<td>15377</td><td>    <span class="ct">/* OPACR0_7 - Off-Platform Peripheral Access Control Registers */</span></td></tr>
<tr name="15378" id="15378">
<td>15378</td><td>    <a id="15378c5" class="tk">PBRIDGE_OPACR0_7_32B_tag</a> <a id="15378c30" class="tk">OPACR0_7</a>; <span class="ct">/* offset: 0x0040 size: 32 bit */</span></td></tr>
<tr name="15379" id="15379">
<td>15379</td><td></td></tr>
<tr name="15380" id="15380">
<td>15380</td><td>    <span class="ct">/* OPACR8_15 - Off-Platform Peripheral Access Control Registers */</span></td></tr>
<tr name="15381" id="15381">
<td>15381</td><td>    <a id="15381c5" class="tk">PBRIDGE_OPACR8_15_32B_tag</a> <a id="15381c31" class="tk">OPACR8_15</a>;<span class="ct">/* offset: 0x0044 size: 32 bit */</span></td></tr>
<tr name="15382" id="15382">
<td>15382</td><td></td></tr>
<tr name="15383" id="15383">
<td>15383</td><td>    <span class="ct">/* OPACR16_23 - Off-Platform Peripheral Access Control Registers */</span></td></tr>
<tr name="15384" id="15384">
<td>15384</td><td>    <a id="15384c5" class="tk">PBRIDGE_OPACR16_23_32B_tag</a> <a id="15384c32" class="tk">OPACR16_23</a>;<span class="ct">/* offset: 0x0048 size: 32 bit */</span></td></tr>
<tr name="15385" id="15385">
<td>15385</td><td></td></tr>
<tr name="15386" id="15386">
<td>15386</td><td>    <span class="ct">/* OPACR24_31 - Off-Platform Peripheral Access Control Registers */</span></td></tr>
<tr name="15387" id="15387">
<td>15387</td><td>    <a id="15387c5" class="tk">PBRIDGE_OPACR24_31_32B_tag</a> <a id="15387c32" class="tk">OPACR24_31</a>;<span class="ct">/* offset: 0x004C size: 32 bit */</span></td></tr>
<tr name="15388" id="15388">
<td>15388</td><td></td></tr>
<tr name="15389" id="15389">
<td>15389</td><td>    <span class="ct">/* OPACR32_39 - Off-Platform Peripheral Access Control Registers */</span></td></tr>
<tr name="15390" id="15390">
<td>15390</td><td>    <a id="15390c5" class="tk">PBRIDGE_OPACR32_39_32B_tag</a> <a id="15390c32" class="tk">OPACR32_39</a>;<span class="ct">/* offset: 0x0050 size: 32 bit */</span></td></tr>
<tr name="15391" id="15391">
<td>15391</td><td></td></tr>
<tr name="15392" id="15392">
<td>15392</td><td>    <span class="ct">/* OPACR40_47 - Off-Platform Peripheral Access Control Registers */</span></td></tr>
<tr name="15393" id="15393">
<td>15393</td><td>    <a id="15393c5" class="tk">PBRIDGE_OPACR40_47_32B_tag</a> <a id="15393c32" class="tk">OPACR40_47</a>;<span class="ct">/* offset: 0x0054 size: 32 bit */</span></td></tr>
<tr name="15394" id="15394">
<td>15394</td><td></td></tr>
<tr name="15395" id="15395">
<td>15395</td><td>    <span class="ct">/* OPACR48_55 - Off-Platform Peripheral Access Control Registers */</span></td></tr>
<tr name="15396" id="15396">
<td>15396</td><td>    <a id="15396c5" class="tk">PBRIDGE_OPACR48_55_32B_tag</a> <a id="15396c32" class="tk">OPACR48_55</a>;<span class="ct">/* offset: 0x0058 size: 32 bit */</span></td></tr>
<tr name="15397" id="15397">
<td>15397</td><td></td></tr>
<tr name="15398" id="15398">
<td>15398</td><td>    <span class="ct">/* OPACR56_63 - Off-Platform Peripheral Access Control Registers */</span></td></tr>
<tr name="15399" id="15399">
<td>15399</td><td>    <a id="15399c5" class="tk">PBRIDGE_OPACR56_63_32B_tag</a> <a id="15399c32" class="tk">OPACR56_63</a>;<span class="ct">/* offset: 0x005C size: 32 bit */</span></td></tr>
<tr name="15400" id="15400">
<td>15400</td><td></td></tr>
<tr name="15401" id="15401">
<td>15401</td><td>    <span class="ct">/* OPACR64_71 - Off-Platform Peripheral Access Control Registers */</span></td></tr>
<tr name="15402" id="15402">
<td>15402</td><td>    <a id="15402c5" class="tk">PBRIDGE_OPACR64_71_32B_tag</a> <a id="15402c32" class="tk">OPACR64_71</a>;<span class="ct">/* offset: 0x0060 size: 32 bit */</span></td></tr>
<tr name="15403" id="15403">
<td>15403</td><td></td></tr>
<tr name="15404" id="15404">
<td>15404</td><td>    <span class="ct">/* OPACR72_79 - Off-Platform Peripheral Access Control Registers */</span></td></tr>
<tr name="15405" id="15405">
<td>15405</td><td>    <a id="15405c5" class="tk">PBRIDGE_OPACR72_79_32B_tag</a> <a id="15405c32" class="tk">OPACR72_79</a>;<span class="ct">/* offset: 0x0064 size: 32 bit */</span></td></tr>
<tr name="15406" id="15406">
<td>15406</td><td></td></tr>
<tr name="15407" id="15407">
<td>15407</td><td>    <span class="ct">/* OPACR80_87 - Off-Platform Peripheral Access Control Registers */</span></td></tr>
<tr name="15408" id="15408">
<td>15408</td><td>    <a id="15408c5" class="tk">PBRIDGE_OPACR80_87_32B_tag</a> <a id="15408c32" class="tk">OPACR80_87</a>;<span class="ct">/* offset: 0x0068 size: 32 bit */</span></td></tr>
<tr name="15409" id="15409">
<td>15409</td><td></td></tr>
<tr name="15410" id="15410">
<td>15410</td><td>    <span class="ct">/* OPACR88_95 - Off-Platform Peripheral Access Control Registers */</span></td></tr>
<tr name="15411" id="15411">
<td>15411</td><td>    <a id="15411c5" class="tk">PBRIDGE_OPACR88_95_32B_tag</a> <a id="15411c32" class="tk">OPACR88_95</a>;<span class="ct">/* offset: 0x006C size: 32 bit */</span></td></tr>
<tr name="15412" id="15412">
<td>15412</td><td>    <a id="15412c5" class="tk">int8_t</a> <a id="15412c12" class="tk">PBRIDGE_reserved_0070</a>[16272];</td></tr>
<tr name="15413" id="15413">
<td>15413</td><td>  <span class="br">}</span> <a id="15413c5" class="tk">PBRIDGE_tag</a>;</td></tr>
<tr name="15414" id="15414">
<td>15414</td><td></td></tr>
<tr name="15415" id="15415">
<td>15415</td><td><span class="pp">#define</span> <a id="15415c9" class="tk">PBRIDGE</a>                        (<a id="15415c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="15415c52" class="tk">PBRIDGE_tag</a> <a id="15415c64" class="tk">*</a>) 0xFFF00000UL)</td></tr>
<tr name="15416" id="15416">
<td>15416</td><td></td></tr>
<tr name="15417" id="15417">
<td>15417</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="15418" id="15418">
<td>15418</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="15419" id="15419">
<td>15419</td><td>  <span class="ct">/* Module: MAX  */</span></td></tr>
<tr name="15420" id="15420">
<td>15420</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="15421" id="15421">
<td>15421</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="15422" id="15422">
<td>15422</td><td></td></tr>
<tr name="15423" id="15423">
<td>15423</td><td>  <span class="ct">/* Register layout for all registers MPR ... */</span></td></tr>
<tr name="15424" id="15424">
<td>15424</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Master Priority Register for slave port n */</span></td></tr>
<tr name="15425" id="15425">
<td>15425</td><td>    <a id="15425c5" class="tk">vuint32_t</a> <a id="15425c15" class="tk">R</a>;</td></tr>
<tr name="15426" id="15426">
<td>15426</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="15427" id="15427">
<td>15427</td><td>     <a id="15427c6" class="tk">vuint32_t</a><a id="15427c15" class="tk">:</a></td></tr>
<tr name="15428" id="15428">
<td>15428</td><td>      1;</td></tr>
<tr name="15429" id="15429">
<td>15429</td><td>      <a id="15429c7" class="tk">vuint32_t</a> <a id="15429c17" class="tk">MSTR_7</a><a id="15429c23" class="tk">:</a>3;              <span class="ct">/* Master 7 Priority */</span></td></tr>
<tr name="15430" id="15430">
<td>15430</td><td>     <a id="15430c6" class="tk">vuint32_t</a><a id="15430c15" class="tk">:</a></td></tr>
<tr name="15431" id="15431">
<td>15431</td><td>      1;</td></tr>
<tr name="15432" id="15432">
<td>15432</td><td>      <a id="15432c7" class="tk">vuint32_t</a> <a id="15432c17" class="tk">MSTR_6</a><a id="15432c23" class="tk">:</a>3;              <span class="ct">/* Master 6 Priority */</span></td></tr>
<tr name="15433" id="15433">
<td>15433</td><td>     <a id="15433c6" class="tk">vuint32_t</a><a id="15433c15" class="tk">:</a></td></tr>
<tr name="15434" id="15434">
<td>15434</td><td>      1;</td></tr>
<tr name="15435" id="15435">
<td>15435</td><td>      <a id="15435c7" class="tk">vuint32_t</a> <a id="15435c17" class="tk">MSTR_5</a><a id="15435c23" class="tk">:</a>3;              <span class="ct">/* Master 5 Priority */</span></td></tr>
<tr name="15436" id="15436">
<td>15436</td><td>     <a id="15436c6" class="tk">vuint32_t</a><a id="15436c15" class="tk">:</a></td></tr>
<tr name="15437" id="15437">
<td>15437</td><td>      1;</td></tr>
<tr name="15438" id="15438">
<td>15438</td><td>      <a id="15438c7" class="tk">vuint32_t</a> <a id="15438c17" class="tk">MSTR_4</a><a id="15438c23" class="tk">:</a>3;              <span class="ct">/* Master 4 Priority */</span></td></tr>
<tr name="15439" id="15439">
<td>15439</td><td>     <a id="15439c6" class="tk">vuint32_t</a><a id="15439c15" class="tk">:</a></td></tr>
<tr name="15440" id="15440">
<td>15440</td><td>      1;</td></tr>
<tr name="15441" id="15441">
<td>15441</td><td>      <a id="15441c7" class="tk">vuint32_t</a> <a id="15441c17" class="tk">MSTR_3</a><a id="15441c23" class="tk">:</a>3;              <span class="ct">/* Master 3 Priority */</span></td></tr>
<tr name="15442" id="15442">
<td>15442</td><td>     <a id="15442c6" class="tk">vuint32_t</a><a id="15442c15" class="tk">:</a></td></tr>
<tr name="15443" id="15443">
<td>15443</td><td>      1;</td></tr>
<tr name="15444" id="15444">
<td>15444</td><td>      <a id="15444c7" class="tk">vuint32_t</a> <a id="15444c17" class="tk">MSTR_2</a><a id="15444c23" class="tk">:</a>3;              <span class="ct">/* Master 2 Priority */</span></td></tr>
<tr name="15445" id="15445">
<td>15445</td><td>     <a id="15445c6" class="tk">vuint32_t</a><a id="15445c15" class="tk">:</a></td></tr>
<tr name="15446" id="15446">
<td>15446</td><td>      1;</td></tr>
<tr name="15447" id="15447">
<td>15447</td><td>      <a id="15447c7" class="tk">vuint32_t</a> <a id="15447c17" class="tk">MSTR_1</a><a id="15447c23" class="tk">:</a>3;              <span class="ct">/* Master 1 Priority */</span></td></tr>
<tr name="15448" id="15448">
<td>15448</td><td>     <a id="15448c6" class="tk">vuint32_t</a><a id="15448c15" class="tk">:</a></td></tr>
<tr name="15449" id="15449">
<td>15449</td><td>      1;</td></tr>
<tr name="15450" id="15450">
<td>15450</td><td>      <a id="15450c7" class="tk">vuint32_t</a> <a id="15450c17" class="tk">MSTR_0</a><a id="15450c23" class="tk">:</a>3;              <span class="ct">/* Master 0 Priority */</span></td></tr>
<tr name="15451" id="15451">
<td>15451</td><td>    <span class="br">}</span> <a id="15451c7" class="tk">B</a>;</td></tr>
<tr name="15452" id="15452">
<td>15452</td><td>  <span class="br">}</span> <a id="15452c5" class="tk">MAX_MPR_32B_tag</a>;</td></tr>
<tr name="15453" id="15453">
<td>15453</td><td></td></tr>
<tr name="15454" id="15454">
<td>15454</td><td>  <span class="ct">/* Register layout for all registers AMPR matches MPR */</span></td></tr>
<tr name="15455" id="15455">
<td>15455</td><td></td></tr>
<tr name="15456" id="15456">
<td>15456</td><td>  <span class="ct">/* Register layout for all registers SGPCR ... */</span></td></tr>
<tr name="15457" id="15457">
<td>15457</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* MAX_SGPCRn - MAX General Purpose Control Register for Slave Port n */</span></td></tr>
<tr name="15458" id="15458">
<td>15458</td><td>    <a id="15458c5" class="tk">vuint32_t</a> <a id="15458c15" class="tk">R</a>;</td></tr>
<tr name="15459" id="15459">
<td>15459</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="15460" id="15460">
<td>15460</td><td>      <a id="15460c7" class="tk">vuint32_t</a> <a id="15460c17" class="tk">RO</a><a id="15460c19" class="tk">:</a>1;                  <span class="ct">/* Read Only */</span></td></tr>
<tr name="15461" id="15461">
<td>15461</td><td>      <a id="15461c7" class="tk">vuint32_t</a> <a id="15461c17" class="tk">HLP</a><a id="15461c20" class="tk">:</a>1;                 <span class="ct">/* Halt Low Priority */</span></td></tr>
<tr name="15462" id="15462">
<td>15462</td><td>     <a id="15462c6" class="tk">vuint32_t</a><a id="15462c15" class="tk">:</a></td></tr>
<tr name="15463" id="15463">
<td>15463</td><td>      6;</td></tr>
<tr name="15464" id="15464">
<td>15464</td><td>      <a id="15464c7" class="tk">vuint32_t</a> <a id="15464c17" class="tk">HPE7</a><a id="15464c21" class="tk">:</a>1;                <span class="ct">/* High Priority Enable */</span></td></tr>
<tr name="15465" id="15465">
<td>15465</td><td>      <a id="15465c7" class="tk">vuint32_t</a> <a id="15465c17" class="tk">HPE6</a><a id="15465c21" class="tk">:</a>1;                <span class="ct">/* High Priority Enable */</span></td></tr>
<tr name="15466" id="15466">
<td>15466</td><td>      <a id="15466c7" class="tk">vuint32_t</a> <a id="15466c17" class="tk">HPE5</a><a id="15466c21" class="tk">:</a>1;                <span class="ct">/* High Priority Enable */</span></td></tr>
<tr name="15467" id="15467">
<td>15467</td><td>      <a id="15467c7" class="tk">vuint32_t</a> <a id="15467c17" class="tk">HPE4</a><a id="15467c21" class="tk">:</a>1;                <span class="ct">/* High Priority Enable */</span></td></tr>
<tr name="15468" id="15468">
<td>15468</td><td>      <a id="15468c7" class="tk">vuint32_t</a> <a id="15468c17" class="tk">HPE3</a><a id="15468c21" class="tk">:</a>1;                <span class="ct">/* High Priority Enable */</span></td></tr>
<tr name="15469" id="15469">
<td>15469</td><td>      <a id="15469c7" class="tk">vuint32_t</a> <a id="15469c17" class="tk">HPE2</a><a id="15469c21" class="tk">:</a>1;                <span class="ct">/* High Priority Enable */</span></td></tr>
<tr name="15470" id="15470">
<td>15470</td><td>      <a id="15470c7" class="tk">vuint32_t</a> <a id="15470c17" class="tk">HPE1</a><a id="15470c21" class="tk">:</a>1;                <span class="ct">/* High Priority Enable */</span></td></tr>
<tr name="15471" id="15471">
<td>15471</td><td>      <a id="15471c7" class="tk">vuint32_t</a> <a id="15471c17" class="tk">HPE0</a><a id="15471c21" class="tk">:</a>1;                <span class="ct">/* High Priority Enable */</span></td></tr>
<tr name="15472" id="15472">
<td>15472</td><td>     <a id="15472c6" class="tk">vuint32_t</a><a id="15472c15" class="tk">:</a></td></tr>
<tr name="15473" id="15473">
<td>15473</td><td>      6;</td></tr>
<tr name="15474" id="15474">
<td>15474</td><td>      <a id="15474c7" class="tk">vuint32_t</a> <a id="15474c17" class="tk">ARB</a><a id="15474c20" class="tk">:</a>2;                 <span class="ct">/* Arbitration Mode */</span></td></tr>
<tr name="15475" id="15475">
<td>15475</td><td>     <a id="15475c6" class="tk">vuint32_t</a><a id="15475c15" class="tk">:</a></td></tr>
<tr name="15476" id="15476">
<td>15476</td><td>      2;</td></tr>
<tr name="15477" id="15477">
<td>15477</td><td>      <a id="15477c7" class="tk">vuint32_t</a> <a id="15477c17" class="tk">PCTL</a><a id="15477c21" class="tk">:</a>2;                <span class="ct">/* Parking Control */</span></td></tr>
<tr name="15478" id="15478">
<td>15478</td><td>     <a id="15478c6" class="tk">vuint32_t</a><a id="15478c15" class="tk">:</a></td></tr>
<tr name="15479" id="15479">
<td>15479</td><td>      1;</td></tr>
<tr name="15480" id="15480">
<td>15480</td><td>      <a id="15480c7" class="tk">vuint32_t</a> <a id="15480c17" class="tk">PARK</a><a id="15480c21" class="tk">:</a>3;                <span class="ct">/* Park */</span></td></tr>
<tr name="15481" id="15481">
<td>15481</td><td>    <span class="br">}</span> <a id="15481c7" class="tk">B</a>;</td></tr>
<tr name="15482" id="15482">
<td>15482</td><td>  <span class="br">}</span> <a id="15482c5" class="tk">MAX_SGPCR_32B_tag</a>;</td></tr>
<tr name="15483" id="15483">
<td>15483</td><td></td></tr>
<tr name="15484" id="15484">
<td>15484</td><td>  <span class="ct">/* Register layout for all registers ASGPCR ... */</span></td></tr>
<tr name="15485" id="15485">
<td>15485</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* MAX_ASGPCRn - MAX Alternate General Purpose Control Register n */</span></td></tr>
<tr name="15486" id="15486">
<td>15486</td><td>    <a id="15486c5" class="tk">vuint32_t</a> <a id="15486c15" class="tk">R</a>;</td></tr>
<tr name="15487" id="15487">
<td>15487</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="15488" id="15488">
<td>15488</td><td>     <a id="15488c6" class="tk">vuint32_t</a><a id="15488c15" class="tk">:</a></td></tr>
<tr name="15489" id="15489">
<td>15489</td><td>      1;</td></tr>
<tr name="15490" id="15490">
<td>15490</td><td>      <a id="15490c7" class="tk">vuint32_t</a> <a id="15490c17" class="tk">HLP</a><a id="15490c20" class="tk">:</a>1;                 <span class="ct">/* Halt Low Priority */</span></td></tr>
<tr name="15491" id="15491">
<td>15491</td><td>     <a id="15491c6" class="tk">vuint32_t</a><a id="15491c15" class="tk">:</a></td></tr>
<tr name="15492" id="15492">
<td>15492</td><td>      6;</td></tr>
<tr name="15493" id="15493">
<td>15493</td><td>      <a id="15493c7" class="tk">vuint32_t</a> <a id="15493c17" class="tk">HPE7</a><a id="15493c21" class="tk">:</a>1;                <span class="ct">/* High Priority Enable */</span></td></tr>
<tr name="15494" id="15494">
<td>15494</td><td>      <a id="15494c7" class="tk">vuint32_t</a> <a id="15494c17" class="tk">HPE6</a><a id="15494c21" class="tk">:</a>1;                <span class="ct">/* High Priority Enable */</span></td></tr>
<tr name="15495" id="15495">
<td>15495</td><td>      <a id="15495c7" class="tk">vuint32_t</a> <a id="15495c17" class="tk">HPE5</a><a id="15495c21" class="tk">:</a>1;                <span class="ct">/* High Priority Enable */</span></td></tr>
<tr name="15496" id="15496">
<td>15496</td><td>      <a id="15496c7" class="tk">vuint32_t</a> <a id="15496c17" class="tk">HPE4</a><a id="15496c21" class="tk">:</a>1;                <span class="ct">/* High Priority Enable */</span></td></tr>
<tr name="15497" id="15497">
<td>15497</td><td>      <a id="15497c7" class="tk">vuint32_t</a> <a id="15497c17" class="tk">HPE3</a><a id="15497c21" class="tk">:</a>1;                <span class="ct">/* High Priority Enable */</span></td></tr>
<tr name="15498" id="15498">
<td>15498</td><td>      <a id="15498c7" class="tk">vuint32_t</a> <a id="15498c17" class="tk">HPE2</a><a id="15498c21" class="tk">:</a>1;                <span class="ct">/* High Priority Enable */</span></td></tr>
<tr name="15499" id="15499">
<td>15499</td><td>      <a id="15499c7" class="tk">vuint32_t</a> <a id="15499c17" class="tk">HPE1</a><a id="15499c21" class="tk">:</a>1;                <span class="ct">/* High Priority Enable */</span></td></tr>
<tr name="15500" id="15500">
<td>15500</td><td>      <a id="15500c7" class="tk">vuint32_t</a> <a id="15500c17" class="tk">HPE0</a><a id="15500c21" class="tk">:</a>1;                <span class="ct">/* High Priority Enable */</span></td></tr>
<tr name="15501" id="15501">
<td>15501</td><td>     <a id="15501c6" class="tk">vuint32_t</a><a id="15501c15" class="tk">:</a></td></tr>
<tr name="15502" id="15502">
<td>15502</td><td>      6;</td></tr>
<tr name="15503" id="15503">
<td>15503</td><td>      <a id="15503c7" class="tk">vuint32_t</a> <a id="15503c17" class="tk">ARB</a><a id="15503c20" class="tk">:</a>2;                 <span class="ct">/* Arbitration Mode */</span></td></tr>
<tr name="15504" id="15504">
<td>15504</td><td>     <a id="15504c6" class="tk">vuint32_t</a><a id="15504c15" class="tk">:</a></td></tr>
<tr name="15505" id="15505">
<td>15505</td><td>      2;</td></tr>
<tr name="15506" id="15506">
<td>15506</td><td>      <a id="15506c7" class="tk">vuint32_t</a> <a id="15506c17" class="tk">PCTL</a><a id="15506c21" class="tk">:</a>2;                <span class="ct">/* Parking Control */</span></td></tr>
<tr name="15507" id="15507">
<td>15507</td><td>     <a id="15507c6" class="tk">vuint32_t</a><a id="15507c15" class="tk">:</a></td></tr>
<tr name="15508" id="15508">
<td>15508</td><td>      1;</td></tr>
<tr name="15509" id="15509">
<td>15509</td><td>      <a id="15509c7" class="tk">vuint32_t</a> <a id="15509c17" class="tk">PARK</a><a id="15509c21" class="tk">:</a>3;                <span class="ct">/* Park */</span></td></tr>
<tr name="15510" id="15510">
<td>15510</td><td>    <span class="br">}</span> <a id="15510c7" class="tk">B</a>;</td></tr>
<tr name="15511" id="15511">
<td>15511</td><td>  <span class="br">}</span> <a id="15511c5" class="tk">MAX_ASGPCR_32B_tag</a>;</td></tr>
<tr name="15512" id="15512">
<td>15512</td><td></td></tr>
<tr name="15513" id="15513">
<td>15513</td><td>  <span class="ct">/* Register layout for all registers MGPCR ... */</span></td></tr>
<tr name="15514" id="15514">
<td>15514</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* MAX_MGPCRn - Master General Purpose Control Register n */</span></td></tr>
<tr name="15515" id="15515">
<td>15515</td><td>    <a id="15515c5" class="tk">vuint32_t</a> <a id="15515c15" class="tk">R</a>;</td></tr>
<tr name="15516" id="15516">
<td>15516</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="15517" id="15517">
<td>15517</td><td>     <a id="15517c6" class="tk">vuint32_t</a><a id="15517c15" class="tk">:</a></td></tr>
<tr name="15518" id="15518">
<td>15518</td><td>      29;</td></tr>
<tr name="15519" id="15519">
<td>15519</td><td>      <a id="15519c7" class="tk">vuint32_t</a> <a id="15519c17" class="tk">AULB</a><a id="15519c21" class="tk">:</a>3;                <span class="ct">/* Arbitrate on Undefined Length Bursts */</span></td></tr>
<tr name="15520" id="15520">
<td>15520</td><td>    <span class="br">}</span> <a id="15520c7" class="tk">B</a>;</td></tr>
<tr name="15521" id="15521">
<td>15521</td><td>  <span class="br">}</span> <a id="15521c5" class="tk">MAX_MGPCR_32B_tag</a>;</td></tr>
<tr name="15522" id="15522">
<td>15522</td><td></td></tr>
<tr name="15523" id="15523">
<td>15523</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="15523c18" class="tk">MAX_SLAVE_PORT_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="15524" id="15524">
<td>15524</td><td>    <span class="ct">/* Master Priority Register for slave port n */</span></td></tr>
<tr name="15525" id="15525">
<td>15525</td><td>    <a id="15525c5" class="tk">MAX_MPR_32B_tag</a> <a id="15525c21" class="tk">MPR</a>;               <span class="ct">/* relative offset: 0x0000 */</span></td></tr>
<tr name="15526" id="15526">
<td>15526</td><td></td></tr>
<tr name="15527" id="15527">
<td>15527</td><td>    <span class="ct">/* Alternate Master Priority Register for slave port n */</span></td></tr>
<tr name="15528" id="15528">
<td>15528</td><td>    <a id="15528c5" class="tk">MAX_MPR_32B_tag</a> <a id="15528c21" class="tk">AMPR</a>;              <span class="ct">/* relative offset: 0x0004 */</span></td></tr>
<tr name="15529" id="15529">
<td>15529</td><td>    <a id="15529c5" class="tk">int8_t</a> <a id="15529c12" class="tk">MAX_SLAVE_PORT_reserved_0008</a>[8];</td></tr>
<tr name="15530" id="15530">
<td>15530</td><td></td></tr>
<tr name="15531" id="15531">
<td>15531</td><td>    <span class="ct">/* MAX_SGPCRn - MAX General Purpose Control Register for Slave Port n */</span></td></tr>
<tr name="15532" id="15532">
<td>15532</td><td>    <a id="15532c5" class="tk">MAX_SGPCR_32B_tag</a> <a id="15532c23" class="tk">SGPCR</a>;           <span class="ct">/* relative offset: 0x0010 */</span></td></tr>
<tr name="15533" id="15533">
<td>15533</td><td></td></tr>
<tr name="15534" id="15534">
<td>15534</td><td>    <span class="ct">/* MAX_ASGPCRn - MAX Alternate General Purpose Control Register n */</span></td></tr>
<tr name="15535" id="15535">
<td>15535</td><td>    <a id="15535c5" class="tk">MAX_ASGPCR_32B_tag</a> <a id="15535c24" class="tk">ASGPCR</a>;         <span class="ct">/* relative offset: 0x0014 */</span></td></tr>
<tr name="15536" id="15536">
<td>15536</td><td>    <a id="15536c5" class="tk">int8_t</a> <a id="15536c12" class="tk">MAX_SLAVE_PORT_reserved_0018</a>[232];</td></tr>
<tr name="15537" id="15537">
<td>15537</td><td>  <span class="br">}</span> <a id="15537c5" class="tk">MAX_SLAVE_PORT_tag</a>;</td></tr>
<tr name="15538" id="15538">
<td>15538</td><td></td></tr>
<tr name="15539" id="15539">
<td>15539</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="15539c18" class="tk">MAX_MASTER_PORT_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="15540" id="15540">
<td>15540</td><td>    <span class="ct">/* MAX_MGPCRn - Master General Purpose Control Register n */</span></td></tr>
<tr name="15541" id="15541">
<td>15541</td><td>    <a id="15541c5" class="tk">MAX_MGPCR_32B_tag</a> <a id="15541c23" class="tk">MGPCR</a>;           <span class="ct">/* relative offset: 0x0000 */</span></td></tr>
<tr name="15542" id="15542">
<td>15542</td><td>    <a id="15542c5" class="tk">int8_t</a> <a id="15542c12" class="tk">MAX_MASTER_PORT_reserved_0004</a>[252];</td></tr>
<tr name="15543" id="15543">
<td>15543</td><td>  <span class="br">}</span> <a id="15543c5" class="tk">MAX_MASTER_PORT_tag</a>;</td></tr>
<tr name="15544" id="15544">
<td>15544</td><td></td></tr>
<tr name="15545" id="15545">
<td>15545</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="15545c18" class="tk">MAX_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="15546" id="15546">
<td>15546</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="15547" id="15547">
<td>15547</td><td>      <span class="ct">/*  Register set SLAVE_PORT */</span></td></tr>
<tr name="15548" id="15548">
<td>15548</td><td>      <a id="15548c7" class="tk">MAX_SLAVE_PORT_tag</a> <a id="15548c26" class="tk">SLAVE_PORT</a>[8];<span class="ct">/* offset: 0x0000  (0x0100 x 8) */</span></td></tr>
<tr name="15549" id="15549">
<td>15549</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="15550" id="15550">
<td>15550</td><td>        <span class="ct">/* Master Priority Register for slave port n */</span></td></tr>
<tr name="15551" id="15551">
<td>15551</td><td>        <a id="15551c9" class="tk">MAX_MPR_32B_tag</a> <a id="15551c25" class="tk">MPR0</a>;          <span class="ct">/* offset: 0x0000 size: 32 bit */</span></td></tr>
<tr name="15552" id="15552">
<td>15552</td><td></td></tr>
<tr name="15553" id="15553">
<td>15553</td><td>        <span class="ct">/* Alternate Master Priority Register for slave port n */</span></td></tr>
<tr name="15554" id="15554">
<td>15554</td><td>        <a id="15554c9" class="tk">MAX_MPR_32B_tag</a> <a id="15554c25" class="tk">AMPR0</a>;         <span class="ct">/* offset: 0x0004 size: 32 bit */</span></td></tr>
<tr name="15555" id="15555">
<td>15555</td><td>        <a id="15555c9" class="tk">int8_t</a> <a id="15555c16" class="tk">MAX_reserved_0008_I1</a>[8];</td></tr>
<tr name="15556" id="15556">
<td>15556</td><td></td></tr>
<tr name="15557" id="15557">
<td>15557</td><td>        <span class="ct">/* MAX_SGPCRn - MAX General Purpose Control Register for Slave Port n */</span></td></tr>
<tr name="15558" id="15558">
<td>15558</td><td>        <a id="15558c9" class="tk">MAX_SGPCR_32B_tag</a> <a id="15558c27" class="tk">SGPCR0</a>;      <span class="ct">/* offset: 0x0010 size: 32 bit */</span></td></tr>
<tr name="15559" id="15559">
<td>15559</td><td></td></tr>
<tr name="15560" id="15560">
<td>15560</td><td>        <span class="ct">/* MAX_ASGPCRn - MAX Alternate General Purpose Control Register n */</span></td></tr>
<tr name="15561" id="15561">
<td>15561</td><td>        <a id="15561c9" class="tk">MAX_ASGPCR_32B_tag</a> <a id="15561c28" class="tk">ASGPCR0</a>;    <span class="ct">/* offset: 0x0014 size: 32 bit */</span></td></tr>
<tr name="15562" id="15562">
<td>15562</td><td>        <a id="15562c9" class="tk">int8_t</a> <a id="15562c16" class="tk">MAX_reserved_0018_I1</a>[232];</td></tr>
<tr name="15563" id="15563">
<td>15563</td><td></td></tr>
<tr name="15564" id="15564">
<td>15564</td><td>        <span class="ct">/* Master Priority Register for slave port n */</span></td></tr>
<tr name="15565" id="15565">
<td>15565</td><td>        <a id="15565c9" class="tk">MAX_MPR_32B_tag</a> <a id="15565c25" class="tk">MPR1</a>;          <span class="ct">/* offset: 0x0100 size: 32 bit */</span></td></tr>
<tr name="15566" id="15566">
<td>15566</td><td></td></tr>
<tr name="15567" id="15567">
<td>15567</td><td>        <span class="ct">/* Alternate Master Priority Register for slave port n */</span></td></tr>
<tr name="15568" id="15568">
<td>15568</td><td>        <a id="15568c9" class="tk">MAX_MPR_32B_tag</a> <a id="15568c25" class="tk">AMPR1</a>;         <span class="ct">/* offset: 0x0104 size: 32 bit */</span></td></tr>
<tr name="15569" id="15569">
<td>15569</td><td>        <a id="15569c9" class="tk">int8_t</a> <a id="15569c16" class="tk">MAX_reserved_0108_I1</a>[8];</td></tr>
<tr name="15570" id="15570">
<td>15570</td><td></td></tr>
<tr name="15571" id="15571">
<td>15571</td><td>        <span class="ct">/* MAX_SGPCRn - MAX General Purpose Control Register for Slave Port n */</span></td></tr>
<tr name="15572" id="15572">
<td>15572</td><td>        <a id="15572c9" class="tk">MAX_SGPCR_32B_tag</a> <a id="15572c27" class="tk">SGPCR1</a>;      <span class="ct">/* offset: 0x0110 size: 32 bit */</span></td></tr>
<tr name="15573" id="15573">
<td>15573</td><td></td></tr>
<tr name="15574" id="15574">
<td>15574</td><td>        <span class="ct">/* MAX_ASGPCRn - MAX Alternate General Purpose Control Register n */</span></td></tr>
<tr name="15575" id="15575">
<td>15575</td><td>        <a id="15575c9" class="tk">MAX_ASGPCR_32B_tag</a> <a id="15575c28" class="tk">ASGPCR1</a>;    <span class="ct">/* offset: 0x0114 size: 32 bit */</span></td></tr>
<tr name="15576" id="15576">
<td>15576</td><td>        <a id="15576c9" class="tk">int8_t</a> <a id="15576c16" class="tk">MAX_reserved_0118_I1</a>[232];</td></tr>
<tr name="15577" id="15577">
<td>15577</td><td></td></tr>
<tr name="15578" id="15578">
<td>15578</td><td>        <span class="ct">/* Master Priority Register for slave port n */</span></td></tr>
<tr name="15579" id="15579">
<td>15579</td><td>        <a id="15579c9" class="tk">MAX_MPR_32B_tag</a> <a id="15579c25" class="tk">MPR2</a>;          <span class="ct">/* offset: 0x0200 size: 32 bit */</span></td></tr>
<tr name="15580" id="15580">
<td>15580</td><td></td></tr>
<tr name="15581" id="15581">
<td>15581</td><td>        <span class="ct">/* Alternate Master Priority Register for slave port n */</span></td></tr>
<tr name="15582" id="15582">
<td>15582</td><td>        <a id="15582c9" class="tk">MAX_MPR_32B_tag</a> <a id="15582c25" class="tk">AMPR2</a>;         <span class="ct">/* offset: 0x0204 size: 32 bit */</span></td></tr>
<tr name="15583" id="15583">
<td>15583</td><td>        <a id="15583c9" class="tk">int8_t</a> <a id="15583c16" class="tk">MAX_reserved_0208_I1</a>[8];</td></tr>
<tr name="15584" id="15584">
<td>15584</td><td></td></tr>
<tr name="15585" id="15585">
<td>15585</td><td>        <span class="ct">/* MAX_SGPCRn - MAX General Purpose Control Register for Slave Port n */</span></td></tr>
<tr name="15586" id="15586">
<td>15586</td><td>        <a id="15586c9" class="tk">MAX_SGPCR_32B_tag</a> <a id="15586c27" class="tk">SGPCR2</a>;      <span class="ct">/* offset: 0x0210 size: 32 bit */</span></td></tr>
<tr name="15587" id="15587">
<td>15587</td><td></td></tr>
<tr name="15588" id="15588">
<td>15588</td><td>        <span class="ct">/* MAX_ASGPCRn - MAX Alternate General Purpose Control Register n */</span></td></tr>
<tr name="15589" id="15589">
<td>15589</td><td>        <a id="15589c9" class="tk">MAX_ASGPCR_32B_tag</a> <a id="15589c28" class="tk">ASGPCR2</a>;    <span class="ct">/* offset: 0x0214 size: 32 bit */</span></td></tr>
<tr name="15590" id="15590">
<td>15590</td><td>        <a id="15590c9" class="tk">int8_t</a> <a id="15590c16" class="tk">MAX_reserved_0218_I1</a>[232];</td></tr>
<tr name="15591" id="15591">
<td>15591</td><td></td></tr>
<tr name="15592" id="15592">
<td>15592</td><td>        <span class="ct">/* Master Priority Register for slave port n */</span></td></tr>
<tr name="15593" id="15593">
<td>15593</td><td>        <a id="15593c9" class="tk">MAX_MPR_32B_tag</a> <a id="15593c25" class="tk">MPR3</a>;          <span class="ct">/* offset: 0x0300 size: 32 bit */</span></td></tr>
<tr name="15594" id="15594">
<td>15594</td><td></td></tr>
<tr name="15595" id="15595">
<td>15595</td><td>        <span class="ct">/* Alternate Master Priority Register for slave port n */</span></td></tr>
<tr name="15596" id="15596">
<td>15596</td><td>        <a id="15596c9" class="tk">MAX_MPR_32B_tag</a> <a id="15596c25" class="tk">AMPR3</a>;         <span class="ct">/* offset: 0x0304 size: 32 bit */</span></td></tr>
<tr name="15597" id="15597">
<td>15597</td><td>        <a id="15597c9" class="tk">int8_t</a> <a id="15597c16" class="tk">MAX_reserved_0308_I1</a>[8];</td></tr>
<tr name="15598" id="15598">
<td>15598</td><td></td></tr>
<tr name="15599" id="15599">
<td>15599</td><td>        <span class="ct">/* MAX_SGPCRn - MAX General Purpose Control Register for Slave Port n */</span></td></tr>
<tr name="15600" id="15600">
<td>15600</td><td>        <a id="15600c9" class="tk">MAX_SGPCR_32B_tag</a> <a id="15600c27" class="tk">SGPCR3</a>;      <span class="ct">/* offset: 0x0310 size: 32 bit */</span></td></tr>
<tr name="15601" id="15601">
<td>15601</td><td></td></tr>
<tr name="15602" id="15602">
<td>15602</td><td>        <span class="ct">/* MAX_ASGPCRn - MAX Alternate General Purpose Control Register n */</span></td></tr>
<tr name="15603" id="15603">
<td>15603</td><td>        <a id="15603c9" class="tk">MAX_ASGPCR_32B_tag</a> <a id="15603c28" class="tk">ASGPCR3</a>;    <span class="ct">/* offset: 0x0314 size: 32 bit */</span></td></tr>
<tr name="15604" id="15604">
<td>15604</td><td>        <a id="15604c9" class="tk">int8_t</a> <a id="15604c16" class="tk">MAX_reserved_0318_I1</a>[232];</td></tr>
<tr name="15605" id="15605">
<td>15605</td><td></td></tr>
<tr name="15606" id="15606">
<td>15606</td><td>        <span class="ct">/* Master Priority Register for slave port n */</span></td></tr>
<tr name="15607" id="15607">
<td>15607</td><td>        <a id="15607c9" class="tk">MAX_MPR_32B_tag</a> <a id="15607c25" class="tk">MPR4</a>;          <span class="ct">/* offset: 0x0400 size: 32 bit */</span></td></tr>
<tr name="15608" id="15608">
<td>15608</td><td></td></tr>
<tr name="15609" id="15609">
<td>15609</td><td>        <span class="ct">/* Alternate Master Priority Register for slave port n */</span></td></tr>
<tr name="15610" id="15610">
<td>15610</td><td>        <a id="15610c9" class="tk">MAX_MPR_32B_tag</a> <a id="15610c25" class="tk">AMPR4</a>;         <span class="ct">/* offset: 0x0404 size: 32 bit */</span></td></tr>
<tr name="15611" id="15611">
<td>15611</td><td>        <a id="15611c9" class="tk">int8_t</a> <a id="15611c16" class="tk">MAX_reserved_0408_I1</a>[8];</td></tr>
<tr name="15612" id="15612">
<td>15612</td><td></td></tr>
<tr name="15613" id="15613">
<td>15613</td><td>        <span class="ct">/* MAX_SGPCRn - MAX General Purpose Control Register for Slave Port n */</span></td></tr>
<tr name="15614" id="15614">
<td>15614</td><td>        <a id="15614c9" class="tk">MAX_SGPCR_32B_tag</a> <a id="15614c27" class="tk">SGPCR4</a>;      <span class="ct">/* offset: 0x0410 size: 32 bit */</span></td></tr>
<tr name="15615" id="15615">
<td>15615</td><td></td></tr>
<tr name="15616" id="15616">
<td>15616</td><td>        <span class="ct">/* MAX_ASGPCRn - MAX Alternate General Purpose Control Register n */</span></td></tr>
<tr name="15617" id="15617">
<td>15617</td><td>        <a id="15617c9" class="tk">MAX_ASGPCR_32B_tag</a> <a id="15617c28" class="tk">ASGPCR4</a>;    <span class="ct">/* offset: 0x0414 size: 32 bit */</span></td></tr>
<tr name="15618" id="15618">
<td>15618</td><td>        <a id="15618c9" class="tk">int8_t</a> <a id="15618c16" class="tk">MAX_reserved_0418_I1</a>[232];</td></tr>
<tr name="15619" id="15619">
<td>15619</td><td></td></tr>
<tr name="15620" id="15620">
<td>15620</td><td>        <span class="ct">/* Master Priority Register for slave port n */</span></td></tr>
<tr name="15621" id="15621">
<td>15621</td><td>        <a id="15621c9" class="tk">MAX_MPR_32B_tag</a> <a id="15621c25" class="tk">MPR5</a>;          <span class="ct">/* offset: 0x0500 size: 32 bit */</span></td></tr>
<tr name="15622" id="15622">
<td>15622</td><td></td></tr>
<tr name="15623" id="15623">
<td>15623</td><td>        <span class="ct">/* Alternate Master Priority Register for slave port n */</span></td></tr>
<tr name="15624" id="15624">
<td>15624</td><td>        <a id="15624c9" class="tk">MAX_MPR_32B_tag</a> <a id="15624c25" class="tk">AMPR5</a>;         <span class="ct">/* offset: 0x0504 size: 32 bit */</span></td></tr>
<tr name="15625" id="15625">
<td>15625</td><td>        <a id="15625c9" class="tk">int8_t</a> <a id="15625c16" class="tk">MAX_reserved_0508_I1</a>[8];</td></tr>
<tr name="15626" id="15626">
<td>15626</td><td></td></tr>
<tr name="15627" id="15627">
<td>15627</td><td>        <span class="ct">/* MAX_SGPCRn - MAX General Purpose Control Register for Slave Port n */</span></td></tr>
<tr name="15628" id="15628">
<td>15628</td><td>        <a id="15628c9" class="tk">MAX_SGPCR_32B_tag</a> <a id="15628c27" class="tk">SGPCR5</a>;      <span class="ct">/* offset: 0x0510 size: 32 bit */</span></td></tr>
<tr name="15629" id="15629">
<td>15629</td><td></td></tr>
<tr name="15630" id="15630">
<td>15630</td><td>        <span class="ct">/* MAX_ASGPCRn - MAX Alternate General Purpose Control Register n */</span></td></tr>
<tr name="15631" id="15631">
<td>15631</td><td>        <a id="15631c9" class="tk">MAX_ASGPCR_32B_tag</a> <a id="15631c28" class="tk">ASGPCR5</a>;    <span class="ct">/* offset: 0x0514 size: 32 bit */</span></td></tr>
<tr name="15632" id="15632">
<td>15632</td><td>        <a id="15632c9" class="tk">int8_t</a> <a id="15632c16" class="tk">MAX_reserved_0518_I1</a>[232];</td></tr>
<tr name="15633" id="15633">
<td>15633</td><td></td></tr>
<tr name="15634" id="15634">
<td>15634</td><td>        <span class="ct">/* Master Priority Register for slave port n */</span></td></tr>
<tr name="15635" id="15635">
<td>15635</td><td>        <a id="15635c9" class="tk">MAX_MPR_32B_tag</a> <a id="15635c25" class="tk">MPR6</a>;          <span class="ct">/* offset: 0x0600 size: 32 bit */</span></td></tr>
<tr name="15636" id="15636">
<td>15636</td><td></td></tr>
<tr name="15637" id="15637">
<td>15637</td><td>        <span class="ct">/* Alternate Master Priority Register for slave port n */</span></td></tr>
<tr name="15638" id="15638">
<td>15638</td><td>        <a id="15638c9" class="tk">MAX_MPR_32B_tag</a> <a id="15638c25" class="tk">AMPR6</a>;         <span class="ct">/* offset: 0x0604 size: 32 bit */</span></td></tr>
<tr name="15639" id="15639">
<td>15639</td><td>        <a id="15639c9" class="tk">int8_t</a> <a id="15639c16" class="tk">MAX_reserved_0608_I1</a>[8];</td></tr>
<tr name="15640" id="15640">
<td>15640</td><td></td></tr>
<tr name="15641" id="15641">
<td>15641</td><td>        <span class="ct">/* MAX_SGPCRn - MAX General Purpose Control Register for Slave Port n */</span></td></tr>
<tr name="15642" id="15642">
<td>15642</td><td>        <a id="15642c9" class="tk">MAX_SGPCR_32B_tag</a> <a id="15642c27" class="tk">SGPCR6</a>;      <span class="ct">/* offset: 0x0610 size: 32 bit */</span></td></tr>
<tr name="15643" id="15643">
<td>15643</td><td></td></tr>
<tr name="15644" id="15644">
<td>15644</td><td>        <span class="ct">/* MAX_ASGPCRn - MAX Alternate General Purpose Control Register n */</span></td></tr>
<tr name="15645" id="15645">
<td>15645</td><td>        <a id="15645c9" class="tk">MAX_ASGPCR_32B_tag</a> <a id="15645c28" class="tk">ASGPCR6</a>;    <span class="ct">/* offset: 0x0614 size: 32 bit */</span></td></tr>
<tr name="15646" id="15646">
<td>15646</td><td>        <a id="15646c9" class="tk">int8_t</a> <a id="15646c16" class="tk">MAX_reserved_0618_I1</a>[232];</td></tr>
<tr name="15647" id="15647">
<td>15647</td><td></td></tr>
<tr name="15648" id="15648">
<td>15648</td><td>        <span class="ct">/* Master Priority Register for slave port n */</span></td></tr>
<tr name="15649" id="15649">
<td>15649</td><td>        <a id="15649c9" class="tk">MAX_MPR_32B_tag</a> <a id="15649c25" class="tk">MPR7</a>;          <span class="ct">/* offset: 0x0700 size: 32 bit */</span></td></tr>
<tr name="15650" id="15650">
<td>15650</td><td></td></tr>
<tr name="15651" id="15651">
<td>15651</td><td>        <span class="ct">/* Alternate Master Priority Register for slave port n */</span></td></tr>
<tr name="15652" id="15652">
<td>15652</td><td>        <a id="15652c9" class="tk">MAX_MPR_32B_tag</a> <a id="15652c25" class="tk">AMPR7</a>;         <span class="ct">/* offset: 0x0704 size: 32 bit */</span></td></tr>
<tr name="15653" id="15653">
<td>15653</td><td>        <a id="15653c9" class="tk">int8_t</a> <a id="15653c16" class="tk">MAX_reserved_0708_I1</a>[8];</td></tr>
<tr name="15654" id="15654">
<td>15654</td><td></td></tr>
<tr name="15655" id="15655">
<td>15655</td><td>        <span class="ct">/* MAX_SGPCRn - MAX General Purpose Control Register for Slave Port n */</span></td></tr>
<tr name="15656" id="15656">
<td>15656</td><td>        <a id="15656c9" class="tk">MAX_SGPCR_32B_tag</a> <a id="15656c27" class="tk">SGPCR7</a>;      <span class="ct">/* offset: 0x0710 size: 32 bit */</span></td></tr>
<tr name="15657" id="15657">
<td>15657</td><td></td></tr>
<tr name="15658" id="15658">
<td>15658</td><td>        <span class="ct">/* MAX_ASGPCRn - MAX Alternate General Purpose Control Register n */</span></td></tr>
<tr name="15659" id="15659">
<td>15659</td><td>        <a id="15659c9" class="tk">MAX_ASGPCR_32B_tag</a> <a id="15659c28" class="tk">ASGPCR7</a>;    <span class="ct">/* offset: 0x0714 size: 32 bit */</span></td></tr>
<tr name="15660" id="15660">
<td>15660</td><td>        <a id="15660c9" class="tk">int8_t</a> <a id="15660c16" class="tk">MAX_reserved_0718_E1</a>[232];</td></tr>
<tr name="15661" id="15661">
<td>15661</td><td>      <span class="br">}</span>;</td></tr>
<tr name="15662" id="15662">
<td>15662</td><td>    <span class="br">}</span>;</td></tr>
<tr name="15663" id="15663">
<td>15663</td><td></td></tr>
<tr name="15664" id="15664">
<td>15664</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="15665" id="15665">
<td>15665</td><td>      <span class="ct">/*  Register set MASTER_PORT */</span></td></tr>
<tr name="15666" id="15666">
<td>15666</td><td>      <a id="15666c7" class="tk">MAX_MASTER_PORT_tag</a> <a id="15666c27" class="tk">MASTER_PORT</a>[8];<span class="ct">/* offset: 0x0800  (0x0100 x 8) */</span></td></tr>
<tr name="15667" id="15667">
<td>15667</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="15668" id="15668">
<td>15668</td><td>        <span class="ct">/* MAX_MGPCRn - Master General Purpose Control Register n */</span></td></tr>
<tr name="15669" id="15669">
<td>15669</td><td>        <a id="15669c9" class="tk">MAX_MGPCR_32B_tag</a> <a id="15669c27" class="tk">MGPCR0</a>;      <span class="ct">/* offset: 0x0800 size: 32 bit */</span></td></tr>
<tr name="15670" id="15670">
<td>15670</td><td>        <a id="15670c9" class="tk">int8_t</a> <a id="15670c16" class="tk">MAX_reserved_0804_I1</a>[252];</td></tr>
<tr name="15671" id="15671">
<td>15671</td><td>        <a id="15671c9" class="tk">MAX_MGPCR_32B_tag</a> <a id="15671c27" class="tk">MGPCR1</a>;      <span class="ct">/* offset: 0x0900 size: 32 bit */</span></td></tr>
<tr name="15672" id="15672">
<td>15672</td><td>        <a id="15672c9" class="tk">int8_t</a> <a id="15672c16" class="tk">MAX_reserved_0904_I1</a>[252];</td></tr>
<tr name="15673" id="15673">
<td>15673</td><td>        <a id="15673c9" class="tk">MAX_MGPCR_32B_tag</a> <a id="15673c27" class="tk">MGPCR2</a>;      <span class="ct">/* offset: 0x0A00 size: 32 bit */</span></td></tr>
<tr name="15674" id="15674">
<td>15674</td><td>        <a id="15674c9" class="tk">int8_t</a> <a id="15674c16" class="tk">MAX_reserved_0A04_I1</a>[252];</td></tr>
<tr name="15675" id="15675">
<td>15675</td><td>        <a id="15675c9" class="tk">MAX_MGPCR_32B_tag</a> <a id="15675c27" class="tk">MGPCR3</a>;      <span class="ct">/* offset: 0x0B00 size: 32 bit */</span></td></tr>
<tr name="15676" id="15676">
<td>15676</td><td>        <a id="15676c9" class="tk">int8_t</a> <a id="15676c16" class="tk">MAX_reserved_0B04_I1</a>[252];</td></tr>
<tr name="15677" id="15677">
<td>15677</td><td>        <a id="15677c9" class="tk">MAX_MGPCR_32B_tag</a> <a id="15677c27" class="tk">MGPCR4</a>;      <span class="ct">/* offset: 0x0C00 size: 32 bit */</span></td></tr>
<tr name="15678" id="15678">
<td>15678</td><td>        <a id="15678c9" class="tk">int8_t</a> <a id="15678c16" class="tk">MAX_reserved_0C04_I1</a>[252];</td></tr>
<tr name="15679" id="15679">
<td>15679</td><td>        <a id="15679c9" class="tk">MAX_MGPCR_32B_tag</a> <a id="15679c27" class="tk">MGPCR5</a>;      <span class="ct">/* offset: 0x0D00 size: 32 bit */</span></td></tr>
<tr name="15680" id="15680">
<td>15680</td><td>        <a id="15680c9" class="tk">int8_t</a> <a id="15680c16" class="tk">MAX_reserved_0D04_I1</a>[252];</td></tr>
<tr name="15681" id="15681">
<td>15681</td><td>        <a id="15681c9" class="tk">MAX_MGPCR_32B_tag</a> <a id="15681c27" class="tk">MGPCR6</a>;      <span class="ct">/* offset: 0x0E00 size: 32 bit */</span></td></tr>
<tr name="15682" id="15682">
<td>15682</td><td>        <a id="15682c9" class="tk">int8_t</a> <a id="15682c16" class="tk">MAX_reserved_0E04_I1</a>[252];</td></tr>
<tr name="15683" id="15683">
<td>15683</td><td>        <a id="15683c9" class="tk">MAX_MGPCR_32B_tag</a> <a id="15683c27" class="tk">MGPCR7</a>;      <span class="ct">/* offset: 0x0F00 size: 32 bit */</span></td></tr>
<tr name="15684" id="15684">
<td>15684</td><td>        <a id="15684c9" class="tk">int8_t</a> <a id="15684c16" class="tk">MAX_reserved_0F04_E1</a>[252];</td></tr>
<tr name="15685" id="15685">
<td>15685</td><td>      <span class="br">}</span>;</td></tr>
<tr name="15686" id="15686">
<td>15686</td><td>    <span class="br">}</span>;</td></tr>
<tr name="15687" id="15687">
<td>15687</td><td></td></tr>
<tr name="15688" id="15688">
<td>15688</td><td>    <a id="15688c5" class="tk">int8_t</a> <a id="15688c12" class="tk">MAX_reserved_1000</a>[12288];</td></tr>
<tr name="15689" id="15689">
<td>15689</td><td>  <span class="br">}</span> <a id="15689c5" class="tk">MAX_tag</a>;</td></tr>
<tr name="15690" id="15690">
<td>15690</td><td></td></tr>
<tr name="15691" id="15691">
<td>15691</td><td><span class="pp">#define</span> <a id="15691c9" class="tk">MAX</a>                            (<a id="15691c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="15691c52" class="tk">MAX_tag</a> <a id="15691c60" class="tk">*</a>) 0xFFF04000UL)</td></tr>
<tr name="15692" id="15692">
<td>15692</td><td></td></tr>
<tr name="15693" id="15693">
<td>15693</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="15694" id="15694">
<td>15694</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="15695" id="15695">
<td>15695</td><td>  <span class="ct">/* Module: MPU  */</span></td></tr>
<tr name="15696" id="15696">
<td>15696</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="15697" id="15697">
<td>15697</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="15698" id="15698">
<td>15698</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* MPU_CESR - MPU Control/Error Status Register */</span></td></tr>
<tr name="15699" id="15699">
<td>15699</td><td>    <a id="15699c5" class="tk">vuint32_t</a> <a id="15699c15" class="tk">R</a>;</td></tr>
<tr name="15700" id="15700">
<td>15700</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="15701" id="15701">
<td>15701</td><td>      <a id="15701c7" class="tk">vuint32_t</a> <a id="15701c17" class="tk">SPERR</a><a id="15701c22" class="tk">:</a>8;               <span class="ct">/* Slave Port n Error */</span></td></tr>
<tr name="15702" id="15702">
<td>15702</td><td>     <a id="15702c6" class="tk">vuint32_t</a><a id="15702c15" class="tk">:</a></td></tr>
<tr name="15703" id="15703">
<td>15703</td><td>      4;</td></tr>
<tr name="15704" id="15704">
<td>15704</td><td>      <a id="15704c7" class="tk">vuint32_t</a> <a id="15704c17" class="tk">HRL</a><a id="15704c20" class="tk">:</a>4;                 <span class="ct">/* Hardware Revision Level */</span></td></tr>
<tr name="15705" id="15705">
<td>15705</td><td>      <a id="15705c7" class="tk">vuint32_t</a> <a id="15705c17" class="tk">NSP</a><a id="15705c20" class="tk">:</a>4;                 <span class="ct">/* Number of Slave Ports */</span></td></tr>
<tr name="15706" id="15706">
<td>15706</td><td>      <a id="15706c7" class="tk">vuint32_t</a> <a id="15706c17" class="tk">NRGD</a><a id="15706c21" class="tk">:</a>4;                <span class="ct">/* Number of Region Descriptors */</span></td></tr>
<tr name="15707" id="15707">
<td>15707</td><td>     <a id="15707c6" class="tk">vuint32_t</a><a id="15707c15" class="tk">:</a></td></tr>
<tr name="15708" id="15708">
<td>15708</td><td>      7;</td></tr>
<tr name="15709" id="15709">
<td>15709</td><td>      <a id="15709c7" class="tk">vuint32_t</a> <a id="15709c17" class="tk">VLD</a><a id="15709c20" class="tk">:</a>1;                 <span class="ct">/* Valid bit */</span></td></tr>
<tr name="15710" id="15710">
<td>15710</td><td>    <span class="br">}</span> <a id="15710c7" class="tk">B</a>;</td></tr>
<tr name="15711" id="15711">
<td>15711</td><td>  <span class="br">}</span> <a id="15711c5" class="tk">MPU_CESR_32B_tag</a>;</td></tr>
<tr name="15712" id="15712">
<td>15712</td><td></td></tr>
<tr name="15713" id="15713">
<td>15713</td><td>  <span class="ct">/* Register layout for all registers EAR ... */</span></td></tr>
<tr name="15714" id="15714">
<td>15714</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* MPU_EARn - MPU Error Address Register, Slave Port n */</span></td></tr>
<tr name="15715" id="15715">
<td>15715</td><td>    <a id="15715c5" class="tk">vuint32_t</a> <a id="15715c15" class="tk">R</a>;</td></tr>
<tr name="15716" id="15716">
<td>15716</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="15717" id="15717">
<td>15717</td><td>      <a id="15717c7" class="tk">vuint32_t</a> <a id="15717c17" class="tk">EADDR</a><a id="15717c22" class="tk">:</a>32;              <span class="ct">/* Error Address */</span></td></tr>
<tr name="15718" id="15718">
<td>15718</td><td>    <span class="br">}</span> <a id="15718c7" class="tk">B</a>;</td></tr>
<tr name="15719" id="15719">
<td>15719</td><td>  <span class="br">}</span> <a id="15719c5" class="tk">MPU_EAR_32B_tag</a>;</td></tr>
<tr name="15720" id="15720">
<td>15720</td><td></td></tr>
<tr name="15721" id="15721">
<td>15721</td><td>  <span class="ct">/* Register layout for all registers EDR ... */</span></td></tr>
<tr name="15722" id="15722">
<td>15722</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* MPU_EDRn - MPU Error Detail Register, Slave Port n */</span></td></tr>
<tr name="15723" id="15723">
<td>15723</td><td>    <a id="15723c5" class="tk">vuint32_t</a> <a id="15723c15" class="tk">R</a>;</td></tr>
<tr name="15724" id="15724">
<td>15724</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="15725" id="15725">
<td>15725</td><td>      <a id="15725c7" class="tk">vuint32_t</a> <a id="15725c17" class="tk">EACD</a><a id="15725c21" class="tk">:</a>16;               <span class="ct">/* Error Access Control Detail */</span></td></tr>
<tr name="15726" id="15726">
<td>15726</td><td>      <a id="15726c7" class="tk">vuint32_t</a> <a id="15726c17" class="tk">EPID</a><a id="15726c21" class="tk">:</a>8;                <span class="ct">/* Error Process Identification */</span></td></tr>
<tr name="15727" id="15727">
<td>15727</td><td>      <a id="15727c7" class="tk">vuint32_t</a> <a id="15727c17" class="tk">EMN</a><a id="15727c20" class="tk">:</a>4;                 <span class="ct">/* Error Master Number */</span></td></tr>
<tr name="15728" id="15728">
<td>15728</td><td>      <a id="15728c7" class="tk">vuint32_t</a> <a id="15728c17" class="tk">EATTR</a><a id="15728c22" class="tk">:</a>3;               <span class="ct">/* Error Attributes */</span></td></tr>
<tr name="15729" id="15729">
<td>15729</td><td>      <a id="15729c7" class="tk">vuint32_t</a> <a id="15729c17" class="tk">ERW</a><a id="15729c20" class="tk">:</a>1;                 <span class="ct">/* Error Read/Write */</span></td></tr>
<tr name="15730" id="15730">
<td>15730</td><td>    <span class="br">}</span> <a id="15730c7" class="tk">B</a>;</td></tr>
<tr name="15731" id="15731">
<td>15731</td><td>  <span class="br">}</span> <a id="15731c5" class="tk">MPU_EDR_32B_tag</a>;</td></tr>
<tr name="15732" id="15732">
<td>15732</td><td></td></tr>
<tr name="15733" id="15733">
<td>15733</td><td>  <span class="ct">/* Register layout for all registers RGD_WORD0 ... */</span></td></tr>
<tr name="15734" id="15734">
<td>15734</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* MPU_RGDn_Word0 - MPU Region Descriptor */</span></td></tr>
<tr name="15735" id="15735">
<td>15735</td><td>    <a id="15735c5" class="tk">vuint32_t</a> <a id="15735c15" class="tk">R</a>;</td></tr>
<tr name="15736" id="15736">
<td>15736</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="15737" id="15737">
<td>15737</td><td>      <a id="15737c7" class="tk">vuint32_t</a> <a id="15737c17" class="tk">SRTADDR</a><a id="15737c24" class="tk">:</a>27;            <span class="ct">/* Start Address */</span></td></tr>
<tr name="15738" id="15738">
<td>15738</td><td>     <a id="15738c6" class="tk">vuint32_t</a><a id="15738c15" class="tk">:</a></td></tr>
<tr name="15739" id="15739">
<td>15739</td><td>      5;</td></tr>
<tr name="15740" id="15740">
<td>15740</td><td>    <span class="br">}</span> <a id="15740c7" class="tk">B</a>;</td></tr>
<tr name="15741" id="15741">
<td>15741</td><td>  <span class="br">}</span> <a id="15741c5" class="tk">MPU_RGD_WORD0_32B_tag</a>;</td></tr>
<tr name="15742" id="15742">
<td>15742</td><td></td></tr>
<tr name="15743" id="15743">
<td>15743</td><td>  <span class="ct">/* Register layout for all registers RGD_WORD1 ... */</span></td></tr>
<tr name="15744" id="15744">
<td>15744</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* MPU_RGDn_Word1 - MPU Region Descriptor */</span></td></tr>
<tr name="15745" id="15745">
<td>15745</td><td>    <a id="15745c5" class="tk">vuint32_t</a> <a id="15745c15" class="tk">R</a>;</td></tr>
<tr name="15746" id="15746">
<td>15746</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="15747" id="15747">
<td>15747</td><td>      <a id="15747c7" class="tk">vuint32_t</a> <a id="15747c17" class="tk">ENDADDR</a><a id="15747c24" class="tk">:</a>27;            <span class="ct">/* End Address */</span></td></tr>
<tr name="15748" id="15748">
<td>15748</td><td>     <a id="15748c6" class="tk">vuint32_t</a><a id="15748c15" class="tk">:</a></td></tr>
<tr name="15749" id="15749">
<td>15749</td><td>      5;</td></tr>
<tr name="15750" id="15750">
<td>15750</td><td>    <span class="br">}</span> <a id="15750c7" class="tk">B</a>;</td></tr>
<tr name="15751" id="15751">
<td>15751</td><td>  <span class="br">}</span> <a id="15751c5" class="tk">MPU_RGD_WORD1_32B_tag</a>;</td></tr>
<tr name="15752" id="15752">
<td>15752</td><td></td></tr>
<tr name="15753" id="15753">
<td>15753</td><td>  <span class="ct">/* Register layout for all registers RGD_WORD2 ... */</span></td></tr>
<tr name="15754" id="15754">
<td>15754</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* MPU_RGDn_Word2 - MPU Region Descriptor */</span></td></tr>
<tr name="15755" id="15755">
<td>15755</td><td>    <a id="15755c5" class="tk">vuint32_t</a> <a id="15755c15" class="tk">R</a>;</td></tr>
<tr name="15756" id="15756">
<td>15756</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="15757" id="15757">
<td>15757</td><td>      <a id="15757c7" class="tk">vuint32_t</a> <a id="15757c17" class="tk">M7RE</a><a id="15757c21" class="tk">:</a>1;                <span class="ct">/* Bus Master 7 Read Enable */</span></td></tr>
<tr name="15758" id="15758">
<td>15758</td><td>      <a id="15758c7" class="tk">vuint32_t</a> <a id="15758c17" class="tk">M7WE</a><a id="15758c21" class="tk">:</a>1;                <span class="ct">/* Bus Master 7 Write Enable */</span></td></tr>
<tr name="15759" id="15759">
<td>15759</td><td>      <a id="15759c7" class="tk">vuint32_t</a> <a id="15759c17" class="tk">M6RE</a><a id="15759c21" class="tk">:</a>1;                <span class="ct">/* Bus Master 6 Read Enable */</span></td></tr>
<tr name="15760" id="15760">
<td>15760</td><td>      <a id="15760c7" class="tk">vuint32_t</a> <a id="15760c17" class="tk">M6WE</a><a id="15760c21" class="tk">:</a>1;                <span class="ct">/* Bus Master 7 Write Enable */</span></td></tr>
<tr name="15761" id="15761">
<td>15761</td><td>      <a id="15761c7" class="tk">vuint32_t</a> <a id="15761c17" class="tk">M5RE</a><a id="15761c21" class="tk">:</a>1;                <span class="ct">/* Bus Master 5 Read Enable */</span></td></tr>
<tr name="15762" id="15762">
<td>15762</td><td>      <a id="15762c7" class="tk">vuint32_t</a> <a id="15762c17" class="tk">M5WE</a><a id="15762c21" class="tk">:</a>1;                <span class="ct">/* Bus Master 5 Write Enable */</span></td></tr>
<tr name="15763" id="15763">
<td>15763</td><td>      <a id="15763c7" class="tk">vuint32_t</a> <a id="15763c17" class="tk">M4RE</a><a id="15763c21" class="tk">:</a>1;                <span class="ct">/* Bus Master 4 Read Enable */</span></td></tr>
<tr name="15764" id="15764">
<td>15764</td><td>      <a id="15764c7" class="tk">vuint32_t</a> <a id="15764c17" class="tk">M4WE</a><a id="15764c21" class="tk">:</a>1;                <span class="ct">/* Bus Master 4 Write Enable */</span></td></tr>
<tr name="15765" id="15765">
<td>15765</td><td>      <a id="15765c7" class="tk">vuint32_t</a> <a id="15765c17" class="tk">M3PE</a><a id="15765c21" class="tk">:</a>1;                <span class="ct">/* Bus Master 3 Process Identifier Enable */</span></td></tr>
<tr name="15766" id="15766">
<td>15766</td><td>      <a id="15766c7" class="tk">vuint32_t</a> <a id="15766c17" class="tk">M3SM</a><a id="15766c21" class="tk">:</a>2;                <span class="ct">/* Bus Master 3 Supervisor Mode Access Control */</span></td></tr>
<tr name="15767" id="15767">
<td>15767</td><td>      <a id="15767c7" class="tk">vuint32_t</a> <a id="15767c17" class="tk">M3UM</a><a id="15767c21" class="tk">:</a>3;                <span class="ct">/* Bus Master 3 User Mode Access Control */</span></td></tr>
<tr name="15768" id="15768">
<td>15768</td><td>      <a id="15768c7" class="tk">vuint32_t</a> <a id="15768c17" class="tk">M2PE</a><a id="15768c21" class="tk">:</a>1;                <span class="ct">/* Bus Master 2 Process Identifier Enable */</span></td></tr>
<tr name="15769" id="15769">
<td>15769</td><td>      <a id="15769c7" class="tk">vuint32_t</a> <a id="15769c17" class="tk">M2SM</a><a id="15769c21" class="tk">:</a>2;                <span class="ct">/* Bus Master 2 Supervisor Mode Access Control */</span></td></tr>
<tr name="15770" id="15770">
<td>15770</td><td>      <a id="15770c7" class="tk">vuint32_t</a> <a id="15770c17" class="tk">M2UM</a><a id="15770c21" class="tk">:</a>3;                <span class="ct">/* Bus Master 2 User Mode Access Control */</span></td></tr>
<tr name="15771" id="15771">
<td>15771</td><td>      <a id="15771c7" class="tk">vuint32_t</a> <a id="15771c17" class="tk">M1PE</a><a id="15771c21" class="tk">:</a>1;                <span class="ct">/* Bus Master 1 Process Identifier Enable */</span></td></tr>
<tr name="15772" id="15772">
<td>15772</td><td>      <a id="15772c7" class="tk">vuint32_t</a> <a id="15772c17" class="tk">M1SM</a><a id="15772c21" class="tk">:</a>2;                <span class="ct">/* Bus Master 1 Supervisor Mode Access Control */</span></td></tr>
<tr name="15773" id="15773">
<td>15773</td><td>      <a id="15773c7" class="tk">vuint32_t</a> <a id="15773c17" class="tk">M1UM</a><a id="15773c21" class="tk">:</a>3;                <span class="ct">/* Bus Master 1 User Mode Access Control */</span></td></tr>
<tr name="15774" id="15774">
<td>15774</td><td>      <a id="15774c7" class="tk">vuint32_t</a> <a id="15774c17" class="tk">M0PE</a><a id="15774c21" class="tk">:</a>1;                <span class="ct">/* Bus Master 0 Process Identifier Enable */</span></td></tr>
<tr name="15775" id="15775">
<td>15775</td><td>      <a id="15775c7" class="tk">vuint32_t</a> <a id="15775c17" class="tk">M0SM</a><a id="15775c21" class="tk">:</a>2;                <span class="ct">/* Bus Master 0 Supervisor Mode Access Control */</span></td></tr>
<tr name="15776" id="15776">
<td>15776</td><td>      <a id="15776c7" class="tk">vuint32_t</a> <a id="15776c17" class="tk">M0UM</a><a id="15776c21" class="tk">:</a>3;                <span class="ct">/* Bus Master 0 User Mode Access Control */</span></td></tr>
<tr name="15777" id="15777">
<td>15777</td><td>    <span class="br">}</span> <a id="15777c7" class="tk">B</a>;</td></tr>
<tr name="15778" id="15778">
<td>15778</td><td>  <span class="br">}</span> <a id="15778c5" class="tk">MPU_RGD_WORD2_32B_tag</a>;</td></tr>
<tr name="15779" id="15779">
<td>15779</td><td></td></tr>
<tr name="15780" id="15780">
<td>15780</td><td>  <span class="ct">/* Register layout for all registers RGD_WORD3 ... */</span></td></tr>
<tr name="15781" id="15781">
<td>15781</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* MPU_RGDn_Word3 - MPU Region Descriptor */</span></td></tr>
<tr name="15782" id="15782">
<td>15782</td><td>    <a id="15782c5" class="tk">vuint32_t</a> <a id="15782c15" class="tk">R</a>;</td></tr>
<tr name="15783" id="15783">
<td>15783</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="15784" id="15784">
<td>15784</td><td>      <a id="15784c7" class="tk">vuint32_t</a> <a id="15784c17" class="tk">PID</a><a id="15784c20" class="tk">:</a>8;                 <span class="ct">/* Process Identifier */</span></td></tr>
<tr name="15785" id="15785">
<td>15785</td><td>      <a id="15785c7" class="tk">vuint32_t</a> <a id="15785c17" class="tk">PIDMASK</a><a id="15785c24" class="tk">:</a>8;             <span class="ct">/* Process Identifier Mask */</span></td></tr>
<tr name="15786" id="15786">
<td>15786</td><td>     <a id="15786c6" class="tk">vuint32_t</a><a id="15786c15" class="tk">:</a></td></tr>
<tr name="15787" id="15787">
<td>15787</td><td>      15;</td></tr>
<tr name="15788" id="15788">
<td>15788</td><td>      <a id="15788c7" class="tk">vuint32_t</a> <a id="15788c17" class="tk">VLD</a><a id="15788c20" class="tk">:</a>1;                 <span class="ct">/* Valid */</span></td></tr>
<tr name="15789" id="15789">
<td>15789</td><td>    <span class="br">}</span> <a id="15789c7" class="tk">B</a>;</td></tr>
<tr name="15790" id="15790">
<td>15790</td><td>  <span class="br">}</span> <a id="15790c5" class="tk">MPU_RGD_WORD3_32B_tag</a>;</td></tr>
<tr name="15791" id="15791">
<td>15791</td><td></td></tr>
<tr name="15792" id="15792">
<td>15792</td><td>  <span class="ct">/* Register layout for all registers RGDAAC ... */</span></td></tr>
<tr name="15793" id="15793">
<td>15793</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* MPU_RGDAACn -  MPU Region Descriptor Alternate Access Control */</span></td></tr>
<tr name="15794" id="15794">
<td>15794</td><td>    <a id="15794c5" class="tk">vuint32_t</a> <a id="15794c15" class="tk">R</a>;</td></tr>
<tr name="15795" id="15795">
<td>15795</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="15796" id="15796">
<td>15796</td><td>      <a id="15796c7" class="tk">vuint32_t</a> <a id="15796c17" class="tk">M7RE</a><a id="15796c21" class="tk">:</a>1;                <span class="ct">/* Bus Master 7 Read Enable */</span></td></tr>
<tr name="15797" id="15797">
<td>15797</td><td>      <a id="15797c7" class="tk">vuint32_t</a> <a id="15797c17" class="tk">M7WE</a><a id="15797c21" class="tk">:</a>1;                <span class="ct">/* Bus Master 7 Write Enable */</span></td></tr>
<tr name="15798" id="15798">
<td>15798</td><td>      <a id="15798c7" class="tk">vuint32_t</a> <a id="15798c17" class="tk">M6RE</a><a id="15798c21" class="tk">:</a>1;                <span class="ct">/* Bus Master 6 Read Enable */</span></td></tr>
<tr name="15799" id="15799">
<td>15799</td><td>      <a id="15799c7" class="tk">vuint32_t</a> <a id="15799c17" class="tk">M6WE</a><a id="15799c21" class="tk">:</a>1;                <span class="ct">/* Bus Master 7 Write Enable */</span></td></tr>
<tr name="15800" id="15800">
<td>15800</td><td>      <a id="15800c7" class="tk">vuint32_t</a> <a id="15800c17" class="tk">M5RE</a><a id="15800c21" class="tk">:</a>1;                <span class="ct">/* Bus Master 5 Read Enable */</span></td></tr>
<tr name="15801" id="15801">
<td>15801</td><td>      <a id="15801c7" class="tk">vuint32_t</a> <a id="15801c17" class="tk">M5WE</a><a id="15801c21" class="tk">:</a>1;                <span class="ct">/* Bus Master 5 Write Enable */</span></td></tr>
<tr name="15802" id="15802">
<td>15802</td><td>      <a id="15802c7" class="tk">vuint32_t</a> <a id="15802c17" class="tk">M4RE</a><a id="15802c21" class="tk">:</a>1;                <span class="ct">/* Bus Master 4 Read Enable */</span></td></tr>
<tr name="15803" id="15803">
<td>15803</td><td>      <a id="15803c7" class="tk">vuint32_t</a> <a id="15803c17" class="tk">M4WE</a><a id="15803c21" class="tk">:</a>1;                <span class="ct">/* Bus Master 4 Write Enable */</span></td></tr>
<tr name="15804" id="15804">
<td>15804</td><td>      <a id="15804c7" class="tk">vuint32_t</a> <a id="15804c17" class="tk">M3PE</a><a id="15804c21" class="tk">:</a>1;                <span class="ct">/* Bus Master 3 Process Identifier Enable */</span></td></tr>
<tr name="15805" id="15805">
<td>15805</td><td>      <a id="15805c7" class="tk">vuint32_t</a> <a id="15805c17" class="tk">M3SM</a><a id="15805c21" class="tk">:</a>2;                <span class="ct">/* Bus Master 3 Supervisor Mode Access Control */</span></td></tr>
<tr name="15806" id="15806">
<td>15806</td><td>      <a id="15806c7" class="tk">vuint32_t</a> <a id="15806c17" class="tk">M3UM</a><a id="15806c21" class="tk">:</a>3;                <span class="ct">/* Bus Master 3 User Mode Access Control */</span></td></tr>
<tr name="15807" id="15807">
<td>15807</td><td>      <a id="15807c7" class="tk">vuint32_t</a> <a id="15807c17" class="tk">M2PE</a><a id="15807c21" class="tk">:</a>1;                <span class="ct">/* Bus Master 2 Process Identifier Enable */</span></td></tr>
<tr name="15808" id="15808">
<td>15808</td><td>      <a id="15808c7" class="tk">vuint32_t</a> <a id="15808c17" class="tk">M2SM</a><a id="15808c21" class="tk">:</a>2;                <span class="ct">/* Bus Master 2 Supervisor Mode Access Control */</span></td></tr>
<tr name="15809" id="15809">
<td>15809</td><td>      <a id="15809c7" class="tk">vuint32_t</a> <a id="15809c17" class="tk">M2UM</a><a id="15809c21" class="tk">:</a>3;                <span class="ct">/* Bus Master 2 User Mode Access Control */</span></td></tr>
<tr name="15810" id="15810">
<td>15810</td><td>      <a id="15810c7" class="tk">vuint32_t</a> <a id="15810c17" class="tk">M1PE</a><a id="15810c21" class="tk">:</a>1;                <span class="ct">/* Bus Master 1 Process Identifier Enable */</span></td></tr>
<tr name="15811" id="15811">
<td>15811</td><td>      <a id="15811c7" class="tk">vuint32_t</a> <a id="15811c17" class="tk">M1SM</a><a id="15811c21" class="tk">:</a>2;                <span class="ct">/* Bus Master 1 Supervisor Mode Access Control */</span></td></tr>
<tr name="15812" id="15812">
<td>15812</td><td>      <a id="15812c7" class="tk">vuint32_t</a> <a id="15812c17" class="tk">M1UM</a><a id="15812c21" class="tk">:</a>3;                <span class="ct">/* Bus Master 1 User Mode Access Control */</span></td></tr>
<tr name="15813" id="15813">
<td>15813</td><td>      <a id="15813c7" class="tk">vuint32_t</a> <a id="15813c17" class="tk">M0PE</a><a id="15813c21" class="tk">:</a>1;                <span class="ct">/* Bus Master 0 Process Identifier Enable */</span></td></tr>
<tr name="15814" id="15814">
<td>15814</td><td>      <a id="15814c7" class="tk">vuint32_t</a> <a id="15814c17" class="tk">M0SM</a><a id="15814c21" class="tk">:</a>2;                <span class="ct">/* Bus Master 0 Supervisor Mode Access Control */</span></td></tr>
<tr name="15815" id="15815">
<td>15815</td><td>      <a id="15815c7" class="tk">vuint32_t</a> <a id="15815c17" class="tk">M0UM</a><a id="15815c21" class="tk">:</a>3;                <span class="ct">/* Bus Master 0 User Mode Access Control */</span></td></tr>
<tr name="15816" id="15816">
<td>15816</td><td>    <span class="br">}</span> <a id="15816c7" class="tk">B</a>;</td></tr>
<tr name="15817" id="15817">
<td>15817</td><td>  <span class="br">}</span> <a id="15817c5" class="tk">MPU_RGDAAC_32B_tag</a>;</td></tr>
<tr name="15818" id="15818">
<td>15818</td><td></td></tr>
<tr name="15819" id="15819">
<td>15819</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="15819c18" class="tk">MPU_SLAVE_PORT_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="15820" id="15820">
<td>15820</td><td>    <span class="ct">/* MPU_EARn - MPU Error Address Register, Slave Port n */</span></td></tr>
<tr name="15821" id="15821">
<td>15821</td><td>    <a id="15821c5" class="tk">MPU_EAR_32B_tag</a> <a id="15821c21" class="tk">EAR</a>;               <span class="ct">/* relative offset: 0x0000 */</span></td></tr>
<tr name="15822" id="15822">
<td>15822</td><td></td></tr>
<tr name="15823" id="15823">
<td>15823</td><td>    <span class="ct">/* MPU_EDRn - MPU Error Detail Register, Slave Port n */</span></td></tr>
<tr name="15824" id="15824">
<td>15824</td><td>    <a id="15824c5" class="tk">MPU_EDR_32B_tag</a> <a id="15824c21" class="tk">EDR</a>;               <span class="ct">/* relative offset: 0x0004 */</span></td></tr>
<tr name="15825" id="15825">
<td>15825</td><td>  <span class="br">}</span> <a id="15825c5" class="tk">MPU_SLAVE_PORT_tag</a>;</td></tr>
<tr name="15826" id="15826">
<td>15826</td><td></td></tr>
<tr name="15827" id="15827">
<td>15827</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="15827c18" class="tk">MPU_REGION_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="15828" id="15828">
<td>15828</td><td>    <span class="ct">/* MPU_RGDn_Word0 - MPU Region Descriptor */</span></td></tr>
<tr name="15829" id="15829">
<td>15829</td><td>    <a id="15829c5" class="tk">MPU_RGD_WORD0_32B_tag</a> <a id="15829c27" class="tk">RGD_WORD0</a>;   <span class="ct">/* relative offset: 0x0000 */</span></td></tr>
<tr name="15830" id="15830">
<td>15830</td><td></td></tr>
<tr name="15831" id="15831">
<td>15831</td><td>    <span class="ct">/* MPU_RGDn_Word1 - MPU Region Descriptor */</span></td></tr>
<tr name="15832" id="15832">
<td>15832</td><td>    <a id="15832c5" class="tk">MPU_RGD_WORD1_32B_tag</a> <a id="15832c27" class="tk">RGD_WORD1</a>;   <span class="ct">/* relative offset: 0x0004 */</span></td></tr>
<tr name="15833" id="15833">
<td>15833</td><td></td></tr>
<tr name="15834" id="15834">
<td>15834</td><td>    <span class="ct">/* MPU_RGDn_Word2 - MPU Region Descriptor */</span></td></tr>
<tr name="15835" id="15835">
<td>15835</td><td>    <a id="15835c5" class="tk">MPU_RGD_WORD2_32B_tag</a> <a id="15835c27" class="tk">RGD_WORD2</a>;   <span class="ct">/* relative offset: 0x0008 */</span></td></tr>
<tr name="15836" id="15836">
<td>15836</td><td></td></tr>
<tr name="15837" id="15837">
<td>15837</td><td>    <span class="ct">/* MPU_RGDn_Word3 - MPU Region Descriptor */</span></td></tr>
<tr name="15838" id="15838">
<td>15838</td><td>    <a id="15838c5" class="tk">MPU_RGD_WORD3_32B_tag</a> <a id="15838c27" class="tk">RGD_WORD3</a>;   <span class="ct">/* relative offset: 0x000C */</span></td></tr>
<tr name="15839" id="15839">
<td>15839</td><td>  <span class="br">}</span> <a id="15839c5" class="tk">MPU_REGION_tag</a>;</td></tr>
<tr name="15840" id="15840">
<td>15840</td><td></td></tr>
<tr name="15841" id="15841">
<td>15841</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="15841c18" class="tk">MPU_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="15842" id="15842">
<td>15842</td><td>    <span class="ct">/* MPU_CESR - MPU Control/Error Status Register */</span></td></tr>
<tr name="15843" id="15843">
<td>15843</td><td>    <a id="15843c5" class="tk">MPU_CESR_32B_tag</a> <a id="15843c22" class="tk">CESR</a>;             <span class="ct">/* offset: 0x0000 size: 32 bit */</span></td></tr>
<tr name="15844" id="15844">
<td>15844</td><td>    <a id="15844c5" class="tk">int8_t</a> <a id="15844c12" class="tk">MPU_reserved_0004</a>[12];</td></tr>
<tr name="15845" id="15845">
<td>15845</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="15846" id="15846">
<td>15846</td><td>      <span class="ct">/*  Register set SLAVE_PORT */</span></td></tr>
<tr name="15847" id="15847">
<td>15847</td><td>      <a id="15847c7" class="tk">MPU_SLAVE_PORT_tag</a> <a id="15847c26" class="tk">SLAVE_PORT</a>[4];<span class="ct">/* offset: 0x0010  (0x0008 x 4) */</span></td></tr>
<tr name="15848" id="15848">
<td>15848</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="15849" id="15849">
<td>15849</td><td>        <span class="ct">/* MPU_EARn - MPU Error Address Register, Slave Port n */</span></td></tr>
<tr name="15850" id="15850">
<td>15850</td><td>        <a id="15850c9" class="tk">MPU_EAR_32B_tag</a> <a id="15850c25" class="tk">EAR0</a>;          <span class="ct">/* offset: 0x0010 size: 32 bit */</span></td></tr>
<tr name="15851" id="15851">
<td>15851</td><td></td></tr>
<tr name="15852" id="15852">
<td>15852</td><td>        <span class="ct">/* MPU_EDRn - MPU Error Detail Register, Slave Port n */</span></td></tr>
<tr name="15853" id="15853">
<td>15853</td><td>        <a id="15853c9" class="tk">MPU_EDR_32B_tag</a> <a id="15853c25" class="tk">EDR0</a>;          <span class="ct">/* offset: 0x0014 size: 32 bit */</span></td></tr>
<tr name="15854" id="15854">
<td>15854</td><td></td></tr>
<tr name="15855" id="15855">
<td>15855</td><td>        <span class="ct">/* MPU_EARn - MPU Error Address Register, Slave Port n */</span></td></tr>
<tr name="15856" id="15856">
<td>15856</td><td>        <a id="15856c9" class="tk">MPU_EAR_32B_tag</a> <a id="15856c25" class="tk">EAR1</a>;          <span class="ct">/* offset: 0x0018 size: 32 bit */</span></td></tr>
<tr name="15857" id="15857">
<td>15857</td><td></td></tr>
<tr name="15858" id="15858">
<td>15858</td><td>        <span class="ct">/* MPU_EDRn - MPU Error Detail Register, Slave Port n */</span></td></tr>
<tr name="15859" id="15859">
<td>15859</td><td>        <a id="15859c9" class="tk">MPU_EDR_32B_tag</a> <a id="15859c25" class="tk">EDR1</a>;          <span class="ct">/* offset: 0x001C size: 32 bit */</span></td></tr>
<tr name="15860" id="15860">
<td>15860</td><td></td></tr>
<tr name="15861" id="15861">
<td>15861</td><td>        <span class="ct">/* MPU_EARn - MPU Error Address Register, Slave Port n */</span></td></tr>
<tr name="15862" id="15862">
<td>15862</td><td>        <a id="15862c9" class="tk">MPU_EAR_32B_tag</a> <a id="15862c25" class="tk">EAR2</a>;          <span class="ct">/* offset: 0x0020 size: 32 bit */</span></td></tr>
<tr name="15863" id="15863">
<td>15863</td><td></td></tr>
<tr name="15864" id="15864">
<td>15864</td><td>        <span class="ct">/* MPU_EDRn - MPU Error Detail Register, Slave Port n */</span></td></tr>
<tr name="15865" id="15865">
<td>15865</td><td>        <a id="15865c9" class="tk">MPU_EDR_32B_tag</a> <a id="15865c25" class="tk">EDR2</a>;          <span class="ct">/* offset: 0x0024 size: 32 bit */</span></td></tr>
<tr name="15866" id="15866">
<td>15866</td><td></td></tr>
<tr name="15867" id="15867">
<td>15867</td><td>        <span class="ct">/* MPU_EARn - MPU Error Address Register, Slave Port n */</span></td></tr>
<tr name="15868" id="15868">
<td>15868</td><td>        <a id="15868c9" class="tk">MPU_EAR_32B_tag</a> <a id="15868c25" class="tk">EAR3</a>;          <span class="ct">/* offset: 0x0028 size: 32 bit */</span></td></tr>
<tr name="15869" id="15869">
<td>15869</td><td></td></tr>
<tr name="15870" id="15870">
<td>15870</td><td>        <span class="ct">/* MPU_EDRn - MPU Error Detail Register, Slave Port n */</span></td></tr>
<tr name="15871" id="15871">
<td>15871</td><td>        <a id="15871c9" class="tk">MPU_EDR_32B_tag</a> <a id="15871c25" class="tk">EDR3</a>;          <span class="ct">/* offset: 0x002C size: 32 bit */</span></td></tr>
<tr name="15872" id="15872">
<td>15872</td><td>      <span class="br">}</span>;</td></tr>
<tr name="15873" id="15873">
<td>15873</td><td>    <span class="br">}</span>;</td></tr>
<tr name="15874" id="15874">
<td>15874</td><td></td></tr>
<tr name="15875" id="15875">
<td>15875</td><td>    <a id="15875c5" class="tk">int8_t</a> <a id="15875c12" class="tk">MPU_reserved_0030</a>[976];</td></tr>
<tr name="15876" id="15876">
<td>15876</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="15877" id="15877">
<td>15877</td><td>      <span class="ct">/*  Register set REGION */</span></td></tr>
<tr name="15878" id="15878">
<td>15878</td><td>      <a id="15878c7" class="tk">MPU_REGION_tag</a> <a id="15878c22" class="tk">REGION</a>[16];       <span class="ct">/* offset: 0x0400  (0x0010 x 16) */</span></td></tr>
<tr name="15879" id="15879">
<td>15879</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="15880" id="15880">
<td>15880</td><td>        <span class="ct">/* MPU_RGDn_Word0 - MPU Region Descriptor */</span></td></tr>
<tr name="15881" id="15881">
<td>15881</td><td>        <a id="15881c9" class="tk">MPU_RGD_WORD0_32B_tag</a> <a id="15881c31" class="tk">RGD0_WORD0</a>;<span class="ct">/* offset: 0x0400 size: 32 bit */</span></td></tr>
<tr name="15882" id="15882">
<td>15882</td><td></td></tr>
<tr name="15883" id="15883">
<td>15883</td><td>        <span class="ct">/* MPU_RGDn_Word1 - MPU Region Descriptor */</span></td></tr>
<tr name="15884" id="15884">
<td>15884</td><td>        <a id="15884c9" class="tk">MPU_RGD_WORD1_32B_tag</a> <a id="15884c31" class="tk">RGD0_WORD1</a>;<span class="ct">/* offset: 0x0404 size: 32 bit */</span></td></tr>
<tr name="15885" id="15885">
<td>15885</td><td></td></tr>
<tr name="15886" id="15886">
<td>15886</td><td>        <span class="ct">/* MPU_RGDn_Word2 - MPU Region Descriptor */</span></td></tr>
<tr name="15887" id="15887">
<td>15887</td><td>        <a id="15887c9" class="tk">MPU_RGD_WORD2_32B_tag</a> <a id="15887c31" class="tk">RGD0_WORD2</a>;<span class="ct">/* offset: 0x0408 size: 32 bit */</span></td></tr>
<tr name="15888" id="15888">
<td>15888</td><td></td></tr>
<tr name="15889" id="15889">
<td>15889</td><td>        <span class="ct">/* MPU_RGDn_Word3 - MPU Region Descriptor */</span></td></tr>
<tr name="15890" id="15890">
<td>15890</td><td>        <a id="15890c9" class="tk">MPU_RGD_WORD3_32B_tag</a> <a id="15890c31" class="tk">RGD0_WORD3</a>;<span class="ct">/* offset: 0x040C size: 32 bit */</span></td></tr>
<tr name="15891" id="15891">
<td>15891</td><td></td></tr>
<tr name="15892" id="15892">
<td>15892</td><td>        <span class="ct">/* MPU_RGDn_Word0 - MPU Region Descriptor */</span></td></tr>
<tr name="15893" id="15893">
<td>15893</td><td>        <a id="15893c9" class="tk">MPU_RGD_WORD0_32B_tag</a> <a id="15893c31" class="tk">RGD1_WORD0</a>;<span class="ct">/* offset: 0x0410 size: 32 bit */</span></td></tr>
<tr name="15894" id="15894">
<td>15894</td><td></td></tr>
<tr name="15895" id="15895">
<td>15895</td><td>        <span class="ct">/* MPU_RGDn_Word1 - MPU Region Descriptor */</span></td></tr>
<tr name="15896" id="15896">
<td>15896</td><td>        <a id="15896c9" class="tk">MPU_RGD_WORD1_32B_tag</a> <a id="15896c31" class="tk">RGD1_WORD1</a>;<span class="ct">/* offset: 0x0414 size: 32 bit */</span></td></tr>
<tr name="15897" id="15897">
<td>15897</td><td></td></tr>
<tr name="15898" id="15898">
<td>15898</td><td>        <span class="ct">/* MPU_RGDn_Word2 - MPU Region Descriptor */</span></td></tr>
<tr name="15899" id="15899">
<td>15899</td><td>        <a id="15899c9" class="tk">MPU_RGD_WORD2_32B_tag</a> <a id="15899c31" class="tk">RGD1_WORD2</a>;<span class="ct">/* offset: 0x0418 size: 32 bit */</span></td></tr>
<tr name="15900" id="15900">
<td>15900</td><td></td></tr>
<tr name="15901" id="15901">
<td>15901</td><td>        <span class="ct">/* MPU_RGDn_Word3 - MPU Region Descriptor */</span></td></tr>
<tr name="15902" id="15902">
<td>15902</td><td>        <a id="15902c9" class="tk">MPU_RGD_WORD3_32B_tag</a> <a id="15902c31" class="tk">RGD1_WORD3</a>;<span class="ct">/* offset: 0x041C size: 32 bit */</span></td></tr>
<tr name="15903" id="15903">
<td>15903</td><td></td></tr>
<tr name="15904" id="15904">
<td>15904</td><td>        <span class="ct">/* MPU_RGDn_Word0 - MPU Region Descriptor */</span></td></tr>
<tr name="15905" id="15905">
<td>15905</td><td>        <a id="15905c9" class="tk">MPU_RGD_WORD0_32B_tag</a> <a id="15905c31" class="tk">RGD2_WORD0</a>;<span class="ct">/* offset: 0x0420 size: 32 bit */</span></td></tr>
<tr name="15906" id="15906">
<td>15906</td><td></td></tr>
<tr name="15907" id="15907">
<td>15907</td><td>        <span class="ct">/* MPU_RGDn_Word1 - MPU Region Descriptor */</span></td></tr>
<tr name="15908" id="15908">
<td>15908</td><td>        <a id="15908c9" class="tk">MPU_RGD_WORD1_32B_tag</a> <a id="15908c31" class="tk">RGD2_WORD1</a>;<span class="ct">/* offset: 0x0424 size: 32 bit */</span></td></tr>
<tr name="15909" id="15909">
<td>15909</td><td></td></tr>
<tr name="15910" id="15910">
<td>15910</td><td>        <span class="ct">/* MPU_RGDn_Word2 - MPU Region Descriptor */</span></td></tr>
<tr name="15911" id="15911">
<td>15911</td><td>        <a id="15911c9" class="tk">MPU_RGD_WORD2_32B_tag</a> <a id="15911c31" class="tk">RGD2_WORD2</a>;<span class="ct">/* offset: 0x0428 size: 32 bit */</span></td></tr>
<tr name="15912" id="15912">
<td>15912</td><td></td></tr>
<tr name="15913" id="15913">
<td>15913</td><td>        <span class="ct">/* MPU_RGDn_Word3 - MPU Region Descriptor */</span></td></tr>
<tr name="15914" id="15914">
<td>15914</td><td>        <a id="15914c9" class="tk">MPU_RGD_WORD3_32B_tag</a> <a id="15914c31" class="tk">RGD2_WORD3</a>;<span class="ct">/* offset: 0x042C size: 32 bit */</span></td></tr>
<tr name="15915" id="15915">
<td>15915</td><td></td></tr>
<tr name="15916" id="15916">
<td>15916</td><td>        <span class="ct">/* MPU_RGDn_Word0 - MPU Region Descriptor */</span></td></tr>
<tr name="15917" id="15917">
<td>15917</td><td>        <a id="15917c9" class="tk">MPU_RGD_WORD0_32B_tag</a> <a id="15917c31" class="tk">RGD3_WORD0</a>;<span class="ct">/* offset: 0x0430 size: 32 bit */</span></td></tr>
<tr name="15918" id="15918">
<td>15918</td><td></td></tr>
<tr name="15919" id="15919">
<td>15919</td><td>        <span class="ct">/* MPU_RGDn_Word1 - MPU Region Descriptor */</span></td></tr>
<tr name="15920" id="15920">
<td>15920</td><td>        <a id="15920c9" class="tk">MPU_RGD_WORD1_32B_tag</a> <a id="15920c31" class="tk">RGD3_WORD1</a>;<span class="ct">/* offset: 0x0434 size: 32 bit */</span></td></tr>
<tr name="15921" id="15921">
<td>15921</td><td></td></tr>
<tr name="15922" id="15922">
<td>15922</td><td>        <span class="ct">/* MPU_RGDn_Word2 - MPU Region Descriptor */</span></td></tr>
<tr name="15923" id="15923">
<td>15923</td><td>        <a id="15923c9" class="tk">MPU_RGD_WORD2_32B_tag</a> <a id="15923c31" class="tk">RGD3_WORD2</a>;<span class="ct">/* offset: 0x0438 size: 32 bit */</span></td></tr>
<tr name="15924" id="15924">
<td>15924</td><td></td></tr>
<tr name="15925" id="15925">
<td>15925</td><td>        <span class="ct">/* MPU_RGDn_Word3 - MPU Region Descriptor */</span></td></tr>
<tr name="15926" id="15926">
<td>15926</td><td>        <a id="15926c9" class="tk">MPU_RGD_WORD3_32B_tag</a> <a id="15926c31" class="tk">RGD3_WORD3</a>;<span class="ct">/* offset: 0x043C size: 32 bit */</span></td></tr>
<tr name="15927" id="15927">
<td>15927</td><td></td></tr>
<tr name="15928" id="15928">
<td>15928</td><td>        <span class="ct">/* MPU_RGDn_Word0 - MPU Region Descriptor */</span></td></tr>
<tr name="15929" id="15929">
<td>15929</td><td>        <a id="15929c9" class="tk">MPU_RGD_WORD0_32B_tag</a> <a id="15929c31" class="tk">RGD4_WORD0</a>;<span class="ct">/* offset: 0x0440 size: 32 bit */</span></td></tr>
<tr name="15930" id="15930">
<td>15930</td><td></td></tr>
<tr name="15931" id="15931">
<td>15931</td><td>        <span class="ct">/* MPU_RGDn_Word1 - MPU Region Descriptor */</span></td></tr>
<tr name="15932" id="15932">
<td>15932</td><td>        <a id="15932c9" class="tk">MPU_RGD_WORD1_32B_tag</a> <a id="15932c31" class="tk">RGD4_WORD1</a>;<span class="ct">/* offset: 0x0444 size: 32 bit */</span></td></tr>
<tr name="15933" id="15933">
<td>15933</td><td></td></tr>
<tr name="15934" id="15934">
<td>15934</td><td>        <span class="ct">/* MPU_RGDn_Word2 - MPU Region Descriptor */</span></td></tr>
<tr name="15935" id="15935">
<td>15935</td><td>        <a id="15935c9" class="tk">MPU_RGD_WORD2_32B_tag</a> <a id="15935c31" class="tk">RGD4_WORD2</a>;<span class="ct">/* offset: 0x0448 size: 32 bit */</span></td></tr>
<tr name="15936" id="15936">
<td>15936</td><td></td></tr>
<tr name="15937" id="15937">
<td>15937</td><td>        <span class="ct">/* MPU_RGDn_Word3 - MPU Region Descriptor */</span></td></tr>
<tr name="15938" id="15938">
<td>15938</td><td>        <a id="15938c9" class="tk">MPU_RGD_WORD3_32B_tag</a> <a id="15938c31" class="tk">RGD4_WORD3</a>;<span class="ct">/* offset: 0x044C size: 32 bit */</span></td></tr>
<tr name="15939" id="15939">
<td>15939</td><td></td></tr>
<tr name="15940" id="15940">
<td>15940</td><td>        <span class="ct">/* MPU_RGDn_Word0 - MPU Region Descriptor */</span></td></tr>
<tr name="15941" id="15941">
<td>15941</td><td>        <a id="15941c9" class="tk">MPU_RGD_WORD0_32B_tag</a> <a id="15941c31" class="tk">RGD5_WORD0</a>;<span class="ct">/* offset: 0x0450 size: 32 bit */</span></td></tr>
<tr name="15942" id="15942">
<td>15942</td><td></td></tr>
<tr name="15943" id="15943">
<td>15943</td><td>        <span class="ct">/* MPU_RGDn_Word1 - MPU Region Descriptor */</span></td></tr>
<tr name="15944" id="15944">
<td>15944</td><td>        <a id="15944c9" class="tk">MPU_RGD_WORD1_32B_tag</a> <a id="15944c31" class="tk">RGD5_WORD1</a>;<span class="ct">/* offset: 0x0454 size: 32 bit */</span></td></tr>
<tr name="15945" id="15945">
<td>15945</td><td></td></tr>
<tr name="15946" id="15946">
<td>15946</td><td>        <span class="ct">/* MPU_RGDn_Word2 - MPU Region Descriptor */</span></td></tr>
<tr name="15947" id="15947">
<td>15947</td><td>        <a id="15947c9" class="tk">MPU_RGD_WORD2_32B_tag</a> <a id="15947c31" class="tk">RGD5_WORD2</a>;<span class="ct">/* offset: 0x0458 size: 32 bit */</span></td></tr>
<tr name="15948" id="15948">
<td>15948</td><td></td></tr>
<tr name="15949" id="15949">
<td>15949</td><td>        <span class="ct">/* MPU_RGDn_Word3 - MPU Region Descriptor */</span></td></tr>
<tr name="15950" id="15950">
<td>15950</td><td>        <a id="15950c9" class="tk">MPU_RGD_WORD3_32B_tag</a> <a id="15950c31" class="tk">RGD5_WORD3</a>;<span class="ct">/* offset: 0x045C size: 32 bit */</span></td></tr>
<tr name="15951" id="15951">
<td>15951</td><td></td></tr>
<tr name="15952" id="15952">
<td>15952</td><td>        <span class="ct">/* MPU_RGDn_Word0 - MPU Region Descriptor */</span></td></tr>
<tr name="15953" id="15953">
<td>15953</td><td>        <a id="15953c9" class="tk">MPU_RGD_WORD0_32B_tag</a> <a id="15953c31" class="tk">RGD6_WORD0</a>;<span class="ct">/* offset: 0x0460 size: 32 bit */</span></td></tr>
<tr name="15954" id="15954">
<td>15954</td><td></td></tr>
<tr name="15955" id="15955">
<td>15955</td><td>        <span class="ct">/* MPU_RGDn_Word1 - MPU Region Descriptor */</span></td></tr>
<tr name="15956" id="15956">
<td>15956</td><td>        <a id="15956c9" class="tk">MPU_RGD_WORD1_32B_tag</a> <a id="15956c31" class="tk">RGD6_WORD1</a>;<span class="ct">/* offset: 0x0464 size: 32 bit */</span></td></tr>
<tr name="15957" id="15957">
<td>15957</td><td></td></tr>
<tr name="15958" id="15958">
<td>15958</td><td>        <span class="ct">/* MPU_RGDn_Word2 - MPU Region Descriptor */</span></td></tr>
<tr name="15959" id="15959">
<td>15959</td><td>        <a id="15959c9" class="tk">MPU_RGD_WORD2_32B_tag</a> <a id="15959c31" class="tk">RGD6_WORD2</a>;<span class="ct">/* offset: 0x0468 size: 32 bit */</span></td></tr>
<tr name="15960" id="15960">
<td>15960</td><td></td></tr>
<tr name="15961" id="15961">
<td>15961</td><td>        <span class="ct">/* MPU_RGDn_Word3 - MPU Region Descriptor */</span></td></tr>
<tr name="15962" id="15962">
<td>15962</td><td>        <a id="15962c9" class="tk">MPU_RGD_WORD3_32B_tag</a> <a id="15962c31" class="tk">RGD6_WORD3</a>;<span class="ct">/* offset: 0x046C size: 32 bit */</span></td></tr>
<tr name="15963" id="15963">
<td>15963</td><td></td></tr>
<tr name="15964" id="15964">
<td>15964</td><td>        <span class="ct">/* MPU_RGDn_Word0 - MPU Region Descriptor */</span></td></tr>
<tr name="15965" id="15965">
<td>15965</td><td>        <a id="15965c9" class="tk">MPU_RGD_WORD0_32B_tag</a> <a id="15965c31" class="tk">RGD7_WORD0</a>;<span class="ct">/* offset: 0x0470 size: 32 bit */</span></td></tr>
<tr name="15966" id="15966">
<td>15966</td><td></td></tr>
<tr name="15967" id="15967">
<td>15967</td><td>        <span class="ct">/* MPU_RGDn_Word1 - MPU Region Descriptor */</span></td></tr>
<tr name="15968" id="15968">
<td>15968</td><td>        <a id="15968c9" class="tk">MPU_RGD_WORD1_32B_tag</a> <a id="15968c31" class="tk">RGD7_WORD1</a>;<span class="ct">/* offset: 0x0474 size: 32 bit */</span></td></tr>
<tr name="15969" id="15969">
<td>15969</td><td></td></tr>
<tr name="15970" id="15970">
<td>15970</td><td>        <span class="ct">/* MPU_RGDn_Word2 - MPU Region Descriptor */</span></td></tr>
<tr name="15971" id="15971">
<td>15971</td><td>        <a id="15971c9" class="tk">MPU_RGD_WORD2_32B_tag</a> <a id="15971c31" class="tk">RGD7_WORD2</a>;<span class="ct">/* offset: 0x0478 size: 32 bit */</span></td></tr>
<tr name="15972" id="15972">
<td>15972</td><td></td></tr>
<tr name="15973" id="15973">
<td>15973</td><td>        <span class="ct">/* MPU_RGDn_Word3 - MPU Region Descriptor */</span></td></tr>
<tr name="15974" id="15974">
<td>15974</td><td>        <a id="15974c9" class="tk">MPU_RGD_WORD3_32B_tag</a> <a id="15974c31" class="tk">RGD7_WORD3</a>;<span class="ct">/* offset: 0x047C size: 32 bit */</span></td></tr>
<tr name="15975" id="15975">
<td>15975</td><td></td></tr>
<tr name="15976" id="15976">
<td>15976</td><td>        <span class="ct">/* MPU_RGDn_Word0 - MPU Region Descriptor */</span></td></tr>
<tr name="15977" id="15977">
<td>15977</td><td>        <a id="15977c9" class="tk">MPU_RGD_WORD0_32B_tag</a> <a id="15977c31" class="tk">RGD8_WORD0</a>;<span class="ct">/* offset: 0x0480 size: 32 bit */</span></td></tr>
<tr name="15978" id="15978">
<td>15978</td><td></td></tr>
<tr name="15979" id="15979">
<td>15979</td><td>        <span class="ct">/* MPU_RGDn_Word1 - MPU Region Descriptor */</span></td></tr>
<tr name="15980" id="15980">
<td>15980</td><td>        <a id="15980c9" class="tk">MPU_RGD_WORD1_32B_tag</a> <a id="15980c31" class="tk">RGD8_WORD1</a>;<span class="ct">/* offset: 0x0484 size: 32 bit */</span></td></tr>
<tr name="15981" id="15981">
<td>15981</td><td></td></tr>
<tr name="15982" id="15982">
<td>15982</td><td>        <span class="ct">/* MPU_RGDn_Word2 - MPU Region Descriptor */</span></td></tr>
<tr name="15983" id="15983">
<td>15983</td><td>        <a id="15983c9" class="tk">MPU_RGD_WORD2_32B_tag</a> <a id="15983c31" class="tk">RGD8_WORD2</a>;<span class="ct">/* offset: 0x0488 size: 32 bit */</span></td></tr>
<tr name="15984" id="15984">
<td>15984</td><td></td></tr>
<tr name="15985" id="15985">
<td>15985</td><td>        <span class="ct">/* MPU_RGDn_Word3 - MPU Region Descriptor */</span></td></tr>
<tr name="15986" id="15986">
<td>15986</td><td>        <a id="15986c9" class="tk">MPU_RGD_WORD3_32B_tag</a> <a id="15986c31" class="tk">RGD8_WORD3</a>;<span class="ct">/* offset: 0x048C size: 32 bit */</span></td></tr>
<tr name="15987" id="15987">
<td>15987</td><td></td></tr>
<tr name="15988" id="15988">
<td>15988</td><td>        <span class="ct">/* MPU_RGDn_Word0 - MPU Region Descriptor */</span></td></tr>
<tr name="15989" id="15989">
<td>15989</td><td>        <a id="15989c9" class="tk">MPU_RGD_WORD0_32B_tag</a> <a id="15989c31" class="tk">RGD9_WORD0</a>;<span class="ct">/* offset: 0x0490 size: 32 bit */</span></td></tr>
<tr name="15990" id="15990">
<td>15990</td><td></td></tr>
<tr name="15991" id="15991">
<td>15991</td><td>        <span class="ct">/* MPU_RGDn_Word1 - MPU Region Descriptor */</span></td></tr>
<tr name="15992" id="15992">
<td>15992</td><td>        <a id="15992c9" class="tk">MPU_RGD_WORD1_32B_tag</a> <a id="15992c31" class="tk">RGD9_WORD1</a>;<span class="ct">/* offset: 0x0494 size: 32 bit */</span></td></tr>
<tr name="15993" id="15993">
<td>15993</td><td></td></tr>
<tr name="15994" id="15994">
<td>15994</td><td>        <span class="ct">/* MPU_RGDn_Word2 - MPU Region Descriptor */</span></td></tr>
<tr name="15995" id="15995">
<td>15995</td><td>        <a id="15995c9" class="tk">MPU_RGD_WORD2_32B_tag</a> <a id="15995c31" class="tk">RGD9_WORD2</a>;<span class="ct">/* offset: 0x0498 size: 32 bit */</span></td></tr>
<tr name="15996" id="15996">
<td>15996</td><td></td></tr>
<tr name="15997" id="15997">
<td>15997</td><td>        <span class="ct">/* MPU_RGDn_Word3 - MPU Region Descriptor */</span></td></tr>
<tr name="15998" id="15998">
<td>15998</td><td>        <a id="15998c9" class="tk">MPU_RGD_WORD3_32B_tag</a> <a id="15998c31" class="tk">RGD9_WORD3</a>;<span class="ct">/* offset: 0x049C size: 32 bit */</span></td></tr>
<tr name="15999" id="15999">
<td>15999</td><td></td></tr>
<tr name="16000" id="16000">
<td>16000</td><td>        <span class="ct">/* MPU_RGDn_Word0 - MPU Region Descriptor */</span></td></tr>
<tr name="16001" id="16001">
<td>16001</td><td>        <a id="16001c9" class="tk">MPU_RGD_WORD0_32B_tag</a> <a id="16001c31" class="tk">RGD10_WORD0</a>;<span class="ct">/* offset: 0x04A0 size: 32 bit */</span></td></tr>
<tr name="16002" id="16002">
<td>16002</td><td></td></tr>
<tr name="16003" id="16003">
<td>16003</td><td>        <span class="ct">/* MPU_RGDn_Word1 - MPU Region Descriptor */</span></td></tr>
<tr name="16004" id="16004">
<td>16004</td><td>        <a id="16004c9" class="tk">MPU_RGD_WORD1_32B_tag</a> <a id="16004c31" class="tk">RGD10_WORD1</a>;<span class="ct">/* offset: 0x04A4 size: 32 bit */</span></td></tr>
<tr name="16005" id="16005">
<td>16005</td><td></td></tr>
<tr name="16006" id="16006">
<td>16006</td><td>        <span class="ct">/* MPU_RGDn_Word2 - MPU Region Descriptor */</span></td></tr>
<tr name="16007" id="16007">
<td>16007</td><td>        <a id="16007c9" class="tk">MPU_RGD_WORD2_32B_tag</a> <a id="16007c31" class="tk">RGD10_WORD2</a>;<span class="ct">/* offset: 0x04A8 size: 32 bit */</span></td></tr>
<tr name="16008" id="16008">
<td>16008</td><td></td></tr>
<tr name="16009" id="16009">
<td>16009</td><td>        <span class="ct">/* MPU_RGDn_Word3 - MPU Region Descriptor */</span></td></tr>
<tr name="16010" id="16010">
<td>16010</td><td>        <a id="16010c9" class="tk">MPU_RGD_WORD3_32B_tag</a> <a id="16010c31" class="tk">RGD10_WORD3</a>;<span class="ct">/* offset: 0x04AC size: 32 bit */</span></td></tr>
<tr name="16011" id="16011">
<td>16011</td><td></td></tr>
<tr name="16012" id="16012">
<td>16012</td><td>        <span class="ct">/* MPU_RGDn_Word0 - MPU Region Descriptor */</span></td></tr>
<tr name="16013" id="16013">
<td>16013</td><td>        <a id="16013c9" class="tk">MPU_RGD_WORD0_32B_tag</a> <a id="16013c31" class="tk">RGD11_WORD0</a>;<span class="ct">/* offset: 0x04B0 size: 32 bit */</span></td></tr>
<tr name="16014" id="16014">
<td>16014</td><td></td></tr>
<tr name="16015" id="16015">
<td>16015</td><td>        <span class="ct">/* MPU_RGDn_Word1 - MPU Region Descriptor */</span></td></tr>
<tr name="16016" id="16016">
<td>16016</td><td>        <a id="16016c9" class="tk">MPU_RGD_WORD1_32B_tag</a> <a id="16016c31" class="tk">RGD11_WORD1</a>;<span class="ct">/* offset: 0x04B4 size: 32 bit */</span></td></tr>
<tr name="16017" id="16017">
<td>16017</td><td></td></tr>
<tr name="16018" id="16018">
<td>16018</td><td>        <span class="ct">/* MPU_RGDn_Word2 - MPU Region Descriptor */</span></td></tr>
<tr name="16019" id="16019">
<td>16019</td><td>        <a id="16019c9" class="tk">MPU_RGD_WORD2_32B_tag</a> <a id="16019c31" class="tk">RGD11_WORD2</a>;<span class="ct">/* offset: 0x04B8 size: 32 bit */</span></td></tr>
<tr name="16020" id="16020">
<td>16020</td><td></td></tr>
<tr name="16021" id="16021">
<td>16021</td><td>        <span class="ct">/* MPU_RGDn_Word3 - MPU Region Descriptor */</span></td></tr>
<tr name="16022" id="16022">
<td>16022</td><td>        <a id="16022c9" class="tk">MPU_RGD_WORD3_32B_tag</a> <a id="16022c31" class="tk">RGD11_WORD3</a>;<span class="ct">/* offset: 0x04BC size: 32 bit */</span></td></tr>
<tr name="16023" id="16023">
<td>16023</td><td></td></tr>
<tr name="16024" id="16024">
<td>16024</td><td>        <span class="ct">/* MPU_RGDn_Word0 - MPU Region Descriptor */</span></td></tr>
<tr name="16025" id="16025">
<td>16025</td><td>        <a id="16025c9" class="tk">MPU_RGD_WORD0_32B_tag</a> <a id="16025c31" class="tk">RGD12_WORD0</a>;<span class="ct">/* offset: 0x04C0 size: 32 bit */</span></td></tr>
<tr name="16026" id="16026">
<td>16026</td><td></td></tr>
<tr name="16027" id="16027">
<td>16027</td><td>        <span class="ct">/* MPU_RGDn_Word1 - MPU Region Descriptor */</span></td></tr>
<tr name="16028" id="16028">
<td>16028</td><td>        <a id="16028c9" class="tk">MPU_RGD_WORD1_32B_tag</a> <a id="16028c31" class="tk">RGD12_WORD1</a>;<span class="ct">/* offset: 0x04C4 size: 32 bit */</span></td></tr>
<tr name="16029" id="16029">
<td>16029</td><td></td></tr>
<tr name="16030" id="16030">
<td>16030</td><td>        <span class="ct">/* MPU_RGDn_Word2 - MPU Region Descriptor */</span></td></tr>
<tr name="16031" id="16031">
<td>16031</td><td>        <a id="16031c9" class="tk">MPU_RGD_WORD2_32B_tag</a> <a id="16031c31" class="tk">RGD12_WORD2</a>;<span class="ct">/* offset: 0x04C8 size: 32 bit */</span></td></tr>
<tr name="16032" id="16032">
<td>16032</td><td></td></tr>
<tr name="16033" id="16033">
<td>16033</td><td>        <span class="ct">/* MPU_RGDn_Word3 - MPU Region Descriptor */</span></td></tr>
<tr name="16034" id="16034">
<td>16034</td><td>        <a id="16034c9" class="tk">MPU_RGD_WORD3_32B_tag</a> <a id="16034c31" class="tk">RGD12_WORD3</a>;<span class="ct">/* offset: 0x04CC size: 32 bit */</span></td></tr>
<tr name="16035" id="16035">
<td>16035</td><td></td></tr>
<tr name="16036" id="16036">
<td>16036</td><td>        <span class="ct">/* MPU_RGDn_Word0 - MPU Region Descriptor */</span></td></tr>
<tr name="16037" id="16037">
<td>16037</td><td>        <a id="16037c9" class="tk">MPU_RGD_WORD0_32B_tag</a> <a id="16037c31" class="tk">RGD13_WORD0</a>;<span class="ct">/* offset: 0x04D0 size: 32 bit */</span></td></tr>
<tr name="16038" id="16038">
<td>16038</td><td></td></tr>
<tr name="16039" id="16039">
<td>16039</td><td>        <span class="ct">/* MPU_RGDn_Word1 - MPU Region Descriptor */</span></td></tr>
<tr name="16040" id="16040">
<td>16040</td><td>        <a id="16040c9" class="tk">MPU_RGD_WORD1_32B_tag</a> <a id="16040c31" class="tk">RGD13_WORD1</a>;<span class="ct">/* offset: 0x04D4 size: 32 bit */</span></td></tr>
<tr name="16041" id="16041">
<td>16041</td><td></td></tr>
<tr name="16042" id="16042">
<td>16042</td><td>        <span class="ct">/* MPU_RGDn_Word2 - MPU Region Descriptor */</span></td></tr>
<tr name="16043" id="16043">
<td>16043</td><td>        <a id="16043c9" class="tk">MPU_RGD_WORD2_32B_tag</a> <a id="16043c31" class="tk">RGD13_WORD2</a>;<span class="ct">/* offset: 0x04D8 size: 32 bit */</span></td></tr>
<tr name="16044" id="16044">
<td>16044</td><td></td></tr>
<tr name="16045" id="16045">
<td>16045</td><td>        <span class="ct">/* MPU_RGDn_Word3 - MPU Region Descriptor */</span></td></tr>
<tr name="16046" id="16046">
<td>16046</td><td>        <a id="16046c9" class="tk">MPU_RGD_WORD3_32B_tag</a> <a id="16046c31" class="tk">RGD13_WORD3</a>;<span class="ct">/* offset: 0x04DC size: 32 bit */</span></td></tr>
<tr name="16047" id="16047">
<td>16047</td><td></td></tr>
<tr name="16048" id="16048">
<td>16048</td><td>        <span class="ct">/* MPU_RGDn_Word0 - MPU Region Descriptor */</span></td></tr>
<tr name="16049" id="16049">
<td>16049</td><td>        <a id="16049c9" class="tk">MPU_RGD_WORD0_32B_tag</a> <a id="16049c31" class="tk">RGD14_WORD0</a>;<span class="ct">/* offset: 0x04E0 size: 32 bit */</span></td></tr>
<tr name="16050" id="16050">
<td>16050</td><td></td></tr>
<tr name="16051" id="16051">
<td>16051</td><td>        <span class="ct">/* MPU_RGDn_Word1 - MPU Region Descriptor */</span></td></tr>
<tr name="16052" id="16052">
<td>16052</td><td>        <a id="16052c9" class="tk">MPU_RGD_WORD1_32B_tag</a> <a id="16052c31" class="tk">RGD14_WORD1</a>;<span class="ct">/* offset: 0x04E4 size: 32 bit */</span></td></tr>
<tr name="16053" id="16053">
<td>16053</td><td></td></tr>
<tr name="16054" id="16054">
<td>16054</td><td>        <span class="ct">/* MPU_RGDn_Word2 - MPU Region Descriptor */</span></td></tr>
<tr name="16055" id="16055">
<td>16055</td><td>        <a id="16055c9" class="tk">MPU_RGD_WORD2_32B_tag</a> <a id="16055c31" class="tk">RGD14_WORD2</a>;<span class="ct">/* offset: 0x04E8 size: 32 bit */</span></td></tr>
<tr name="16056" id="16056">
<td>16056</td><td></td></tr>
<tr name="16057" id="16057">
<td>16057</td><td>        <span class="ct">/* MPU_RGDn_Word3 - MPU Region Descriptor */</span></td></tr>
<tr name="16058" id="16058">
<td>16058</td><td>        <a id="16058c9" class="tk">MPU_RGD_WORD3_32B_tag</a> <a id="16058c31" class="tk">RGD14_WORD3</a>;<span class="ct">/* offset: 0x04EC size: 32 bit */</span></td></tr>
<tr name="16059" id="16059">
<td>16059</td><td></td></tr>
<tr name="16060" id="16060">
<td>16060</td><td>        <span class="ct">/* MPU_RGDn_Word0 - MPU Region Descriptor */</span></td></tr>
<tr name="16061" id="16061">
<td>16061</td><td>        <a id="16061c9" class="tk">MPU_RGD_WORD0_32B_tag</a> <a id="16061c31" class="tk">RGD15_WORD0</a>;<span class="ct">/* offset: 0x04F0 size: 32 bit */</span></td></tr>
<tr name="16062" id="16062">
<td>16062</td><td></td></tr>
<tr name="16063" id="16063">
<td>16063</td><td>        <span class="ct">/* MPU_RGDn_Word1 - MPU Region Descriptor */</span></td></tr>
<tr name="16064" id="16064">
<td>16064</td><td>        <a id="16064c9" class="tk">MPU_RGD_WORD1_32B_tag</a> <a id="16064c31" class="tk">RGD15_WORD1</a>;<span class="ct">/* offset: 0x04F4 size: 32 bit */</span></td></tr>
<tr name="16065" id="16065">
<td>16065</td><td></td></tr>
<tr name="16066" id="16066">
<td>16066</td><td>        <span class="ct">/* MPU_RGDn_Word2 - MPU Region Descriptor */</span></td></tr>
<tr name="16067" id="16067">
<td>16067</td><td>        <a id="16067c9" class="tk">MPU_RGD_WORD2_32B_tag</a> <a id="16067c31" class="tk">RGD15_WORD2</a>;<span class="ct">/* offset: 0x04F8 size: 32 bit */</span></td></tr>
<tr name="16068" id="16068">
<td>16068</td><td></td></tr>
<tr name="16069" id="16069">
<td>16069</td><td>        <span class="ct">/* MPU_RGDn_Word3 - MPU Region Descriptor */</span></td></tr>
<tr name="16070" id="16070">
<td>16070</td><td>        <a id="16070c9" class="tk">MPU_RGD_WORD3_32B_tag</a> <a id="16070c31" class="tk">RGD15_WORD3</a>;<span class="ct">/* offset: 0x04FC size: 32 bit */</span></td></tr>
<tr name="16071" id="16071">
<td>16071</td><td>      <span class="br">}</span>;</td></tr>
<tr name="16072" id="16072">
<td>16072</td><td>    <span class="br">}</span>;</td></tr>
<tr name="16073" id="16073">
<td>16073</td><td></td></tr>
<tr name="16074" id="16074">
<td>16074</td><td>    <a id="16074c5" class="tk">int8_t</a> <a id="16074c12" class="tk">MPU_reserved_0500</a>[768];</td></tr>
<tr name="16075" id="16075">
<td>16075</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="16076" id="16076">
<td>16076</td><td>      <span class="ct">/* MPU_RGDAACn -  MPU Region Descriptor Alternate Access Control */</span></td></tr>
<tr name="16077" id="16077">
<td>16077</td><td>      <a id="16077c7" class="tk">MPU_RGDAAC_32B_tag</a> <a id="16077c26" class="tk">RGDAAC</a>[16];   <span class="ct">/* offset: 0x0800  (0x0004 x 16) */</span></td></tr>
<tr name="16078" id="16078">
<td>16078</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16079" id="16079">
<td>16079</td><td>        <span class="ct">/* MPU_RGDAACn -  MPU Region Descriptor Alternate Access Control */</span></td></tr>
<tr name="16080" id="16080">
<td>16080</td><td>        <a id="16080c9" class="tk">MPU_RGDAAC_32B_tag</a> <a id="16080c28" class="tk">RGDAAC0</a>;    <span class="ct">/* offset: 0x0800 size: 32 bit */</span></td></tr>
<tr name="16081" id="16081">
<td>16081</td><td>        <a id="16081c9" class="tk">MPU_RGDAAC_32B_tag</a> <a id="16081c28" class="tk">RGDAAC1</a>;    <span class="ct">/* offset: 0x0804 size: 32 bit */</span></td></tr>
<tr name="16082" id="16082">
<td>16082</td><td>        <a id="16082c9" class="tk">MPU_RGDAAC_32B_tag</a> <a id="16082c28" class="tk">RGDAAC2</a>;    <span class="ct">/* offset: 0x0808 size: 32 bit */</span></td></tr>
<tr name="16083" id="16083">
<td>16083</td><td>        <a id="16083c9" class="tk">MPU_RGDAAC_32B_tag</a> <a id="16083c28" class="tk">RGDAAC3</a>;    <span class="ct">/* offset: 0x080C size: 32 bit */</span></td></tr>
<tr name="16084" id="16084">
<td>16084</td><td>        <a id="16084c9" class="tk">MPU_RGDAAC_32B_tag</a> <a id="16084c28" class="tk">RGDAAC4</a>;    <span class="ct">/* offset: 0x0810 size: 32 bit */</span></td></tr>
<tr name="16085" id="16085">
<td>16085</td><td>        <a id="16085c9" class="tk">MPU_RGDAAC_32B_tag</a> <a id="16085c28" class="tk">RGDAAC5</a>;    <span class="ct">/* offset: 0x0814 size: 32 bit */</span></td></tr>
<tr name="16086" id="16086">
<td>16086</td><td>        <a id="16086c9" class="tk">MPU_RGDAAC_32B_tag</a> <a id="16086c28" class="tk">RGDAAC6</a>;    <span class="ct">/* offset: 0x0818 size: 32 bit */</span></td></tr>
<tr name="16087" id="16087">
<td>16087</td><td>        <a id="16087c9" class="tk">MPU_RGDAAC_32B_tag</a> <a id="16087c28" class="tk">RGDAAC7</a>;    <span class="ct">/* offset: 0x081C size: 32 bit */</span></td></tr>
<tr name="16088" id="16088">
<td>16088</td><td>        <a id="16088c9" class="tk">MPU_RGDAAC_32B_tag</a> <a id="16088c28" class="tk">RGDAAC8</a>;    <span class="ct">/* offset: 0x0820 size: 32 bit */</span></td></tr>
<tr name="16089" id="16089">
<td>16089</td><td>        <a id="16089c9" class="tk">MPU_RGDAAC_32B_tag</a> <a id="16089c28" class="tk">RGDAAC9</a>;    <span class="ct">/* offset: 0x0824 size: 32 bit */</span></td></tr>
<tr name="16090" id="16090">
<td>16090</td><td>        <a id="16090c9" class="tk">MPU_RGDAAC_32B_tag</a> <a id="16090c28" class="tk">RGDAAC10</a>;   <span class="ct">/* offset: 0x0828 size: 32 bit */</span></td></tr>
<tr name="16091" id="16091">
<td>16091</td><td>        <a id="16091c9" class="tk">MPU_RGDAAC_32B_tag</a> <a id="16091c28" class="tk">RGDAAC11</a>;   <span class="ct">/* offset: 0x082C size: 32 bit */</span></td></tr>
<tr name="16092" id="16092">
<td>16092</td><td>        <a id="16092c9" class="tk">MPU_RGDAAC_32B_tag</a> <a id="16092c28" class="tk">RGDAAC12</a>;   <span class="ct">/* offset: 0x0830 size: 32 bit */</span></td></tr>
<tr name="16093" id="16093">
<td>16093</td><td>        <a id="16093c9" class="tk">MPU_RGDAAC_32B_tag</a> <a id="16093c28" class="tk">RGDAAC13</a>;   <span class="ct">/* offset: 0x0834 size: 32 bit */</span></td></tr>
<tr name="16094" id="16094">
<td>16094</td><td>        <a id="16094c9" class="tk">MPU_RGDAAC_32B_tag</a> <a id="16094c28" class="tk">RGDAAC14</a>;   <span class="ct">/* offset: 0x0838 size: 32 bit */</span></td></tr>
<tr name="16095" id="16095">
<td>16095</td><td>        <a id="16095c9" class="tk">MPU_RGDAAC_32B_tag</a> <a id="16095c28" class="tk">RGDAAC15</a>;   <span class="ct">/* offset: 0x083C size: 32 bit */</span></td></tr>
<tr name="16096" id="16096">
<td>16096</td><td>      <span class="br">}</span>;</td></tr>
<tr name="16097" id="16097">
<td>16097</td><td>    <span class="br">}</span>;</td></tr>
<tr name="16098" id="16098">
<td>16098</td><td></td></tr>
<tr name="16099" id="16099">
<td>16099</td><td>    <a id="16099c5" class="tk">int8_t</a> <a id="16099c12" class="tk">MPU_reserved_0840</a>[14272];</td></tr>
<tr name="16100" id="16100">
<td>16100</td><td>  <span class="br">}</span> <a id="16100c5" class="tk">MPU_tag</a>;</td></tr>
<tr name="16101" id="16101">
<td>16101</td><td></td></tr>
<tr name="16102" id="16102">
<td>16102</td><td><span class="pp">#define</span> <a id="16102c9" class="tk">MPU</a>                            (<a id="16102c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="16102c52" class="tk">MPU_tag</a> <a id="16102c60" class="tk">*</a>) 0xFFF10000UL)</td></tr>
<tr name="16103" id="16103">
<td>16103</td><td></td></tr>
<tr name="16104" id="16104">
<td>16104</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="16105" id="16105">
<td>16105</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="16106" id="16106">
<td>16106</td><td>  <span class="ct">/* Module: SEMA4  */</span></td></tr>
<tr name="16107" id="16107">
<td>16107</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="16108" id="16108">
<td>16108</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="16109" id="16109">
<td>16109</td><td></td></tr>
<tr name="16110" id="16110">
<td>16110</td><td>  <span class="ct">/* Register layout for all registers GATE ... */</span></td></tr>
<tr name="16111" id="16111">
<td>16111</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SEMA4_GATEn - Semephores Gate Register */</span></td></tr>
<tr name="16112" id="16112">
<td>16112</td><td>    <a id="16112c5" class="tk">vuint8_t</a> <a id="16112c14" class="tk">R</a>;</td></tr>
<tr name="16113" id="16113">
<td>16113</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16114" id="16114">
<td>16114</td><td>     <a id="16114c6" class="tk">vuint8_t</a><a id="16114c14" class="tk">:</a></td></tr>
<tr name="16115" id="16115">
<td>16115</td><td>      6;</td></tr>
<tr name="16116" id="16116">
<td>16116</td><td>      <a id="16116c7" class="tk">vuint8_t</a> <a id="16116c16" class="tk">GTFSM</a><a id="16116c21" class="tk">:</a>2;                <span class="ct">/* Gate Finite State machine */</span></td></tr>
<tr name="16117" id="16117">
<td>16117</td><td>    <span class="br">}</span> <a id="16117c7" class="tk">B</a>;</td></tr>
<tr name="16118" id="16118">
<td>16118</td><td>  <span class="br">}</span> <a id="16118c5" class="tk">SEMA4_GATE_8B_tag</a>;</td></tr>
<tr name="16119" id="16119">
<td>16119</td><td></td></tr>
<tr name="16120" id="16120">
<td>16120</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SEMA4_CP0INE - Semaphores Processor IRQ Notification Enable */</span></td></tr>
<tr name="16121" id="16121">
<td>16121</td><td>    <a id="16121c5" class="tk">vuint16_t</a> <a id="16121c15" class="tk">R</a>;</td></tr>
<tr name="16122" id="16122">
<td>16122</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16123" id="16123">
<td>16123</td><td>      <a id="16123c7" class="tk">vuint16_t</a> <a id="16123c17" class="tk">INE</a><a id="16123c20" class="tk">:</a>16;                <span class="ct">/* Interrupt Request Notification Enable */</span></td></tr>
<tr name="16124" id="16124">
<td>16124</td><td>    <span class="br">}</span> <a id="16124c7" class="tk">B</a>;</td></tr>
<tr name="16125" id="16125">
<td>16125</td><td>  <span class="br">}</span> <a id="16125c5" class="tk">SEMA4_CP0INE_16B_tag</a>;</td></tr>
<tr name="16126" id="16126">
<td>16126</td><td></td></tr>
<tr name="16127" id="16127">
<td>16127</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SEMA4_CP1INE - Semaphores Processor IRQ Notification Enable */</span></td></tr>
<tr name="16128" id="16128">
<td>16128</td><td>    <a id="16128c5" class="tk">vuint16_t</a> <a id="16128c15" class="tk">R</a>;</td></tr>
<tr name="16129" id="16129">
<td>16129</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16130" id="16130">
<td>16130</td><td>      <a id="16130c7" class="tk">vuint16_t</a> <a id="16130c17" class="tk">INE</a><a id="16130c20" class="tk">:</a>16;                <span class="ct">/* Interrupt Request Notification Enable */</span></td></tr>
<tr name="16131" id="16131">
<td>16131</td><td>    <span class="br">}</span> <a id="16131c7" class="tk">B</a>;</td></tr>
<tr name="16132" id="16132">
<td>16132</td><td>  <span class="br">}</span> <a id="16132c5" class="tk">SEMA4_CP1INE_16B_tag</a>;</td></tr>
<tr name="16133" id="16133">
<td>16133</td><td></td></tr>
<tr name="16134" id="16134">
<td>16134</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SEMA4_CP0NTF - Semaphores Processor IRQ Notification */</span></td></tr>
<tr name="16135" id="16135">
<td>16135</td><td>    <a id="16135c5" class="tk">vuint16_t</a> <a id="16135c15" class="tk">R</a>;</td></tr>
<tr name="16136" id="16136">
<td>16136</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16137" id="16137">
<td>16137</td><td>      <a id="16137c7" class="tk">vuint16_t</a> <a id="16137c17" class="tk">GN</a><a id="16137c19" class="tk">:</a>16;                 <span class="ct">/* Gate 0 Notification */</span></td></tr>
<tr name="16138" id="16138">
<td>16138</td><td>    <span class="br">}</span> <a id="16138c7" class="tk">B</a>;</td></tr>
<tr name="16139" id="16139">
<td>16139</td><td>  <span class="br">}</span> <a id="16139c5" class="tk">SEMA4_CP0NTF_16B_tag</a>;</td></tr>
<tr name="16140" id="16140">
<td>16140</td><td></td></tr>
<tr name="16141" id="16141">
<td>16141</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SEMA4_CP1NTF - Semaphores Processor IRQ Notification */</span></td></tr>
<tr name="16142" id="16142">
<td>16142</td><td>    <a id="16142c5" class="tk">vuint16_t</a> <a id="16142c15" class="tk">R</a>;</td></tr>
<tr name="16143" id="16143">
<td>16143</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16144" id="16144">
<td>16144</td><td>      <a id="16144c7" class="tk">vuint16_t</a> <a id="16144c17" class="tk">GN</a><a id="16144c19" class="tk">:</a>16;                 <span class="ct">/* Gate 1 Notification */</span></td></tr>
<tr name="16145" id="16145">
<td>16145</td><td>    <span class="br">}</span> <a id="16145c7" class="tk">B</a>;</td></tr>
<tr name="16146" id="16146">
<td>16146</td><td>  <span class="br">}</span> <a id="16146c5" class="tk">SEMA4_CP1NTF_16B_tag</a>;</td></tr>
<tr name="16147" id="16147">
<td>16147</td><td></td></tr>
<tr name="16148" id="16148">
<td>16148</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SEMA4_RSTGT -  Semaphores Reset Gate */</span></td></tr>
<tr name="16149" id="16149">
<td>16149</td><td>    <a id="16149c5" class="tk">vuint16_t</a> <a id="16149c15" class="tk">R</a>;</td></tr>
<tr name="16150" id="16150">
<td>16150</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16151" id="16151">
<td>16151</td><td>     <a id="16151c6" class="tk">vuint16_t</a><a id="16151c15" class="tk">:</a></td></tr>
<tr name="16152" id="16152">
<td>16152</td><td>      2;</td></tr>
<tr name="16153" id="16153">
<td>16153</td><td>      <a id="16153c7" class="tk">vuint16_t</a> <a id="16153c17" class="tk">RSTGSM</a><a id="16153c23" class="tk">:</a>2;              <span class="ct">/* Reset Gate Finite State Machine */</span></td></tr>
<tr name="16154" id="16154">
<td>16154</td><td>      <a id="16154c7" class="tk">vuint16_t</a> <a id="16154c17" class="tk">RSTGDP</a><a id="16154c23" class="tk">:</a>7;              <span class="ct">/* Reset Gate Data Pattern */</span></td></tr>
<tr name="16155" id="16155">
<td>16155</td><td>      <a id="16155c7" class="tk">vuint16_t</a> <a id="16155c17" class="tk">RSTGMS</a><a id="16155c23" class="tk">:</a>3;              <span class="ct">/* Reset Gate Bus Master */</span></td></tr>
<tr name="16156" id="16156">
<td>16156</td><td>      <a id="16156c7" class="tk">vuint16_t</a> <a id="16156c17" class="tk">RSTGTN</a><a id="16156c23" class="tk">:</a>8;              <span class="ct">/* Reset Gate Number */</span></td></tr>
<tr name="16157" id="16157">
<td>16157</td><td>    <span class="br">}</span> <a id="16157c7" class="tk">B</a>;</td></tr>
<tr name="16158" id="16158">
<td>16158</td><td>  <span class="br">}</span> <a id="16158c5" class="tk">SEMA4_RSTGT_16B_tag</a>;</td></tr>
<tr name="16159" id="16159">
<td>16159</td><td></td></tr>
<tr name="16160" id="16160">
<td>16160</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SEMA4_RSTNTF - Semaphores Reset Reset IRQ Notification */</span></td></tr>
<tr name="16161" id="16161">
<td>16161</td><td>    <a id="16161c5" class="tk">vuint16_t</a> <a id="16161c15" class="tk">R</a>;</td></tr>
<tr name="16162" id="16162">
<td>16162</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16163" id="16163">
<td>16163</td><td>     <a id="16163c6" class="tk">vuint16_t</a><a id="16163c15" class="tk">:</a></td></tr>
<tr name="16164" id="16164">
<td>16164</td><td>      2;</td></tr>
<tr name="16165" id="16165">
<td>16165</td><td>      <a id="16165c7" class="tk">vuint16_t</a> <a id="16165c17" class="tk">RSTNSM</a><a id="16165c23" class="tk">:</a>2;              <span class="ct">/* Reset Gate Finite State Machine */</span></td></tr>
<tr name="16166" id="16166">
<td>16166</td><td>      <a id="16166c7" class="tk">vuint16_t</a> <a id="16166c17" class="tk">RSTNDP</a><a id="16166c23" class="tk">:</a>7;              <span class="ct">/* Reset Gate Data Pattern */</span></td></tr>
<tr name="16167" id="16167">
<td>16167</td><td>      <a id="16167c7" class="tk">vuint16_t</a> <a id="16167c17" class="tk">RSTNMS</a><a id="16167c23" class="tk">:</a>3;              <span class="ct">/* Reset Gate Bus Master */</span></td></tr>
<tr name="16168" id="16168">
<td>16168</td><td>      <a id="16168c7" class="tk">vuint16_t</a> <a id="16168c17" class="tk">RSTNTN</a><a id="16168c23" class="tk">:</a>8;              <span class="ct">/* Reset Gate Number */</span></td></tr>
<tr name="16169" id="16169">
<td>16169</td><td>    <span class="br">}</span> <a id="16169c7" class="tk">B</a>;</td></tr>
<tr name="16170" id="16170">
<td>16170</td><td>  <span class="br">}</span> <a id="16170c5" class="tk">SEMA4_RSTNTF_16B_tag</a>;</td></tr>
<tr name="16171" id="16171">
<td>16171</td><td></td></tr>
<tr name="16172" id="16172">
<td>16172</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="16172c18" class="tk">SEMA4_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="16173" id="16173">
<td>16173</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="16174" id="16174">
<td>16174</td><td>      <span class="ct">/* SEMA4_GATEn - Semephores Gate Register */</span></td></tr>
<tr name="16175" id="16175">
<td>16175</td><td>      <a id="16175c7" class="tk">SEMA4_GATE_8B_tag</a> <a id="16175c25" class="tk">GATE</a>[16];      <span class="ct">/* offset: 0x0000  (0x0001 x 16) */</span></td></tr>
<tr name="16176" id="16176">
<td>16176</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16177" id="16177">
<td>16177</td><td>        <span class="ct">/* SEMA4_GATEn - Semephores Gate Register */</span></td></tr>
<tr name="16178" id="16178">
<td>16178</td><td>        <a id="16178c9" class="tk">SEMA4_GATE_8B_tag</a> <a id="16178c27" class="tk">GATE0</a>;       <span class="ct">/* offset: 0x0000 size: 8 bit */</span></td></tr>
<tr name="16179" id="16179">
<td>16179</td><td>        <a id="16179c9" class="tk">SEMA4_GATE_8B_tag</a> <a id="16179c27" class="tk">GATE1</a>;       <span class="ct">/* offset: 0x0001 size: 8 bit */</span></td></tr>
<tr name="16180" id="16180">
<td>16180</td><td>        <a id="16180c9" class="tk">SEMA4_GATE_8B_tag</a> <a id="16180c27" class="tk">GATE2</a>;       <span class="ct">/* offset: 0x0002 size: 8 bit */</span></td></tr>
<tr name="16181" id="16181">
<td>16181</td><td>        <a id="16181c9" class="tk">SEMA4_GATE_8B_tag</a> <a id="16181c27" class="tk">GATE3</a>;       <span class="ct">/* offset: 0x0003 size: 8 bit */</span></td></tr>
<tr name="16182" id="16182">
<td>16182</td><td>        <a id="16182c9" class="tk">SEMA4_GATE_8B_tag</a> <a id="16182c27" class="tk">GATE4</a>;       <span class="ct">/* offset: 0x0004 size: 8 bit */</span></td></tr>
<tr name="16183" id="16183">
<td>16183</td><td>        <a id="16183c9" class="tk">SEMA4_GATE_8B_tag</a> <a id="16183c27" class="tk">GATE5</a>;       <span class="ct">/* offset: 0x0005 size: 8 bit */</span></td></tr>
<tr name="16184" id="16184">
<td>16184</td><td>        <a id="16184c9" class="tk">SEMA4_GATE_8B_tag</a> <a id="16184c27" class="tk">GATE6</a>;       <span class="ct">/* offset: 0x0006 size: 8 bit */</span></td></tr>
<tr name="16185" id="16185">
<td>16185</td><td>        <a id="16185c9" class="tk">SEMA4_GATE_8B_tag</a> <a id="16185c27" class="tk">GATE7</a>;       <span class="ct">/* offset: 0x0007 size: 8 bit */</span></td></tr>
<tr name="16186" id="16186">
<td>16186</td><td>        <a id="16186c9" class="tk">SEMA4_GATE_8B_tag</a> <a id="16186c27" class="tk">GATE8</a>;       <span class="ct">/* offset: 0x0008 size: 8 bit */</span></td></tr>
<tr name="16187" id="16187">
<td>16187</td><td>        <a id="16187c9" class="tk">SEMA4_GATE_8B_tag</a> <a id="16187c27" class="tk">GATE9</a>;       <span class="ct">/* offset: 0x0009 size: 8 bit */</span></td></tr>
<tr name="16188" id="16188">
<td>16188</td><td>        <a id="16188c9" class="tk">SEMA4_GATE_8B_tag</a> <a id="16188c27" class="tk">GATE10</a>;      <span class="ct">/* offset: 0x000A size: 8 bit */</span></td></tr>
<tr name="16189" id="16189">
<td>16189</td><td>        <a id="16189c9" class="tk">SEMA4_GATE_8B_tag</a> <a id="16189c27" class="tk">GATE11</a>;      <span class="ct">/* offset: 0x000B size: 8 bit */</span></td></tr>
<tr name="16190" id="16190">
<td>16190</td><td>        <a id="16190c9" class="tk">SEMA4_GATE_8B_tag</a> <a id="16190c27" class="tk">GATE12</a>;      <span class="ct">/* offset: 0x000C size: 8 bit */</span></td></tr>
<tr name="16191" id="16191">
<td>16191</td><td>        <a id="16191c9" class="tk">SEMA4_GATE_8B_tag</a> <a id="16191c27" class="tk">GATE13</a>;      <span class="ct">/* offset: 0x000D size: 8 bit */</span></td></tr>
<tr name="16192" id="16192">
<td>16192</td><td>        <a id="16192c9" class="tk">SEMA4_GATE_8B_tag</a> <a id="16192c27" class="tk">GATE14</a>;      <span class="ct">/* offset: 0x000E size: 8 bit */</span></td></tr>
<tr name="16193" id="16193">
<td>16193</td><td>        <a id="16193c9" class="tk">SEMA4_GATE_8B_tag</a> <a id="16193c27" class="tk">GATE15</a>;      <span class="ct">/* offset: 0x000F size: 8 bit */</span></td></tr>
<tr name="16194" id="16194">
<td>16194</td><td>      <span class="br">}</span>;</td></tr>
<tr name="16195" id="16195">
<td>16195</td><td>    <span class="br">}</span>;</td></tr>
<tr name="16196" id="16196">
<td>16196</td><td></td></tr>
<tr name="16197" id="16197">
<td>16197</td><td>    <a id="16197c5" class="tk">int8_t</a> <a id="16197c12" class="tk">SEMA4_reserved_0010</a>[48];</td></tr>
<tr name="16198" id="16198">
<td>16198</td><td></td></tr>
<tr name="16199" id="16199">
<td>16199</td><td>    <span class="ct">/* SEMA4_CP0INE - Semaphores Processor IRQ Notification Enable */</span></td></tr>
<tr name="16200" id="16200">
<td>16200</td><td>    <a id="16200c5" class="tk">SEMA4_CP0INE_16B_tag</a> <a id="16200c26" class="tk">CP0INE</a>;       <span class="ct">/* offset: 0x0040 size: 16 bit */</span></td></tr>
<tr name="16201" id="16201">
<td>16201</td><td>    <a id="16201c5" class="tk">int8_t</a> <a id="16201c12" class="tk">SEMA4_reserved_0042</a>[6];</td></tr>
<tr name="16202" id="16202">
<td>16202</td><td></td></tr>
<tr name="16203" id="16203">
<td>16203</td><td>    <span class="ct">/* SEMA4_CP1INE - Semaphores Processor IRQ Notification Enable */</span></td></tr>
<tr name="16204" id="16204">
<td>16204</td><td>    <a id="16204c5" class="tk">SEMA4_CP1INE_16B_tag</a> <a id="16204c26" class="tk">CP1INE</a>;       <span class="ct">/* offset: 0x0048 size: 16 bit */</span></td></tr>
<tr name="16205" id="16205">
<td>16205</td><td>    <a id="16205c5" class="tk">int8_t</a> <a id="16205c12" class="tk">SEMA4_reserved_004A</a>[54];</td></tr>
<tr name="16206" id="16206">
<td>16206</td><td></td></tr>
<tr name="16207" id="16207">
<td>16207</td><td>    <span class="ct">/* SEMA4_CP0NTF - Semaphores Processor IRQ Notification */</span></td></tr>
<tr name="16208" id="16208">
<td>16208</td><td>    <a id="16208c5" class="tk">SEMA4_CP0NTF_16B_tag</a> <a id="16208c26" class="tk">CP0NTF</a>;       <span class="ct">/* offset: 0x0080 size: 16 bit */</span></td></tr>
<tr name="16209" id="16209">
<td>16209</td><td>    <a id="16209c5" class="tk">int8_t</a> <a id="16209c12" class="tk">SEMA4_reserved_0082</a>[6];</td></tr>
<tr name="16210" id="16210">
<td>16210</td><td></td></tr>
<tr name="16211" id="16211">
<td>16211</td><td>    <span class="ct">/* SEMA4_CP1NTF - Semaphores Processor IRQ Notification */</span></td></tr>
<tr name="16212" id="16212">
<td>16212</td><td>    <a id="16212c5" class="tk">SEMA4_CP1NTF_16B_tag</a> <a id="16212c26" class="tk">CP1NTF</a>;       <span class="ct">/* offset: 0x0088 size: 16 bit */</span></td></tr>
<tr name="16213" id="16213">
<td>16213</td><td>    <a id="16213c5" class="tk">int8_t</a> <a id="16213c12" class="tk">SEMA4_reserved_008A</a>[118];</td></tr>
<tr name="16214" id="16214">
<td>16214</td><td></td></tr>
<tr name="16215" id="16215">
<td>16215</td><td>    <span class="ct">/* SEMA4_RSTGT -  Semaphores Reset Gate */</span></td></tr>
<tr name="16216" id="16216">
<td>16216</td><td>    <a id="16216c5" class="tk">SEMA4_RSTGT_16B_tag</a> <a id="16216c25" class="tk">RSTGT</a>;         <span class="ct">/* offset: 0x0100 size: 16 bit */</span></td></tr>
<tr name="16217" id="16217">
<td>16217</td><td>    <a id="16217c5" class="tk">int8_t</a> <a id="16217c12" class="tk">SEMA4_reserved_0102</a>[2];</td></tr>
<tr name="16218" id="16218">
<td>16218</td><td></td></tr>
<tr name="16219" id="16219">
<td>16219</td><td>    <span class="ct">/* SEMA4_RSTNTF - Semaphores Reset Reset IRQ Notification */</span></td></tr>
<tr name="16220" id="16220">
<td>16220</td><td>    <a id="16220c5" class="tk">SEMA4_RSTNTF_16B_tag</a> <a id="16220c26" class="tk">RSTNTF</a>;       <span class="ct">/* offset: 0x0104 size: 16 bit */</span></td></tr>
<tr name="16221" id="16221">
<td>16221</td><td>    <a id="16221c5" class="tk">int8_t</a> <a id="16221c12" class="tk">SEMA4_reserved_0106</a>[16122];</td></tr>
<tr name="16222" id="16222">
<td>16222</td><td>  <span class="br">}</span> <a id="16222c5" class="tk">SEMA4_tag</a>;</td></tr>
<tr name="16223" id="16223">
<td>16223</td><td></td></tr>
<tr name="16224" id="16224">
<td>16224</td><td><span class="pp">#define</span> <a id="16224c9" class="tk">SEMA4</a>                          (<a id="16224c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="16224c52" class="tk">SEMA4_tag</a> <a id="16224c62" class="tk">*</a>) 0xFFF24000UL)</td></tr>
<tr name="16225" id="16225">
<td>16225</td><td></td></tr>
<tr name="16226" id="16226">
<td>16226</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="16227" id="16227">
<td>16227</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="16228" id="16228">
<td>16228</td><td>  <span class="ct">/* Module: SWT  */</span></td></tr>
<tr name="16229" id="16229">
<td>16229</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="16230" id="16230">
<td>16230</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="16231" id="16231">
<td>16231</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SWT_CR - Control Register */</span></td></tr>
<tr name="16232" id="16232">
<td>16232</td><td>    <a id="16232c5" class="tk">vuint32_t</a> <a id="16232c15" class="tk">R</a>;</td></tr>
<tr name="16233" id="16233">
<td>16233</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16234" id="16234">
<td>16234</td><td>      <a id="16234c7" class="tk">vuint32_t</a> <a id="16234c17" class="tk">MAP0</a><a id="16234c21" class="tk">:</a>1;                <span class="ct">/* Master Access Protection for Master 0 */</span></td></tr>
<tr name="16235" id="16235">
<td>16235</td><td>      <a id="16235c7" class="tk">vuint32_t</a> <a id="16235c17" class="tk">MAP1</a><a id="16235c21" class="tk">:</a>1;                <span class="ct">/* Master Access Protection for Master 1 */</span></td></tr>
<tr name="16236" id="16236">
<td>16236</td><td>      <a id="16236c7" class="tk">vuint32_t</a> <a id="16236c17" class="tk">MAP2</a><a id="16236c21" class="tk">:</a>1;                <span class="ct">/* Master Access Protection for Master 2 */</span></td></tr>
<tr name="16237" id="16237">
<td>16237</td><td>      <a id="16237c7" class="tk">vuint32_t</a> <a id="16237c17" class="tk">MAP3</a><a id="16237c21" class="tk">:</a>1;                <span class="ct">/* Master Access Protection for Master 3 */</span></td></tr>
<tr name="16238" id="16238">
<td>16238</td><td>      <a id="16238c7" class="tk">vuint32_t</a> <a id="16238c17" class="tk">MAP4</a><a id="16238c21" class="tk">:</a>1;                <span class="ct">/* Master Access Protection for Master 4 */</span></td></tr>
<tr name="16239" id="16239">
<td>16239</td><td>      <a id="16239c7" class="tk">vuint32_t</a> <a id="16239c17" class="tk">MAP5</a><a id="16239c21" class="tk">:</a>1;                <span class="ct">/* Master Access Protection for Master 5 */</span></td></tr>
<tr name="16240" id="16240">
<td>16240</td><td>      <a id="16240c7" class="tk">vuint32_t</a> <a id="16240c17" class="tk">MAP6</a><a id="16240c21" class="tk">:</a>1;                <span class="ct">/* Master Access Protection for Master 6 */</span></td></tr>
<tr name="16241" id="16241">
<td>16241</td><td>      <a id="16241c7" class="tk">vuint32_t</a> <a id="16241c17" class="tk">MAP7</a><a id="16241c21" class="tk">:</a>1;                <span class="ct">/* Master Access Protection for Master 7 */</span></td></tr>
<tr name="16242" id="16242">
<td>16242</td><td>     <a id="16242c6" class="tk">vuint32_t</a><a id="16242c15" class="tk">:</a></td></tr>
<tr name="16243" id="16243">
<td>16243</td><td>      14;</td></tr>
<tr name="16244" id="16244">
<td>16244</td><td>      <a id="16244c7" class="tk">vuint32_t</a> <a id="16244c17" class="tk">KEY</a><a id="16244c20" class="tk">:</a>1;                 <span class="ct">/* Keyed Service Mode */</span></td></tr>
<tr name="16245" id="16245">
<td>16245</td><td>      <a id="16245c7" class="tk">vuint32_t</a> <a id="16245c17" class="tk">RIA</a><a id="16245c20" class="tk">:</a>1;                 <span class="ct">/* Reset on Invalid Access */</span></td></tr>
<tr name="16246" id="16246">
<td>16246</td><td>      <a id="16246c7" class="tk">vuint32_t</a> <a id="16246c17" class="tk">WND</a><a id="16246c20" class="tk">:</a>1;                 <span class="ct">/* Window Mode */</span></td></tr>
<tr name="16247" id="16247">
<td>16247</td><td>      <a id="16247c7" class="tk">vuint32_t</a> <a id="16247c17" class="tk">ITR</a><a id="16247c20" class="tk">:</a>1;                 <span class="ct">/* Interrupt Then Reset */</span></td></tr>
<tr name="16248" id="16248">
<td>16248</td><td>      <a id="16248c7" class="tk">vuint32_t</a> <a id="16248c17" class="tk">HLK</a><a id="16248c20" class="tk">:</a>1;                 <span class="ct">/* Hard Lock */</span></td></tr>
<tr name="16249" id="16249">
<td>16249</td><td>      <a id="16249c7" class="tk">vuint32_t</a> <a id="16249c17" class="tk">SLK</a><a id="16249c20" class="tk">:</a>1;                 <span class="ct">/* Soft Lock */</span></td></tr>
<tr name="16250" id="16250">
<td>16250</td><td>     <a id="16250c6" class="tk">vuint32_t</a><a id="16250c15" class="tk">:</a></td></tr>
<tr name="16251" id="16251">
<td>16251</td><td>      1;</td></tr>
<tr name="16252" id="16252">
<td>16252</td><td>      <a id="16252c7" class="tk">vuint32_t</a> <a id="16252c17" class="tk">STP</a><a id="16252c20" class="tk">:</a>1;                 <span class="ct">/* Stop Mode Control */</span></td></tr>
<tr name="16253" id="16253">
<td>16253</td><td>      <a id="16253c7" class="tk">vuint32_t</a> <a id="16253c17" class="tk">FRZ</a><a id="16253c20" class="tk">:</a>1;                 <span class="ct">/* Debug Mode Control */</span></td></tr>
<tr name="16254" id="16254">
<td>16254</td><td>      <a id="16254c7" class="tk">vuint32_t</a> <a id="16254c17" class="tk">WEN</a><a id="16254c20" class="tk">:</a>1;                 <span class="ct">/* Watchdog Enabled */</span></td></tr>
<tr name="16255" id="16255">
<td>16255</td><td>    <span class="br">}</span> <a id="16255c7" class="tk">B</a>;</td></tr>
<tr name="16256" id="16256">
<td>16256</td><td>  <span class="br">}</span> <a id="16256c5" class="tk">SWT_CR_32B_tag</a>;</td></tr>
<tr name="16257" id="16257">
<td>16257</td><td></td></tr>
<tr name="16258" id="16258">
<td>16258</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SWT_IR - SWT Interrupt Register */</span></td></tr>
<tr name="16259" id="16259">
<td>16259</td><td>    <a id="16259c5" class="tk">vuint32_t</a> <a id="16259c15" class="tk">R</a>;</td></tr>
<tr name="16260" id="16260">
<td>16260</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16261" id="16261">
<td>16261</td><td>     <a id="16261c6" class="tk">vuint32_t</a><a id="16261c15" class="tk">:</a></td></tr>
<tr name="16262" id="16262">
<td>16262</td><td>      31;</td></tr>
<tr name="16263" id="16263">
<td>16263</td><td>      <a id="16263c7" class="tk">vuint32_t</a> <a id="16263c17" class="tk">TIF</a><a id="16263c20" class="tk">:</a>1;                 <span class="ct">/* Time Out Interrupt Flag */</span></td></tr>
<tr name="16264" id="16264">
<td>16264</td><td>    <span class="br">}</span> <a id="16264c7" class="tk">B</a>;</td></tr>
<tr name="16265" id="16265">
<td>16265</td><td>  <span class="br">}</span> <a id="16265c5" class="tk">SWT_IR_32B_tag</a>;</td></tr>
<tr name="16266" id="16266">
<td>16266</td><td></td></tr>
<tr name="16267" id="16267">
<td>16267</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SWT_TO - SWT Time-Out Register */</span></td></tr>
<tr name="16268" id="16268">
<td>16268</td><td>    <a id="16268c5" class="tk">vuint32_t</a> <a id="16268c15" class="tk">R</a>;</td></tr>
<tr name="16269" id="16269">
<td>16269</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16270" id="16270">
<td>16270</td><td>      <a id="16270c7" class="tk">vuint32_t</a> <a id="16270c17" class="tk">WTO</a><a id="16270c20" class="tk">:</a>32;                <span class="ct">/* Watchdog Time Out Period */</span></td></tr>
<tr name="16271" id="16271">
<td>16271</td><td>    <span class="br">}</span> <a id="16271c7" class="tk">B</a>;</td></tr>
<tr name="16272" id="16272">
<td>16272</td><td>  <span class="br">}</span> <a id="16272c5" class="tk">SWT_TO_32B_tag</a>;</td></tr>
<tr name="16273" id="16273">
<td>16273</td><td></td></tr>
<tr name="16274" id="16274">
<td>16274</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SWT_WN - SWT Window Register */</span></td></tr>
<tr name="16275" id="16275">
<td>16275</td><td>    <a id="16275c5" class="tk">vuint32_t</a> <a id="16275c15" class="tk">R</a>;</td></tr>
<tr name="16276" id="16276">
<td>16276</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16277" id="16277">
<td>16277</td><td>      <a id="16277c7" class="tk">vuint32_t</a> <a id="16277c17" class="tk">WST</a><a id="16277c20" class="tk">:</a>32;                <span class="ct">/* Watchdog Time Out Period */</span></td></tr>
<tr name="16278" id="16278">
<td>16278</td><td>    <span class="br">}</span> <a id="16278c7" class="tk">B</a>;</td></tr>
<tr name="16279" id="16279">
<td>16279</td><td>  <span class="br">}</span> <a id="16279c5" class="tk">SWT_WN_32B_tag</a>;</td></tr>
<tr name="16280" id="16280">
<td>16280</td><td></td></tr>
<tr name="16281" id="16281">
<td>16281</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SWT_SR - SWT Service Register */</span></td></tr>
<tr name="16282" id="16282">
<td>16282</td><td>    <a id="16282c5" class="tk">vuint32_t</a> <a id="16282c15" class="tk">R</a>;</td></tr>
<tr name="16283" id="16283">
<td>16283</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16284" id="16284">
<td>16284</td><td>     <a id="16284c6" class="tk">vuint32_t</a><a id="16284c15" class="tk">:</a></td></tr>
<tr name="16285" id="16285">
<td>16285</td><td>      16;</td></tr>
<tr name="16286" id="16286">
<td>16286</td><td>      <a id="16286c7" class="tk">vuint32_t</a> <a id="16286c17" class="tk">WSC</a><a id="16286c20" class="tk">:</a>16;                <span class="ct">/* Watchdog Service Code */</span></td></tr>
<tr name="16287" id="16287">
<td>16287</td><td>    <span class="br">}</span> <a id="16287c7" class="tk">B</a>;</td></tr>
<tr name="16288" id="16288">
<td>16288</td><td>  <span class="br">}</span> <a id="16288c5" class="tk">SWT_SR_32B_tag</a>;</td></tr>
<tr name="16289" id="16289">
<td>16289</td><td></td></tr>
<tr name="16290" id="16290">
<td>16290</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SWT_CO - SWT Counter Output Register */</span></td></tr>
<tr name="16291" id="16291">
<td>16291</td><td>    <a id="16291c5" class="tk">vuint32_t</a> <a id="16291c15" class="tk">R</a>;</td></tr>
<tr name="16292" id="16292">
<td>16292</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16293" id="16293">
<td>16293</td><td>      <a id="16293c7" class="tk">vuint32_t</a> <a id="16293c17" class="tk">CNT</a><a id="16293c20" class="tk">:</a>32;                <span class="ct">/* Watchdog Count */</span></td></tr>
<tr name="16294" id="16294">
<td>16294</td><td>    <span class="br">}</span> <a id="16294c7" class="tk">B</a>;</td></tr>
<tr name="16295" id="16295">
<td>16295</td><td>  <span class="br">}</span> <a id="16295c5" class="tk">SWT_CO_32B_tag</a>;</td></tr>
<tr name="16296" id="16296">
<td>16296</td><td></td></tr>
<tr name="16297" id="16297">
<td>16297</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SWT_SK - SWT Service Key Register */</span></td></tr>
<tr name="16298" id="16298">
<td>16298</td><td>    <a id="16298c5" class="tk">vuint32_t</a> <a id="16298c15" class="tk">R</a>;</td></tr>
<tr name="16299" id="16299">
<td>16299</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16300" id="16300">
<td>16300</td><td>     <a id="16300c6" class="tk">vuint32_t</a><a id="16300c15" class="tk">:</a></td></tr>
<tr name="16301" id="16301">
<td>16301</td><td>      16;</td></tr>
<tr name="16302" id="16302">
<td>16302</td><td>      <a id="16302c7" class="tk">vuint32_t</a> <a id="16302c17" class="tk">SERVICEKEY</a><a id="16302c27" class="tk">:</a>16;         <span class="ct">/* Service Key */</span></td></tr>
<tr name="16303" id="16303">
<td>16303</td><td>    <span class="br">}</span> <a id="16303c7" class="tk">B</a>;</td></tr>
<tr name="16304" id="16304">
<td>16304</td><td>  <span class="br">}</span> <a id="16304c5" class="tk">SWT_SK_32B_tag</a>;</td></tr>
<tr name="16305" id="16305">
<td>16305</td><td></td></tr>
<tr name="16306" id="16306">
<td>16306</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="16306c18" class="tk">SWT_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="16307" id="16307">
<td>16307</td><td>    <span class="ct">/* SWT_CR - Control Register */</span></td></tr>
<tr name="16308" id="16308">
<td>16308</td><td>    <a id="16308c5" class="tk">SWT_CR_32B_tag</a> <a id="16308c20" class="tk">CR</a>;                 <span class="ct">/* offset: 0x0000 size: 32 bit */</span></td></tr>
<tr name="16309" id="16309">
<td>16309</td><td></td></tr>
<tr name="16310" id="16310">
<td>16310</td><td>    <span class="ct">/* SWT_IR - SWT Interrupt Register */</span></td></tr>
<tr name="16311" id="16311">
<td>16311</td><td>    <a id="16311c5" class="tk">SWT_IR_32B_tag</a> <a id="16311c20" class="tk">IR</a>;                 <span class="ct">/* offset: 0x0004 size: 32 bit */</span></td></tr>
<tr name="16312" id="16312">
<td>16312</td><td></td></tr>
<tr name="16313" id="16313">
<td>16313</td><td>    <span class="ct">/* SWT_TO - SWT Time-Out Register */</span></td></tr>
<tr name="16314" id="16314">
<td>16314</td><td>    <a id="16314c5" class="tk">SWT_TO_32B_tag</a> <a id="16314c20" class="tk">TO</a>;                 <span class="ct">/* offset: 0x0008 size: 32 bit */</span></td></tr>
<tr name="16315" id="16315">
<td>16315</td><td></td></tr>
<tr name="16316" id="16316">
<td>16316</td><td>    <span class="ct">/* SWT_WN - SWT Window Register */</span></td></tr>
<tr name="16317" id="16317">
<td>16317</td><td>    <a id="16317c5" class="tk">SWT_WN_32B_tag</a> <a id="16317c20" class="tk">WN</a>;                 <span class="ct">/* offset: 0x000C size: 32 bit */</span></td></tr>
<tr name="16318" id="16318">
<td>16318</td><td></td></tr>
<tr name="16319" id="16319">
<td>16319</td><td>    <span class="ct">/* SWT_SR - SWT Service Register */</span></td></tr>
<tr name="16320" id="16320">
<td>16320</td><td>    <a id="16320c5" class="tk">SWT_SR_32B_tag</a> <a id="16320c20" class="tk">SR</a>;                 <span class="ct">/* offset: 0x0010 size: 32 bit */</span></td></tr>
<tr name="16321" id="16321">
<td>16321</td><td></td></tr>
<tr name="16322" id="16322">
<td>16322</td><td>    <span class="ct">/* SWT_CO - SWT Counter Output Register */</span></td></tr>
<tr name="16323" id="16323">
<td>16323</td><td>    <a id="16323c5" class="tk">SWT_CO_32B_tag</a> <a id="16323c20" class="tk">CO</a>;                 <span class="ct">/* offset: 0x0014 size: 32 bit */</span></td></tr>
<tr name="16324" id="16324">
<td>16324</td><td></td></tr>
<tr name="16325" id="16325">
<td>16325</td><td>    <span class="ct">/* SWT_SK - SWT Service Key Register */</span></td></tr>
<tr name="16326" id="16326">
<td>16326</td><td>    <a id="16326c5" class="tk">SWT_SK_32B_tag</a> <a id="16326c20" class="tk">SK</a>;                 <span class="ct">/* offset: 0x0018 size: 32 bit */</span></td></tr>
<tr name="16327" id="16327">
<td>16327</td><td>    <a id="16327c5" class="tk">int8_t</a> <a id="16327c12" class="tk">SWT_reserved_001C</a>[16356];</td></tr>
<tr name="16328" id="16328">
<td>16328</td><td>  <span class="br">}</span> <a id="16328c5" class="tk">SWT_tag</a>;</td></tr>
<tr name="16329" id="16329">
<td>16329</td><td></td></tr>
<tr name="16330" id="16330">
<td>16330</td><td><span class="pp">#define</span> <a id="16330c9" class="tk">SWT</a>                            (<a id="16330c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="16330c52" class="tk">SWT_tag</a> <a id="16330c60" class="tk">*</a>) 0xFFF38000UL)</td></tr>
<tr name="16331" id="16331">
<td>16331</td><td></td></tr>
<tr name="16332" id="16332">
<td>16332</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="16333" id="16333">
<td>16333</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="16334" id="16334">
<td>16334</td><td>  <span class="ct">/* Module: STM  */</span></td></tr>
<tr name="16335" id="16335">
<td>16335</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="16336" id="16336">
<td>16336</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="16337" id="16337">
<td>16337</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* STM_CR - Control Register */</span></td></tr>
<tr name="16338" id="16338">
<td>16338</td><td>    <a id="16338c5" class="tk">vuint32_t</a> <a id="16338c15" class="tk">R</a>;</td></tr>
<tr name="16339" id="16339">
<td>16339</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16340" id="16340">
<td>16340</td><td>     <a id="16340c6" class="tk">vuint32_t</a><a id="16340c15" class="tk">:</a></td></tr>
<tr name="16341" id="16341">
<td>16341</td><td>      16;</td></tr>
<tr name="16342" id="16342">
<td>16342</td><td>      <a id="16342c7" class="tk">vuint32_t</a> <a id="16342c17" class="tk">CPS</a><a id="16342c20" class="tk">:</a>8;                 <span class="ct">/* Counter Prescaler */</span></td></tr>
<tr name="16343" id="16343">
<td>16343</td><td>     <a id="16343c6" class="tk">vuint32_t</a><a id="16343c15" class="tk">:</a></td></tr>
<tr name="16344" id="16344">
<td>16344</td><td>      6;</td></tr>
<tr name="16345" id="16345">
<td>16345</td><td>      <a id="16345c7" class="tk">vuint32_t</a> <a id="16345c17" class="tk">FRZ</a><a id="16345c20" class="tk">:</a>1;                 <span class="ct">/* Freeze Control */</span></td></tr>
<tr name="16346" id="16346">
<td>16346</td><td>      <a id="16346c7" class="tk">vuint32_t</a> <a id="16346c17" class="tk">TEN</a><a id="16346c20" class="tk">:</a>1;                 <span class="ct">/* Timer Counter Enabled */</span></td></tr>
<tr name="16347" id="16347">
<td>16347</td><td>    <span class="br">}</span> <a id="16347c7" class="tk">B</a>;</td></tr>
<tr name="16348" id="16348">
<td>16348</td><td>  <span class="br">}</span> <a id="16348c5" class="tk">STM_CR_32B_tag</a>;</td></tr>
<tr name="16349" id="16349">
<td>16349</td><td></td></tr>
<tr name="16350" id="16350">
<td>16350</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* STM_CNT - STM Count Register */</span></td></tr>
<tr name="16351" id="16351">
<td>16351</td><td>    <a id="16351c5" class="tk">vuint32_t</a> <a id="16351c15" class="tk">R</a>;</td></tr>
<tr name="16352" id="16352">
<td>16352</td><td>  <span class="br">}</span> <a id="16352c5" class="tk">STM_CNT_32B_tag</a>;</td></tr>
<tr name="16353" id="16353">
<td>16353</td><td></td></tr>
<tr name="16354" id="16354">
<td>16354</td><td>  <span class="ct">/* Register layout for all registers CCR ... */</span></td></tr>
<tr name="16355" id="16355">
<td>16355</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* STM_CCRn - STM Channel Control Register */</span></td></tr>
<tr name="16356" id="16356">
<td>16356</td><td>    <a id="16356c5" class="tk">vuint32_t</a> <a id="16356c15" class="tk">R</a>;</td></tr>
<tr name="16357" id="16357">
<td>16357</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16358" id="16358">
<td>16358</td><td>     <a id="16358c6" class="tk">vuint32_t</a><a id="16358c15" class="tk">:</a></td></tr>
<tr name="16359" id="16359">
<td>16359</td><td>      31;</td></tr>
<tr name="16360" id="16360">
<td>16360</td><td>      <a id="16360c7" class="tk">vuint32_t</a> <a id="16360c17" class="tk">CEN</a><a id="16360c20" class="tk">:</a>1;                 <span class="ct">/* Channel Enable */</span></td></tr>
<tr name="16361" id="16361">
<td>16361</td><td>    <span class="br">}</span> <a id="16361c7" class="tk">B</a>;</td></tr>
<tr name="16362" id="16362">
<td>16362</td><td>  <span class="br">}</span> <a id="16362c5" class="tk">STM_CCR_32B_tag</a>;</td></tr>
<tr name="16363" id="16363">
<td>16363</td><td></td></tr>
<tr name="16364" id="16364">
<td>16364</td><td>  <span class="ct">/* Register layout for all registers CIR ... */</span></td></tr>
<tr name="16365" id="16365">
<td>16365</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* STM_CIRn - STM Channel Interrupt Register */</span></td></tr>
<tr name="16366" id="16366">
<td>16366</td><td>    <a id="16366c5" class="tk">vuint32_t</a> <a id="16366c15" class="tk">R</a>;</td></tr>
<tr name="16367" id="16367">
<td>16367</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16368" id="16368">
<td>16368</td><td>     <a id="16368c6" class="tk">vuint32_t</a><a id="16368c15" class="tk">:</a></td></tr>
<tr name="16369" id="16369">
<td>16369</td><td>      31;</td></tr>
<tr name="16370" id="16370">
<td>16370</td><td>      <a id="16370c7" class="tk">vuint32_t</a> <a id="16370c17" class="tk">CIF</a><a id="16370c20" class="tk">:</a>1;                 <span class="ct">/* Channel Interrupt Flag */</span></td></tr>
<tr name="16371" id="16371">
<td>16371</td><td>    <span class="br">}</span> <a id="16371c7" class="tk">B</a>;</td></tr>
<tr name="16372" id="16372">
<td>16372</td><td>  <span class="br">}</span> <a id="16372c5" class="tk">STM_CIR_32B_tag</a>;</td></tr>
<tr name="16373" id="16373">
<td>16373</td><td></td></tr>
<tr name="16374" id="16374">
<td>16374</td><td>  <span class="ct">/* Register layout for all registers CMP ... */</span></td></tr>
<tr name="16375" id="16375">
<td>16375</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* STM_CMPn - STM Channel Compare Register */</span></td></tr>
<tr name="16376" id="16376">
<td>16376</td><td>    <a id="16376c5" class="tk">vuint32_t</a> <a id="16376c15" class="tk">R</a>;</td></tr>
<tr name="16377" id="16377">
<td>16377</td><td>  <span class="br">}</span> <a id="16377c5" class="tk">STM_CMP_32B_tag</a>;</td></tr>
<tr name="16378" id="16378">
<td>16378</td><td></td></tr>
<tr name="16379" id="16379">
<td>16379</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="16379c18" class="tk">STM_CHANNEL_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="16380" id="16380">
<td>16380</td><td>    <span class="ct">/* STM_CCRn - STM Channel Control Register */</span></td></tr>
<tr name="16381" id="16381">
<td>16381</td><td>    <a id="16381c5" class="tk">STM_CCR_32B_tag</a> <a id="16381c21" class="tk">CCR</a>;               <span class="ct">/* relative offset: 0x0000 */</span></td></tr>
<tr name="16382" id="16382">
<td>16382</td><td></td></tr>
<tr name="16383" id="16383">
<td>16383</td><td>    <span class="ct">/* STM_CIRn - STM Channel Interrupt Register */</span></td></tr>
<tr name="16384" id="16384">
<td>16384</td><td>    <a id="16384c5" class="tk">STM_CIR_32B_tag</a> <a id="16384c21" class="tk">CIR</a>;               <span class="ct">/* relative offset: 0x0004 */</span></td></tr>
<tr name="16385" id="16385">
<td>16385</td><td></td></tr>
<tr name="16386" id="16386">
<td>16386</td><td>    <span class="ct">/* STM_CMPn - STM Channel Compare Register */</span></td></tr>
<tr name="16387" id="16387">
<td>16387</td><td>    <a id="16387c5" class="tk">STM_CMP_32B_tag</a> <a id="16387c21" class="tk">CMP</a>;               <span class="ct">/* relative offset: 0x0008 */</span></td></tr>
<tr name="16388" id="16388">
<td>16388</td><td>    <a id="16388c5" class="tk">int8_t</a> <a id="16388c12" class="tk">STM_CHANNEL_reserved_000C</a>[4];</td></tr>
<tr name="16389" id="16389">
<td>16389</td><td>  <span class="br">}</span> <a id="16389c5" class="tk">STM_CHANNEL_tag</a>;</td></tr>
<tr name="16390" id="16390">
<td>16390</td><td></td></tr>
<tr name="16391" id="16391">
<td>16391</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="16391c18" class="tk">STM_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="16392" id="16392">
<td>16392</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="16393" id="16393">
<td>16393</td><td>      <span class="ct">/* STM_CR - Control Register */</span></td></tr>
<tr name="16394" id="16394">
<td>16394</td><td>      <a id="16394c7" class="tk">STM_CR_32B_tag</a> <a id="16394c22" class="tk">CR</a>;               <span class="ct">/* offset: 0x0000 size: 32 bit */</span></td></tr>
<tr name="16395" id="16395">
<td>16395</td><td>      <a id="16395c7" class="tk">STM_CR_32B_tag</a> <a id="16395c22" class="tk">CR0</a>;              <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="16396" id="16396">
<td>16396</td><td>    <span class="br">}</span>;</td></tr>
<tr name="16397" id="16397">
<td>16397</td><td></td></tr>
<tr name="16398" id="16398">
<td>16398</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="16399" id="16399">
<td>16399</td><td>      <span class="ct">/* STM_CNT - STM Count Register */</span></td></tr>
<tr name="16400" id="16400">
<td>16400</td><td>      <a id="16400c7" class="tk">STM_CNT_32B_tag</a> <a id="16400c23" class="tk">CNT</a>;             <span class="ct">/* offset: 0x0004 size: 32 bit */</span></td></tr>
<tr name="16401" id="16401">
<td>16401</td><td>      <a id="16401c7" class="tk">STM_CNT_32B_tag</a> <a id="16401c23" class="tk">CNT0</a>;            <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="16402" id="16402">
<td>16402</td><td>    <span class="br">}</span>;</td></tr>
<tr name="16403" id="16403">
<td>16403</td><td></td></tr>
<tr name="16404" id="16404">
<td>16404</td><td>    <a id="16404c5" class="tk">int8_t</a> <a id="16404c12" class="tk">STM_reserved_0008</a>[8];</td></tr>
<tr name="16405" id="16405">
<td>16405</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="16406" id="16406">
<td>16406</td><td>      <span class="ct">/*  Register set CHANNEL */</span></td></tr>
<tr name="16407" id="16407">
<td>16407</td><td>      <a id="16407c7" class="tk">STM_CHANNEL_tag</a> <a id="16407c23" class="tk">CHANNEL</a>[4];      <span class="ct">/* offset: 0x0010  (0x0010 x 4) */</span></td></tr>
<tr name="16408" id="16408">
<td>16408</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16409" id="16409">
<td>16409</td><td>        <span class="ct">/* STM_CCRn - STM Channel Control Register */</span></td></tr>
<tr name="16410" id="16410">
<td>16410</td><td>        <a id="16410c9" class="tk">STM_CCR_32B_tag</a> <a id="16410c25" class="tk">CCR0</a>;          <span class="ct">/* offset: 0x0010 size: 32 bit */</span></td></tr>
<tr name="16411" id="16411">
<td>16411</td><td></td></tr>
<tr name="16412" id="16412">
<td>16412</td><td>        <span class="ct">/* STM_CIRn - STM Channel Interrupt Register */</span></td></tr>
<tr name="16413" id="16413">
<td>16413</td><td>        <a id="16413c9" class="tk">STM_CIR_32B_tag</a> <a id="16413c25" class="tk">CIR0</a>;          <span class="ct">/* offset: 0x0014 size: 32 bit */</span></td></tr>
<tr name="16414" id="16414">
<td>16414</td><td></td></tr>
<tr name="16415" id="16415">
<td>16415</td><td>        <span class="ct">/* STM_CMPn - STM Channel Compare Register */</span></td></tr>
<tr name="16416" id="16416">
<td>16416</td><td>        <a id="16416c9" class="tk">STM_CMP_32B_tag</a> <a id="16416c25" class="tk">CMP0</a>;          <span class="ct">/* offset: 0x0018 size: 32 bit */</span></td></tr>
<tr name="16417" id="16417">
<td>16417</td><td>        <a id="16417c9" class="tk">int8_t</a> <a id="16417c16" class="tk">STM_reserved_001C_I1</a>[4];</td></tr>
<tr name="16418" id="16418">
<td>16418</td><td></td></tr>
<tr name="16419" id="16419">
<td>16419</td><td>        <span class="ct">/* STM_CCRn - STM Channel Control Register */</span></td></tr>
<tr name="16420" id="16420">
<td>16420</td><td>        <a id="16420c9" class="tk">STM_CCR_32B_tag</a> <a id="16420c25" class="tk">CCR1</a>;          <span class="ct">/* offset: 0x0020 size: 32 bit */</span></td></tr>
<tr name="16421" id="16421">
<td>16421</td><td></td></tr>
<tr name="16422" id="16422">
<td>16422</td><td>        <span class="ct">/* STM_CIRn - STM Channel Interrupt Register */</span></td></tr>
<tr name="16423" id="16423">
<td>16423</td><td>        <a id="16423c9" class="tk">STM_CIR_32B_tag</a> <a id="16423c25" class="tk">CIR1</a>;          <span class="ct">/* offset: 0x0024 size: 32 bit */</span></td></tr>
<tr name="16424" id="16424">
<td>16424</td><td></td></tr>
<tr name="16425" id="16425">
<td>16425</td><td>        <span class="ct">/* STM_CMPn - STM Channel Compare Register */</span></td></tr>
<tr name="16426" id="16426">
<td>16426</td><td>        <a id="16426c9" class="tk">STM_CMP_32B_tag</a> <a id="16426c25" class="tk">CMP1</a>;          <span class="ct">/* offset: 0x0028 size: 32 bit */</span></td></tr>
<tr name="16427" id="16427">
<td>16427</td><td>        <a id="16427c9" class="tk">int8_t</a> <a id="16427c16" class="tk">STM_reserved_002C_I1</a>[4];</td></tr>
<tr name="16428" id="16428">
<td>16428</td><td></td></tr>
<tr name="16429" id="16429">
<td>16429</td><td>        <span class="ct">/* STM_CCRn - STM Channel Control Register */</span></td></tr>
<tr name="16430" id="16430">
<td>16430</td><td>        <a id="16430c9" class="tk">STM_CCR_32B_tag</a> <a id="16430c25" class="tk">CCR2</a>;          <span class="ct">/* offset: 0x0030 size: 32 bit */</span></td></tr>
<tr name="16431" id="16431">
<td>16431</td><td></td></tr>
<tr name="16432" id="16432">
<td>16432</td><td>        <span class="ct">/* STM_CIRn - STM Channel Interrupt Register */</span></td></tr>
<tr name="16433" id="16433">
<td>16433</td><td>        <a id="16433c9" class="tk">STM_CIR_32B_tag</a> <a id="16433c25" class="tk">CIR2</a>;          <span class="ct">/* offset: 0x0034 size: 32 bit */</span></td></tr>
<tr name="16434" id="16434">
<td>16434</td><td></td></tr>
<tr name="16435" id="16435">
<td>16435</td><td>        <span class="ct">/* STM_CMPn - STM Channel Compare Register */</span></td></tr>
<tr name="16436" id="16436">
<td>16436</td><td>        <a id="16436c9" class="tk">STM_CMP_32B_tag</a> <a id="16436c25" class="tk">CMP2</a>;          <span class="ct">/* offset: 0x0038 size: 32 bit */</span></td></tr>
<tr name="16437" id="16437">
<td>16437</td><td>        <a id="16437c9" class="tk">int8_t</a> <a id="16437c16" class="tk">STM_reserved_003C_I1</a>[4];</td></tr>
<tr name="16438" id="16438">
<td>16438</td><td></td></tr>
<tr name="16439" id="16439">
<td>16439</td><td>        <span class="ct">/* STM_CCRn - STM Channel Control Register */</span></td></tr>
<tr name="16440" id="16440">
<td>16440</td><td>        <a id="16440c9" class="tk">STM_CCR_32B_tag</a> <a id="16440c25" class="tk">CCR3</a>;          <span class="ct">/* offset: 0x0040 size: 32 bit */</span></td></tr>
<tr name="16441" id="16441">
<td>16441</td><td></td></tr>
<tr name="16442" id="16442">
<td>16442</td><td>        <span class="ct">/* STM_CIRn - STM Channel Interrupt Register */</span></td></tr>
<tr name="16443" id="16443">
<td>16443</td><td>        <a id="16443c9" class="tk">STM_CIR_32B_tag</a> <a id="16443c25" class="tk">CIR3</a>;          <span class="ct">/* offset: 0x0044 size: 32 bit */</span></td></tr>
<tr name="16444" id="16444">
<td>16444</td><td></td></tr>
<tr name="16445" id="16445">
<td>16445</td><td>        <span class="ct">/* STM_CMPn - STM Channel Compare Register */</span></td></tr>
<tr name="16446" id="16446">
<td>16446</td><td>        <a id="16446c9" class="tk">STM_CMP_32B_tag</a> <a id="16446c25" class="tk">CMP3</a>;          <span class="ct">/* offset: 0x0048 size: 32 bit */</span></td></tr>
<tr name="16447" id="16447">
<td>16447</td><td>        <a id="16447c9" class="tk">int8_t</a> <a id="16447c16" class="tk">STM_reserved_004C_E1</a>[4];</td></tr>
<tr name="16448" id="16448">
<td>16448</td><td>      <span class="br">}</span>;</td></tr>
<tr name="16449" id="16449">
<td>16449</td><td>    <span class="br">}</span>;</td></tr>
<tr name="16450" id="16450">
<td>16450</td><td></td></tr>
<tr name="16451" id="16451">
<td>16451</td><td>    <a id="16451c5" class="tk">int8_t</a> <a id="16451c12" class="tk">STM_reserved_0050</a>[16304];</td></tr>
<tr name="16452" id="16452">
<td>16452</td><td>  <span class="br">}</span> <a id="16452c5" class="tk">STM_tag</a>;</td></tr>
<tr name="16453" id="16453">
<td>16453</td><td></td></tr>
<tr name="16454" id="16454">
<td>16454</td><td><span class="pp">#define</span> <a id="16454c9" class="tk">STM</a>                            (<a id="16454c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="16454c52" class="tk">STM_tag</a> <a id="16454c60" class="tk">*</a>) 0xFFF3C000UL)</td></tr>
<tr name="16455" id="16455">
<td>16455</td><td></td></tr>
<tr name="16456" id="16456">
<td>16456</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="16457" id="16457">
<td>16457</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="16458" id="16458">
<td>16458</td><td>  <span class="ct">/* Module: SPP_MCM  */</span></td></tr>
<tr name="16459" id="16459">
<td>16459</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="16460" id="16460">
<td>16460</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="16461" id="16461">
<td>16461</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_MCM_PCT - Processor Core Type */</span></td></tr>
<tr name="16462" id="16462">
<td>16462</td><td>    <a id="16462c5" class="tk">vuint16_t</a> <a id="16462c15" class="tk">R</a>;</td></tr>
<tr name="16463" id="16463">
<td>16463</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16464" id="16464">
<td>16464</td><td>      <a id="16464c7" class="tk">vuint16_t</a> <a id="16464c17" class="tk">PCTYPE</a><a id="16464c23" class="tk">:</a>16;             <span class="ct">/* Processor Core Type */</span></td></tr>
<tr name="16465" id="16465">
<td>16465</td><td>    <span class="br">}</span> <a id="16465c7" class="tk">B</a>;</td></tr>
<tr name="16466" id="16466">
<td>16466</td><td>  <span class="br">}</span> <a id="16466c5" class="tk">SPP_MCM_PCT_16B_tag</a>;</td></tr>
<tr name="16467" id="16467">
<td>16467</td><td></td></tr>
<tr name="16468" id="16468">
<td>16468</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_MCM_PLREV - SOC-Defined Platform Revision */</span></td></tr>
<tr name="16469" id="16469">
<td>16469</td><td>    <a id="16469c5" class="tk">vuint16_t</a> <a id="16469c15" class="tk">R</a>;</td></tr>
<tr name="16470" id="16470">
<td>16470</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16471" id="16471">
<td>16471</td><td>      <a id="16471c7" class="tk">vuint16_t</a> <a id="16471c17" class="tk">PLREVISION</a><a id="16471c27" class="tk">:</a>16;         <span class="ct">/* Platform Revision */</span></td></tr>
<tr name="16472" id="16472">
<td>16472</td><td>    <span class="br">}</span> <a id="16472c7" class="tk">B</a>;</td></tr>
<tr name="16473" id="16473">
<td>16473</td><td>  <span class="br">}</span> <a id="16473c5" class="tk">SPP_MCM_PLREV_16B_tag</a>;</td></tr>
<tr name="16474" id="16474">
<td>16474</td><td></td></tr>
<tr name="16475" id="16475">
<td>16475</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_MCM_IOPMC - IPS On-Platform Module Configuration */</span></td></tr>
<tr name="16476" id="16476">
<td>16476</td><td>    <a id="16476c5" class="tk">vuint32_t</a> <a id="16476c15" class="tk">R</a>;</td></tr>
<tr name="16477" id="16477">
<td>16477</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16478" id="16478">
<td>16478</td><td>      <a id="16478c7" class="tk">vuint32_t</a> <a id="16478c17" class="tk">PMC</a><a id="16478c20" class="tk">:</a>32;                <span class="ct">/* IPS Module Configuration */</span></td></tr>
<tr name="16479" id="16479">
<td>16479</td><td>    <span class="br">}</span> <a id="16479c7" class="tk">B</a>;</td></tr>
<tr name="16480" id="16480">
<td>16480</td><td>  <span class="br">}</span> <a id="16480c5" class="tk">SPP_MCM_IOPMC_32B_tag</a>;</td></tr>
<tr name="16481" id="16481">
<td>16481</td><td></td></tr>
<tr name="16482" id="16482">
<td>16482</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_MCM_MRSR - Miscellaneous Reset Status Register */</span></td></tr>
<tr name="16483" id="16483">
<td>16483</td><td>    <a id="16483c5" class="tk">vuint8_t</a> <a id="16483c14" class="tk">R</a>;</td></tr>
<tr name="16484" id="16484">
<td>16484</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16485" id="16485">
<td>16485</td><td>      <a id="16485c7" class="tk">vuint8_t</a> <a id="16485c16" class="tk">POR</a><a id="16485c19" class="tk">:</a>1;                  <span class="ct">/* Power on Reset */</span></td></tr>
<tr name="16486" id="16486">
<td>16486</td><td></td></tr>
<tr name="16487" id="16487">
<td>16487</td><td><span class="pp">#ifndef</span> <a id="16487c9" class="tk">USE_FIELD_ALIASES_SPP_MCM</a></td></tr>
<tr name="16488" id="16488">
<td>16488</td><td></td></tr>
<tr name="16489" id="16489">
<td>16489</td><td>      <a id="16489c7" class="tk">vuint8_t</a> <a id="16489c16" class="tk">OFPLR</a><a id="16489c21" class="tk">:</a>1;                <span class="ct">/* Off-Platform Reset */</span></td></tr>
<tr name="16490" id="16490">
<td>16490</td><td></td></tr>
<tr name="16491" id="16491">
<td>16491</td><td><span class="pp">#else</span></td></tr>
<tr name="16492" id="16492">
<td>16492</td><td></td></tr>
<tr name="16493" id="16493">
<td>16493</td><td>      <a id="16493c7" class="tk">vuint8_t</a> <a id="16493c16" class="tk">DIR</a><a id="16493c19" class="tk">:</a>1;                  <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="16494" id="16494">
<td>16494</td><td></td></tr>
<tr name="16495" id="16495">
<td>16495</td><td><span class="pp">#endif</span></td></tr>
<tr name="16496" id="16496">
<td>16496</td><td></td></tr>
<tr name="16497" id="16497">
<td>16497</td><td>     <a id="16497c6" class="tk">vuint8_t</a><a id="16497c14" class="tk">:</a></td></tr>
<tr name="16498" id="16498">
<td>16498</td><td>      6;</td></tr>
<tr name="16499" id="16499">
<td>16499</td><td>    <span class="br">}</span> <a id="16499c7" class="tk">B</a>;</td></tr>
<tr name="16500" id="16500">
<td>16500</td><td>  <span class="br">}</span> <a id="16500c5" class="tk">SPP_MCM_MRSR_8B_tag</a>;</td></tr>
<tr name="16501" id="16501">
<td>16501</td><td></td></tr>
<tr name="16502" id="16502">
<td>16502</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_MCM_MWCR - Miscellaneous Wakeup Control Register */</span></td></tr>
<tr name="16503" id="16503">
<td>16503</td><td>    <a id="16503c5" class="tk">vuint8_t</a> <a id="16503c14" class="tk">R</a>;</td></tr>
<tr name="16504" id="16504">
<td>16504</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16505" id="16505">
<td>16505</td><td>      <a id="16505c7" class="tk">vuint8_t</a> <a id="16505c16" class="tk">ENBWCR</a><a id="16505c22" class="tk">:</a>1;               <span class="ct">/* Enable WCR */</span></td></tr>
<tr name="16506" id="16506">
<td>16506</td><td>     <a id="16506c6" class="tk">vuint8_t</a><a id="16506c14" class="tk">:</a></td></tr>
<tr name="16507" id="16507">
<td>16507</td><td>      3;</td></tr>
<tr name="16508" id="16508">
<td>16508</td><td>      <a id="16508c7" class="tk">vuint8_t</a> <a id="16508c16" class="tk">PRILVL</a><a id="16508c22" class="tk">:</a>4;               <span class="ct">/* Interrupt Priority Level */</span></td></tr>
<tr name="16509" id="16509">
<td>16509</td><td>    <span class="br">}</span> <a id="16509c7" class="tk">B</a>;</td></tr>
<tr name="16510" id="16510">
<td>16510</td><td>  <span class="br">}</span> <a id="16510c5" class="tk">SPP_MCM_MWCR_8B_tag</a>;</td></tr>
<tr name="16511" id="16511">
<td>16511</td><td></td></tr>
<tr name="16512" id="16512">
<td>16512</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_MCM_MIR - Miscellaneous Interrupt Register */</span></td></tr>
<tr name="16513" id="16513">
<td>16513</td><td>    <a id="16513c5" class="tk">vuint8_t</a> <a id="16513c14" class="tk">R</a>;</td></tr>
<tr name="16514" id="16514">
<td>16514</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16515" id="16515">
<td>16515</td><td>      <a id="16515c7" class="tk">vuint8_t</a> <a id="16515c16" class="tk">FB0AI</a><a id="16515c21" class="tk">:</a>1;                <span class="ct">/* Flash Bank 0 Abort Interrupt */</span></td></tr>
<tr name="16516" id="16516">
<td>16516</td><td>      <a id="16516c7" class="tk">vuint8_t</a> <a id="16516c16" class="tk">FB0SI</a><a id="16516c21" class="tk">:</a>1;                <span class="ct">/* Flash Bank 0 Stall Interrupt */</span></td></tr>
<tr name="16517" id="16517">
<td>16517</td><td>      <a id="16517c7" class="tk">vuint8_t</a> <a id="16517c16" class="tk">FB1AI</a><a id="16517c21" class="tk">:</a>1;                <span class="ct">/* Flash Bank 1 Abort Interrupt */</span></td></tr>
<tr name="16518" id="16518">
<td>16518</td><td>      <a id="16518c7" class="tk">vuint8_t</a> <a id="16518c16" class="tk">FB1SI</a><a id="16518c21" class="tk">:</a>1;                <span class="ct">/* Flash Bank 1 Stall Interrupt */</span></td></tr>
<tr name="16519" id="16519">
<td>16519</td><td>      <a id="16519c7" class="tk">vuint8_t</a> <a id="16519c16" class="tk">FB2AI</a><a id="16519c21" class="tk">:</a>1;                <span class="ct">/* Flash Bank 2 Abort Interrupt */</span></td></tr>
<tr name="16520" id="16520">
<td>16520</td><td>      <a id="16520c7" class="tk">vuint8_t</a> <a id="16520c16" class="tk">FB2SI</a><a id="16520c21" class="tk">:</a>1;                <span class="ct">/* Flash Bank 2 Stall Interrupt */</span></td></tr>
<tr name="16521" id="16521">
<td>16521</td><td>     <a id="16521c6" class="tk">vuint8_t</a><a id="16521c14" class="tk">:</a></td></tr>
<tr name="16522" id="16522">
<td>16522</td><td>      2;</td></tr>
<tr name="16523" id="16523">
<td>16523</td><td>    <span class="br">}</span> <a id="16523c7" class="tk">B</a>;</td></tr>
<tr name="16524" id="16524">
<td>16524</td><td>  <span class="br">}</span> <a id="16524c5" class="tk">SPP_MCM_MIR_8B_tag</a>;</td></tr>
<tr name="16525" id="16525">
<td>16525</td><td></td></tr>
<tr name="16526" id="16526">
<td>16526</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_MCM_MUDCR - Miscellaneous User Defined Control Register */</span></td></tr>
<tr name="16527" id="16527">
<td>16527</td><td>    <a id="16527c5" class="tk">vuint32_t</a> <a id="16527c15" class="tk">R</a>;</td></tr>
<tr name="16528" id="16528">
<td>16528</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16529" id="16529">
<td>16529</td><td>      <a id="16529c7" class="tk">vuint32_t</a> <a id="16529c17" class="tk">MUSERDCR</a><a id="16529c25" class="tk">:</a>32;           <span class="ct">/* User Defined Control Register */</span></td></tr>
<tr name="16530" id="16530">
<td>16530</td><td>    <span class="br">}</span> <a id="16530c7" class="tk">B</a>;</td></tr>
<tr name="16531" id="16531">
<td>16531</td><td>  <span class="br">}</span> <a id="16531c5" class="tk">SPP_MCM_MUDCR_32B_tag</a>;</td></tr>
<tr name="16532" id="16532">
<td>16532</td><td></td></tr>
<tr name="16533" id="16533">
<td>16533</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_MCM_ECR - ECC Configuration Register */</span></td></tr>
<tr name="16534" id="16534">
<td>16534</td><td>    <a id="16534c5" class="tk">vuint8_t</a> <a id="16534c14" class="tk">R</a>;</td></tr>
<tr name="16535" id="16535">
<td>16535</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16536" id="16536">
<td>16536</td><td>     <a id="16536c6" class="tk">vuint8_t</a><a id="16536c14" class="tk">:</a></td></tr>
<tr name="16537" id="16537">
<td>16537</td><td>      2;</td></tr>
<tr name="16538" id="16538">
<td>16538</td><td></td></tr>
<tr name="16539" id="16539">
<td>16539</td><td><span class="pp">#ifndef</span> <a id="16539c9" class="tk">USE_FIELD_ALIASES_SPP_MCM</a></td></tr>
<tr name="16540" id="16540">
<td>16540</td><td></td></tr>
<tr name="16541" id="16541">
<td>16541</td><td>      <a id="16541c7" class="tk">vuint8_t</a> <a id="16541c16" class="tk">EPR1BR</a><a id="16541c22" class="tk">:</a>1;               <span class="ct">/* Enable Platform RAM 1-bit Reporting */</span></td></tr>
<tr name="16542" id="16542">
<td>16542</td><td></td></tr>
<tr name="16543" id="16543">
<td>16543</td><td><span class="pp">#else</span></td></tr>
<tr name="16544" id="16544">
<td>16544</td><td></td></tr>
<tr name="16545" id="16545">
<td>16545</td><td>      <a id="16545c7" class="tk">vuint8_t</a> <a id="16545c16" class="tk">ER1BR</a><a id="16545c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="16546" id="16546">
<td>16546</td><td></td></tr>
<tr name="16547" id="16547">
<td>16547</td><td><span class="pp">#endif</span></td></tr>
<tr name="16548" id="16548">
<td>16548</td><td></td></tr>
<tr name="16549" id="16549">
<td>16549</td><td><span class="pp">#ifndef</span> <a id="16549c9" class="tk">USE_FIELD_ALIASES_SPP_MCM</a></td></tr>
<tr name="16550" id="16550">
<td>16550</td><td></td></tr>
<tr name="16551" id="16551">
<td>16551</td><td>      <a id="16551c7" class="tk">vuint8_t</a> <a id="16551c16" class="tk">EPF1BR</a><a id="16551c22" class="tk">:</a>1;               <span class="ct">/* Enable Platform FLASH 1-bit Reporting */</span></td></tr>
<tr name="16552" id="16552">
<td>16552</td><td></td></tr>
<tr name="16553" id="16553">
<td>16553</td><td><span class="pp">#else</span></td></tr>
<tr name="16554" id="16554">
<td>16554</td><td></td></tr>
<tr name="16555" id="16555">
<td>16555</td><td>      <a id="16555c7" class="tk">vuint8_t</a> <a id="16555c16" class="tk">EF1BR</a><a id="16555c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="16556" id="16556">
<td>16556</td><td></td></tr>
<tr name="16557" id="16557">
<td>16557</td><td><span class="pp">#endif</span></td></tr>
<tr name="16558" id="16558">
<td>16558</td><td></td></tr>
<tr name="16559" id="16559">
<td>16559</td><td>     <a id="16559c6" class="tk">vuint8_t</a><a id="16559c14" class="tk">:</a></td></tr>
<tr name="16560" id="16560">
<td>16560</td><td>      2;</td></tr>
<tr name="16561" id="16561">
<td>16561</td><td></td></tr>
<tr name="16562" id="16562">
<td>16562</td><td><span class="pp">#ifndef</span> <a id="16562c9" class="tk">USE_FIELD_ALIASES_SPP_MCM</a></td></tr>
<tr name="16563" id="16563">
<td>16563</td><td></td></tr>
<tr name="16564" id="16564">
<td>16564</td><td>      <a id="16564c7" class="tk">vuint8_t</a> <a id="16564c16" class="tk">EPRNCR</a><a id="16564c22" class="tk">:</a>1;               <span class="ct">/* Enable Platform RAM Non-Correctable Reporting */</span></td></tr>
<tr name="16565" id="16565">
<td>16565</td><td></td></tr>
<tr name="16566" id="16566">
<td>16566</td><td><span class="pp">#else</span></td></tr>
<tr name="16567" id="16567">
<td>16567</td><td></td></tr>
<tr name="16568" id="16568">
<td>16568</td><td>      <a id="16568c7" class="tk">vuint8_t</a> <a id="16568c16" class="tk">ERNCR</a><a id="16568c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="16569" id="16569">
<td>16569</td><td></td></tr>
<tr name="16570" id="16570">
<td>16570</td><td><span class="pp">#endif</span></td></tr>
<tr name="16571" id="16571">
<td>16571</td><td></td></tr>
<tr name="16572" id="16572">
<td>16572</td><td><span class="pp">#ifndef</span> <a id="16572c9" class="tk">USE_FIELD_ALIASES_SPP_MCM</a></td></tr>
<tr name="16573" id="16573">
<td>16573</td><td></td></tr>
<tr name="16574" id="16574">
<td>16574</td><td>      <a id="16574c7" class="tk">vuint8_t</a> <a id="16574c16" class="tk">EPFNCR</a><a id="16574c22" class="tk">:</a>1;               <span class="ct">/* Enable Platform FLASH Non-Correctable Reporting */</span></td></tr>
<tr name="16575" id="16575">
<td>16575</td><td></td></tr>
<tr name="16576" id="16576">
<td>16576</td><td><span class="pp">#else</span></td></tr>
<tr name="16577" id="16577">
<td>16577</td><td></td></tr>
<tr name="16578" id="16578">
<td>16578</td><td>      <a id="16578c7" class="tk">vuint8_t</a> <a id="16578c16" class="tk">EFNCR</a><a id="16578c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="16579" id="16579">
<td>16579</td><td></td></tr>
<tr name="16580" id="16580">
<td>16580</td><td><span class="pp">#endif</span></td></tr>
<tr name="16581" id="16581">
<td>16581</td><td></td></tr>
<tr name="16582" id="16582">
<td>16582</td><td>    <span class="br">}</span> <a id="16582c7" class="tk">B</a>;</td></tr>
<tr name="16583" id="16583">
<td>16583</td><td>  <span class="br">}</span> <a id="16583c5" class="tk">SPP_MCM_ECR_8B_tag</a>;</td></tr>
<tr name="16584" id="16584">
<td>16584</td><td></td></tr>
<tr name="16585" id="16585">
<td>16585</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_MCM_ESR - ECC Status Register */</span></td></tr>
<tr name="16586" id="16586">
<td>16586</td><td>    <a id="16586c5" class="tk">vuint8_t</a> <a id="16586c14" class="tk">R</a>;</td></tr>
<tr name="16587" id="16587">
<td>16587</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16588" id="16588">
<td>16588</td><td>     <a id="16588c6" class="tk">vuint8_t</a><a id="16588c14" class="tk">:</a></td></tr>
<tr name="16589" id="16589">
<td>16589</td><td>      2;</td></tr>
<tr name="16590" id="16590">
<td>16590</td><td></td></tr>
<tr name="16591" id="16591">
<td>16591</td><td><span class="pp">#ifndef</span> <a id="16591c9" class="tk">USE_FIELD_ALIASES_SPP_MCM</a></td></tr>
<tr name="16592" id="16592">
<td>16592</td><td></td></tr>
<tr name="16593" id="16593">
<td>16593</td><td>      <a id="16593c7" class="tk">vuint8_t</a> <a id="16593c16" class="tk">PR1BC</a><a id="16593c21" class="tk">:</a>1;                <span class="ct">/* Platform RAM 1-bit Correction */</span></td></tr>
<tr name="16594" id="16594">
<td>16594</td><td></td></tr>
<tr name="16595" id="16595">
<td>16595</td><td><span class="pp">#else</span></td></tr>
<tr name="16596" id="16596">
<td>16596</td><td></td></tr>
<tr name="16597" id="16597">
<td>16597</td><td>      <a id="16597c7" class="tk">vuint8_t</a> <a id="16597c16" class="tk">R1BC</a><a id="16597c20" class="tk">:</a>1;                 <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="16598" id="16598">
<td>16598</td><td></td></tr>
<tr name="16599" id="16599">
<td>16599</td><td><span class="pp">#endif</span></td></tr>
<tr name="16600" id="16600">
<td>16600</td><td></td></tr>
<tr name="16601" id="16601">
<td>16601</td><td><span class="pp">#ifndef</span> <a id="16601c9" class="tk">USE_FIELD_ALIASES_SPP_MCM</a></td></tr>
<tr name="16602" id="16602">
<td>16602</td><td></td></tr>
<tr name="16603" id="16603">
<td>16603</td><td>      <a id="16603c7" class="tk">vuint8_t</a> <a id="16603c16" class="tk">PF1BC</a><a id="16603c21" class="tk">:</a>1;                <span class="ct">/* Platform FLASH 1-bit Correction */</span></td></tr>
<tr name="16604" id="16604">
<td>16604</td><td></td></tr>
<tr name="16605" id="16605">
<td>16605</td><td><span class="pp">#else</span></td></tr>
<tr name="16606" id="16606">
<td>16606</td><td></td></tr>
<tr name="16607" id="16607">
<td>16607</td><td>      <a id="16607c7" class="tk">vuint8_t</a> <a id="16607c16" class="tk">F1BC</a><a id="16607c20" class="tk">:</a>1;                 <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="16608" id="16608">
<td>16608</td><td></td></tr>
<tr name="16609" id="16609">
<td>16609</td><td><span class="pp">#endif</span></td></tr>
<tr name="16610" id="16610">
<td>16610</td><td></td></tr>
<tr name="16611" id="16611">
<td>16611</td><td>     <a id="16611c6" class="tk">vuint8_t</a><a id="16611c14" class="tk">:</a></td></tr>
<tr name="16612" id="16612">
<td>16612</td><td>      2;</td></tr>
<tr name="16613" id="16613">
<td>16613</td><td></td></tr>
<tr name="16614" id="16614">
<td>16614</td><td><span class="pp">#ifndef</span> <a id="16614c9" class="tk">USE_FIELD_ALIASES_SPP_MCM</a></td></tr>
<tr name="16615" id="16615">
<td>16615</td><td></td></tr>
<tr name="16616" id="16616">
<td>16616</td><td>      <a id="16616c7" class="tk">vuint8_t</a> <a id="16616c16" class="tk">PRNCE</a><a id="16616c21" class="tk">:</a>1;                <span class="ct">/* Platform RAM Non-Correctable Error */</span></td></tr>
<tr name="16617" id="16617">
<td>16617</td><td></td></tr>
<tr name="16618" id="16618">
<td>16618</td><td><span class="pp">#else</span></td></tr>
<tr name="16619" id="16619">
<td>16619</td><td></td></tr>
<tr name="16620" id="16620">
<td>16620</td><td>      <a id="16620c7" class="tk">vuint8_t</a> <a id="16620c16" class="tk">RNCE</a><a id="16620c20" class="tk">:</a>1;                 <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="16621" id="16621">
<td>16621</td><td></td></tr>
<tr name="16622" id="16622">
<td>16622</td><td><span class="pp">#endif</span></td></tr>
<tr name="16623" id="16623">
<td>16623</td><td></td></tr>
<tr name="16624" id="16624">
<td>16624</td><td><span class="pp">#ifndef</span> <a id="16624c9" class="tk">USE_FIELD_ALIASES_SPP_MCM</a></td></tr>
<tr name="16625" id="16625">
<td>16625</td><td></td></tr>
<tr name="16626" id="16626">
<td>16626</td><td>      <a id="16626c7" class="tk">vuint8_t</a> <a id="16626c16" class="tk">PFNCE</a><a id="16626c21" class="tk">:</a>1;                <span class="ct">/* Platform FLASH Non-Correctable Error */</span></td></tr>
<tr name="16627" id="16627">
<td>16627</td><td></td></tr>
<tr name="16628" id="16628">
<td>16628</td><td><span class="pp">#else</span></td></tr>
<tr name="16629" id="16629">
<td>16629</td><td></td></tr>
<tr name="16630" id="16630">
<td>16630</td><td>      <a id="16630c7" class="tk">vuint8_t</a> <a id="16630c16" class="tk">FNCE</a><a id="16630c20" class="tk">:</a>1;                 <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="16631" id="16631">
<td>16631</td><td></td></tr>
<tr name="16632" id="16632">
<td>16632</td><td><span class="pp">#endif</span></td></tr>
<tr name="16633" id="16633">
<td>16633</td><td></td></tr>
<tr name="16634" id="16634">
<td>16634</td><td>    <span class="br">}</span> <a id="16634c7" class="tk">B</a>;</td></tr>
<tr name="16635" id="16635">
<td>16635</td><td>  <span class="br">}</span> <a id="16635c5" class="tk">SPP_MCM_ESR_8B_tag</a>;</td></tr>
<tr name="16636" id="16636">
<td>16636</td><td></td></tr>
<tr name="16637" id="16637">
<td>16637</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_MCM_EEGR - ECC Error Generation Register */</span></td></tr>
<tr name="16638" id="16638">
<td>16638</td><td>    <a id="16638c5" class="tk">vuint16_t</a> <a id="16638c15" class="tk">R</a>;</td></tr>
<tr name="16639" id="16639">
<td>16639</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16640" id="16640">
<td>16640</td><td>      <a id="16640c7" class="tk">vuint16_t</a> <a id="16640c17" class="tk">FRCAP</a><a id="16640c22" class="tk">:</a>1;               <span class="ct">/* Force Platform RAM Error Injection Access Protection */</span></td></tr>
<tr name="16641" id="16641">
<td>16641</td><td>     <a id="16641c6" class="tk">vuint16_t</a><a id="16641c15" class="tk">:</a></td></tr>
<tr name="16642" id="16642">
<td>16642</td><td>      1;</td></tr>
<tr name="16643" id="16643">
<td>16643</td><td>      <a id="16643c7" class="tk">vuint16_t</a> <a id="16643c17" class="tk">FRC1BI</a><a id="16643c23" class="tk">:</a>1;              <span class="ct">/* Force Platform RAM Continuous 1-Bit Data Inversions */</span></td></tr>
<tr name="16644" id="16644">
<td>16644</td><td>      <a id="16644c7" class="tk">vuint16_t</a> <a id="16644c17" class="tk">FR11BI</a><a id="16644c23" class="tk">:</a>1;              <span class="ct">/* Force Platform RAM One 1-Bit Data Inversion */</span></td></tr>
<tr name="16645" id="16645">
<td>16645</td><td>     <a id="16645c6" class="tk">vuint16_t</a><a id="16645c15" class="tk">:</a></td></tr>
<tr name="16646" id="16646">
<td>16646</td><td>      2;</td></tr>
<tr name="16647" id="16647">
<td>16647</td><td>      <a id="16647c7" class="tk">vuint16_t</a> <a id="16647c17" class="tk">FRCNCI</a><a id="16647c23" class="tk">:</a>1;              <span class="ct">/* Force Platform RAM Continuous Noncorrectable Data Inversions */</span></td></tr>
<tr name="16648" id="16648">
<td>16648</td><td>      <a id="16648c7" class="tk">vuint16_t</a> <a id="16648c17" class="tk">FR1NCI</a><a id="16648c23" class="tk">:</a>1;              <span class="ct">/* Force Platform RAM One Noncorrectable Data Inversions */</span></td></tr>
<tr name="16649" id="16649">
<td>16649</td><td>     <a id="16649c6" class="tk">vuint16_t</a><a id="16649c15" class="tk">:</a></td></tr>
<tr name="16650" id="16650">
<td>16650</td><td>      1;</td></tr>
<tr name="16651" id="16651">
<td>16651</td><td>      <a id="16651c7" class="tk">vuint16_t</a> <a id="16651c17" class="tk">ERRBIT</a><a id="16651c23" class="tk">:</a>7;              <span class="ct">/* Error Bit Position */</span></td></tr>
<tr name="16652" id="16652">
<td>16652</td><td>    <span class="br">}</span> <a id="16652c7" class="tk">B</a>;</td></tr>
<tr name="16653" id="16653">
<td>16653</td><td>  <span class="br">}</span> <a id="16653c5" class="tk">SPP_MCM_EEGR_16B_tag</a>;</td></tr>
<tr name="16654" id="16654">
<td>16654</td><td></td></tr>
<tr name="16655" id="16655">
<td>16655</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_MCM_PFEAR - Platform Flash ECC Error Address Register */</span></td></tr>
<tr name="16656" id="16656">
<td>16656</td><td>    <a id="16656c5" class="tk">vuint32_t</a> <a id="16656c15" class="tk">R</a>;</td></tr>
<tr name="16657" id="16657">
<td>16657</td><td>  <span class="br">}</span> <a id="16657c5" class="tk">SPP_MCM_PFEAR_32B_tag</a>;</td></tr>
<tr name="16658" id="16658">
<td>16658</td><td></td></tr>
<tr name="16659" id="16659">
<td>16659</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_MCM_PFEMR - Platform Flash ECC Master Number Register */</span></td></tr>
<tr name="16660" id="16660">
<td>16660</td><td>    <a id="16660c5" class="tk">vuint8_t</a> <a id="16660c14" class="tk">R</a>;</td></tr>
<tr name="16661" id="16661">
<td>16661</td><td>  <span class="br">}</span> <a id="16661c5" class="tk">SPP_MCM_PFEMR_8B_tag</a>;</td></tr>
<tr name="16662" id="16662">
<td>16662</td><td></td></tr>
<tr name="16663" id="16663">
<td>16663</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_MCM_PFEAT - Platform Flash ECC Attributes Register */</span></td></tr>
<tr name="16664" id="16664">
<td>16664</td><td>    <a id="16664c5" class="tk">vuint8_t</a> <a id="16664c14" class="tk">R</a>;</td></tr>
<tr name="16665" id="16665">
<td>16665</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16666" id="16666">
<td>16666</td><td></td></tr>
<tr name="16667" id="16667">
<td>16667</td><td><span class="pp">#ifndef</span> <a id="16667c9" class="tk">USE_FIELD_ALIASES_SPP_MCM</a></td></tr>
<tr name="16668" id="16668">
<td>16668</td><td></td></tr>
<tr name="16669" id="16669">
<td>16669</td><td>      <a id="16669c7" class="tk">vuint8_t</a> <a id="16669c16" class="tk">F_WRITE</a><a id="16669c23" class="tk">:</a>1;              <span class="ct">/* AMBA-AHBH Write */</span></td></tr>
<tr name="16670" id="16670">
<td>16670</td><td></td></tr>
<tr name="16671" id="16671">
<td>16671</td><td><span class="pp">#else</span></td></tr>
<tr name="16672" id="16672">
<td>16672</td><td></td></tr>
<tr name="16673" id="16673">
<td>16673</td><td>      <a id="16673c7" class="tk">vuint8_t</a> <a id="16673c16" class="tk">WRITE</a><a id="16673c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="16674" id="16674">
<td>16674</td><td></td></tr>
<tr name="16675" id="16675">
<td>16675</td><td><span class="pp">#endif</span></td></tr>
<tr name="16676" id="16676">
<td>16676</td><td></td></tr>
<tr name="16677" id="16677">
<td>16677</td><td><span class="pp">#ifndef</span> <a id="16677c9" class="tk">USE_FIELD_ALIASES_SPP_MCM</a></td></tr>
<tr name="16678" id="16678">
<td>16678</td><td></td></tr>
<tr name="16679" id="16679">
<td>16679</td><td>      <a id="16679c7" class="tk">vuint8_t</a> <a id="16679c16" class="tk">F_SIZE</a><a id="16679c22" class="tk">:</a>3;               <span class="ct">/* AMBA-AHBH Size */</span></td></tr>
<tr name="16680" id="16680">
<td>16680</td><td></td></tr>
<tr name="16681" id="16681">
<td>16681</td><td><span class="pp">#else</span></td></tr>
<tr name="16682" id="16682">
<td>16682</td><td></td></tr>
<tr name="16683" id="16683">
<td>16683</td><td>      <a id="16683c7" class="tk">vuint8_t</a> <a id="16683c16" class="tk">SIZE</a><a id="16683c20" class="tk">:</a>3;                 <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="16684" id="16684">
<td>16684</td><td></td></tr>
<tr name="16685" id="16685">
<td>16685</td><td><span class="pp">#endif</span></td></tr>
<tr name="16686" id="16686">
<td>16686</td><td></td></tr>
<tr name="16687" id="16687">
<td>16687</td><td><span class="pp">#ifndef</span> <a id="16687c9" class="tk">USE_FIELD_ALIASES_SPP_MCM</a></td></tr>
<tr name="16688" id="16688">
<td>16688</td><td></td></tr>
<tr name="16689" id="16689">
<td>16689</td><td>      <a id="16689c7" class="tk">vuint8_t</a> <a id="16689c16" class="tk">F_PROTECT</a><a id="16689c25" class="tk">:</a>4;            <span class="ct">/* AMBA-AHBH PROT */</span></td></tr>
<tr name="16690" id="16690">
<td>16690</td><td></td></tr>
<tr name="16691" id="16691">
<td>16691</td><td><span class="pp">#else</span></td></tr>
<tr name="16692" id="16692">
<td>16692</td><td></td></tr>
<tr name="16693" id="16693">
<td>16693</td><td>      <a id="16693c7" class="tk">vuint8_t</a> <a id="16693c16" class="tk">PROTECTION</a><a id="16693c26" class="tk">:</a>4;           <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="16694" id="16694">
<td>16694</td><td></td></tr>
<tr name="16695" id="16695">
<td>16695</td><td><span class="pp">#endif</span></td></tr>
<tr name="16696" id="16696">
<td>16696</td><td></td></tr>
<tr name="16697" id="16697">
<td>16697</td><td>    <span class="br">}</span> <a id="16697c7" class="tk">B</a>;</td></tr>
<tr name="16698" id="16698">
<td>16698</td><td>  <span class="br">}</span> <a id="16698c5" class="tk">SPP_MCM_PFEAT_8B_tag</a>;</td></tr>
<tr name="16699" id="16699">
<td>16699</td><td></td></tr>
<tr name="16700" id="16700">
<td>16700</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_MCM_PFEDRH - Platform Flash ECC Data Register High Word */</span></td></tr>
<tr name="16701" id="16701">
<td>16701</td><td>    <a id="16701c5" class="tk">vuint32_t</a> <a id="16701c15" class="tk">R</a>;</td></tr>
<tr name="16702" id="16702">
<td>16702</td><td>  <span class="br">}</span> <a id="16702c5" class="tk">SPP_MCM_PFEDRH_32B_tag</a>;</td></tr>
<tr name="16703" id="16703">
<td>16703</td><td></td></tr>
<tr name="16704" id="16704">
<td>16704</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_MCM_PFEDR - Platform Flash ECC Data Register */</span></td></tr>
<tr name="16705" id="16705">
<td>16705</td><td>    <a id="16705c5" class="tk">vuint32_t</a> <a id="16705c15" class="tk">R</a>;</td></tr>
<tr name="16706" id="16706">
<td>16706</td><td>  <span class="br">}</span> <a id="16706c5" class="tk">SPP_MCM_PFEDR_32B_tag</a>;</td></tr>
<tr name="16707" id="16707">
<td>16707</td><td></td></tr>
<tr name="16708" id="16708">
<td>16708</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_MCM_PREAR - Platform RAM ECC Address Register */</span></td></tr>
<tr name="16709" id="16709">
<td>16709</td><td>    <a id="16709c5" class="tk">vuint32_t</a> <a id="16709c15" class="tk">R</a>;</td></tr>
<tr name="16710" id="16710">
<td>16710</td><td>  <span class="br">}</span> <a id="16710c5" class="tk">SPP_MCM_PREAR_32B_tag</a>;</td></tr>
<tr name="16711" id="16711">
<td>16711</td><td></td></tr>
<tr name="16712" id="16712">
<td>16712</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_MCM_PRESR - Platform RAM ECC Syndrome Register */</span></td></tr>
<tr name="16713" id="16713">
<td>16713</td><td>    <a id="16713c5" class="tk">vuint8_t</a> <a id="16713c14" class="tk">R</a>;</td></tr>
<tr name="16714" id="16714">
<td>16714</td><td>  <span class="br">}</span> <a id="16714c5" class="tk">SPP_MCM_PRESR_8B_tag</a>;</td></tr>
<tr name="16715" id="16715">
<td>16715</td><td></td></tr>
<tr name="16716" id="16716">
<td>16716</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_MCM_PREMR - Platform RAM ECC Master Number Register */</span></td></tr>
<tr name="16717" id="16717">
<td>16717</td><td>    <a id="16717c5" class="tk">vuint8_t</a> <a id="16717c14" class="tk">R</a>;</td></tr>
<tr name="16718" id="16718">
<td>16718</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16719" id="16719">
<td>16719</td><td>     <a id="16719c6" class="tk">vuint8_t</a><a id="16719c14" class="tk">:</a></td></tr>
<tr name="16720" id="16720">
<td>16720</td><td>      4;</td></tr>
<tr name="16721" id="16721">
<td>16721</td><td></td></tr>
<tr name="16722" id="16722">
<td>16722</td><td><span class="pp">#ifndef</span> <a id="16722c9" class="tk">USE_FIELD_ALIASES_SPP_MCM</a></td></tr>
<tr name="16723" id="16723">
<td>16723</td><td></td></tr>
<tr name="16724" id="16724">
<td>16724</td><td>      <a id="16724c7" class="tk">vuint8_t</a> <a id="16724c16" class="tk">PR_EMR</a><a id="16724c22" class="tk">:</a>4;               <span class="ct">/* Platform RAM ECC Master Number */</span></td></tr>
<tr name="16725" id="16725">
<td>16725</td><td></td></tr>
<tr name="16726" id="16726">
<td>16726</td><td><span class="pp">#else</span></td></tr>
<tr name="16727" id="16727">
<td>16727</td><td></td></tr>
<tr name="16728" id="16728">
<td>16728</td><td>      <a id="16728c7" class="tk">vuint8_t</a> <a id="16728c16" class="tk">REMR</a><a id="16728c20" class="tk">:</a>4;                 <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="16729" id="16729">
<td>16729</td><td></td></tr>
<tr name="16730" id="16730">
<td>16730</td><td><span class="pp">#endif</span></td></tr>
<tr name="16731" id="16731">
<td>16731</td><td></td></tr>
<tr name="16732" id="16732">
<td>16732</td><td>    <span class="br">}</span> <a id="16732c7" class="tk">B</a>;</td></tr>
<tr name="16733" id="16733">
<td>16733</td><td>  <span class="br">}</span> <a id="16733c5" class="tk">SPP_MCM_PREMR_8B_tag</a>;</td></tr>
<tr name="16734" id="16734">
<td>16734</td><td></td></tr>
<tr name="16735" id="16735">
<td>16735</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_MCM_PREAT - Platform RAM ECC Attributes Register */</span></td></tr>
<tr name="16736" id="16736">
<td>16736</td><td>    <a id="16736c5" class="tk">vuint8_t</a> <a id="16736c14" class="tk">R</a>;</td></tr>
<tr name="16737" id="16737">
<td>16737</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16738" id="16738">
<td>16738</td><td></td></tr>
<tr name="16739" id="16739">
<td>16739</td><td><span class="pp">#ifndef</span> <a id="16739c9" class="tk">USE_FIELD_ALIASES_SPP_MCM</a></td></tr>
<tr name="16740" id="16740">
<td>16740</td><td></td></tr>
<tr name="16741" id="16741">
<td>16741</td><td>      <a id="16741c7" class="tk">vuint8_t</a> <a id="16741c16" class="tk">R_WRITE</a><a id="16741c23" class="tk">:</a>1;              <span class="ct">/* AMBA-AHBH Write */</span></td></tr>
<tr name="16742" id="16742">
<td>16742</td><td></td></tr>
<tr name="16743" id="16743">
<td>16743</td><td><span class="pp">#else</span></td></tr>
<tr name="16744" id="16744">
<td>16744</td><td></td></tr>
<tr name="16745" id="16745">
<td>16745</td><td>      <a id="16745c7" class="tk">vuint8_t</a> <a id="16745c16" class="tk">WRITE</a><a id="16745c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="16746" id="16746">
<td>16746</td><td></td></tr>
<tr name="16747" id="16747">
<td>16747</td><td><span class="pp">#endif</span></td></tr>
<tr name="16748" id="16748">
<td>16748</td><td></td></tr>
<tr name="16749" id="16749">
<td>16749</td><td><span class="pp">#ifndef</span> <a id="16749c9" class="tk">USE_FIELD_ALIASES_SPP_MCM</a></td></tr>
<tr name="16750" id="16750">
<td>16750</td><td></td></tr>
<tr name="16751" id="16751">
<td>16751</td><td>      <a id="16751c7" class="tk">vuint8_t</a> <a id="16751c16" class="tk">R_SIZE</a><a id="16751c22" class="tk">:</a>3;               <span class="ct">/* AMBA-AHBH Size */</span></td></tr>
<tr name="16752" id="16752">
<td>16752</td><td></td></tr>
<tr name="16753" id="16753">
<td>16753</td><td><span class="pp">#else</span></td></tr>
<tr name="16754" id="16754">
<td>16754</td><td></td></tr>
<tr name="16755" id="16755">
<td>16755</td><td>      <a id="16755c7" class="tk">vuint8_t</a> <a id="16755c16" class="tk">SIZE</a><a id="16755c20" class="tk">:</a>3;                 <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="16756" id="16756">
<td>16756</td><td></td></tr>
<tr name="16757" id="16757">
<td>16757</td><td><span class="pp">#endif</span></td></tr>
<tr name="16758" id="16758">
<td>16758</td><td></td></tr>
<tr name="16759" id="16759">
<td>16759</td><td><span class="pp">#ifndef</span> <a id="16759c9" class="tk">USE_FIELD_ALIASES_SPP_MCM</a></td></tr>
<tr name="16760" id="16760">
<td>16760</td><td></td></tr>
<tr name="16761" id="16761">
<td>16761</td><td>      <a id="16761c7" class="tk">vuint8_t</a> <a id="16761c16" class="tk">R_PROTECT</a><a id="16761c25" class="tk">:</a>4;            <span class="ct">/* AMBA-AHBH PROT */</span></td></tr>
<tr name="16762" id="16762">
<td>16762</td><td></td></tr>
<tr name="16763" id="16763">
<td>16763</td><td><span class="pp">#else</span></td></tr>
<tr name="16764" id="16764">
<td>16764</td><td></td></tr>
<tr name="16765" id="16765">
<td>16765</td><td>      <a id="16765c7" class="tk">vuint8_t</a> <a id="16765c16" class="tk">PROTECTION</a><a id="16765c26" class="tk">:</a>4;           <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="16766" id="16766">
<td>16766</td><td></td></tr>
<tr name="16767" id="16767">
<td>16767</td><td><span class="pp">#endif</span></td></tr>
<tr name="16768" id="16768">
<td>16768</td><td></td></tr>
<tr name="16769" id="16769">
<td>16769</td><td>    <span class="br">}</span> <a id="16769c7" class="tk">B</a>;</td></tr>
<tr name="16770" id="16770">
<td>16770</td><td>  <span class="br">}</span> <a id="16770c5" class="tk">SPP_MCM_PREAT_8B_tag</a>;</td></tr>
<tr name="16771" id="16771">
<td>16771</td><td></td></tr>
<tr name="16772" id="16772">
<td>16772</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_MCM_PREDR - Platform RAM ECC Data Register High Word */</span></td></tr>
<tr name="16773" id="16773">
<td>16773</td><td>    <a id="16773c5" class="tk">vuint32_t</a> <a id="16773c15" class="tk">R</a>;</td></tr>
<tr name="16774" id="16774">
<td>16774</td><td>  <span class="br">}</span> <a id="16774c5" class="tk">SPP_MCM_PREDRH_32B_tag</a>;</td></tr>
<tr name="16775" id="16775">
<td>16775</td><td></td></tr>
<tr name="16776" id="16776">
<td>16776</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_MCM_PREDR - Platform RAM ECC Data Register */</span></td></tr>
<tr name="16777" id="16777">
<td>16777</td><td>    <a id="16777c5" class="tk">vuint32_t</a> <a id="16777c15" class="tk">R</a>;</td></tr>
<tr name="16778" id="16778">
<td>16778</td><td>  <span class="br">}</span> <a id="16778c5" class="tk">SPP_MCM_PREDR_32B_tag</a>;</td></tr>
<tr name="16779" id="16779">
<td>16779</td><td></td></tr>
<tr name="16780" id="16780">
<td>16780</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="16780c18" class="tk">SPP_MCM_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="16781" id="16781">
<td>16781</td><td>    <span class="ct">/* SPP_MCM_PCT - Processor Core Type */</span></td></tr>
<tr name="16782" id="16782">
<td>16782</td><td>    <a id="16782c5" class="tk">SPP_MCM_PCT_16B_tag</a> <a id="16782c25" class="tk">PCT</a>;           <span class="ct">/* offset: 0x0000 size: 16 bit */</span></td></tr>
<tr name="16783" id="16783">
<td>16783</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="16784" id="16784">
<td>16784</td><td>      <span class="ct">/* SPP_MCM_PLREV - SOC-Defined Platform Revision */</span></td></tr>
<tr name="16785" id="16785">
<td>16785</td><td>      <a id="16785c7" class="tk">SPP_MCM_PLREV_16B_tag</a> <a id="16785c29" class="tk">PLREV</a>;     <span class="ct">/* offset: 0x0002 size: 16 bit */</span></td></tr>
<tr name="16786" id="16786">
<td>16786</td><td>      <a id="16786c7" class="tk">SPP_MCM_PLREV_16B_tag</a> <a id="16786c29" class="tk">REV</a>;       <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="16787" id="16787">
<td>16787</td><td>    <span class="br">}</span>;</td></tr>
<tr name="16788" id="16788">
<td>16788</td><td></td></tr>
<tr name="16789" id="16789">
<td>16789</td><td>    <a id="16789c5" class="tk">int8_t</a> <a id="16789c12" class="tk">SPP_MCM_reserved_0004</a>[4];</td></tr>
<tr name="16790" id="16790">
<td>16790</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="16791" id="16791">
<td>16791</td><td>      <span class="ct">/* SPP_MCM_IOPMC - IPS On-Platform Module Configuration */</span></td></tr>
<tr name="16792" id="16792">
<td>16792</td><td>      <a id="16792c7" class="tk">SPP_MCM_IOPMC_32B_tag</a> <a id="16792c29" class="tk">IOPMC</a>;     <span class="ct">/* offset: 0x0008 size: 32 bit */</span></td></tr>
<tr name="16793" id="16793">
<td>16793</td><td>      <a id="16793c7" class="tk">SPP_MCM_IOPMC_32B_tag</a> <a id="16793c29" class="tk">MC</a>;        <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="16794" id="16794">
<td>16794</td><td>    <span class="br">}</span>;</td></tr>
<tr name="16795" id="16795">
<td>16795</td><td></td></tr>
<tr name="16796" id="16796">
<td>16796</td><td>    <a id="16796c5" class="tk">int8_t</a> <a id="16796c12" class="tk">SPP_MCM_reserved_000C</a>[3];</td></tr>
<tr name="16797" id="16797">
<td>16797</td><td></td></tr>
<tr name="16798" id="16798">
<td>16798</td><td>    <span class="ct">/* SPP_MCM_MRSR - Miscellaneous Reset Status Register */</span></td></tr>
<tr name="16799" id="16799">
<td>16799</td><td>    <a id="16799c5" class="tk">SPP_MCM_MRSR_8B_tag</a> <a id="16799c25" class="tk">MRSR</a>;          <span class="ct">/* offset: 0x000F size: 8 bit */</span></td></tr>
<tr name="16800" id="16800">
<td>16800</td><td>    <a id="16800c5" class="tk">int8_t</a> <a id="16800c12" class="tk">SPP_MCM_reserved_0010</a>[3];</td></tr>
<tr name="16801" id="16801">
<td>16801</td><td></td></tr>
<tr name="16802" id="16802">
<td>16802</td><td>    <span class="ct">/* SPP_MCM_MWCR - Miscellaneous Wakeup Control Register */</span></td></tr>
<tr name="16803" id="16803">
<td>16803</td><td>    <a id="16803c5" class="tk">SPP_MCM_MWCR_8B_tag</a> <a id="16803c25" class="tk">MWCR</a>;          <span class="ct">/* offset: 0x0013 size: 8 bit */</span></td></tr>
<tr name="16804" id="16804">
<td>16804</td><td>    <a id="16804c5" class="tk">int8_t</a> <a id="16804c12" class="tk">SPP_MCM_reserved_0014</a>[11];</td></tr>
<tr name="16805" id="16805">
<td>16805</td><td></td></tr>
<tr name="16806" id="16806">
<td>16806</td><td>    <span class="ct">/* SPP_MCM_MIR - Miscellaneous Interrupt Register */</span></td></tr>
<tr name="16807" id="16807">
<td>16807</td><td>    <a id="16807c5" class="tk">SPP_MCM_MIR_8B_tag</a> <a id="16807c24" class="tk">MIR</a>;            <span class="ct">/* offset: 0x001F size: 8 bit */</span></td></tr>
<tr name="16808" id="16808">
<td>16808</td><td>    <a id="16808c5" class="tk">int8_t</a> <a id="16808c12" class="tk">SPP_MCM_reserved_0020</a>[4];</td></tr>
<tr name="16809" id="16809">
<td>16809</td><td></td></tr>
<tr name="16810" id="16810">
<td>16810</td><td>    <span class="ct">/* SPP_MCM_MUDCR - Miscellaneous User Defined Control Register */</span></td></tr>
<tr name="16811" id="16811">
<td>16811</td><td>    <a id="16811c5" class="tk">SPP_MCM_MUDCR_32B_tag</a> <a id="16811c27" class="tk">MUDCR</a>;       <span class="ct">/* offset: 0x0024 size: 32 bit */</span></td></tr>
<tr name="16812" id="16812">
<td>16812</td><td>    <a id="16812c5" class="tk">int8_t</a> <a id="16812c12" class="tk">SPP_MCM_reserved_0028</a>[27];</td></tr>
<tr name="16813" id="16813">
<td>16813</td><td></td></tr>
<tr name="16814" id="16814">
<td>16814</td><td>    <span class="ct">/* SPP_MCM_ECR - ECC Configuration Register */</span></td></tr>
<tr name="16815" id="16815">
<td>16815</td><td>    <a id="16815c5" class="tk">SPP_MCM_ECR_8B_tag</a> <a id="16815c24" class="tk">ECR</a>;            <span class="ct">/* offset: 0x0043 size: 8 bit */</span></td></tr>
<tr name="16816" id="16816">
<td>16816</td><td>    <a id="16816c5" class="tk">int8_t</a> <a id="16816c12" class="tk">SPP_MCM_reserved_0044</a>[3];</td></tr>
<tr name="16817" id="16817">
<td>16817</td><td></td></tr>
<tr name="16818" id="16818">
<td>16818</td><td>    <span class="ct">/* SPP_MCM_ESR - ECC Status Register */</span></td></tr>
<tr name="16819" id="16819">
<td>16819</td><td>    <a id="16819c5" class="tk">SPP_MCM_ESR_8B_tag</a> <a id="16819c24" class="tk">ESR</a>;            <span class="ct">/* offset: 0x0047 size: 8 bit */</span></td></tr>
<tr name="16820" id="16820">
<td>16820</td><td>    <a id="16820c5" class="tk">int8_t</a> <a id="16820c12" class="tk">SPP_MCM_reserved_0048</a>[2];</td></tr>
<tr name="16821" id="16821">
<td>16821</td><td></td></tr>
<tr name="16822" id="16822">
<td>16822</td><td>    <span class="ct">/* SPP_MCM_EEGR - ECC Error Generation Register */</span></td></tr>
<tr name="16823" id="16823">
<td>16823</td><td>    <a id="16823c5" class="tk">SPP_MCM_EEGR_16B_tag</a> <a id="16823c26" class="tk">EEGR</a>;         <span class="ct">/* offset: 0x004A size: 16 bit */</span></td></tr>
<tr name="16824" id="16824">
<td>16824</td><td>    <a id="16824c5" class="tk">int8_t</a> <a id="16824c12" class="tk">SPP_MCM_reserved_004C</a>[4];</td></tr>
<tr name="16825" id="16825">
<td>16825</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="16826" id="16826">
<td>16826</td><td>      <span class="ct">/* SPP_MCM_PFEAR - Platform Flash ECC Error Address Register */</span></td></tr>
<tr name="16827" id="16827">
<td>16827</td><td>      <a id="16827c7" class="tk">SPP_MCM_PFEAR_32B_tag</a> <a id="16827c29" class="tk">PFEAR</a>;     <span class="ct">/* offset: 0x0050 size: 32 bit */</span></td></tr>
<tr name="16828" id="16828">
<td>16828</td><td>      <a id="16828c7" class="tk">SPP_MCM_PFEAR_32B_tag</a> <a id="16828c29" class="tk">FEAR</a>;      <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="16829" id="16829">
<td>16829</td><td>    <span class="br">}</span>;</td></tr>
<tr name="16830" id="16830">
<td>16830</td><td></td></tr>
<tr name="16831" id="16831">
<td>16831</td><td>    <a id="16831c5" class="tk">int8_t</a> <a id="16831c12" class="tk">SPP_MCM_reserved_0054</a>[2];</td></tr>
<tr name="16832" id="16832">
<td>16832</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="16833" id="16833">
<td>16833</td><td>      <span class="ct">/* SPP_MCM_PFEMR - Platform Flash ECC Master Number Register */</span></td></tr>
<tr name="16834" id="16834">
<td>16834</td><td>      <a id="16834c7" class="tk">SPP_MCM_PFEMR_8B_tag</a> <a id="16834c28" class="tk">PFEMR</a>;      <span class="ct">/* offset: 0x0056 size: 8 bit */</span></td></tr>
<tr name="16835" id="16835">
<td>16835</td><td>      <a id="16835c7" class="tk">SPP_MCM_PFEMR_8B_tag</a> <a id="16835c28" class="tk">FEMR</a>;       <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="16836" id="16836">
<td>16836</td><td>    <span class="br">}</span>;</td></tr>
<tr name="16837" id="16837">
<td>16837</td><td></td></tr>
<tr name="16838" id="16838">
<td>16838</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="16839" id="16839">
<td>16839</td><td>      <span class="ct">/* SPP_MCM_PFEAT - Platform Flash ECC Attributes Register */</span></td></tr>
<tr name="16840" id="16840">
<td>16840</td><td>      <a id="16840c7" class="tk">SPP_MCM_PFEAT_8B_tag</a> <a id="16840c28" class="tk">PFEAT</a>;      <span class="ct">/* offset: 0x0057 size: 8 bit */</span></td></tr>
<tr name="16841" id="16841">
<td>16841</td><td>      <a id="16841c7" class="tk">SPP_MCM_PFEAT_8B_tag</a> <a id="16841c28" class="tk">FEAT</a>;       <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="16842" id="16842">
<td>16842</td><td>    <span class="br">}</span>;</td></tr>
<tr name="16843" id="16843">
<td>16843</td><td></td></tr>
<tr name="16844" id="16844">
<td>16844</td><td>    <span class="ct">/* SPP_MCM_PFEDRH - Platform Flash ECC Data Register High Word */</span></td></tr>
<tr name="16845" id="16845">
<td>16845</td><td>    <a id="16845c5" class="tk">SPP_MCM_PFEDRH_32B_tag</a> <a id="16845c28" class="tk">PFEDRH</a>;     <span class="ct">/* offset: 0x0058 size: 32 bit */</span></td></tr>
<tr name="16846" id="16846">
<td>16846</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="16847" id="16847">
<td>16847</td><td>      <span class="ct">/* SPP_MCM_PFEDR - Platform Flash ECC Data Register */</span></td></tr>
<tr name="16848" id="16848">
<td>16848</td><td>      <a id="16848c7" class="tk">SPP_MCM_PFEDR_32B_tag</a> <a id="16848c29" class="tk">PFEDR</a>;     <span class="ct">/* offset: 0x005C size: 32 bit */</span></td></tr>
<tr name="16849" id="16849">
<td>16849</td><td>      <a id="16849c7" class="tk">SPP_MCM_PFEDR_32B_tag</a> <a id="16849c29" class="tk">FEDR</a>;      <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="16850" id="16850">
<td>16850</td><td>    <span class="br">}</span>;</td></tr>
<tr name="16851" id="16851">
<td>16851</td><td></td></tr>
<tr name="16852" id="16852">
<td>16852</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="16853" id="16853">
<td>16853</td><td>      <span class="ct">/* SPP_MCM_PREAR - Platform RAM ECC Address Register */</span></td></tr>
<tr name="16854" id="16854">
<td>16854</td><td>      <a id="16854c7" class="tk">SPP_MCM_PREAR_32B_tag</a> <a id="16854c29" class="tk">PREAR</a>;     <span class="ct">/* offset: 0x0060 size: 32 bit */</span></td></tr>
<tr name="16855" id="16855">
<td>16855</td><td>      <a id="16855c7" class="tk">SPP_MCM_PREAR_32B_tag</a> <a id="16855c29" class="tk">REAR</a>;      <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="16856" id="16856">
<td>16856</td><td>    <span class="br">}</span>;</td></tr>
<tr name="16857" id="16857">
<td>16857</td><td></td></tr>
<tr name="16858" id="16858">
<td>16858</td><td>    <a id="16858c5" class="tk">int8_t</a> <a id="16858c12" class="tk">SPP_MCM_reserved_0064</a>;</td></tr>
<tr name="16859" id="16859">
<td>16859</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="16860" id="16860">
<td>16860</td><td>      <span class="ct">/* SPP_MCM_PRESR - Platform RAM ECC Syndrome Register */</span></td></tr>
<tr name="16861" id="16861">
<td>16861</td><td>      <a id="16861c7" class="tk">SPP_MCM_PRESR_8B_tag</a> <a id="16861c28" class="tk">PRESR</a>;      <span class="ct">/* offset: 0x0065 size: 8 bit */</span></td></tr>
<tr name="16862" id="16862">
<td>16862</td><td>      <a id="16862c7" class="tk">SPP_MCM_PRESR_8B_tag</a> <a id="16862c28" class="tk">RESR</a>;       <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="16863" id="16863">
<td>16863</td><td>    <span class="br">}</span>;</td></tr>
<tr name="16864" id="16864">
<td>16864</td><td></td></tr>
<tr name="16865" id="16865">
<td>16865</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="16866" id="16866">
<td>16866</td><td>      <span class="ct">/* SPP_MCM_PREMR - Platform RAM ECC Master Number Register */</span></td></tr>
<tr name="16867" id="16867">
<td>16867</td><td>      <a id="16867c7" class="tk">SPP_MCM_PREMR_8B_tag</a> <a id="16867c28" class="tk">PREMR</a>;      <span class="ct">/* offset: 0x0066 size: 8 bit */</span></td></tr>
<tr name="16868" id="16868">
<td>16868</td><td>      <a id="16868c7" class="tk">SPP_MCM_PREMR_8B_tag</a> <a id="16868c28" class="tk">REMR</a>;       <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="16869" id="16869">
<td>16869</td><td>    <span class="br">}</span>;</td></tr>
<tr name="16870" id="16870">
<td>16870</td><td></td></tr>
<tr name="16871" id="16871">
<td>16871</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="16872" id="16872">
<td>16872</td><td>      <span class="ct">/* SPP_MCM_PREAT - Platform RAM ECC Attributes Register */</span></td></tr>
<tr name="16873" id="16873">
<td>16873</td><td>      <a id="16873c7" class="tk">SPP_MCM_PREAT_8B_tag</a> <a id="16873c28" class="tk">PREAT</a>;      <span class="ct">/* offset: 0x0067 size: 8 bit */</span></td></tr>
<tr name="16874" id="16874">
<td>16874</td><td>      <a id="16874c7" class="tk">SPP_MCM_PREAT_8B_tag</a> <a id="16874c28" class="tk">REAT</a>;       <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="16875" id="16875">
<td>16875</td><td>    <span class="br">}</span>;</td></tr>
<tr name="16876" id="16876">
<td>16876</td><td></td></tr>
<tr name="16877" id="16877">
<td>16877</td><td>    <span class="ct">/* SPP_MCM_PREDR - Platform RAM ECC Data Register High Word */</span></td></tr>
<tr name="16878" id="16878">
<td>16878</td><td>    <a id="16878c5" class="tk">SPP_MCM_PREDRH_32B_tag</a> <a id="16878c28" class="tk">PREDRH</a>;     <span class="ct">/* offset: 0x0068 size: 32 bit */</span></td></tr>
<tr name="16879" id="16879">
<td>16879</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="16880" id="16880">
<td>16880</td><td>      <span class="ct">/* SPP_MCM_PREDR - Platform RAM ECC Data Register */</span></td></tr>
<tr name="16881" id="16881">
<td>16881</td><td>      <a id="16881c7" class="tk">SPP_MCM_PREDR_32B_tag</a> <a id="16881c29" class="tk">PREDR</a>;     <span class="ct">/* offset: 0x006C size: 32 bit */</span></td></tr>
<tr name="16882" id="16882">
<td>16882</td><td>      <a id="16882c7" class="tk">SPP_MCM_PREDR_32B_tag</a> <a id="16882c29" class="tk">REDR</a>;      <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="16883" id="16883">
<td>16883</td><td>    <span class="br">}</span>;</td></tr>
<tr name="16884" id="16884">
<td>16884</td><td></td></tr>
<tr name="16885" id="16885">
<td>16885</td><td>    <a id="16885c5" class="tk">int8_t</a> <a id="16885c12" class="tk">SPP_MCM_reserved_0070</a>[16272];</td></tr>
<tr name="16886" id="16886">
<td>16886</td><td>  <span class="br">}</span> <a id="16886c5" class="tk">SPP_MCM_tag</a>;</td></tr>
<tr name="16887" id="16887">
<td>16887</td><td></td></tr>
<tr name="16888" id="16888">
<td>16888</td><td><span class="pp">#define</span> <a id="16888c9" class="tk">SPP_MCM</a>                        (<a id="16888c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="16888c52" class="tk">SPP_MCM_tag</a> <a id="16888c64" class="tk">*</a>) 0xFFF40000UL)</td></tr>
<tr name="16889" id="16889">
<td>16889</td><td></td></tr>
<tr name="16890" id="16890">
<td>16890</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="16891" id="16891">
<td>16891</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="16892" id="16892">
<td>16892</td><td>  <span class="ct">/* Module: SPP_DMA2  */</span></td></tr>
<tr name="16893" id="16893">
<td>16893</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="16894" id="16894">
<td>16894</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="16895" id="16895">
<td>16895</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_DMACR - DMA Control Register */</span></td></tr>
<tr name="16896" id="16896">
<td>16896</td><td>    <a id="16896c5" class="tk">vuint32_t</a> <a id="16896c15" class="tk">R</a>;</td></tr>
<tr name="16897" id="16897">
<td>16897</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16898" id="16898">
<td>16898</td><td>     <a id="16898c6" class="tk">vuint32_t</a><a id="16898c15" class="tk">:</a></td></tr>
<tr name="16899" id="16899">
<td>16899</td><td>      14;</td></tr>
<tr name="16900" id="16900">
<td>16900</td><td>      <a id="16900c7" class="tk">vuint32_t</a> <a id="16900c17" class="tk">CX</a><a id="16900c19" class="tk">:</a>1;                  <span class="ct">/* Cancel Transfer */</span></td></tr>
<tr name="16901" id="16901">
<td>16901</td><td>      <a id="16901c7" class="tk">vuint32_t</a> <a id="16901c17" class="tk">ECX</a><a id="16901c20" class="tk">:</a>1;                 <span class="ct">/* Error Cancel Transfer */</span></td></tr>
<tr name="16902" id="16902">
<td>16902</td><td>      <a id="16902c7" class="tk">vuint32_t</a> <a id="16902c17" class="tk">GRP3PRI</a><a id="16902c24" class="tk">:</a>2;             <span class="ct">/* Channel Group 3 Priority */</span></td></tr>
<tr name="16903" id="16903">
<td>16903</td><td>      <a id="16903c7" class="tk">vuint32_t</a> <a id="16903c17" class="tk">GRP2PRI</a><a id="16903c24" class="tk">:</a>2;             <span class="ct">/* Channel Group 2 Priority */</span></td></tr>
<tr name="16904" id="16904">
<td>16904</td><td>      <a id="16904c7" class="tk">vuint32_t</a> <a id="16904c17" class="tk">GRP1PRI</a><a id="16904c24" class="tk">:</a>2;             <span class="ct">/* Channel Group 1 Priority */</span></td></tr>
<tr name="16905" id="16905">
<td>16905</td><td>      <a id="16905c7" class="tk">vuint32_t</a> <a id="16905c17" class="tk">GRP0PRI</a><a id="16905c24" class="tk">:</a>2;             <span class="ct">/* Channel Group 0 Priority */</span></td></tr>
<tr name="16906" id="16906">
<td>16906</td><td>      <a id="16906c7" class="tk">vuint32_t</a> <a id="16906c17" class="tk">EMLM</a><a id="16906c21" class="tk">:</a>1;                <span class="ct">/* Enable Minor Loop Mapping */</span></td></tr>
<tr name="16907" id="16907">
<td>16907</td><td>      <a id="16907c7" class="tk">vuint32_t</a> <a id="16907c17" class="tk">CLM</a><a id="16907c20" class="tk">:</a>1;                 <span class="ct">/* Continuous Link Mode */</span></td></tr>
<tr name="16908" id="16908">
<td>16908</td><td>      <a id="16908c7" class="tk">vuint32_t</a> <a id="16908c17" class="tk">HALT</a><a id="16908c21" class="tk">:</a>1;                <span class="ct">/* Halt DMA Operations */</span></td></tr>
<tr name="16909" id="16909">
<td>16909</td><td>      <a id="16909c7" class="tk">vuint32_t</a> <a id="16909c17" class="tk">HOE</a><a id="16909c20" class="tk">:</a>1;                 <span class="ct">/* Halt on Error */</span></td></tr>
<tr name="16910" id="16910">
<td>16910</td><td>      <a id="16910c7" class="tk">vuint32_t</a> <a id="16910c17" class="tk">ERGA</a><a id="16910c21" class="tk">:</a>1;                <span class="ct">/* Enable Round Robin Group Arbitration */</span></td></tr>
<tr name="16911" id="16911">
<td>16911</td><td>      <a id="16911c7" class="tk">vuint32_t</a> <a id="16911c17" class="tk">ERCA</a><a id="16911c21" class="tk">:</a>1;                <span class="ct">/* Enable Round Robin Channel Arbitration */</span></td></tr>
<tr name="16912" id="16912">
<td>16912</td><td>      <a id="16912c7" class="tk">vuint32_t</a> <a id="16912c17" class="tk">EDBG</a><a id="16912c21" class="tk">:</a>1;                <span class="ct">/* Enable Debug */</span></td></tr>
<tr name="16913" id="16913">
<td>16913</td><td>      <a id="16913c7" class="tk">vuint32_t</a> <a id="16913c17" class="tk">EBW</a><a id="16913c20" class="tk">:</a>1;                 <span class="ct">/* Enable Buffered Writes */</span></td></tr>
<tr name="16914" id="16914">
<td>16914</td><td>    <span class="br">}</span> <a id="16914c7" class="tk">B</a>;</td></tr>
<tr name="16915" id="16915">
<td>16915</td><td>  <span class="br">}</span> <a id="16915c5" class="tk">SPP_DMA2_DMACR_32B_tag</a>;</td></tr>
<tr name="16916" id="16916">
<td>16916</td><td></td></tr>
<tr name="16917" id="16917">
<td>16917</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_DMAES - DMA Error Status Register */</span></td></tr>
<tr name="16918" id="16918">
<td>16918</td><td>    <a id="16918c5" class="tk">vuint32_t</a> <a id="16918c15" class="tk">R</a>;</td></tr>
<tr name="16919" id="16919">
<td>16919</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16920" id="16920">
<td>16920</td><td>      <a id="16920c7" class="tk">vuint32_t</a> <a id="16920c17" class="tk">VLD</a><a id="16920c20" class="tk">:</a>1;                 <span class="ct">/* Logical OR of DMAERRH and DMAERRL status bits */</span></td></tr>
<tr name="16921" id="16921">
<td>16921</td><td>     <a id="16921c6" class="tk">vuint32_t</a><a id="16921c15" class="tk">:</a></td></tr>
<tr name="16922" id="16922">
<td>16922</td><td>      14;</td></tr>
<tr name="16923" id="16923">
<td>16923</td><td>      <a id="16923c7" class="tk">vuint32_t</a> <a id="16923c17" class="tk">ECX</a><a id="16923c20" class="tk">:</a>1;                 <span class="ct">/* Transfer Cancelled */</span></td></tr>
<tr name="16924" id="16924">
<td>16924</td><td>      <a id="16924c7" class="tk">vuint32_t</a> <a id="16924c17" class="tk">GPE</a><a id="16924c20" class="tk">:</a>1;                 <span class="ct">/* Group Priority Error */</span></td></tr>
<tr name="16925" id="16925">
<td>16925</td><td>      <a id="16925c7" class="tk">vuint32_t</a> <a id="16925c17" class="tk">CPE</a><a id="16925c20" class="tk">:</a>1;                 <span class="ct">/* Channel Priority Error */</span></td></tr>
<tr name="16926" id="16926">
<td>16926</td><td>      <a id="16926c7" class="tk">vuint32_t</a> <a id="16926c17" class="tk">ERRCHN</a><a id="16926c23" class="tk">:</a>6;              <span class="ct">/* Error Channel Number or Cancelled Channel Number */</span></td></tr>
<tr name="16927" id="16927">
<td>16927</td><td>      <a id="16927c7" class="tk">vuint32_t</a> <a id="16927c17" class="tk">SAE</a><a id="16927c20" class="tk">:</a>1;                 <span class="ct">/* Source Address Error */</span></td></tr>
<tr name="16928" id="16928">
<td>16928</td><td>      <a id="16928c7" class="tk">vuint32_t</a> <a id="16928c17" class="tk">SOE</a><a id="16928c20" class="tk">:</a>1;                 <span class="ct">/* Source Offset Error */</span></td></tr>
<tr name="16929" id="16929">
<td>16929</td><td>      <a id="16929c7" class="tk">vuint32_t</a> <a id="16929c17" class="tk">DAE</a><a id="16929c20" class="tk">:</a>1;                 <span class="ct">/* Destination Address Error */</span></td></tr>
<tr name="16930" id="16930">
<td>16930</td><td>      <a id="16930c7" class="tk">vuint32_t</a> <a id="16930c17" class="tk">DOE</a><a id="16930c20" class="tk">:</a>1;                 <span class="ct">/* Destination Offset Error */</span></td></tr>
<tr name="16931" id="16931">
<td>16931</td><td>      <a id="16931c7" class="tk">vuint32_t</a> <a id="16931c17" class="tk">NCE</a><a id="16931c20" class="tk">:</a>1;                 <span class="ct">/* Nbytes/Citer Configuration Error */</span></td></tr>
<tr name="16932" id="16932">
<td>16932</td><td>      <a id="16932c7" class="tk">vuint32_t</a> <a id="16932c17" class="tk">SGE</a><a id="16932c20" class="tk">:</a>1;                 <span class="ct">/* Scatter/Gather Configuration Error */</span></td></tr>
<tr name="16933" id="16933">
<td>16933</td><td>      <a id="16933c7" class="tk">vuint32_t</a> <a id="16933c17" class="tk">SBE</a><a id="16933c20" class="tk">:</a>1;                 <span class="ct">/* Source Bus Error */</span></td></tr>
<tr name="16934" id="16934">
<td>16934</td><td>      <a id="16934c7" class="tk">vuint32_t</a> <a id="16934c17" class="tk">DBE</a><a id="16934c20" class="tk">:</a>1;                 <span class="ct">/* Destination Bus Error */</span></td></tr>
<tr name="16935" id="16935">
<td>16935</td><td>    <span class="br">}</span> <a id="16935c7" class="tk">B</a>;</td></tr>
<tr name="16936" id="16936">
<td>16936</td><td>  <span class="br">}</span> <a id="16936c5" class="tk">SPP_DMA2_DMAES_32B_tag</a>;</td></tr>
<tr name="16937" id="16937">
<td>16937</td><td></td></tr>
<tr name="16938" id="16938">
<td>16938</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_DMAERQH - DMA Enable Request Register */</span></td></tr>
<tr name="16939" id="16939">
<td>16939</td><td>    <a id="16939c5" class="tk">vuint32_t</a> <a id="16939c15" class="tk">R</a>;</td></tr>
<tr name="16940" id="16940">
<td>16940</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16941" id="16941">
<td>16941</td><td>      <a id="16941c7" class="tk">vuint32_t</a> <a id="16941c17" class="tk">ERQ</a><a id="16941c20" class="tk">:</a>32;                <span class="ct">/* DMA Enable Request */</span></td></tr>
<tr name="16942" id="16942">
<td>16942</td><td>    <span class="br">}</span> <a id="16942c7" class="tk">B</a>;</td></tr>
<tr name="16943" id="16943">
<td>16943</td><td>  <span class="br">}</span> <a id="16943c5" class="tk">SPP_DMA2_DMAERQH_32B_tag</a>;</td></tr>
<tr name="16944" id="16944">
<td>16944</td><td></td></tr>
<tr name="16945" id="16945">
<td>16945</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_DMAERQL - DMA Enable Request Register */</span></td></tr>
<tr name="16946" id="16946">
<td>16946</td><td>    <a id="16946c5" class="tk">vuint32_t</a> <a id="16946c15" class="tk">R</a>;</td></tr>
<tr name="16947" id="16947">
<td>16947</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16948" id="16948">
<td>16948</td><td>      <a id="16948c7" class="tk">vuint32_t</a> <a id="16948c17" class="tk">ERQ</a><a id="16948c20" class="tk">:</a>32;                <span class="ct">/* DMA Enable Request */</span></td></tr>
<tr name="16949" id="16949">
<td>16949</td><td>    <span class="br">}</span> <a id="16949c7" class="tk">B</a>;</td></tr>
<tr name="16950" id="16950">
<td>16950</td><td>  <span class="br">}</span> <a id="16950c5" class="tk">SPP_DMA2_DMAERQL_32B_tag</a>;</td></tr>
<tr name="16951" id="16951">
<td>16951</td><td></td></tr>
<tr name="16952" id="16952">
<td>16952</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_DMAEEIH - DMA Enable Error Interrupt Register */</span></td></tr>
<tr name="16953" id="16953">
<td>16953</td><td>    <a id="16953c5" class="tk">vuint32_t</a> <a id="16953c15" class="tk">R</a>;</td></tr>
<tr name="16954" id="16954">
<td>16954</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16955" id="16955">
<td>16955</td><td>      <a id="16955c7" class="tk">vuint32_t</a> <a id="16955c17" class="tk">EEI</a><a id="16955c20" class="tk">:</a>32;                <span class="ct">/* DMA Enable Error Interrupt */</span></td></tr>
<tr name="16956" id="16956">
<td>16956</td><td>    <span class="br">}</span> <a id="16956c7" class="tk">B</a>;</td></tr>
<tr name="16957" id="16957">
<td>16957</td><td>  <span class="br">}</span> <a id="16957c5" class="tk">SPP_DMA2_DMAEEIH_32B_tag</a>;</td></tr>
<tr name="16958" id="16958">
<td>16958</td><td></td></tr>
<tr name="16959" id="16959">
<td>16959</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_DMAEEIL - DMA Enable Error Interrupt Register */</span></td></tr>
<tr name="16960" id="16960">
<td>16960</td><td>    <a id="16960c5" class="tk">vuint32_t</a> <a id="16960c15" class="tk">R</a>;</td></tr>
<tr name="16961" id="16961">
<td>16961</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16962" id="16962">
<td>16962</td><td>      <a id="16962c7" class="tk">vuint32_t</a> <a id="16962c17" class="tk">EEI</a><a id="16962c20" class="tk">:</a>32;                <span class="ct">/* DMA Enable Error Interrupt */</span></td></tr>
<tr name="16963" id="16963">
<td>16963</td><td>    <span class="br">}</span> <a id="16963c7" class="tk">B</a>;</td></tr>
<tr name="16964" id="16964">
<td>16964</td><td>  <span class="br">}</span> <a id="16964c5" class="tk">SPP_DMA2_DMAEEIL_32B_tag</a>;</td></tr>
<tr name="16965" id="16965">
<td>16965</td><td></td></tr>
<tr name="16966" id="16966">
<td>16966</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_DMASERQ - DMA Set Enable Request Register */</span></td></tr>
<tr name="16967" id="16967">
<td>16967</td><td>    <a id="16967c5" class="tk">vuint8_t</a> <a id="16967c14" class="tk">R</a>;</td></tr>
<tr name="16968" id="16968">
<td>16968</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16969" id="16969">
<td>16969</td><td>     <a id="16969c6" class="tk">vuint8_t</a><a id="16969c14" class="tk">:</a></td></tr>
<tr name="16970" id="16970">
<td>16970</td><td>      1;</td></tr>
<tr name="16971" id="16971">
<td>16971</td><td>      <a id="16971c7" class="tk">vuint8_t</a> <a id="16971c16" class="tk">SERQ</a><a id="16971c20" class="tk">:</a>7;                 <span class="ct">/* Set Enable Request */</span></td></tr>
<tr name="16972" id="16972">
<td>16972</td><td>    <span class="br">}</span> <a id="16972c7" class="tk">B</a>;</td></tr>
<tr name="16973" id="16973">
<td>16973</td><td>  <span class="br">}</span> <a id="16973c5" class="tk">SPP_DMA2_DMASERQ_8B_tag</a>;</td></tr>
<tr name="16974" id="16974">
<td>16974</td><td></td></tr>
<tr name="16975" id="16975">
<td>16975</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_DMACERQ - DMA Clear Enable Request Register */</span></td></tr>
<tr name="16976" id="16976">
<td>16976</td><td>    <a id="16976c5" class="tk">vuint8_t</a> <a id="16976c14" class="tk">R</a>;</td></tr>
<tr name="16977" id="16977">
<td>16977</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16978" id="16978">
<td>16978</td><td>     <a id="16978c6" class="tk">vuint8_t</a><a id="16978c14" class="tk">:</a></td></tr>
<tr name="16979" id="16979">
<td>16979</td><td>      1;</td></tr>
<tr name="16980" id="16980">
<td>16980</td><td>      <a id="16980c7" class="tk">vuint8_t</a> <a id="16980c16" class="tk">CERQ</a><a id="16980c20" class="tk">:</a>7;                 <span class="ct">/* Clear Enable Request */</span></td></tr>
<tr name="16981" id="16981">
<td>16981</td><td>    <span class="br">}</span> <a id="16981c7" class="tk">B</a>;</td></tr>
<tr name="16982" id="16982">
<td>16982</td><td>  <span class="br">}</span> <a id="16982c5" class="tk">SPP_DMA2_DMACERQ_8B_tag</a>;</td></tr>
<tr name="16983" id="16983">
<td>16983</td><td></td></tr>
<tr name="16984" id="16984">
<td>16984</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_DMASEEI - DMA Set Enable Error Interrupt Register */</span></td></tr>
<tr name="16985" id="16985">
<td>16985</td><td>    <a id="16985c5" class="tk">vuint8_t</a> <a id="16985c14" class="tk">R</a>;</td></tr>
<tr name="16986" id="16986">
<td>16986</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16987" id="16987">
<td>16987</td><td>     <a id="16987c6" class="tk">vuint8_t</a><a id="16987c14" class="tk">:</a></td></tr>
<tr name="16988" id="16988">
<td>16988</td><td>      1;</td></tr>
<tr name="16989" id="16989">
<td>16989</td><td>      <a id="16989c7" class="tk">vuint8_t</a> <a id="16989c16" class="tk">SEEI</a><a id="16989c20" class="tk">:</a>7;                 <span class="ct">/* Set Enable Error Interrupt */</span></td></tr>
<tr name="16990" id="16990">
<td>16990</td><td>    <span class="br">}</span> <a id="16990c7" class="tk">B</a>;</td></tr>
<tr name="16991" id="16991">
<td>16991</td><td>  <span class="br">}</span> <a id="16991c5" class="tk">SPP_DMA2_DMASEEI_8B_tag</a>;</td></tr>
<tr name="16992" id="16992">
<td>16992</td><td></td></tr>
<tr name="16993" id="16993">
<td>16993</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_DMACEEI - DMA Clear Enable Error Interrupt Register */</span></td></tr>
<tr name="16994" id="16994">
<td>16994</td><td>    <a id="16994c5" class="tk">vuint8_t</a> <a id="16994c14" class="tk">R</a>;</td></tr>
<tr name="16995" id="16995">
<td>16995</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="16996" id="16996">
<td>16996</td><td>     <a id="16996c6" class="tk">vuint8_t</a><a id="16996c14" class="tk">:</a></td></tr>
<tr name="16997" id="16997">
<td>16997</td><td>      1;</td></tr>
<tr name="16998" id="16998">
<td>16998</td><td>      <a id="16998c7" class="tk">vuint8_t</a> <a id="16998c16" class="tk">CEEI</a><a id="16998c20" class="tk">:</a>7;                 <span class="ct">/* Clear Enable Error Interrupt */</span></td></tr>
<tr name="16999" id="16999">
<td>16999</td><td>    <span class="br">}</span> <a id="16999c7" class="tk">B</a>;</td></tr>
<tr name="17000" id="17000">
<td>17000</td><td>  <span class="br">}</span> <a id="17000c5" class="tk">SPP_DMA2_DMACEEI_8B_tag</a>;</td></tr>
<tr name="17001" id="17001">
<td>17001</td><td></td></tr>
<tr name="17002" id="17002">
<td>17002</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_DMACINT - DMA Clear Interrupt Request */</span></td></tr>
<tr name="17003" id="17003">
<td>17003</td><td>    <a id="17003c5" class="tk">vuint8_t</a> <a id="17003c14" class="tk">R</a>;</td></tr>
<tr name="17004" id="17004">
<td>17004</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="17005" id="17005">
<td>17005</td><td>     <a id="17005c6" class="tk">vuint8_t</a><a id="17005c14" class="tk">:</a></td></tr>
<tr name="17006" id="17006">
<td>17006</td><td>      1;</td></tr>
<tr name="17007" id="17007">
<td>17007</td><td>      <a id="17007c7" class="tk">vuint8_t</a> <a id="17007c16" class="tk">CINT</a><a id="17007c20" class="tk">:</a>7;                 <span class="ct">/* Clear Interrupt Request */</span></td></tr>
<tr name="17008" id="17008">
<td>17008</td><td>    <span class="br">}</span> <a id="17008c7" class="tk">B</a>;</td></tr>
<tr name="17009" id="17009">
<td>17009</td><td>  <span class="br">}</span> <a id="17009c5" class="tk">SPP_DMA2_DMACINT_8B_tag</a>;</td></tr>
<tr name="17010" id="17010">
<td>17010</td><td></td></tr>
<tr name="17011" id="17011">
<td>17011</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_DMACERR - DMA Clear Error */</span></td></tr>
<tr name="17012" id="17012">
<td>17012</td><td>    <a id="17012c5" class="tk">vuint8_t</a> <a id="17012c14" class="tk">R</a>;</td></tr>
<tr name="17013" id="17013">
<td>17013</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="17014" id="17014">
<td>17014</td><td>     <a id="17014c6" class="tk">vuint8_t</a><a id="17014c14" class="tk">:</a></td></tr>
<tr name="17015" id="17015">
<td>17015</td><td>      1;</td></tr>
<tr name="17016" id="17016">
<td>17016</td><td></td></tr>
<tr name="17017" id="17017">
<td>17017</td><td><span class="pp">#ifndef</span> <a id="17017c9" class="tk">USE_FIELD_ALIASES_SPP_DMA2</a></td></tr>
<tr name="17018" id="17018">
<td>17018</td><td></td></tr>
<tr name="17019" id="17019">
<td>17019</td><td>      <a id="17019c7" class="tk">vuint8_t</a> <a id="17019c16" class="tk">CERR</a><a id="17019c20" class="tk">:</a>7;                 <span class="ct">/* Clear Error Indicator */</span></td></tr>
<tr name="17020" id="17020">
<td>17020</td><td></td></tr>
<tr name="17021" id="17021">
<td>17021</td><td><span class="pp">#else</span></td></tr>
<tr name="17022" id="17022">
<td>17022</td><td></td></tr>
<tr name="17023" id="17023">
<td>17023</td><td>      <a id="17023c7" class="tk">vuint8_t</a> <a id="17023c16" class="tk">CER</a><a id="17023c19" class="tk">:</a>7;                  <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="17024" id="17024">
<td>17024</td><td></td></tr>
<tr name="17025" id="17025">
<td>17025</td><td><span class="pp">#endif</span></td></tr>
<tr name="17026" id="17026">
<td>17026</td><td></td></tr>
<tr name="17027" id="17027">
<td>17027</td><td>    <span class="br">}</span> <a id="17027c7" class="tk">B</a>;</td></tr>
<tr name="17028" id="17028">
<td>17028</td><td>  <span class="br">}</span> <a id="17028c5" class="tk">SPP_DMA2_DMACERR_8B_tag</a>;</td></tr>
<tr name="17029" id="17029">
<td>17029</td><td></td></tr>
<tr name="17030" id="17030">
<td>17030</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_DMASSRT - DMA Set START Bit */</span></td></tr>
<tr name="17031" id="17031">
<td>17031</td><td>    <a id="17031c5" class="tk">vuint8_t</a> <a id="17031c14" class="tk">R</a>;</td></tr>
<tr name="17032" id="17032">
<td>17032</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="17033" id="17033">
<td>17033</td><td>     <a id="17033c6" class="tk">vuint8_t</a><a id="17033c14" class="tk">:</a></td></tr>
<tr name="17034" id="17034">
<td>17034</td><td>      1;</td></tr>
<tr name="17035" id="17035">
<td>17035</td><td></td></tr>
<tr name="17036" id="17036">
<td>17036</td><td><span class="pp">#ifndef</span> <a id="17036c9" class="tk">USE_FIELD_ALIASES_SPP_DMA2</a></td></tr>
<tr name="17037" id="17037">
<td>17037</td><td></td></tr>
<tr name="17038" id="17038">
<td>17038</td><td>      <a id="17038c7" class="tk">vuint8_t</a> <a id="17038c16" class="tk">SSRT</a><a id="17038c20" class="tk">:</a>7;                 <span class="ct">/* Set START Bit */</span></td></tr>
<tr name="17039" id="17039">
<td>17039</td><td></td></tr>
<tr name="17040" id="17040">
<td>17040</td><td><span class="pp">#else</span></td></tr>
<tr name="17041" id="17041">
<td>17041</td><td></td></tr>
<tr name="17042" id="17042">
<td>17042</td><td>      <a id="17042c7" class="tk">vuint8_t</a> <a id="17042c16" class="tk">SSB</a><a id="17042c19" class="tk">:</a>7;                  <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="17043" id="17043">
<td>17043</td><td></td></tr>
<tr name="17044" id="17044">
<td>17044</td><td><span class="pp">#endif</span></td></tr>
<tr name="17045" id="17045">
<td>17045</td><td></td></tr>
<tr name="17046" id="17046">
<td>17046</td><td>    <span class="br">}</span> <a id="17046c7" class="tk">B</a>;</td></tr>
<tr name="17047" id="17047">
<td>17047</td><td>  <span class="br">}</span> <a id="17047c5" class="tk">SPP_DMA2_DMASSRT_8B_tag</a>;</td></tr>
<tr name="17048" id="17048">
<td>17048</td><td></td></tr>
<tr name="17049" id="17049">
<td>17049</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_DMACDNE - DMA Clear DONE Status */</span></td></tr>
<tr name="17050" id="17050">
<td>17050</td><td>    <a id="17050c5" class="tk">vuint8_t</a> <a id="17050c14" class="tk">R</a>;</td></tr>
<tr name="17051" id="17051">
<td>17051</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="17052" id="17052">
<td>17052</td><td>     <a id="17052c6" class="tk">vuint8_t</a><a id="17052c14" class="tk">:</a></td></tr>
<tr name="17053" id="17053">
<td>17053</td><td>      1;</td></tr>
<tr name="17054" id="17054">
<td>17054</td><td></td></tr>
<tr name="17055" id="17055">
<td>17055</td><td><span class="pp">#ifndef</span> <a id="17055c9" class="tk">USE_FIELD_ALIASES_SPP_DMA2</a></td></tr>
<tr name="17056" id="17056">
<td>17056</td><td></td></tr>
<tr name="17057" id="17057">
<td>17057</td><td>      <a id="17057c7" class="tk">vuint8_t</a> <a id="17057c16" class="tk">CDNE</a><a id="17057c20" class="tk">:</a>7;                 <span class="ct">/* Clear DONE Status Bit */</span></td></tr>
<tr name="17058" id="17058">
<td>17058</td><td></td></tr>
<tr name="17059" id="17059">
<td>17059</td><td><span class="pp">#else</span></td></tr>
<tr name="17060" id="17060">
<td>17060</td><td></td></tr>
<tr name="17061" id="17061">
<td>17061</td><td>      <a id="17061c7" class="tk">vuint8_t</a> <a id="17061c16" class="tk">CDSB</a><a id="17061c20" class="tk">:</a>7;                 <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="17062" id="17062">
<td>17062</td><td></td></tr>
<tr name="17063" id="17063">
<td>17063</td><td><span class="pp">#endif</span></td></tr>
<tr name="17064" id="17064">
<td>17064</td><td></td></tr>
<tr name="17065" id="17065">
<td>17065</td><td>    <span class="br">}</span> <a id="17065c7" class="tk">B</a>;</td></tr>
<tr name="17066" id="17066">
<td>17066</td><td>  <span class="br">}</span> <a id="17066c5" class="tk">SPP_DMA2_DMACDNE_8B_tag</a>;</td></tr>
<tr name="17067" id="17067">
<td>17067</td><td></td></tr>
<tr name="17068" id="17068">
<td>17068</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_DMAINTH - DMA Interrupt Request Register */</span></td></tr>
<tr name="17069" id="17069">
<td>17069</td><td>    <a id="17069c5" class="tk">vuint32_t</a> <a id="17069c15" class="tk">R</a>;</td></tr>
<tr name="17070" id="17070">
<td>17070</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="17071" id="17071">
<td>17071</td><td>      <a id="17071c7" class="tk">vuint32_t</a> <a id="17071c17" class="tk">INT</a><a id="17071c20" class="tk">:</a>32;                <span class="ct">/* DMA Interrupt Request */</span></td></tr>
<tr name="17072" id="17072">
<td>17072</td><td>    <span class="br">}</span> <a id="17072c7" class="tk">B</a>;</td></tr>
<tr name="17073" id="17073">
<td>17073</td><td>  <span class="br">}</span> <a id="17073c5" class="tk">SPP_DMA2_DMAINTH_32B_tag</a>;</td></tr>
<tr name="17074" id="17074">
<td>17074</td><td></td></tr>
<tr name="17075" id="17075">
<td>17075</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_DMAINTL - DMA Interrupt Request Register */</span></td></tr>
<tr name="17076" id="17076">
<td>17076</td><td>    <a id="17076c5" class="tk">vuint32_t</a> <a id="17076c15" class="tk">R</a>;</td></tr>
<tr name="17077" id="17077">
<td>17077</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="17078" id="17078">
<td>17078</td><td>      <a id="17078c7" class="tk">vuint32_t</a> <a id="17078c17" class="tk">INT</a><a id="17078c20" class="tk">:</a>32;                <span class="ct">/* DMA Interrupt Request */</span></td></tr>
<tr name="17079" id="17079">
<td>17079</td><td>    <span class="br">}</span> <a id="17079c7" class="tk">B</a>;</td></tr>
<tr name="17080" id="17080">
<td>17080</td><td>  <span class="br">}</span> <a id="17080c5" class="tk">SPP_DMA2_DMAINTL_32B_tag</a>;</td></tr>
<tr name="17081" id="17081">
<td>17081</td><td></td></tr>
<tr name="17082" id="17082">
<td>17082</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_DMAERRH - DMA Error Register */</span></td></tr>
<tr name="17083" id="17083">
<td>17083</td><td>    <a id="17083c5" class="tk">vuint32_t</a> <a id="17083c15" class="tk">R</a>;</td></tr>
<tr name="17084" id="17084">
<td>17084</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="17085" id="17085">
<td>17085</td><td>      <a id="17085c7" class="tk">vuint32_t</a> <a id="17085c17" class="tk">ERR</a><a id="17085c20" class="tk">:</a>32;                <span class="ct">/* DMA Error n */</span></td></tr>
<tr name="17086" id="17086">
<td>17086</td><td>    <span class="br">}</span> <a id="17086c7" class="tk">B</a>;</td></tr>
<tr name="17087" id="17087">
<td>17087</td><td>  <span class="br">}</span> <a id="17087c5" class="tk">SPP_DMA2_DMAERRH_32B_tag</a>;</td></tr>
<tr name="17088" id="17088">
<td>17088</td><td></td></tr>
<tr name="17089" id="17089">
<td>17089</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_DMAERRL - DMA Error Register */</span></td></tr>
<tr name="17090" id="17090">
<td>17090</td><td>    <a id="17090c5" class="tk">vuint32_t</a> <a id="17090c15" class="tk">R</a>;</td></tr>
<tr name="17091" id="17091">
<td>17091</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="17092" id="17092">
<td>17092</td><td>      <a id="17092c7" class="tk">vuint32_t</a> <a id="17092c17" class="tk">ERR</a><a id="17092c20" class="tk">:</a>32;                <span class="ct">/* DMA Error n */</span></td></tr>
<tr name="17093" id="17093">
<td>17093</td><td>    <span class="br">}</span> <a id="17093c7" class="tk">B</a>;</td></tr>
<tr name="17094" id="17094">
<td>17094</td><td>  <span class="br">}</span> <a id="17094c5" class="tk">SPP_DMA2_DMAERRL_32B_tag</a>;</td></tr>
<tr name="17095" id="17095">
<td>17095</td><td></td></tr>
<tr name="17096" id="17096">
<td>17096</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_DMAHRSH - DMA Hardware Request Status Register */</span></td></tr>
<tr name="17097" id="17097">
<td>17097</td><td>    <a id="17097c5" class="tk">vuint32_t</a> <a id="17097c15" class="tk">R</a>;</td></tr>
<tr name="17098" id="17098">
<td>17098</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="17099" id="17099">
<td>17099</td><td>      <a id="17099c7" class="tk">vuint32_t</a> <a id="17099c17" class="tk">HRS</a><a id="17099c20" class="tk">:</a>32;                <span class="ct">/* DMA Hardware Request Status */</span></td></tr>
<tr name="17100" id="17100">
<td>17100</td><td>    <span class="br">}</span> <a id="17100c7" class="tk">B</a>;</td></tr>
<tr name="17101" id="17101">
<td>17101</td><td>  <span class="br">}</span> <a id="17101c5" class="tk">SPP_DMA2_DMAHRSH_32B_tag</a>;</td></tr>
<tr name="17102" id="17102">
<td>17102</td><td></td></tr>
<tr name="17103" id="17103">
<td>17103</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_DMAHRSL - DMA Hardware Request Status Register */</span></td></tr>
<tr name="17104" id="17104">
<td>17104</td><td>    <a id="17104c5" class="tk">vuint32_t</a> <a id="17104c15" class="tk">R</a>;</td></tr>
<tr name="17105" id="17105">
<td>17105</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="17106" id="17106">
<td>17106</td><td>      <a id="17106c7" class="tk">vuint32_t</a> <a id="17106c17" class="tk">HRS</a><a id="17106c20" class="tk">:</a>32;                <span class="ct">/* DMA Hardware Request Status */</span></td></tr>
<tr name="17107" id="17107">
<td>17107</td><td>    <span class="br">}</span> <a id="17107c7" class="tk">B</a>;</td></tr>
<tr name="17108" id="17108">
<td>17108</td><td>  <span class="br">}</span> <a id="17108c5" class="tk">SPP_DMA2_DMAHRSL_32B_tag</a>;</td></tr>
<tr name="17109" id="17109">
<td>17109</td><td></td></tr>
<tr name="17110" id="17110">
<td>17110</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_DMAGPOR - DMA General Purpose Output Register */</span></td></tr>
<tr name="17111" id="17111">
<td>17111</td><td>    <a id="17111c5" class="tk">vuint32_t</a> <a id="17111c15" class="tk">R</a>;</td></tr>
<tr name="17112" id="17112">
<td>17112</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="17113" id="17113">
<td>17113</td><td>      <a id="17113c7" class="tk">vuint32_t</a> <a id="17113c17" class="tk">GPOR</a><a id="17113c21" class="tk">:</a>32;               <span class="ct">/* DMA General Purpose Output */</span></td></tr>
<tr name="17114" id="17114">
<td>17114</td><td>    <span class="br">}</span> <a id="17114c7" class="tk">B</a>;</td></tr>
<tr name="17115" id="17115">
<td>17115</td><td>  <span class="br">}</span> <a id="17115c5" class="tk">SPP_DMA2_DMAGPOR_32B_tag</a>;</td></tr>
<tr name="17116" id="17116">
<td>17116</td><td></td></tr>
<tr name="17117" id="17117">
<td>17117</td><td>  <span class="ct">/* Register layout for all registers DCHPRI ... */</span></td></tr>
<tr name="17118" id="17118">
<td>17118</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_DCHPRIn - DMA Channel n Priority */</span></td></tr>
<tr name="17119" id="17119">
<td>17119</td><td>    <a id="17119c5" class="tk">vuint8_t</a> <a id="17119c14" class="tk">R</a>;</td></tr>
<tr name="17120" id="17120">
<td>17120</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="17121" id="17121">
<td>17121</td><td>      <a id="17121c7" class="tk">vuint8_t</a> <a id="17121c16" class="tk">ECP</a><a id="17121c19" class="tk">:</a>1;                  <span class="ct">/* Enable Channel Preemption */</span></td></tr>
<tr name="17122" id="17122">
<td>17122</td><td>      <a id="17122c7" class="tk">vuint8_t</a> <a id="17122c16" class="tk">DPA</a><a id="17122c19" class="tk">:</a>1;                  <span class="ct">/* Disable Preempt Ability */</span></td></tr>
<tr name="17123" id="17123">
<td>17123</td><td>      <a id="17123c7" class="tk">vuint8_t</a> <a id="17123c16" class="tk">GRPPRI</a><a id="17123c22" class="tk">:</a>2;               <span class="ct">/* Channel n Current Group Priority */</span></td></tr>
<tr name="17124" id="17124">
<td>17124</td><td>      <a id="17124c7" class="tk">vuint8_t</a> <a id="17124c16" class="tk">CHPRI</a><a id="17124c21" class="tk">:</a>4;                <span class="ct">/* Channel n Arbitration Priority */</span></td></tr>
<tr name="17125" id="17125">
<td>17125</td><td>    <span class="br">}</span> <a id="17125c7" class="tk">B</a>;</td></tr>
<tr name="17126" id="17126">
<td>17126</td><td>  <span class="br">}</span> <a id="17126c5" class="tk">SPP_DMA2_DCHPRI_8B_tag</a>;</td></tr>
<tr name="17127" id="17127">
<td>17127</td><td></td></tr>
<tr name="17128" id="17128">
<td>17128</td><td>  <span class="ct">/* Register layout for all registers TCDWORD0_ ... */</span></td></tr>
<tr name="17129" id="17129">
<td>17129</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="17130" id="17130">
<td>17130</td><td>    <a id="17130c5" class="tk">vuint32_t</a> <a id="17130c15" class="tk">R</a>;</td></tr>
<tr name="17131" id="17131">
<td>17131</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="17132" id="17132">
<td>17132</td><td>      <a id="17132c7" class="tk">vuint32_t</a> <a id="17132c17" class="tk">SADDR</a><a id="17132c22" class="tk">:</a>32;              <span class="ct">/* Source Address */</span></td></tr>
<tr name="17133" id="17133">
<td>17133</td><td>    <span class="br">}</span> <a id="17133c7" class="tk">B</a>;</td></tr>
<tr name="17134" id="17134">
<td>17134</td><td>  <span class="br">}</span> <a id="17134c5" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a>;</td></tr>
<tr name="17135" id="17135">
<td>17135</td><td></td></tr>
<tr name="17136" id="17136">
<td>17136</td><td>  <span class="ct">/* Register layout for all registers TCDWORD4_ ... */</span></td></tr>
<tr name="17137" id="17137">
<td>17137</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="17138" id="17138">
<td>17138</td><td>    <a id="17138c5" class="tk">vuint32_t</a> <a id="17138c15" class="tk">R</a>;</td></tr>
<tr name="17139" id="17139">
<td>17139</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="17140" id="17140">
<td>17140</td><td>      <a id="17140c7" class="tk">vuint32_t</a> <a id="17140c17" class="tk">SMOD</a><a id="17140c21" class="tk">:</a>5;                <span class="ct">/* Source Address Modulo */</span></td></tr>
<tr name="17141" id="17141">
<td>17141</td><td>      <a id="17141c7" class="tk">vuint32_t</a> <a id="17141c17" class="tk">SSIZE</a><a id="17141c22" class="tk">:</a>3;               <span class="ct">/* Source Data Transfer Size */</span></td></tr>
<tr name="17142" id="17142">
<td>17142</td><td>      <a id="17142c7" class="tk">vuint32_t</a> <a id="17142c17" class="tk">DMOD</a><a id="17142c21" class="tk">:</a>5;                <span class="ct">/* Destination Address Module */</span></td></tr>
<tr name="17143" id="17143">
<td>17143</td><td>      <a id="17143c7" class="tk">vuint32_t</a> <a id="17143c17" class="tk">DSIZE</a><a id="17143c22" class="tk">:</a>3;               <span class="ct">/* Destination Data Transfer Size */</span></td></tr>
<tr name="17144" id="17144">
<td>17144</td><td>      <a id="17144c7" class="tk">vuint32_t</a> <a id="17144c17" class="tk">SOFF</a><a id="17144c21" class="tk">:</a>16;               <span class="ct">/* Source Address Signed Offset */</span></td></tr>
<tr name="17145" id="17145">
<td>17145</td><td>    <span class="br">}</span> <a id="17145c7" class="tk">B</a>;</td></tr>
<tr name="17146" id="17146">
<td>17146</td><td>  <span class="br">}</span> <a id="17146c5" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a>;</td></tr>
<tr name="17147" id="17147">
<td>17147</td><td></td></tr>
<tr name="17148" id="17148">
<td>17148</td><td>  <span class="ct">/* Register layout for all registers TCDWORD8_ ... */</span></td></tr>
<tr name="17149" id="17149">
<td>17149</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="17150" id="17150">
<td>17150</td><td>    <a id="17150c5" class="tk">vuint32_t</a> <a id="17150c15" class="tk">R</a>;</td></tr>
<tr name="17151" id="17151">
<td>17151</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="17152" id="17152">
<td>17152</td><td>      <a id="17152c7" class="tk">vuint32_t</a> <a id="17152c17" class="tk">SMLOE</a><a id="17152c22" class="tk">:</a>1;               <span class="ct">/* Source Minor Loop Offset Enable */</span></td></tr>
<tr name="17153" id="17153">
<td>17153</td><td>      <a id="17153c7" class="tk">vuint32_t</a> <a id="17153c17" class="tk">DMLOE</a><a id="17153c22" class="tk">:</a>1;               <span class="ct">/* Destination Minor Loop Offset Enable */</span></td></tr>
<tr name="17154" id="17154">
<td>17154</td><td>      <a id="17154c7" class="tk">vuint32_t</a> <a id="17154c17" class="tk">MLOFF</a><a id="17154c22" class="tk">:</a>20;              <span class="ct">/* Minor Loop Offset */</span></td></tr>
<tr name="17155" id="17155">
<td>17155</td><td>      <a id="17155c7" class="tk">vuint32_t</a> <a id="17155c17" class="tk">NBYTES</a><a id="17155c23" class="tk">:</a>10;             <span class="ct">/* Inner Minor byte transfer Count */</span></td></tr>
<tr name="17156" id="17156">
<td>17156</td><td>    <span class="br">}</span> <a id="17156c7" class="tk">B</a>;</td></tr>
<tr name="17157" id="17157">
<td>17157</td><td>  <span class="br">}</span> <a id="17157c5" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a>;</td></tr>
<tr name="17158" id="17158">
<td>17158</td><td></td></tr>
<tr name="17159" id="17159">
<td>17159</td><td>  <span class="ct">/* Register layout for all registers TCDWORD12_ ... */</span></td></tr>
<tr name="17160" id="17160">
<td>17160</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="17161" id="17161">
<td>17161</td><td>    <a id="17161c5" class="tk">vuint32_t</a> <a id="17161c15" class="tk">R</a>;</td></tr>
<tr name="17162" id="17162">
<td>17162</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="17163" id="17163">
<td>17163</td><td>      <a id="17163c7" class="tk">vuint32_t</a> <a id="17163c17" class="tk">SLAST</a><a id="17163c22" class="tk">:</a>32;              <span class="ct">/* Last Source Address Adjustment */</span></td></tr>
<tr name="17164" id="17164">
<td>17164</td><td>    <span class="br">}</span> <a id="17164c7" class="tk">B</a>;</td></tr>
<tr name="17165" id="17165">
<td>17165</td><td>  <span class="br">}</span> <a id="17165c5" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a>;</td></tr>
<tr name="17166" id="17166">
<td>17166</td><td></td></tr>
<tr name="17167" id="17167">
<td>17167</td><td>  <span class="ct">/* Register layout for all registers TCDWORD16_ ... */</span></td></tr>
<tr name="17168" id="17168">
<td>17168</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="17169" id="17169">
<td>17169</td><td>    <a id="17169c5" class="tk">vuint32_t</a> <a id="17169c15" class="tk">R</a>;</td></tr>
<tr name="17170" id="17170">
<td>17170</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="17171" id="17171">
<td>17171</td><td>      <a id="17171c7" class="tk">vuint32_t</a> <a id="17171c17" class="tk">DADDR</a><a id="17171c22" class="tk">:</a>32;              <span class="ct">/* Destination Address */</span></td></tr>
<tr name="17172" id="17172">
<td>17172</td><td>    <span class="br">}</span> <a id="17172c7" class="tk">B</a>;</td></tr>
<tr name="17173" id="17173">
<td>17173</td><td>  <span class="br">}</span> <a id="17173c5" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a>;</td></tr>
<tr name="17174" id="17174">
<td>17174</td><td></td></tr>
<tr name="17175" id="17175">
<td>17175</td><td>  <span class="ct">/* Register layout for all registers TCDWORD20_ ... */</span></td></tr>
<tr name="17176" id="17176">
<td>17176</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="17177" id="17177">
<td>17177</td><td>    <a id="17177c5" class="tk">vuint32_t</a> <a id="17177c15" class="tk">R</a>;</td></tr>
<tr name="17178" id="17178">
<td>17178</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="17179" id="17179">
<td>17179</td><td>      <a id="17179c7" class="tk">vuint32_t</a> <a id="17179c17" class="tk">CITER_E_LINK</a><a id="17179c29" class="tk">:</a>1;        <span class="ct">/* Enable Channel to channel linking on minor loop complete */</span></td></tr>
<tr name="17180" id="17180">
<td>17180</td><td>      <a id="17180c7" class="tk">vuint32_t</a> <a id="17180c17" class="tk">CITER_LINKCH</a><a id="17180c29" class="tk">:</a>6;        <span class="ct">/* Link Channel Number */</span></td></tr>
<tr name="17181" id="17181">
<td>17181</td><td>      <a id="17181c7" class="tk">vuint32_t</a> <a id="17181c17" class="tk">CITER</a><a id="17181c22" class="tk">:</a>9;               <span class="ct">/* Current Major Iteration Count */</span></td></tr>
<tr name="17182" id="17182">
<td>17182</td><td>      <a id="17182c7" class="tk">vuint32_t</a> <a id="17182c17" class="tk">DOFF</a><a id="17182c21" class="tk">:</a>16;               <span class="ct">/* Destination Address Signed Offset */</span></td></tr>
<tr name="17183" id="17183">
<td>17183</td><td>    <span class="br">}</span> <a id="17183c7" class="tk">B</a>;</td></tr>
<tr name="17184" id="17184">
<td>17184</td><td>  <span class="br">}</span> <a id="17184c5" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a>;</td></tr>
<tr name="17185" id="17185">
<td>17185</td><td></td></tr>
<tr name="17186" id="17186">
<td>17186</td><td>  <span class="ct">/* Register layout for all registers TCDWORD24_ ... */</span></td></tr>
<tr name="17187" id="17187">
<td>17187</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="17188" id="17188">
<td>17188</td><td>    <a id="17188c5" class="tk">vuint32_t</a> <a id="17188c15" class="tk">R</a>;</td></tr>
<tr name="17189" id="17189">
<td>17189</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="17190" id="17190">
<td>17190</td><td>      <a id="17190c7" class="tk">vuint32_t</a> <a id="17190c17" class="tk">DLAST_SGA</a><a id="17190c26" class="tk">:</a>32;          <span class="ct">/* Last destination address adjustment */</span></td></tr>
<tr name="17191" id="17191">
<td>17191</td><td>    <span class="br">}</span> <a id="17191c7" class="tk">B</a>;</td></tr>
<tr name="17192" id="17192">
<td>17192</td><td>  <span class="br">}</span> <a id="17192c5" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a>;</td></tr>
<tr name="17193" id="17193">
<td>17193</td><td></td></tr>
<tr name="17194" id="17194">
<td>17194</td><td>  <span class="ct">/* Register layout for all registers TCDWORD28_ ... */</span></td></tr>
<tr name="17195" id="17195">
<td>17195</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="17196" id="17196">
<td>17196</td><td>    <a id="17196c5" class="tk">vuint32_t</a> <a id="17196c15" class="tk">R</a>;</td></tr>
<tr name="17197" id="17197">
<td>17197</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="17198" id="17198">
<td>17198</td><td>      <a id="17198c7" class="tk">vuint32_t</a> <a id="17198c17" class="tk">BITER_E_LINK</a><a id="17198c29" class="tk">:</a>1;        <span class="ct">/* beginning ("major") iteration count */</span></td></tr>
<tr name="17199" id="17199">
<td>17199</td><td>      <a id="17199c7" class="tk">vuint32_t</a> <a id="17199c17" class="tk">BITER</a><a id="17199c22" class="tk">:</a>15;              <span class="ct">/* Enable Channel to Channel linking on minor loop complete */</span></td></tr>
<tr name="17200" id="17200">
<td>17200</td><td>      <a id="17200c7" class="tk">vuint32_t</a> <a id="17200c17" class="tk">BWC</a><a id="17200c20" class="tk">:</a>2;                 <span class="ct">/* Bandwidth Control */</span></td></tr>
<tr name="17201" id="17201">
<td>17201</td><td>      <a id="17201c7" class="tk">vuint32_t</a> <a id="17201c17" class="tk">MAJOR_LINKCH</a><a id="17201c29" class="tk">:</a>6;        <span class="ct">/* Link Channel Number */</span></td></tr>
<tr name="17202" id="17202">
<td>17202</td><td>      <a id="17202c7" class="tk">vuint32_t</a> <a id="17202c17" class="tk">DONE</a><a id="17202c21" class="tk">:</a>1;                <span class="ct">/* channel done */</span></td></tr>
<tr name="17203" id="17203">
<td>17203</td><td>      <a id="17203c7" class="tk">vuint32_t</a> <a id="17203c17" class="tk">ACTIVE</a><a id="17203c23" class="tk">:</a>1;              <span class="ct">/* Channel Active */</span></td></tr>
<tr name="17204" id="17204">
<td>17204</td><td>      <a id="17204c7" class="tk">vuint32_t</a> <a id="17204c17" class="tk">MAJOR_E_LINK</a><a id="17204c29" class="tk">:</a>1;        <span class="ct">/* Enable Channel to Channel Linking on major loop complete */</span></td></tr>
<tr name="17205" id="17205">
<td>17205</td><td>      <a id="17205c7" class="tk">vuint32_t</a> <a id="17205c17" class="tk">E_SG</a><a id="17205c21" class="tk">:</a>1;                <span class="ct">/* Enable Scatter/Gather Processing */</span></td></tr>
<tr name="17206" id="17206">
<td>17206</td><td>      <a id="17206c7" class="tk">vuint32_t</a> <a id="17206c17" class="tk">D_REQ</a><a id="17206c22" class="tk">:</a>1;               <span class="ct">/* Disable Request */</span></td></tr>
<tr name="17207" id="17207">
<td>17207</td><td>      <a id="17207c7" class="tk">vuint32_t</a> <a id="17207c17" class="tk">INT_HALF</a><a id="17207c25" class="tk">:</a>1;            <span class="ct">/* Enable an Interrupt when Major Counter is half complete */</span></td></tr>
<tr name="17208" id="17208">
<td>17208</td><td>      <a id="17208c7" class="tk">vuint32_t</a> <a id="17208c17" class="tk">INT_MAJ</a><a id="17208c24" class="tk">:</a>1;             <span class="ct">/* Enable an Interrupt when Major Iteration count completes */</span></td></tr>
<tr name="17209" id="17209">
<td>17209</td><td>      <a id="17209c7" class="tk">vuint32_t</a> <a id="17209c17" class="tk">START</a><a id="17209c22" class="tk">:</a>1;               <span class="ct">/* Channel Start */</span></td></tr>
<tr name="17210" id="17210">
<td>17210</td><td>    <span class="br">}</span> <a id="17210c7" class="tk">B</a>;</td></tr>
<tr name="17211" id="17211">
<td>17211</td><td>  <span class="br">}</span> <a id="17211c5" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a>;</td></tr>
<tr name="17212" id="17212">
<td>17212</td><td></td></tr>
<tr name="17213" id="17213">
<td>17213</td><td>  <span class="ct">/* Register layout for generated register(s) CPR... */</span></td></tr>
<tr name="17214" id="17214">
<td>17214</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/*  */</span></td></tr>
<tr name="17215" id="17215">
<td>17215</td><td>    <a id="17215c5" class="tk">vuint8_t</a> <a id="17215c14" class="tk">R</a>;</td></tr>
<tr name="17216" id="17216">
<td>17216</td><td>  <span class="br">}</span> <a id="17216c5" class="tk">SPP_DMA2_CPR_8B_tag</a>;</td></tr>
<tr name="17217" id="17217">
<td>17217</td><td></td></tr>
<tr name="17218" id="17218">
<td>17218</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="17218c18" class="tk">SPP_DMA2_CHANNEL_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="17219" id="17219">
<td>17219</td><td>    <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="17220" id="17220">
<td>17220</td><td>    <a id="17220c5" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="17220c32" class="tk">TCDWORD0_</a>;<span class="ct">/* relative offset: 0x0000 */</span></td></tr>
<tr name="17221" id="17221">
<td>17221</td><td></td></tr>
<tr name="17222" id="17222">
<td>17222</td><td>    <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="17223" id="17223">
<td>17223</td><td>    <a id="17223c5" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="17223c32" class="tk">TCDWORD4_</a>;<span class="ct">/* relative offset: 0x0004 */</span></td></tr>
<tr name="17224" id="17224">
<td>17224</td><td></td></tr>
<tr name="17225" id="17225">
<td>17225</td><td>    <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="17226" id="17226">
<td>17226</td><td>    <a id="17226c5" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="17226c32" class="tk">TCDWORD8_</a>;<span class="ct">/* relative offset: 0x0008 */</span></td></tr>
<tr name="17227" id="17227">
<td>17227</td><td></td></tr>
<tr name="17228" id="17228">
<td>17228</td><td>    <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="17229" id="17229">
<td>17229</td><td>    <a id="17229c5" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="17229c33" class="tk">TCDWORD12_</a>;<span class="ct">/* relative offset: 0x000C */</span></td></tr>
<tr name="17230" id="17230">
<td>17230</td><td></td></tr>
<tr name="17231" id="17231">
<td>17231</td><td>    <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="17232" id="17232">
<td>17232</td><td>    <a id="17232c5" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="17232c33" class="tk">TCDWORD16_</a>;<span class="ct">/* relative offset: 0x0010 */</span></td></tr>
<tr name="17233" id="17233">
<td>17233</td><td></td></tr>
<tr name="17234" id="17234">
<td>17234</td><td>    <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="17235" id="17235">
<td>17235</td><td>    <a id="17235c5" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="17235c33" class="tk">TCDWORD20_</a>;<span class="ct">/* relative offset: 0x0014 */</span></td></tr>
<tr name="17236" id="17236">
<td>17236</td><td></td></tr>
<tr name="17237" id="17237">
<td>17237</td><td>    <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="17238" id="17238">
<td>17238</td><td>    <a id="17238c5" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="17238c33" class="tk">TCDWORD24_</a>;<span class="ct">/* relative offset: 0x0018 */</span></td></tr>
<tr name="17239" id="17239">
<td>17239</td><td></td></tr>
<tr name="17240" id="17240">
<td>17240</td><td>    <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="17241" id="17241">
<td>17241</td><td>    <a id="17241c5" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="17241c33" class="tk">TCDWORD28_</a>;<span class="ct">/* relative offset: 0x001C */</span></td></tr>
<tr name="17242" id="17242">
<td>17242</td><td>  <span class="br">}</span> <a id="17242c5" class="tk">SPP_DMA2_CHANNEL_tag</a>;</td></tr>
<tr name="17243" id="17243">
<td>17243</td><td></td></tr>
<tr name="17244" id="17244">
<td>17244</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="17244c18" class="tk">SPP_DMA2_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="17245" id="17245">
<td>17245</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="17246" id="17246">
<td>17246</td><td>      <span class="ct">/* SPP_DMA2_DMACR - DMA Control Register */</span></td></tr>
<tr name="17247" id="17247">
<td>17247</td><td>      <a id="17247c7" class="tk">SPP_DMA2_DMACR_32B_tag</a> <a id="17247c30" class="tk">DMACR</a>;    <span class="ct">/* offset: 0x0000 size: 32 bit */</span></td></tr>
<tr name="17248" id="17248">
<td>17248</td><td>      <a id="17248c7" class="tk">SPP_DMA2_DMACR_32B_tag</a> <a id="17248c30" class="tk">CR</a>;       <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="17249" id="17249">
<td>17249</td><td>    <span class="br">}</span>;</td></tr>
<tr name="17250" id="17250">
<td>17250</td><td></td></tr>
<tr name="17251" id="17251">
<td>17251</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="17252" id="17252">
<td>17252</td><td>      <span class="ct">/* SPP_DMA2_DMAES - DMA Error Status Register */</span></td></tr>
<tr name="17253" id="17253">
<td>17253</td><td>      <a id="17253c7" class="tk">SPP_DMA2_DMAES_32B_tag</a> <a id="17253c30" class="tk">DMAES</a>;    <span class="ct">/* offset: 0x0004 size: 32 bit */</span></td></tr>
<tr name="17254" id="17254">
<td>17254</td><td>      <a id="17254c7" class="tk">SPP_DMA2_DMAES_32B_tag</a> <a id="17254c30" class="tk">ESR</a>;      <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="17255" id="17255">
<td>17255</td><td>    <span class="br">}</span>;</td></tr>
<tr name="17256" id="17256">
<td>17256</td><td></td></tr>
<tr name="17257" id="17257">
<td>17257</td><td>    <span class="ct">/* SPP_DMA2_DMAERQH - DMA Enable Request Register */</span></td></tr>
<tr name="17258" id="17258">
<td>17258</td><td>    <a id="17258c5" class="tk">SPP_DMA2_DMAERQH_32B_tag</a> <a id="17258c30" class="tk">DMAERQH</a>;  <span class="ct">/* offset: 0x0008 size: 32 bit */</span></td></tr>
<tr name="17259" id="17259">
<td>17259</td><td></td></tr>
<tr name="17260" id="17260">
<td>17260</td><td>    <span class="ct">/* SPP_DMA2_DMAERQL - DMA Enable Request Register */</span></td></tr>
<tr name="17261" id="17261">
<td>17261</td><td>    <a id="17261c5" class="tk">SPP_DMA2_DMAERQL_32B_tag</a> <a id="17261c30" class="tk">DMAERQL</a>;  <span class="ct">/* offset: 0x000C size: 32 bit */</span></td></tr>
<tr name="17262" id="17262">
<td>17262</td><td></td></tr>
<tr name="17263" id="17263">
<td>17263</td><td>    <span class="ct">/* SPP_DMA2_DMAEEIH - DMA Enable Error Interrupt Register */</span></td></tr>
<tr name="17264" id="17264">
<td>17264</td><td>    <a id="17264c5" class="tk">SPP_DMA2_DMAEEIH_32B_tag</a> <a id="17264c30" class="tk">DMAEEIH</a>;  <span class="ct">/* offset: 0x0010 size: 32 bit */</span></td></tr>
<tr name="17265" id="17265">
<td>17265</td><td></td></tr>
<tr name="17266" id="17266">
<td>17266</td><td>    <span class="ct">/* SPP_DMA2_DMAEEIL - DMA Enable Error Interrupt Register */</span></td></tr>
<tr name="17267" id="17267">
<td>17267</td><td>    <a id="17267c5" class="tk">SPP_DMA2_DMAEEIL_32B_tag</a> <a id="17267c30" class="tk">DMAEEIL</a>;  <span class="ct">/* offset: 0x0014 size: 32 bit */</span></td></tr>
<tr name="17268" id="17268">
<td>17268</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="17269" id="17269">
<td>17269</td><td>      <span class="ct">/* SPP_DMA2_DMASERQ - DMA Set Enable Request Register */</span></td></tr>
<tr name="17270" id="17270">
<td>17270</td><td>      <a id="17270c7" class="tk">SPP_DMA2_DMASERQ_8B_tag</a> <a id="17270c31" class="tk">DMASERQ</a>; <span class="ct">/* offset: 0x0018 size: 8 bit */</span></td></tr>
<tr name="17271" id="17271">
<td>17271</td><td>      <a id="17271c7" class="tk">SPP_DMA2_DMASERQ_8B_tag</a> <a id="17271c31" class="tk">SERQR</a>;   <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="17272" id="17272">
<td>17272</td><td>    <span class="br">}</span>;</td></tr>
<tr name="17273" id="17273">
<td>17273</td><td></td></tr>
<tr name="17274" id="17274">
<td>17274</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="17275" id="17275">
<td>17275</td><td>      <span class="ct">/* SPP_DMA2_DMACERQ - DMA Clear Enable Request Register */</span></td></tr>
<tr name="17276" id="17276">
<td>17276</td><td>      <a id="17276c7" class="tk">SPP_DMA2_DMACERQ_8B_tag</a> <a id="17276c31" class="tk">DMACERQ</a>; <span class="ct">/* offset: 0x0019 size: 8 bit */</span></td></tr>
<tr name="17277" id="17277">
<td>17277</td><td>      <a id="17277c7" class="tk">SPP_DMA2_DMACERQ_8B_tag</a> <a id="17277c31" class="tk">CERQR</a>;   <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="17278" id="17278">
<td>17278</td><td>    <span class="br">}</span>;</td></tr>
<tr name="17279" id="17279">
<td>17279</td><td></td></tr>
<tr name="17280" id="17280">
<td>17280</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="17281" id="17281">
<td>17281</td><td>      <span class="ct">/* SPP_DMA2_DMASEEI - DMA Set Enable Error Interrupt Register */</span></td></tr>
<tr name="17282" id="17282">
<td>17282</td><td>      <a id="17282c7" class="tk">SPP_DMA2_DMASEEI_8B_tag</a> <a id="17282c31" class="tk">DMASEEI</a>; <span class="ct">/* offset: 0x001A size: 8 bit */</span></td></tr>
<tr name="17283" id="17283">
<td>17283</td><td>      <a id="17283c7" class="tk">SPP_DMA2_DMASEEI_8B_tag</a> <a id="17283c31" class="tk">SEEIR</a>;   <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="17284" id="17284">
<td>17284</td><td>    <span class="br">}</span>;</td></tr>
<tr name="17285" id="17285">
<td>17285</td><td></td></tr>
<tr name="17286" id="17286">
<td>17286</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="17287" id="17287">
<td>17287</td><td>      <span class="ct">/* SPP_DMA2_DMACEEI - DMA Clear Enable Error Interrupt Register */</span></td></tr>
<tr name="17288" id="17288">
<td>17288</td><td>      <a id="17288c7" class="tk">SPP_DMA2_DMACEEI_8B_tag</a> <a id="17288c31" class="tk">DMACEEI</a>; <span class="ct">/* offset: 0x001B size: 8 bit */</span></td></tr>
<tr name="17289" id="17289">
<td>17289</td><td>      <a id="17289c7" class="tk">SPP_DMA2_DMACEEI_8B_tag</a> <a id="17289c31" class="tk">CEEIR</a>;   <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="17290" id="17290">
<td>17290</td><td>    <span class="br">}</span>;</td></tr>
<tr name="17291" id="17291">
<td>17291</td><td></td></tr>
<tr name="17292" id="17292">
<td>17292</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="17293" id="17293">
<td>17293</td><td>      <span class="ct">/* SPP_DMA2_DMACINT - DMA Clear Interrupt Request */</span></td></tr>
<tr name="17294" id="17294">
<td>17294</td><td>      <a id="17294c7" class="tk">SPP_DMA2_DMACINT_8B_tag</a> <a id="17294c31" class="tk">DMACINT</a>; <span class="ct">/* offset: 0x001C size: 8 bit */</span></td></tr>
<tr name="17295" id="17295">
<td>17295</td><td>      <a id="17295c7" class="tk">SPP_DMA2_DMACINT_8B_tag</a> <a id="17295c31" class="tk">CIRQR</a>;   <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="17296" id="17296">
<td>17296</td><td>    <span class="br">}</span>;</td></tr>
<tr name="17297" id="17297">
<td>17297</td><td></td></tr>
<tr name="17298" id="17298">
<td>17298</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="17299" id="17299">
<td>17299</td><td>      <span class="ct">/* SPP_DMA2_DMACERR - DMA Clear Error */</span></td></tr>
<tr name="17300" id="17300">
<td>17300</td><td>      <a id="17300c7" class="tk">SPP_DMA2_DMACERR_8B_tag</a> <a id="17300c31" class="tk">DMACERR</a>; <span class="ct">/* offset: 0x001D size: 8 bit */</span></td></tr>
<tr name="17301" id="17301">
<td>17301</td><td>      <a id="17301c7" class="tk">SPP_DMA2_DMACERR_8B_tag</a> <a id="17301c31" class="tk">CERR</a>;    <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="17302" id="17302">
<td>17302</td><td>    <span class="br">}</span>;</td></tr>
<tr name="17303" id="17303">
<td>17303</td><td></td></tr>
<tr name="17304" id="17304">
<td>17304</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="17305" id="17305">
<td>17305</td><td>      <span class="ct">/* SPP_DMA2_DMASSRT - DMA Set START Bit */</span></td></tr>
<tr name="17306" id="17306">
<td>17306</td><td>      <a id="17306c7" class="tk">SPP_DMA2_DMASSRT_8B_tag</a> <a id="17306c31" class="tk">DMASSRT</a>; <span class="ct">/* offset: 0x001E size: 8 bit */</span></td></tr>
<tr name="17307" id="17307">
<td>17307</td><td>      <a id="17307c7" class="tk">SPP_DMA2_DMASSRT_8B_tag</a> <a id="17307c31" class="tk">SSBR</a>;    <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="17308" id="17308">
<td>17308</td><td>    <span class="br">}</span>;</td></tr>
<tr name="17309" id="17309">
<td>17309</td><td></td></tr>
<tr name="17310" id="17310">
<td>17310</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="17311" id="17311">
<td>17311</td><td>      <span class="ct">/* SPP_DMA2_DMACDNE - DMA Clear DONE Status */</span></td></tr>
<tr name="17312" id="17312">
<td>17312</td><td>      <a id="17312c7" class="tk">SPP_DMA2_DMACDNE_8B_tag</a> <a id="17312c31" class="tk">DMACDNE</a>; <span class="ct">/* offset: 0x001F size: 8 bit */</span></td></tr>
<tr name="17313" id="17313">
<td>17313</td><td>      <a id="17313c7" class="tk">SPP_DMA2_DMACDNE_8B_tag</a> <a id="17313c31" class="tk">CDSBR</a>;   <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="17314" id="17314">
<td>17314</td><td>    <span class="br">}</span>;</td></tr>
<tr name="17315" id="17315">
<td>17315</td><td></td></tr>
<tr name="17316" id="17316">
<td>17316</td><td>    <span class="ct">/* SPP_DMA2_DMAINTH - DMA Interrupt Request Register */</span></td></tr>
<tr name="17317" id="17317">
<td>17317</td><td>    <a id="17317c5" class="tk">SPP_DMA2_DMAINTH_32B_tag</a> <a id="17317c30" class="tk">DMAINTH</a>;  <span class="ct">/* offset: 0x0020 size: 32 bit */</span></td></tr>
<tr name="17318" id="17318">
<td>17318</td><td></td></tr>
<tr name="17319" id="17319">
<td>17319</td><td>    <span class="ct">/* SPP_DMA2_DMAINTL - DMA Interrupt Request Register */</span></td></tr>
<tr name="17320" id="17320">
<td>17320</td><td>    <a id="17320c5" class="tk">SPP_DMA2_DMAINTL_32B_tag</a> <a id="17320c30" class="tk">DMAINTL</a>;  <span class="ct">/* offset: 0x0024 size: 32 bit */</span></td></tr>
<tr name="17321" id="17321">
<td>17321</td><td></td></tr>
<tr name="17322" id="17322">
<td>17322</td><td>    <span class="ct">/* SPP_DMA2_DMAERRH - DMA Error Register */</span></td></tr>
<tr name="17323" id="17323">
<td>17323</td><td>    <a id="17323c5" class="tk">SPP_DMA2_DMAERRH_32B_tag</a> <a id="17323c30" class="tk">DMAERRH</a>;  <span class="ct">/* offset: 0x0028 size: 32 bit */</span></td></tr>
<tr name="17324" id="17324">
<td>17324</td><td></td></tr>
<tr name="17325" id="17325">
<td>17325</td><td>    <span class="ct">/* SPP_DMA2_DMAERRL - DMA Error Register */</span></td></tr>
<tr name="17326" id="17326">
<td>17326</td><td>    <a id="17326c5" class="tk">SPP_DMA2_DMAERRL_32B_tag</a> <a id="17326c30" class="tk">DMAERRL</a>;  <span class="ct">/* offset: 0x002C size: 32 bit */</span></td></tr>
<tr name="17327" id="17327">
<td>17327</td><td></td></tr>
<tr name="17328" id="17328">
<td>17328</td><td>    <span class="ct">/* SPP_DMA2_DMAHRSH - DMA Hardware Request Status Register */</span></td></tr>
<tr name="17329" id="17329">
<td>17329</td><td>    <a id="17329c5" class="tk">SPP_DMA2_DMAHRSH_32B_tag</a> <a id="17329c30" class="tk">DMAHRSH</a>;  <span class="ct">/* offset: 0x0030 size: 32 bit */</span></td></tr>
<tr name="17330" id="17330">
<td>17330</td><td></td></tr>
<tr name="17331" id="17331">
<td>17331</td><td>    <span class="ct">/* SPP_DMA2_DMAHRSL - DMA Hardware Request Status Register */</span></td></tr>
<tr name="17332" id="17332">
<td>17332</td><td>    <a id="17332c5" class="tk">SPP_DMA2_DMAHRSL_32B_tag</a> <a id="17332c30" class="tk">DMAHRSL</a>;  <span class="ct">/* offset: 0x0034 size: 32 bit */</span></td></tr>
<tr name="17333" id="17333">
<td>17333</td><td></td></tr>
<tr name="17334" id="17334">
<td>17334</td><td>    <span class="ct">/* SPP_DMA2_DMAGPOR - DMA General Purpose Output Register */</span></td></tr>
<tr name="17335" id="17335">
<td>17335</td><td>    <a id="17335c5" class="tk">SPP_DMA2_DMAGPOR_32B_tag</a> <a id="17335c30" class="tk">DMAGPOR</a>;  <span class="ct">/* offset: 0x0038 size: 32 bit */</span></td></tr>
<tr name="17336" id="17336">
<td>17336</td><td>    <a id="17336c5" class="tk">int8_t</a> <a id="17336c12" class="tk">SPP_DMA2_reserved_003C</a>[196];</td></tr>
<tr name="17337" id="17337">
<td>17337</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="17338" id="17338">
<td>17338</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="17339" id="17339">
<td>17339</td><td>        <a id="17339c9" class="tk">SPP_DMA2_CPR_8B_tag</a> <a id="17339c29" class="tk">CPR</a>[16];   <span class="ct">/* offset: 0x0100  (0x0001 x 16) */</span></td></tr>
<tr name="17340" id="17340">
<td>17340</td><td>        <a id="17340c9" class="tk">int8_t</a> <a id="17340c16" class="tk">SPP_DMA2_reserved_0110_E0</a>[48];</td></tr>
<tr name="17341" id="17341">
<td>17341</td><td>      <span class="br">}</span>;</td></tr>
<tr name="17342" id="17342">
<td>17342</td><td></td></tr>
<tr name="17343" id="17343">
<td>17343</td><td>      <span class="ct">/* SPP_DMA2_DCHPRIn - DMA Channel n Priority */</span></td></tr>
<tr name="17344" id="17344">
<td>17344</td><td>      <a id="17344c7" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17344c30" class="tk">DCHPRI</a>[64];<span class="ct">/* offset: 0x0100  (0x0001 x 64) */</span></td></tr>
<tr name="17345" id="17345">
<td>17345</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="17346" id="17346">
<td>17346</td><td>        <span class="ct">/* SPP_DMA2_DCHPRIn - DMA Channel n Priority */</span></td></tr>
<tr name="17347" id="17347">
<td>17347</td><td>        <a id="17347c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17347c32" class="tk">DCHPRI0</a>;<span class="ct">/* offset: 0x0100 size: 8 bit */</span></td></tr>
<tr name="17348" id="17348">
<td>17348</td><td>        <a id="17348c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17348c32" class="tk">DCHPRI1</a>;<span class="ct">/* offset: 0x0101 size: 8 bit */</span></td></tr>
<tr name="17349" id="17349">
<td>17349</td><td>        <a id="17349c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17349c32" class="tk">DCHPRI2</a>;<span class="ct">/* offset: 0x0102 size: 8 bit */</span></td></tr>
<tr name="17350" id="17350">
<td>17350</td><td>        <a id="17350c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17350c32" class="tk">DCHPRI3</a>;<span class="ct">/* offset: 0x0103 size: 8 bit */</span></td></tr>
<tr name="17351" id="17351">
<td>17351</td><td>        <a id="17351c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17351c32" class="tk">DCHPRI4</a>;<span class="ct">/* offset: 0x0104 size: 8 bit */</span></td></tr>
<tr name="17352" id="17352">
<td>17352</td><td>        <a id="17352c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17352c32" class="tk">DCHPRI5</a>;<span class="ct">/* offset: 0x0105 size: 8 bit */</span></td></tr>
<tr name="17353" id="17353">
<td>17353</td><td>        <a id="17353c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17353c32" class="tk">DCHPRI6</a>;<span class="ct">/* offset: 0x0106 size: 8 bit */</span></td></tr>
<tr name="17354" id="17354">
<td>17354</td><td>        <a id="17354c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17354c32" class="tk">DCHPRI7</a>;<span class="ct">/* offset: 0x0107 size: 8 bit */</span></td></tr>
<tr name="17355" id="17355">
<td>17355</td><td>        <a id="17355c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17355c32" class="tk">DCHPRI8</a>;<span class="ct">/* offset: 0x0108 size: 8 bit */</span></td></tr>
<tr name="17356" id="17356">
<td>17356</td><td>        <a id="17356c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17356c32" class="tk">DCHPRI9</a>;<span class="ct">/* offset: 0x0109 size: 8 bit */</span></td></tr>
<tr name="17357" id="17357">
<td>17357</td><td>        <a id="17357c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17357c32" class="tk">DCHPRI10</a>;<span class="ct">/* offset: 0x010A size: 8 bit */</span></td></tr>
<tr name="17358" id="17358">
<td>17358</td><td>        <a id="17358c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17358c32" class="tk">DCHPRI11</a>;<span class="ct">/* offset: 0x010B size: 8 bit */</span></td></tr>
<tr name="17359" id="17359">
<td>17359</td><td>        <a id="17359c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17359c32" class="tk">DCHPRI12</a>;<span class="ct">/* offset: 0x010C size: 8 bit */</span></td></tr>
<tr name="17360" id="17360">
<td>17360</td><td>        <a id="17360c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17360c32" class="tk">DCHPRI13</a>;<span class="ct">/* offset: 0x010D size: 8 bit */</span></td></tr>
<tr name="17361" id="17361">
<td>17361</td><td>        <a id="17361c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17361c32" class="tk">DCHPRI14</a>;<span class="ct">/* offset: 0x010E size: 8 bit */</span></td></tr>
<tr name="17362" id="17362">
<td>17362</td><td>        <a id="17362c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17362c32" class="tk">DCHPRI15</a>;<span class="ct">/* offset: 0x010F size: 8 bit */</span></td></tr>
<tr name="17363" id="17363">
<td>17363</td><td>        <a id="17363c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17363c32" class="tk">DCHPRI16</a>;<span class="ct">/* offset: 0x0110 size: 8 bit */</span></td></tr>
<tr name="17364" id="17364">
<td>17364</td><td>        <a id="17364c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17364c32" class="tk">DCHPRI17</a>;<span class="ct">/* offset: 0x0111 size: 8 bit */</span></td></tr>
<tr name="17365" id="17365">
<td>17365</td><td>        <a id="17365c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17365c32" class="tk">DCHPRI18</a>;<span class="ct">/* offset: 0x0112 size: 8 bit */</span></td></tr>
<tr name="17366" id="17366">
<td>17366</td><td>        <a id="17366c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17366c32" class="tk">DCHPRI19</a>;<span class="ct">/* offset: 0x0113 size: 8 bit */</span></td></tr>
<tr name="17367" id="17367">
<td>17367</td><td>        <a id="17367c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17367c32" class="tk">DCHPRI20</a>;<span class="ct">/* offset: 0x0114 size: 8 bit */</span></td></tr>
<tr name="17368" id="17368">
<td>17368</td><td>        <a id="17368c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17368c32" class="tk">DCHPRI21</a>;<span class="ct">/* offset: 0x0115 size: 8 bit */</span></td></tr>
<tr name="17369" id="17369">
<td>17369</td><td>        <a id="17369c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17369c32" class="tk">DCHPRI22</a>;<span class="ct">/* offset: 0x0116 size: 8 bit */</span></td></tr>
<tr name="17370" id="17370">
<td>17370</td><td>        <a id="17370c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17370c32" class="tk">DCHPRI23</a>;<span class="ct">/* offset: 0x0117 size: 8 bit */</span></td></tr>
<tr name="17371" id="17371">
<td>17371</td><td>        <a id="17371c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17371c32" class="tk">DCHPRI24</a>;<span class="ct">/* offset: 0x0118 size: 8 bit */</span></td></tr>
<tr name="17372" id="17372">
<td>17372</td><td>        <a id="17372c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17372c32" class="tk">DCHPRI25</a>;<span class="ct">/* offset: 0x0119 size: 8 bit */</span></td></tr>
<tr name="17373" id="17373">
<td>17373</td><td>        <a id="17373c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17373c32" class="tk">DCHPRI26</a>;<span class="ct">/* offset: 0x011A size: 8 bit */</span></td></tr>
<tr name="17374" id="17374">
<td>17374</td><td>        <a id="17374c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17374c32" class="tk">DCHPRI27</a>;<span class="ct">/* offset: 0x011B size: 8 bit */</span></td></tr>
<tr name="17375" id="17375">
<td>17375</td><td>        <a id="17375c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17375c32" class="tk">DCHPRI28</a>;<span class="ct">/* offset: 0x011C size: 8 bit */</span></td></tr>
<tr name="17376" id="17376">
<td>17376</td><td>        <a id="17376c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17376c32" class="tk">DCHPRI29</a>;<span class="ct">/* offset: 0x011D size: 8 bit */</span></td></tr>
<tr name="17377" id="17377">
<td>17377</td><td>        <a id="17377c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17377c32" class="tk">DCHPRI30</a>;<span class="ct">/* offset: 0x011E size: 8 bit */</span></td></tr>
<tr name="17378" id="17378">
<td>17378</td><td>        <a id="17378c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17378c32" class="tk">DCHPRI31</a>;<span class="ct">/* offset: 0x011F size: 8 bit */</span></td></tr>
<tr name="17379" id="17379">
<td>17379</td><td>        <a id="17379c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17379c32" class="tk">DCHPRI32</a>;<span class="ct">/* offset: 0x0120 size: 8 bit */</span></td></tr>
<tr name="17380" id="17380">
<td>17380</td><td>        <a id="17380c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17380c32" class="tk">DCHPRI33</a>;<span class="ct">/* offset: 0x0121 size: 8 bit */</span></td></tr>
<tr name="17381" id="17381">
<td>17381</td><td>        <a id="17381c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17381c32" class="tk">DCHPRI34</a>;<span class="ct">/* offset: 0x0122 size: 8 bit */</span></td></tr>
<tr name="17382" id="17382">
<td>17382</td><td>        <a id="17382c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17382c32" class="tk">DCHPRI35</a>;<span class="ct">/* offset: 0x0123 size: 8 bit */</span></td></tr>
<tr name="17383" id="17383">
<td>17383</td><td>        <a id="17383c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17383c32" class="tk">DCHPRI36</a>;<span class="ct">/* offset: 0x0124 size: 8 bit */</span></td></tr>
<tr name="17384" id="17384">
<td>17384</td><td>        <a id="17384c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17384c32" class="tk">DCHPRI37</a>;<span class="ct">/* offset: 0x0125 size: 8 bit */</span></td></tr>
<tr name="17385" id="17385">
<td>17385</td><td>        <a id="17385c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17385c32" class="tk">DCHPRI38</a>;<span class="ct">/* offset: 0x0126 size: 8 bit */</span></td></tr>
<tr name="17386" id="17386">
<td>17386</td><td>        <a id="17386c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17386c32" class="tk">DCHPRI39</a>;<span class="ct">/* offset: 0x0127 size: 8 bit */</span></td></tr>
<tr name="17387" id="17387">
<td>17387</td><td>        <a id="17387c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17387c32" class="tk">DCHPRI40</a>;<span class="ct">/* offset: 0x0128 size: 8 bit */</span></td></tr>
<tr name="17388" id="17388">
<td>17388</td><td>        <a id="17388c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17388c32" class="tk">DCHPRI41</a>;<span class="ct">/* offset: 0x0129 size: 8 bit */</span></td></tr>
<tr name="17389" id="17389">
<td>17389</td><td>        <a id="17389c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17389c32" class="tk">DCHPRI42</a>;<span class="ct">/* offset: 0x012A size: 8 bit */</span></td></tr>
<tr name="17390" id="17390">
<td>17390</td><td>        <a id="17390c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17390c32" class="tk">DCHPRI43</a>;<span class="ct">/* offset: 0x012B size: 8 bit */</span></td></tr>
<tr name="17391" id="17391">
<td>17391</td><td>        <a id="17391c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17391c32" class="tk">DCHPRI44</a>;<span class="ct">/* offset: 0x012C size: 8 bit */</span></td></tr>
<tr name="17392" id="17392">
<td>17392</td><td>        <a id="17392c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17392c32" class="tk">DCHPRI45</a>;<span class="ct">/* offset: 0x012D size: 8 bit */</span></td></tr>
<tr name="17393" id="17393">
<td>17393</td><td>        <a id="17393c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17393c32" class="tk">DCHPRI46</a>;<span class="ct">/* offset: 0x012E size: 8 bit */</span></td></tr>
<tr name="17394" id="17394">
<td>17394</td><td>        <a id="17394c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17394c32" class="tk">DCHPRI47</a>;<span class="ct">/* offset: 0x012F size: 8 bit */</span></td></tr>
<tr name="17395" id="17395">
<td>17395</td><td>        <a id="17395c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17395c32" class="tk">DCHPRI48</a>;<span class="ct">/* offset: 0x0130 size: 8 bit */</span></td></tr>
<tr name="17396" id="17396">
<td>17396</td><td>        <a id="17396c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17396c32" class="tk">DCHPRI49</a>;<span class="ct">/* offset: 0x0131 size: 8 bit */</span></td></tr>
<tr name="17397" id="17397">
<td>17397</td><td>        <a id="17397c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17397c32" class="tk">DCHPRI50</a>;<span class="ct">/* offset: 0x0132 size: 8 bit */</span></td></tr>
<tr name="17398" id="17398">
<td>17398</td><td>        <a id="17398c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17398c32" class="tk">DCHPRI51</a>;<span class="ct">/* offset: 0x0133 size: 8 bit */</span></td></tr>
<tr name="17399" id="17399">
<td>17399</td><td>        <a id="17399c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17399c32" class="tk">DCHPRI52</a>;<span class="ct">/* offset: 0x0134 size: 8 bit */</span></td></tr>
<tr name="17400" id="17400">
<td>17400</td><td>        <a id="17400c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17400c32" class="tk">DCHPRI53</a>;<span class="ct">/* offset: 0x0135 size: 8 bit */</span></td></tr>
<tr name="17401" id="17401">
<td>17401</td><td>        <a id="17401c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17401c32" class="tk">DCHPRI54</a>;<span class="ct">/* offset: 0x0136 size: 8 bit */</span></td></tr>
<tr name="17402" id="17402">
<td>17402</td><td>        <a id="17402c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17402c32" class="tk">DCHPRI55</a>;<span class="ct">/* offset: 0x0137 size: 8 bit */</span></td></tr>
<tr name="17403" id="17403">
<td>17403</td><td>        <a id="17403c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17403c32" class="tk">DCHPRI56</a>;<span class="ct">/* offset: 0x0138 size: 8 bit */</span></td></tr>
<tr name="17404" id="17404">
<td>17404</td><td>        <a id="17404c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17404c32" class="tk">DCHPRI57</a>;<span class="ct">/* offset: 0x0139 size: 8 bit */</span></td></tr>
<tr name="17405" id="17405">
<td>17405</td><td>        <a id="17405c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17405c32" class="tk">DCHPRI58</a>;<span class="ct">/* offset: 0x013A size: 8 bit */</span></td></tr>
<tr name="17406" id="17406">
<td>17406</td><td>        <a id="17406c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17406c32" class="tk">DCHPRI59</a>;<span class="ct">/* offset: 0x013B size: 8 bit */</span></td></tr>
<tr name="17407" id="17407">
<td>17407</td><td>        <a id="17407c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17407c32" class="tk">DCHPRI60</a>;<span class="ct">/* offset: 0x013C size: 8 bit */</span></td></tr>
<tr name="17408" id="17408">
<td>17408</td><td>        <a id="17408c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17408c32" class="tk">DCHPRI61</a>;<span class="ct">/* offset: 0x013D size: 8 bit */</span></td></tr>
<tr name="17409" id="17409">
<td>17409</td><td>        <a id="17409c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17409c32" class="tk">DCHPRI62</a>;<span class="ct">/* offset: 0x013E size: 8 bit */</span></td></tr>
<tr name="17410" id="17410">
<td>17410</td><td>        <a id="17410c9" class="tk">SPP_DMA2_DCHPRI_8B_tag</a> <a id="17410c32" class="tk">DCHPRI63</a>;<span class="ct">/* offset: 0x013F size: 8 bit */</span></td></tr>
<tr name="17411" id="17411">
<td>17411</td><td>      <span class="br">}</span>;</td></tr>
<tr name="17412" id="17412">
<td>17412</td><td>    <span class="br">}</span>;</td></tr>
<tr name="17413" id="17413">
<td>17413</td><td></td></tr>
<tr name="17414" id="17414">
<td>17414</td><td>    <a id="17414c5" class="tk">int8_t</a> <a id="17414c12" class="tk">SPP_DMA2_reserved_0140</a>[3776];</td></tr>
<tr name="17415" id="17415">
<td>17415</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="17416" id="17416">
<td>17416</td><td>      <span class="ct">/*  Register set CHANNEL */</span></td></tr>
<tr name="17417" id="17417">
<td>17417</td><td>      <a id="17417c7" class="tk">SPP_DMA2_CHANNEL_tag</a> <a id="17417c28" class="tk">CHANNEL</a>[64];<span class="ct">/* offset: 0x1000  (0x0020 x 64) */</span></td></tr>
<tr name="17418" id="17418">
<td>17418</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="17419" id="17419">
<td>17419</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="17420" id="17420">
<td>17420</td><td>        <a id="17420c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="17420c36" class="tk">TCDWORD0_0</a>;<span class="ct">/* offset: 0x1000 size: 32 bit */</span></td></tr>
<tr name="17421" id="17421">
<td>17421</td><td></td></tr>
<tr name="17422" id="17422">
<td>17422</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="17423" id="17423">
<td>17423</td><td>        <a id="17423c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="17423c36" class="tk">TCDWORD4_0</a>;<span class="ct">/* offset: 0x1004 size: 32 bit */</span></td></tr>
<tr name="17424" id="17424">
<td>17424</td><td></td></tr>
<tr name="17425" id="17425">
<td>17425</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="17426" id="17426">
<td>17426</td><td>        <a id="17426c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="17426c36" class="tk">TCDWORD8_0</a>;<span class="ct">/* offset: 0x1008 size: 32 bit */</span></td></tr>
<tr name="17427" id="17427">
<td>17427</td><td></td></tr>
<tr name="17428" id="17428">
<td>17428</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="17429" id="17429">
<td>17429</td><td>        <a id="17429c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="17429c37" class="tk">TCDWORD12_0</a>;<span class="ct">/* offset: 0x100C size: 32 bit */</span></td></tr>
<tr name="17430" id="17430">
<td>17430</td><td></td></tr>
<tr name="17431" id="17431">
<td>17431</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="17432" id="17432">
<td>17432</td><td>        <a id="17432c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="17432c37" class="tk">TCDWORD16_0</a>;<span class="ct">/* offset: 0x1010 size: 32 bit */</span></td></tr>
<tr name="17433" id="17433">
<td>17433</td><td></td></tr>
<tr name="17434" id="17434">
<td>17434</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="17435" id="17435">
<td>17435</td><td>        <a id="17435c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="17435c37" class="tk">TCDWORD20_0</a>;<span class="ct">/* offset: 0x1014 size: 32 bit */</span></td></tr>
<tr name="17436" id="17436">
<td>17436</td><td></td></tr>
<tr name="17437" id="17437">
<td>17437</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="17438" id="17438">
<td>17438</td><td>        <a id="17438c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="17438c37" class="tk">TCDWORD24_0</a>;<span class="ct">/* offset: 0x1018 size: 32 bit */</span></td></tr>
<tr name="17439" id="17439">
<td>17439</td><td></td></tr>
<tr name="17440" id="17440">
<td>17440</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="17441" id="17441">
<td>17441</td><td>        <a id="17441c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="17441c37" class="tk">TCDWORD28_0</a>;<span class="ct">/* offset: 0x101C size: 32 bit */</span></td></tr>
<tr name="17442" id="17442">
<td>17442</td><td></td></tr>
<tr name="17443" id="17443">
<td>17443</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="17444" id="17444">
<td>17444</td><td>        <a id="17444c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="17444c36" class="tk">TCDWORD0_1</a>;<span class="ct">/* offset: 0x1020 size: 32 bit */</span></td></tr>
<tr name="17445" id="17445">
<td>17445</td><td></td></tr>
<tr name="17446" id="17446">
<td>17446</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="17447" id="17447">
<td>17447</td><td>        <a id="17447c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="17447c36" class="tk">TCDWORD4_1</a>;<span class="ct">/* offset: 0x1024 size: 32 bit */</span></td></tr>
<tr name="17448" id="17448">
<td>17448</td><td></td></tr>
<tr name="17449" id="17449">
<td>17449</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="17450" id="17450">
<td>17450</td><td>        <a id="17450c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="17450c36" class="tk">TCDWORD8_1</a>;<span class="ct">/* offset: 0x1028 size: 32 bit */</span></td></tr>
<tr name="17451" id="17451">
<td>17451</td><td></td></tr>
<tr name="17452" id="17452">
<td>17452</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="17453" id="17453">
<td>17453</td><td>        <a id="17453c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="17453c37" class="tk">TCDWORD12_1</a>;<span class="ct">/* offset: 0x102C size: 32 bit */</span></td></tr>
<tr name="17454" id="17454">
<td>17454</td><td></td></tr>
<tr name="17455" id="17455">
<td>17455</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="17456" id="17456">
<td>17456</td><td>        <a id="17456c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="17456c37" class="tk">TCDWORD16_1</a>;<span class="ct">/* offset: 0x1030 size: 32 bit */</span></td></tr>
<tr name="17457" id="17457">
<td>17457</td><td></td></tr>
<tr name="17458" id="17458">
<td>17458</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="17459" id="17459">
<td>17459</td><td>        <a id="17459c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="17459c37" class="tk">TCDWORD20_1</a>;<span class="ct">/* offset: 0x1034 size: 32 bit */</span></td></tr>
<tr name="17460" id="17460">
<td>17460</td><td></td></tr>
<tr name="17461" id="17461">
<td>17461</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="17462" id="17462">
<td>17462</td><td>        <a id="17462c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="17462c37" class="tk">TCDWORD24_1</a>;<span class="ct">/* offset: 0x1038 size: 32 bit */</span></td></tr>
<tr name="17463" id="17463">
<td>17463</td><td></td></tr>
<tr name="17464" id="17464">
<td>17464</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="17465" id="17465">
<td>17465</td><td>        <a id="17465c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="17465c37" class="tk">TCDWORD28_1</a>;<span class="ct">/* offset: 0x103C size: 32 bit */</span></td></tr>
<tr name="17466" id="17466">
<td>17466</td><td></td></tr>
<tr name="17467" id="17467">
<td>17467</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="17468" id="17468">
<td>17468</td><td>        <a id="17468c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="17468c36" class="tk">TCDWORD0_2</a>;<span class="ct">/* offset: 0x1040 size: 32 bit */</span></td></tr>
<tr name="17469" id="17469">
<td>17469</td><td></td></tr>
<tr name="17470" id="17470">
<td>17470</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="17471" id="17471">
<td>17471</td><td>        <a id="17471c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="17471c36" class="tk">TCDWORD4_2</a>;<span class="ct">/* offset: 0x1044 size: 32 bit */</span></td></tr>
<tr name="17472" id="17472">
<td>17472</td><td></td></tr>
<tr name="17473" id="17473">
<td>17473</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="17474" id="17474">
<td>17474</td><td>        <a id="17474c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="17474c36" class="tk">TCDWORD8_2</a>;<span class="ct">/* offset: 0x1048 size: 32 bit */</span></td></tr>
<tr name="17475" id="17475">
<td>17475</td><td></td></tr>
<tr name="17476" id="17476">
<td>17476</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="17477" id="17477">
<td>17477</td><td>        <a id="17477c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="17477c37" class="tk">TCDWORD12_2</a>;<span class="ct">/* offset: 0x104C size: 32 bit */</span></td></tr>
<tr name="17478" id="17478">
<td>17478</td><td></td></tr>
<tr name="17479" id="17479">
<td>17479</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="17480" id="17480">
<td>17480</td><td>        <a id="17480c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="17480c37" class="tk">TCDWORD16_2</a>;<span class="ct">/* offset: 0x1050 size: 32 bit */</span></td></tr>
<tr name="17481" id="17481">
<td>17481</td><td></td></tr>
<tr name="17482" id="17482">
<td>17482</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="17483" id="17483">
<td>17483</td><td>        <a id="17483c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="17483c37" class="tk">TCDWORD20_2</a>;<span class="ct">/* offset: 0x1054 size: 32 bit */</span></td></tr>
<tr name="17484" id="17484">
<td>17484</td><td></td></tr>
<tr name="17485" id="17485">
<td>17485</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="17486" id="17486">
<td>17486</td><td>        <a id="17486c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="17486c37" class="tk">TCDWORD24_2</a>;<span class="ct">/* offset: 0x1058 size: 32 bit */</span></td></tr>
<tr name="17487" id="17487">
<td>17487</td><td></td></tr>
<tr name="17488" id="17488">
<td>17488</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="17489" id="17489">
<td>17489</td><td>        <a id="17489c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="17489c37" class="tk">TCDWORD28_2</a>;<span class="ct">/* offset: 0x105C size: 32 bit */</span></td></tr>
<tr name="17490" id="17490">
<td>17490</td><td></td></tr>
<tr name="17491" id="17491">
<td>17491</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="17492" id="17492">
<td>17492</td><td>        <a id="17492c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="17492c36" class="tk">TCDWORD0_3</a>;<span class="ct">/* offset: 0x1060 size: 32 bit */</span></td></tr>
<tr name="17493" id="17493">
<td>17493</td><td></td></tr>
<tr name="17494" id="17494">
<td>17494</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="17495" id="17495">
<td>17495</td><td>        <a id="17495c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="17495c36" class="tk">TCDWORD4_3</a>;<span class="ct">/* offset: 0x1064 size: 32 bit */</span></td></tr>
<tr name="17496" id="17496">
<td>17496</td><td></td></tr>
<tr name="17497" id="17497">
<td>17497</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="17498" id="17498">
<td>17498</td><td>        <a id="17498c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="17498c36" class="tk">TCDWORD8_3</a>;<span class="ct">/* offset: 0x1068 size: 32 bit */</span></td></tr>
<tr name="17499" id="17499">
<td>17499</td><td></td></tr>
<tr name="17500" id="17500">
<td>17500</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="17501" id="17501">
<td>17501</td><td>        <a id="17501c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="17501c37" class="tk">TCDWORD12_3</a>;<span class="ct">/* offset: 0x106C size: 32 bit */</span></td></tr>
<tr name="17502" id="17502">
<td>17502</td><td></td></tr>
<tr name="17503" id="17503">
<td>17503</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="17504" id="17504">
<td>17504</td><td>        <a id="17504c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="17504c37" class="tk">TCDWORD16_3</a>;<span class="ct">/* offset: 0x1070 size: 32 bit */</span></td></tr>
<tr name="17505" id="17505">
<td>17505</td><td></td></tr>
<tr name="17506" id="17506">
<td>17506</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="17507" id="17507">
<td>17507</td><td>        <a id="17507c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="17507c37" class="tk">TCDWORD20_3</a>;<span class="ct">/* offset: 0x1074 size: 32 bit */</span></td></tr>
<tr name="17508" id="17508">
<td>17508</td><td></td></tr>
<tr name="17509" id="17509">
<td>17509</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="17510" id="17510">
<td>17510</td><td>        <a id="17510c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="17510c37" class="tk">TCDWORD24_3</a>;<span class="ct">/* offset: 0x1078 size: 32 bit */</span></td></tr>
<tr name="17511" id="17511">
<td>17511</td><td></td></tr>
<tr name="17512" id="17512">
<td>17512</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="17513" id="17513">
<td>17513</td><td>        <a id="17513c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="17513c37" class="tk">TCDWORD28_3</a>;<span class="ct">/* offset: 0x107C size: 32 bit */</span></td></tr>
<tr name="17514" id="17514">
<td>17514</td><td></td></tr>
<tr name="17515" id="17515">
<td>17515</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="17516" id="17516">
<td>17516</td><td>        <a id="17516c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="17516c36" class="tk">TCDWORD0_4</a>;<span class="ct">/* offset: 0x1080 size: 32 bit */</span></td></tr>
<tr name="17517" id="17517">
<td>17517</td><td></td></tr>
<tr name="17518" id="17518">
<td>17518</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="17519" id="17519">
<td>17519</td><td>        <a id="17519c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="17519c36" class="tk">TCDWORD4_4</a>;<span class="ct">/* offset: 0x1084 size: 32 bit */</span></td></tr>
<tr name="17520" id="17520">
<td>17520</td><td></td></tr>
<tr name="17521" id="17521">
<td>17521</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="17522" id="17522">
<td>17522</td><td>        <a id="17522c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="17522c36" class="tk">TCDWORD8_4</a>;<span class="ct">/* offset: 0x1088 size: 32 bit */</span></td></tr>
<tr name="17523" id="17523">
<td>17523</td><td></td></tr>
<tr name="17524" id="17524">
<td>17524</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="17525" id="17525">
<td>17525</td><td>        <a id="17525c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="17525c37" class="tk">TCDWORD12_4</a>;<span class="ct">/* offset: 0x108C size: 32 bit */</span></td></tr>
<tr name="17526" id="17526">
<td>17526</td><td></td></tr>
<tr name="17527" id="17527">
<td>17527</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="17528" id="17528">
<td>17528</td><td>        <a id="17528c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="17528c37" class="tk">TCDWORD16_4</a>;<span class="ct">/* offset: 0x1090 size: 32 bit */</span></td></tr>
<tr name="17529" id="17529">
<td>17529</td><td></td></tr>
<tr name="17530" id="17530">
<td>17530</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="17531" id="17531">
<td>17531</td><td>        <a id="17531c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="17531c37" class="tk">TCDWORD20_4</a>;<span class="ct">/* offset: 0x1094 size: 32 bit */</span></td></tr>
<tr name="17532" id="17532">
<td>17532</td><td></td></tr>
<tr name="17533" id="17533">
<td>17533</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="17534" id="17534">
<td>17534</td><td>        <a id="17534c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="17534c37" class="tk">TCDWORD24_4</a>;<span class="ct">/* offset: 0x1098 size: 32 bit */</span></td></tr>
<tr name="17535" id="17535">
<td>17535</td><td></td></tr>
<tr name="17536" id="17536">
<td>17536</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="17537" id="17537">
<td>17537</td><td>        <a id="17537c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="17537c37" class="tk">TCDWORD28_4</a>;<span class="ct">/* offset: 0x109C size: 32 bit */</span></td></tr>
<tr name="17538" id="17538">
<td>17538</td><td></td></tr>
<tr name="17539" id="17539">
<td>17539</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="17540" id="17540">
<td>17540</td><td>        <a id="17540c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="17540c36" class="tk">TCDWORD0_5</a>;<span class="ct">/* offset: 0x10A0 size: 32 bit */</span></td></tr>
<tr name="17541" id="17541">
<td>17541</td><td></td></tr>
<tr name="17542" id="17542">
<td>17542</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="17543" id="17543">
<td>17543</td><td>        <a id="17543c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="17543c36" class="tk">TCDWORD4_5</a>;<span class="ct">/* offset: 0x10A4 size: 32 bit */</span></td></tr>
<tr name="17544" id="17544">
<td>17544</td><td></td></tr>
<tr name="17545" id="17545">
<td>17545</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="17546" id="17546">
<td>17546</td><td>        <a id="17546c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="17546c36" class="tk">TCDWORD8_5</a>;<span class="ct">/* offset: 0x10A8 size: 32 bit */</span></td></tr>
<tr name="17547" id="17547">
<td>17547</td><td></td></tr>
<tr name="17548" id="17548">
<td>17548</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="17549" id="17549">
<td>17549</td><td>        <a id="17549c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="17549c37" class="tk">TCDWORD12_5</a>;<span class="ct">/* offset: 0x10AC size: 32 bit */</span></td></tr>
<tr name="17550" id="17550">
<td>17550</td><td></td></tr>
<tr name="17551" id="17551">
<td>17551</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="17552" id="17552">
<td>17552</td><td>        <a id="17552c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="17552c37" class="tk">TCDWORD16_5</a>;<span class="ct">/* offset: 0x10B0 size: 32 bit */</span></td></tr>
<tr name="17553" id="17553">
<td>17553</td><td></td></tr>
<tr name="17554" id="17554">
<td>17554</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="17555" id="17555">
<td>17555</td><td>        <a id="17555c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="17555c37" class="tk">TCDWORD20_5</a>;<span class="ct">/* offset: 0x10B4 size: 32 bit */</span></td></tr>
<tr name="17556" id="17556">
<td>17556</td><td></td></tr>
<tr name="17557" id="17557">
<td>17557</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="17558" id="17558">
<td>17558</td><td>        <a id="17558c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="17558c37" class="tk">TCDWORD24_5</a>;<span class="ct">/* offset: 0x10B8 size: 32 bit */</span></td></tr>
<tr name="17559" id="17559">
<td>17559</td><td></td></tr>
<tr name="17560" id="17560">
<td>17560</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="17561" id="17561">
<td>17561</td><td>        <a id="17561c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="17561c37" class="tk">TCDWORD28_5</a>;<span class="ct">/* offset: 0x10BC size: 32 bit */</span></td></tr>
<tr name="17562" id="17562">
<td>17562</td><td></td></tr>
<tr name="17563" id="17563">
<td>17563</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="17564" id="17564">
<td>17564</td><td>        <a id="17564c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="17564c36" class="tk">TCDWORD0_6</a>;<span class="ct">/* offset: 0x10C0 size: 32 bit */</span></td></tr>
<tr name="17565" id="17565">
<td>17565</td><td></td></tr>
<tr name="17566" id="17566">
<td>17566</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="17567" id="17567">
<td>17567</td><td>        <a id="17567c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="17567c36" class="tk">TCDWORD4_6</a>;<span class="ct">/* offset: 0x10C4 size: 32 bit */</span></td></tr>
<tr name="17568" id="17568">
<td>17568</td><td></td></tr>
<tr name="17569" id="17569">
<td>17569</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="17570" id="17570">
<td>17570</td><td>        <a id="17570c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="17570c36" class="tk">TCDWORD8_6</a>;<span class="ct">/* offset: 0x10C8 size: 32 bit */</span></td></tr>
<tr name="17571" id="17571">
<td>17571</td><td></td></tr>
<tr name="17572" id="17572">
<td>17572</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="17573" id="17573">
<td>17573</td><td>        <a id="17573c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="17573c37" class="tk">TCDWORD12_6</a>;<span class="ct">/* offset: 0x10CC size: 32 bit */</span></td></tr>
<tr name="17574" id="17574">
<td>17574</td><td></td></tr>
<tr name="17575" id="17575">
<td>17575</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="17576" id="17576">
<td>17576</td><td>        <a id="17576c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="17576c37" class="tk">TCDWORD16_6</a>;<span class="ct">/* offset: 0x10D0 size: 32 bit */</span></td></tr>
<tr name="17577" id="17577">
<td>17577</td><td></td></tr>
<tr name="17578" id="17578">
<td>17578</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="17579" id="17579">
<td>17579</td><td>        <a id="17579c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="17579c37" class="tk">TCDWORD20_6</a>;<span class="ct">/* offset: 0x10D4 size: 32 bit */</span></td></tr>
<tr name="17580" id="17580">
<td>17580</td><td></td></tr>
<tr name="17581" id="17581">
<td>17581</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="17582" id="17582">
<td>17582</td><td>        <a id="17582c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="17582c37" class="tk">TCDWORD24_6</a>;<span class="ct">/* offset: 0x10D8 size: 32 bit */</span></td></tr>
<tr name="17583" id="17583">
<td>17583</td><td></td></tr>
<tr name="17584" id="17584">
<td>17584</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="17585" id="17585">
<td>17585</td><td>        <a id="17585c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="17585c37" class="tk">TCDWORD28_6</a>;<span class="ct">/* offset: 0x10DC size: 32 bit */</span></td></tr>
<tr name="17586" id="17586">
<td>17586</td><td></td></tr>
<tr name="17587" id="17587">
<td>17587</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="17588" id="17588">
<td>17588</td><td>        <a id="17588c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="17588c36" class="tk">TCDWORD0_7</a>;<span class="ct">/* offset: 0x10E0 size: 32 bit */</span></td></tr>
<tr name="17589" id="17589">
<td>17589</td><td></td></tr>
<tr name="17590" id="17590">
<td>17590</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="17591" id="17591">
<td>17591</td><td>        <a id="17591c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="17591c36" class="tk">TCDWORD4_7</a>;<span class="ct">/* offset: 0x10E4 size: 32 bit */</span></td></tr>
<tr name="17592" id="17592">
<td>17592</td><td></td></tr>
<tr name="17593" id="17593">
<td>17593</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="17594" id="17594">
<td>17594</td><td>        <a id="17594c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="17594c36" class="tk">TCDWORD8_7</a>;<span class="ct">/* offset: 0x10E8 size: 32 bit */</span></td></tr>
<tr name="17595" id="17595">
<td>17595</td><td></td></tr>
<tr name="17596" id="17596">
<td>17596</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="17597" id="17597">
<td>17597</td><td>        <a id="17597c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="17597c37" class="tk">TCDWORD12_7</a>;<span class="ct">/* offset: 0x10EC size: 32 bit */</span></td></tr>
<tr name="17598" id="17598">
<td>17598</td><td></td></tr>
<tr name="17599" id="17599">
<td>17599</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="17600" id="17600">
<td>17600</td><td>        <a id="17600c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="17600c37" class="tk">TCDWORD16_7</a>;<span class="ct">/* offset: 0x10F0 size: 32 bit */</span></td></tr>
<tr name="17601" id="17601">
<td>17601</td><td></td></tr>
<tr name="17602" id="17602">
<td>17602</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="17603" id="17603">
<td>17603</td><td>        <a id="17603c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="17603c37" class="tk">TCDWORD20_7</a>;<span class="ct">/* offset: 0x10F4 size: 32 bit */</span></td></tr>
<tr name="17604" id="17604">
<td>17604</td><td></td></tr>
<tr name="17605" id="17605">
<td>17605</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="17606" id="17606">
<td>17606</td><td>        <a id="17606c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="17606c37" class="tk">TCDWORD24_7</a>;<span class="ct">/* offset: 0x10F8 size: 32 bit */</span></td></tr>
<tr name="17607" id="17607">
<td>17607</td><td></td></tr>
<tr name="17608" id="17608">
<td>17608</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="17609" id="17609">
<td>17609</td><td>        <a id="17609c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="17609c37" class="tk">TCDWORD28_7</a>;<span class="ct">/* offset: 0x10FC size: 32 bit */</span></td></tr>
<tr name="17610" id="17610">
<td>17610</td><td></td></tr>
<tr name="17611" id="17611">
<td>17611</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="17612" id="17612">
<td>17612</td><td>        <a id="17612c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="17612c36" class="tk">TCDWORD0_8</a>;<span class="ct">/* offset: 0x1100 size: 32 bit */</span></td></tr>
<tr name="17613" id="17613">
<td>17613</td><td></td></tr>
<tr name="17614" id="17614">
<td>17614</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="17615" id="17615">
<td>17615</td><td>        <a id="17615c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="17615c36" class="tk">TCDWORD4_8</a>;<span class="ct">/* offset: 0x1104 size: 32 bit */</span></td></tr>
<tr name="17616" id="17616">
<td>17616</td><td></td></tr>
<tr name="17617" id="17617">
<td>17617</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="17618" id="17618">
<td>17618</td><td>        <a id="17618c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="17618c36" class="tk">TCDWORD8_8</a>;<span class="ct">/* offset: 0x1108 size: 32 bit */</span></td></tr>
<tr name="17619" id="17619">
<td>17619</td><td></td></tr>
<tr name="17620" id="17620">
<td>17620</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="17621" id="17621">
<td>17621</td><td>        <a id="17621c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="17621c37" class="tk">TCDWORD12_8</a>;<span class="ct">/* offset: 0x110C size: 32 bit */</span></td></tr>
<tr name="17622" id="17622">
<td>17622</td><td></td></tr>
<tr name="17623" id="17623">
<td>17623</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="17624" id="17624">
<td>17624</td><td>        <a id="17624c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="17624c37" class="tk">TCDWORD16_8</a>;<span class="ct">/* offset: 0x1110 size: 32 bit */</span></td></tr>
<tr name="17625" id="17625">
<td>17625</td><td></td></tr>
<tr name="17626" id="17626">
<td>17626</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="17627" id="17627">
<td>17627</td><td>        <a id="17627c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="17627c37" class="tk">TCDWORD20_8</a>;<span class="ct">/* offset: 0x1114 size: 32 bit */</span></td></tr>
<tr name="17628" id="17628">
<td>17628</td><td></td></tr>
<tr name="17629" id="17629">
<td>17629</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="17630" id="17630">
<td>17630</td><td>        <a id="17630c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="17630c37" class="tk">TCDWORD24_8</a>;<span class="ct">/* offset: 0x1118 size: 32 bit */</span></td></tr>
<tr name="17631" id="17631">
<td>17631</td><td></td></tr>
<tr name="17632" id="17632">
<td>17632</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="17633" id="17633">
<td>17633</td><td>        <a id="17633c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="17633c37" class="tk">TCDWORD28_8</a>;<span class="ct">/* offset: 0x111C size: 32 bit */</span></td></tr>
<tr name="17634" id="17634">
<td>17634</td><td></td></tr>
<tr name="17635" id="17635">
<td>17635</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="17636" id="17636">
<td>17636</td><td>        <a id="17636c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="17636c36" class="tk">TCDWORD0_9</a>;<span class="ct">/* offset: 0x1120 size: 32 bit */</span></td></tr>
<tr name="17637" id="17637">
<td>17637</td><td></td></tr>
<tr name="17638" id="17638">
<td>17638</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="17639" id="17639">
<td>17639</td><td>        <a id="17639c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="17639c36" class="tk">TCDWORD4_9</a>;<span class="ct">/* offset: 0x1124 size: 32 bit */</span></td></tr>
<tr name="17640" id="17640">
<td>17640</td><td></td></tr>
<tr name="17641" id="17641">
<td>17641</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="17642" id="17642">
<td>17642</td><td>        <a id="17642c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="17642c36" class="tk">TCDWORD8_9</a>;<span class="ct">/* offset: 0x1128 size: 32 bit */</span></td></tr>
<tr name="17643" id="17643">
<td>17643</td><td></td></tr>
<tr name="17644" id="17644">
<td>17644</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="17645" id="17645">
<td>17645</td><td>        <a id="17645c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="17645c37" class="tk">TCDWORD12_9</a>;<span class="ct">/* offset: 0x112C size: 32 bit */</span></td></tr>
<tr name="17646" id="17646">
<td>17646</td><td></td></tr>
<tr name="17647" id="17647">
<td>17647</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="17648" id="17648">
<td>17648</td><td>        <a id="17648c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="17648c37" class="tk">TCDWORD16_9</a>;<span class="ct">/* offset: 0x1130 size: 32 bit */</span></td></tr>
<tr name="17649" id="17649">
<td>17649</td><td></td></tr>
<tr name="17650" id="17650">
<td>17650</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="17651" id="17651">
<td>17651</td><td>        <a id="17651c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="17651c37" class="tk">TCDWORD20_9</a>;<span class="ct">/* offset: 0x1134 size: 32 bit */</span></td></tr>
<tr name="17652" id="17652">
<td>17652</td><td></td></tr>
<tr name="17653" id="17653">
<td>17653</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="17654" id="17654">
<td>17654</td><td>        <a id="17654c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="17654c37" class="tk">TCDWORD24_9</a>;<span class="ct">/* offset: 0x1138 size: 32 bit */</span></td></tr>
<tr name="17655" id="17655">
<td>17655</td><td></td></tr>
<tr name="17656" id="17656">
<td>17656</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="17657" id="17657">
<td>17657</td><td>        <a id="17657c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="17657c37" class="tk">TCDWORD28_9</a>;<span class="ct">/* offset: 0x113C size: 32 bit */</span></td></tr>
<tr name="17658" id="17658">
<td>17658</td><td></td></tr>
<tr name="17659" id="17659">
<td>17659</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="17660" id="17660">
<td>17660</td><td>        <a id="17660c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="17660c36" class="tk">TCDWORD0_10</a>;<span class="ct">/* offset: 0x1140 size: 32 bit */</span></td></tr>
<tr name="17661" id="17661">
<td>17661</td><td></td></tr>
<tr name="17662" id="17662">
<td>17662</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="17663" id="17663">
<td>17663</td><td>        <a id="17663c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="17663c36" class="tk">TCDWORD4_10</a>;<span class="ct">/* offset: 0x1144 size: 32 bit */</span></td></tr>
<tr name="17664" id="17664">
<td>17664</td><td></td></tr>
<tr name="17665" id="17665">
<td>17665</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="17666" id="17666">
<td>17666</td><td>        <a id="17666c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="17666c36" class="tk">TCDWORD8_10</a>;<span class="ct">/* offset: 0x1148 size: 32 bit */</span></td></tr>
<tr name="17667" id="17667">
<td>17667</td><td></td></tr>
<tr name="17668" id="17668">
<td>17668</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="17669" id="17669">
<td>17669</td><td>        <a id="17669c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="17669c37" class="tk">TCDWORD12_10</a>;<span class="ct">/* offset: 0x114C size: 32 bit */</span></td></tr>
<tr name="17670" id="17670">
<td>17670</td><td></td></tr>
<tr name="17671" id="17671">
<td>17671</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="17672" id="17672">
<td>17672</td><td>        <a id="17672c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="17672c37" class="tk">TCDWORD16_10</a>;<span class="ct">/* offset: 0x1150 size: 32 bit */</span></td></tr>
<tr name="17673" id="17673">
<td>17673</td><td></td></tr>
<tr name="17674" id="17674">
<td>17674</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="17675" id="17675">
<td>17675</td><td>        <a id="17675c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="17675c37" class="tk">TCDWORD20_10</a>;<span class="ct">/* offset: 0x1154 size: 32 bit */</span></td></tr>
<tr name="17676" id="17676">
<td>17676</td><td></td></tr>
<tr name="17677" id="17677">
<td>17677</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="17678" id="17678">
<td>17678</td><td>        <a id="17678c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="17678c37" class="tk">TCDWORD24_10</a>;<span class="ct">/* offset: 0x1158 size: 32 bit */</span></td></tr>
<tr name="17679" id="17679">
<td>17679</td><td></td></tr>
<tr name="17680" id="17680">
<td>17680</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="17681" id="17681">
<td>17681</td><td>        <a id="17681c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="17681c37" class="tk">TCDWORD28_10</a>;<span class="ct">/* offset: 0x115C size: 32 bit */</span></td></tr>
<tr name="17682" id="17682">
<td>17682</td><td></td></tr>
<tr name="17683" id="17683">
<td>17683</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="17684" id="17684">
<td>17684</td><td>        <a id="17684c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="17684c36" class="tk">TCDWORD0_11</a>;<span class="ct">/* offset: 0x1160 size: 32 bit */</span></td></tr>
<tr name="17685" id="17685">
<td>17685</td><td></td></tr>
<tr name="17686" id="17686">
<td>17686</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="17687" id="17687">
<td>17687</td><td>        <a id="17687c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="17687c36" class="tk">TCDWORD4_11</a>;<span class="ct">/* offset: 0x1164 size: 32 bit */</span></td></tr>
<tr name="17688" id="17688">
<td>17688</td><td></td></tr>
<tr name="17689" id="17689">
<td>17689</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="17690" id="17690">
<td>17690</td><td>        <a id="17690c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="17690c36" class="tk">TCDWORD8_11</a>;<span class="ct">/* offset: 0x1168 size: 32 bit */</span></td></tr>
<tr name="17691" id="17691">
<td>17691</td><td></td></tr>
<tr name="17692" id="17692">
<td>17692</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="17693" id="17693">
<td>17693</td><td>        <a id="17693c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="17693c37" class="tk">TCDWORD12_11</a>;<span class="ct">/* offset: 0x116C size: 32 bit */</span></td></tr>
<tr name="17694" id="17694">
<td>17694</td><td></td></tr>
<tr name="17695" id="17695">
<td>17695</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="17696" id="17696">
<td>17696</td><td>        <a id="17696c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="17696c37" class="tk">TCDWORD16_11</a>;<span class="ct">/* offset: 0x1170 size: 32 bit */</span></td></tr>
<tr name="17697" id="17697">
<td>17697</td><td></td></tr>
<tr name="17698" id="17698">
<td>17698</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="17699" id="17699">
<td>17699</td><td>        <a id="17699c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="17699c37" class="tk">TCDWORD20_11</a>;<span class="ct">/* offset: 0x1174 size: 32 bit */</span></td></tr>
<tr name="17700" id="17700">
<td>17700</td><td></td></tr>
<tr name="17701" id="17701">
<td>17701</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="17702" id="17702">
<td>17702</td><td>        <a id="17702c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="17702c37" class="tk">TCDWORD24_11</a>;<span class="ct">/* offset: 0x1178 size: 32 bit */</span></td></tr>
<tr name="17703" id="17703">
<td>17703</td><td></td></tr>
<tr name="17704" id="17704">
<td>17704</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="17705" id="17705">
<td>17705</td><td>        <a id="17705c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="17705c37" class="tk">TCDWORD28_11</a>;<span class="ct">/* offset: 0x117C size: 32 bit */</span></td></tr>
<tr name="17706" id="17706">
<td>17706</td><td></td></tr>
<tr name="17707" id="17707">
<td>17707</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="17708" id="17708">
<td>17708</td><td>        <a id="17708c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="17708c36" class="tk">TCDWORD0_12</a>;<span class="ct">/* offset: 0x1180 size: 32 bit */</span></td></tr>
<tr name="17709" id="17709">
<td>17709</td><td></td></tr>
<tr name="17710" id="17710">
<td>17710</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="17711" id="17711">
<td>17711</td><td>        <a id="17711c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="17711c36" class="tk">TCDWORD4_12</a>;<span class="ct">/* offset: 0x1184 size: 32 bit */</span></td></tr>
<tr name="17712" id="17712">
<td>17712</td><td></td></tr>
<tr name="17713" id="17713">
<td>17713</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="17714" id="17714">
<td>17714</td><td>        <a id="17714c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="17714c36" class="tk">TCDWORD8_12</a>;<span class="ct">/* offset: 0x1188 size: 32 bit */</span></td></tr>
<tr name="17715" id="17715">
<td>17715</td><td></td></tr>
<tr name="17716" id="17716">
<td>17716</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="17717" id="17717">
<td>17717</td><td>        <a id="17717c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="17717c37" class="tk">TCDWORD12_12</a>;<span class="ct">/* offset: 0x118C size: 32 bit */</span></td></tr>
<tr name="17718" id="17718">
<td>17718</td><td></td></tr>
<tr name="17719" id="17719">
<td>17719</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="17720" id="17720">
<td>17720</td><td>        <a id="17720c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="17720c37" class="tk">TCDWORD16_12</a>;<span class="ct">/* offset: 0x1190 size: 32 bit */</span></td></tr>
<tr name="17721" id="17721">
<td>17721</td><td></td></tr>
<tr name="17722" id="17722">
<td>17722</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="17723" id="17723">
<td>17723</td><td>        <a id="17723c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="17723c37" class="tk">TCDWORD20_12</a>;<span class="ct">/* offset: 0x1194 size: 32 bit */</span></td></tr>
<tr name="17724" id="17724">
<td>17724</td><td></td></tr>
<tr name="17725" id="17725">
<td>17725</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="17726" id="17726">
<td>17726</td><td>        <a id="17726c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="17726c37" class="tk">TCDWORD24_12</a>;<span class="ct">/* offset: 0x1198 size: 32 bit */</span></td></tr>
<tr name="17727" id="17727">
<td>17727</td><td></td></tr>
<tr name="17728" id="17728">
<td>17728</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="17729" id="17729">
<td>17729</td><td>        <a id="17729c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="17729c37" class="tk">TCDWORD28_12</a>;<span class="ct">/* offset: 0x119C size: 32 bit */</span></td></tr>
<tr name="17730" id="17730">
<td>17730</td><td></td></tr>
<tr name="17731" id="17731">
<td>17731</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="17732" id="17732">
<td>17732</td><td>        <a id="17732c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="17732c36" class="tk">TCDWORD0_13</a>;<span class="ct">/* offset: 0x11A0 size: 32 bit */</span></td></tr>
<tr name="17733" id="17733">
<td>17733</td><td></td></tr>
<tr name="17734" id="17734">
<td>17734</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="17735" id="17735">
<td>17735</td><td>        <a id="17735c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="17735c36" class="tk">TCDWORD4_13</a>;<span class="ct">/* offset: 0x11A4 size: 32 bit */</span></td></tr>
<tr name="17736" id="17736">
<td>17736</td><td></td></tr>
<tr name="17737" id="17737">
<td>17737</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="17738" id="17738">
<td>17738</td><td>        <a id="17738c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="17738c36" class="tk">TCDWORD8_13</a>;<span class="ct">/* offset: 0x11A8 size: 32 bit */</span></td></tr>
<tr name="17739" id="17739">
<td>17739</td><td></td></tr>
<tr name="17740" id="17740">
<td>17740</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="17741" id="17741">
<td>17741</td><td>        <a id="17741c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="17741c37" class="tk">TCDWORD12_13</a>;<span class="ct">/* offset: 0x11AC size: 32 bit */</span></td></tr>
<tr name="17742" id="17742">
<td>17742</td><td></td></tr>
<tr name="17743" id="17743">
<td>17743</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="17744" id="17744">
<td>17744</td><td>        <a id="17744c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="17744c37" class="tk">TCDWORD16_13</a>;<span class="ct">/* offset: 0x11B0 size: 32 bit */</span></td></tr>
<tr name="17745" id="17745">
<td>17745</td><td></td></tr>
<tr name="17746" id="17746">
<td>17746</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="17747" id="17747">
<td>17747</td><td>        <a id="17747c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="17747c37" class="tk">TCDWORD20_13</a>;<span class="ct">/* offset: 0x11B4 size: 32 bit */</span></td></tr>
<tr name="17748" id="17748">
<td>17748</td><td></td></tr>
<tr name="17749" id="17749">
<td>17749</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="17750" id="17750">
<td>17750</td><td>        <a id="17750c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="17750c37" class="tk">TCDWORD24_13</a>;<span class="ct">/* offset: 0x11B8 size: 32 bit */</span></td></tr>
<tr name="17751" id="17751">
<td>17751</td><td></td></tr>
<tr name="17752" id="17752">
<td>17752</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="17753" id="17753">
<td>17753</td><td>        <a id="17753c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="17753c37" class="tk">TCDWORD28_13</a>;<span class="ct">/* offset: 0x11BC size: 32 bit */</span></td></tr>
<tr name="17754" id="17754">
<td>17754</td><td></td></tr>
<tr name="17755" id="17755">
<td>17755</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="17756" id="17756">
<td>17756</td><td>        <a id="17756c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="17756c36" class="tk">TCDWORD0_14</a>;<span class="ct">/* offset: 0x11C0 size: 32 bit */</span></td></tr>
<tr name="17757" id="17757">
<td>17757</td><td></td></tr>
<tr name="17758" id="17758">
<td>17758</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="17759" id="17759">
<td>17759</td><td>        <a id="17759c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="17759c36" class="tk">TCDWORD4_14</a>;<span class="ct">/* offset: 0x11C4 size: 32 bit */</span></td></tr>
<tr name="17760" id="17760">
<td>17760</td><td></td></tr>
<tr name="17761" id="17761">
<td>17761</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="17762" id="17762">
<td>17762</td><td>        <a id="17762c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="17762c36" class="tk">TCDWORD8_14</a>;<span class="ct">/* offset: 0x11C8 size: 32 bit */</span></td></tr>
<tr name="17763" id="17763">
<td>17763</td><td></td></tr>
<tr name="17764" id="17764">
<td>17764</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="17765" id="17765">
<td>17765</td><td>        <a id="17765c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="17765c37" class="tk">TCDWORD12_14</a>;<span class="ct">/* offset: 0x11CC size: 32 bit */</span></td></tr>
<tr name="17766" id="17766">
<td>17766</td><td></td></tr>
<tr name="17767" id="17767">
<td>17767</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="17768" id="17768">
<td>17768</td><td>        <a id="17768c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="17768c37" class="tk">TCDWORD16_14</a>;<span class="ct">/* offset: 0x11D0 size: 32 bit */</span></td></tr>
<tr name="17769" id="17769">
<td>17769</td><td></td></tr>
<tr name="17770" id="17770">
<td>17770</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="17771" id="17771">
<td>17771</td><td>        <a id="17771c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="17771c37" class="tk">TCDWORD20_14</a>;<span class="ct">/* offset: 0x11D4 size: 32 bit */</span></td></tr>
<tr name="17772" id="17772">
<td>17772</td><td></td></tr>
<tr name="17773" id="17773">
<td>17773</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="17774" id="17774">
<td>17774</td><td>        <a id="17774c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="17774c37" class="tk">TCDWORD24_14</a>;<span class="ct">/* offset: 0x11D8 size: 32 bit */</span></td></tr>
<tr name="17775" id="17775">
<td>17775</td><td></td></tr>
<tr name="17776" id="17776">
<td>17776</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="17777" id="17777">
<td>17777</td><td>        <a id="17777c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="17777c37" class="tk">TCDWORD28_14</a>;<span class="ct">/* offset: 0x11DC size: 32 bit */</span></td></tr>
<tr name="17778" id="17778">
<td>17778</td><td></td></tr>
<tr name="17779" id="17779">
<td>17779</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="17780" id="17780">
<td>17780</td><td>        <a id="17780c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="17780c36" class="tk">TCDWORD0_15</a>;<span class="ct">/* offset: 0x11E0 size: 32 bit */</span></td></tr>
<tr name="17781" id="17781">
<td>17781</td><td></td></tr>
<tr name="17782" id="17782">
<td>17782</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="17783" id="17783">
<td>17783</td><td>        <a id="17783c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="17783c36" class="tk">TCDWORD4_15</a>;<span class="ct">/* offset: 0x11E4 size: 32 bit */</span></td></tr>
<tr name="17784" id="17784">
<td>17784</td><td></td></tr>
<tr name="17785" id="17785">
<td>17785</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="17786" id="17786">
<td>17786</td><td>        <a id="17786c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="17786c36" class="tk">TCDWORD8_15</a>;<span class="ct">/* offset: 0x11E8 size: 32 bit */</span></td></tr>
<tr name="17787" id="17787">
<td>17787</td><td></td></tr>
<tr name="17788" id="17788">
<td>17788</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="17789" id="17789">
<td>17789</td><td>        <a id="17789c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="17789c37" class="tk">TCDWORD12_15</a>;<span class="ct">/* offset: 0x11EC size: 32 bit */</span></td></tr>
<tr name="17790" id="17790">
<td>17790</td><td></td></tr>
<tr name="17791" id="17791">
<td>17791</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="17792" id="17792">
<td>17792</td><td>        <a id="17792c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="17792c37" class="tk">TCDWORD16_15</a>;<span class="ct">/* offset: 0x11F0 size: 32 bit */</span></td></tr>
<tr name="17793" id="17793">
<td>17793</td><td></td></tr>
<tr name="17794" id="17794">
<td>17794</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="17795" id="17795">
<td>17795</td><td>        <a id="17795c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="17795c37" class="tk">TCDWORD20_15</a>;<span class="ct">/* offset: 0x11F4 size: 32 bit */</span></td></tr>
<tr name="17796" id="17796">
<td>17796</td><td></td></tr>
<tr name="17797" id="17797">
<td>17797</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="17798" id="17798">
<td>17798</td><td>        <a id="17798c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="17798c37" class="tk">TCDWORD24_15</a>;<span class="ct">/* offset: 0x11F8 size: 32 bit */</span></td></tr>
<tr name="17799" id="17799">
<td>17799</td><td></td></tr>
<tr name="17800" id="17800">
<td>17800</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="17801" id="17801">
<td>17801</td><td>        <a id="17801c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="17801c37" class="tk">TCDWORD28_15</a>;<span class="ct">/* offset: 0x11FC size: 32 bit */</span></td></tr>
<tr name="17802" id="17802">
<td>17802</td><td></td></tr>
<tr name="17803" id="17803">
<td>17803</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="17804" id="17804">
<td>17804</td><td>        <a id="17804c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="17804c36" class="tk">TCDWORD0_16</a>;<span class="ct">/* offset: 0x1200 size: 32 bit */</span></td></tr>
<tr name="17805" id="17805">
<td>17805</td><td></td></tr>
<tr name="17806" id="17806">
<td>17806</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="17807" id="17807">
<td>17807</td><td>        <a id="17807c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="17807c36" class="tk">TCDWORD4_16</a>;<span class="ct">/* offset: 0x1204 size: 32 bit */</span></td></tr>
<tr name="17808" id="17808">
<td>17808</td><td></td></tr>
<tr name="17809" id="17809">
<td>17809</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="17810" id="17810">
<td>17810</td><td>        <a id="17810c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="17810c36" class="tk">TCDWORD8_16</a>;<span class="ct">/* offset: 0x1208 size: 32 bit */</span></td></tr>
<tr name="17811" id="17811">
<td>17811</td><td></td></tr>
<tr name="17812" id="17812">
<td>17812</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="17813" id="17813">
<td>17813</td><td>        <a id="17813c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="17813c37" class="tk">TCDWORD12_16</a>;<span class="ct">/* offset: 0x120C size: 32 bit */</span></td></tr>
<tr name="17814" id="17814">
<td>17814</td><td></td></tr>
<tr name="17815" id="17815">
<td>17815</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="17816" id="17816">
<td>17816</td><td>        <a id="17816c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="17816c37" class="tk">TCDWORD16_16</a>;<span class="ct">/* offset: 0x1210 size: 32 bit */</span></td></tr>
<tr name="17817" id="17817">
<td>17817</td><td></td></tr>
<tr name="17818" id="17818">
<td>17818</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="17819" id="17819">
<td>17819</td><td>        <a id="17819c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="17819c37" class="tk">TCDWORD20_16</a>;<span class="ct">/* offset: 0x1214 size: 32 bit */</span></td></tr>
<tr name="17820" id="17820">
<td>17820</td><td></td></tr>
<tr name="17821" id="17821">
<td>17821</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="17822" id="17822">
<td>17822</td><td>        <a id="17822c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="17822c37" class="tk">TCDWORD24_16</a>;<span class="ct">/* offset: 0x1218 size: 32 bit */</span></td></tr>
<tr name="17823" id="17823">
<td>17823</td><td></td></tr>
<tr name="17824" id="17824">
<td>17824</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="17825" id="17825">
<td>17825</td><td>        <a id="17825c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="17825c37" class="tk">TCDWORD28_16</a>;<span class="ct">/* offset: 0x121C size: 32 bit */</span></td></tr>
<tr name="17826" id="17826">
<td>17826</td><td></td></tr>
<tr name="17827" id="17827">
<td>17827</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="17828" id="17828">
<td>17828</td><td>        <a id="17828c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="17828c36" class="tk">TCDWORD0_17</a>;<span class="ct">/* offset: 0x1220 size: 32 bit */</span></td></tr>
<tr name="17829" id="17829">
<td>17829</td><td></td></tr>
<tr name="17830" id="17830">
<td>17830</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="17831" id="17831">
<td>17831</td><td>        <a id="17831c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="17831c36" class="tk">TCDWORD4_17</a>;<span class="ct">/* offset: 0x1224 size: 32 bit */</span></td></tr>
<tr name="17832" id="17832">
<td>17832</td><td></td></tr>
<tr name="17833" id="17833">
<td>17833</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="17834" id="17834">
<td>17834</td><td>        <a id="17834c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="17834c36" class="tk">TCDWORD8_17</a>;<span class="ct">/* offset: 0x1228 size: 32 bit */</span></td></tr>
<tr name="17835" id="17835">
<td>17835</td><td></td></tr>
<tr name="17836" id="17836">
<td>17836</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="17837" id="17837">
<td>17837</td><td>        <a id="17837c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="17837c37" class="tk">TCDWORD12_17</a>;<span class="ct">/* offset: 0x122C size: 32 bit */</span></td></tr>
<tr name="17838" id="17838">
<td>17838</td><td></td></tr>
<tr name="17839" id="17839">
<td>17839</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="17840" id="17840">
<td>17840</td><td>        <a id="17840c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="17840c37" class="tk">TCDWORD16_17</a>;<span class="ct">/* offset: 0x1230 size: 32 bit */</span></td></tr>
<tr name="17841" id="17841">
<td>17841</td><td></td></tr>
<tr name="17842" id="17842">
<td>17842</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="17843" id="17843">
<td>17843</td><td>        <a id="17843c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="17843c37" class="tk">TCDWORD20_17</a>;<span class="ct">/* offset: 0x1234 size: 32 bit */</span></td></tr>
<tr name="17844" id="17844">
<td>17844</td><td></td></tr>
<tr name="17845" id="17845">
<td>17845</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="17846" id="17846">
<td>17846</td><td>        <a id="17846c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="17846c37" class="tk">TCDWORD24_17</a>;<span class="ct">/* offset: 0x1238 size: 32 bit */</span></td></tr>
<tr name="17847" id="17847">
<td>17847</td><td></td></tr>
<tr name="17848" id="17848">
<td>17848</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="17849" id="17849">
<td>17849</td><td>        <a id="17849c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="17849c37" class="tk">TCDWORD28_17</a>;<span class="ct">/* offset: 0x123C size: 32 bit */</span></td></tr>
<tr name="17850" id="17850">
<td>17850</td><td></td></tr>
<tr name="17851" id="17851">
<td>17851</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="17852" id="17852">
<td>17852</td><td>        <a id="17852c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="17852c36" class="tk">TCDWORD0_18</a>;<span class="ct">/* offset: 0x1240 size: 32 bit */</span></td></tr>
<tr name="17853" id="17853">
<td>17853</td><td></td></tr>
<tr name="17854" id="17854">
<td>17854</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="17855" id="17855">
<td>17855</td><td>        <a id="17855c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="17855c36" class="tk">TCDWORD4_18</a>;<span class="ct">/* offset: 0x1244 size: 32 bit */</span></td></tr>
<tr name="17856" id="17856">
<td>17856</td><td></td></tr>
<tr name="17857" id="17857">
<td>17857</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="17858" id="17858">
<td>17858</td><td>        <a id="17858c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="17858c36" class="tk">TCDWORD8_18</a>;<span class="ct">/* offset: 0x1248 size: 32 bit */</span></td></tr>
<tr name="17859" id="17859">
<td>17859</td><td></td></tr>
<tr name="17860" id="17860">
<td>17860</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="17861" id="17861">
<td>17861</td><td>        <a id="17861c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="17861c37" class="tk">TCDWORD12_18</a>;<span class="ct">/* offset: 0x124C size: 32 bit */</span></td></tr>
<tr name="17862" id="17862">
<td>17862</td><td></td></tr>
<tr name="17863" id="17863">
<td>17863</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="17864" id="17864">
<td>17864</td><td>        <a id="17864c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="17864c37" class="tk">TCDWORD16_18</a>;<span class="ct">/* offset: 0x1250 size: 32 bit */</span></td></tr>
<tr name="17865" id="17865">
<td>17865</td><td></td></tr>
<tr name="17866" id="17866">
<td>17866</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="17867" id="17867">
<td>17867</td><td>        <a id="17867c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="17867c37" class="tk">TCDWORD20_18</a>;<span class="ct">/* offset: 0x1254 size: 32 bit */</span></td></tr>
<tr name="17868" id="17868">
<td>17868</td><td></td></tr>
<tr name="17869" id="17869">
<td>17869</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="17870" id="17870">
<td>17870</td><td>        <a id="17870c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="17870c37" class="tk">TCDWORD24_18</a>;<span class="ct">/* offset: 0x1258 size: 32 bit */</span></td></tr>
<tr name="17871" id="17871">
<td>17871</td><td></td></tr>
<tr name="17872" id="17872">
<td>17872</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="17873" id="17873">
<td>17873</td><td>        <a id="17873c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="17873c37" class="tk">TCDWORD28_18</a>;<span class="ct">/* offset: 0x125C size: 32 bit */</span></td></tr>
<tr name="17874" id="17874">
<td>17874</td><td></td></tr>
<tr name="17875" id="17875">
<td>17875</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="17876" id="17876">
<td>17876</td><td>        <a id="17876c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="17876c36" class="tk">TCDWORD0_19</a>;<span class="ct">/* offset: 0x1260 size: 32 bit */</span></td></tr>
<tr name="17877" id="17877">
<td>17877</td><td></td></tr>
<tr name="17878" id="17878">
<td>17878</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="17879" id="17879">
<td>17879</td><td>        <a id="17879c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="17879c36" class="tk">TCDWORD4_19</a>;<span class="ct">/* offset: 0x1264 size: 32 bit */</span></td></tr>
<tr name="17880" id="17880">
<td>17880</td><td></td></tr>
<tr name="17881" id="17881">
<td>17881</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="17882" id="17882">
<td>17882</td><td>        <a id="17882c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="17882c36" class="tk">TCDWORD8_19</a>;<span class="ct">/* offset: 0x1268 size: 32 bit */</span></td></tr>
<tr name="17883" id="17883">
<td>17883</td><td></td></tr>
<tr name="17884" id="17884">
<td>17884</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="17885" id="17885">
<td>17885</td><td>        <a id="17885c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="17885c37" class="tk">TCDWORD12_19</a>;<span class="ct">/* offset: 0x126C size: 32 bit */</span></td></tr>
<tr name="17886" id="17886">
<td>17886</td><td></td></tr>
<tr name="17887" id="17887">
<td>17887</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="17888" id="17888">
<td>17888</td><td>        <a id="17888c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="17888c37" class="tk">TCDWORD16_19</a>;<span class="ct">/* offset: 0x1270 size: 32 bit */</span></td></tr>
<tr name="17889" id="17889">
<td>17889</td><td></td></tr>
<tr name="17890" id="17890">
<td>17890</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="17891" id="17891">
<td>17891</td><td>        <a id="17891c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="17891c37" class="tk">TCDWORD20_19</a>;<span class="ct">/* offset: 0x1274 size: 32 bit */</span></td></tr>
<tr name="17892" id="17892">
<td>17892</td><td></td></tr>
<tr name="17893" id="17893">
<td>17893</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="17894" id="17894">
<td>17894</td><td>        <a id="17894c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="17894c37" class="tk">TCDWORD24_19</a>;<span class="ct">/* offset: 0x1278 size: 32 bit */</span></td></tr>
<tr name="17895" id="17895">
<td>17895</td><td></td></tr>
<tr name="17896" id="17896">
<td>17896</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="17897" id="17897">
<td>17897</td><td>        <a id="17897c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="17897c37" class="tk">TCDWORD28_19</a>;<span class="ct">/* offset: 0x127C size: 32 bit */</span></td></tr>
<tr name="17898" id="17898">
<td>17898</td><td></td></tr>
<tr name="17899" id="17899">
<td>17899</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="17900" id="17900">
<td>17900</td><td>        <a id="17900c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="17900c36" class="tk">TCDWORD0_20</a>;<span class="ct">/* offset: 0x1280 size: 32 bit */</span></td></tr>
<tr name="17901" id="17901">
<td>17901</td><td></td></tr>
<tr name="17902" id="17902">
<td>17902</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="17903" id="17903">
<td>17903</td><td>        <a id="17903c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="17903c36" class="tk">TCDWORD4_20</a>;<span class="ct">/* offset: 0x1284 size: 32 bit */</span></td></tr>
<tr name="17904" id="17904">
<td>17904</td><td></td></tr>
<tr name="17905" id="17905">
<td>17905</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="17906" id="17906">
<td>17906</td><td>        <a id="17906c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="17906c36" class="tk">TCDWORD8_20</a>;<span class="ct">/* offset: 0x1288 size: 32 bit */</span></td></tr>
<tr name="17907" id="17907">
<td>17907</td><td></td></tr>
<tr name="17908" id="17908">
<td>17908</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="17909" id="17909">
<td>17909</td><td>        <a id="17909c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="17909c37" class="tk">TCDWORD12_20</a>;<span class="ct">/* offset: 0x128C size: 32 bit */</span></td></tr>
<tr name="17910" id="17910">
<td>17910</td><td></td></tr>
<tr name="17911" id="17911">
<td>17911</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="17912" id="17912">
<td>17912</td><td>        <a id="17912c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="17912c37" class="tk">TCDWORD16_20</a>;<span class="ct">/* offset: 0x1290 size: 32 bit */</span></td></tr>
<tr name="17913" id="17913">
<td>17913</td><td></td></tr>
<tr name="17914" id="17914">
<td>17914</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="17915" id="17915">
<td>17915</td><td>        <a id="17915c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="17915c37" class="tk">TCDWORD20_20</a>;<span class="ct">/* offset: 0x1294 size: 32 bit */</span></td></tr>
<tr name="17916" id="17916">
<td>17916</td><td></td></tr>
<tr name="17917" id="17917">
<td>17917</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="17918" id="17918">
<td>17918</td><td>        <a id="17918c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="17918c37" class="tk">TCDWORD24_20</a>;<span class="ct">/* offset: 0x1298 size: 32 bit */</span></td></tr>
<tr name="17919" id="17919">
<td>17919</td><td></td></tr>
<tr name="17920" id="17920">
<td>17920</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="17921" id="17921">
<td>17921</td><td>        <a id="17921c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="17921c37" class="tk">TCDWORD28_20</a>;<span class="ct">/* offset: 0x129C size: 32 bit */</span></td></tr>
<tr name="17922" id="17922">
<td>17922</td><td></td></tr>
<tr name="17923" id="17923">
<td>17923</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="17924" id="17924">
<td>17924</td><td>        <a id="17924c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="17924c36" class="tk">TCDWORD0_21</a>;<span class="ct">/* offset: 0x12A0 size: 32 bit */</span></td></tr>
<tr name="17925" id="17925">
<td>17925</td><td></td></tr>
<tr name="17926" id="17926">
<td>17926</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="17927" id="17927">
<td>17927</td><td>        <a id="17927c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="17927c36" class="tk">TCDWORD4_21</a>;<span class="ct">/* offset: 0x12A4 size: 32 bit */</span></td></tr>
<tr name="17928" id="17928">
<td>17928</td><td></td></tr>
<tr name="17929" id="17929">
<td>17929</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="17930" id="17930">
<td>17930</td><td>        <a id="17930c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="17930c36" class="tk">TCDWORD8_21</a>;<span class="ct">/* offset: 0x12A8 size: 32 bit */</span></td></tr>
<tr name="17931" id="17931">
<td>17931</td><td></td></tr>
<tr name="17932" id="17932">
<td>17932</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="17933" id="17933">
<td>17933</td><td>        <a id="17933c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="17933c37" class="tk">TCDWORD12_21</a>;<span class="ct">/* offset: 0x12AC size: 32 bit */</span></td></tr>
<tr name="17934" id="17934">
<td>17934</td><td></td></tr>
<tr name="17935" id="17935">
<td>17935</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="17936" id="17936">
<td>17936</td><td>        <a id="17936c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="17936c37" class="tk">TCDWORD16_21</a>;<span class="ct">/* offset: 0x12B0 size: 32 bit */</span></td></tr>
<tr name="17937" id="17937">
<td>17937</td><td></td></tr>
<tr name="17938" id="17938">
<td>17938</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="17939" id="17939">
<td>17939</td><td>        <a id="17939c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="17939c37" class="tk">TCDWORD20_21</a>;<span class="ct">/* offset: 0x12B4 size: 32 bit */</span></td></tr>
<tr name="17940" id="17940">
<td>17940</td><td></td></tr>
<tr name="17941" id="17941">
<td>17941</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="17942" id="17942">
<td>17942</td><td>        <a id="17942c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="17942c37" class="tk">TCDWORD24_21</a>;<span class="ct">/* offset: 0x12B8 size: 32 bit */</span></td></tr>
<tr name="17943" id="17943">
<td>17943</td><td></td></tr>
<tr name="17944" id="17944">
<td>17944</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="17945" id="17945">
<td>17945</td><td>        <a id="17945c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="17945c37" class="tk">TCDWORD28_21</a>;<span class="ct">/* offset: 0x12BC size: 32 bit */</span></td></tr>
<tr name="17946" id="17946">
<td>17946</td><td></td></tr>
<tr name="17947" id="17947">
<td>17947</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="17948" id="17948">
<td>17948</td><td>        <a id="17948c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="17948c36" class="tk">TCDWORD0_22</a>;<span class="ct">/* offset: 0x12C0 size: 32 bit */</span></td></tr>
<tr name="17949" id="17949">
<td>17949</td><td></td></tr>
<tr name="17950" id="17950">
<td>17950</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="17951" id="17951">
<td>17951</td><td>        <a id="17951c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="17951c36" class="tk">TCDWORD4_22</a>;<span class="ct">/* offset: 0x12C4 size: 32 bit */</span></td></tr>
<tr name="17952" id="17952">
<td>17952</td><td></td></tr>
<tr name="17953" id="17953">
<td>17953</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="17954" id="17954">
<td>17954</td><td>        <a id="17954c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="17954c36" class="tk">TCDWORD8_22</a>;<span class="ct">/* offset: 0x12C8 size: 32 bit */</span></td></tr>
<tr name="17955" id="17955">
<td>17955</td><td></td></tr>
<tr name="17956" id="17956">
<td>17956</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="17957" id="17957">
<td>17957</td><td>        <a id="17957c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="17957c37" class="tk">TCDWORD12_22</a>;<span class="ct">/* offset: 0x12CC size: 32 bit */</span></td></tr>
<tr name="17958" id="17958">
<td>17958</td><td></td></tr>
<tr name="17959" id="17959">
<td>17959</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="17960" id="17960">
<td>17960</td><td>        <a id="17960c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="17960c37" class="tk">TCDWORD16_22</a>;<span class="ct">/* offset: 0x12D0 size: 32 bit */</span></td></tr>
<tr name="17961" id="17961">
<td>17961</td><td></td></tr>
<tr name="17962" id="17962">
<td>17962</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="17963" id="17963">
<td>17963</td><td>        <a id="17963c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="17963c37" class="tk">TCDWORD20_22</a>;<span class="ct">/* offset: 0x12D4 size: 32 bit */</span></td></tr>
<tr name="17964" id="17964">
<td>17964</td><td></td></tr>
<tr name="17965" id="17965">
<td>17965</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="17966" id="17966">
<td>17966</td><td>        <a id="17966c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="17966c37" class="tk">TCDWORD24_22</a>;<span class="ct">/* offset: 0x12D8 size: 32 bit */</span></td></tr>
<tr name="17967" id="17967">
<td>17967</td><td></td></tr>
<tr name="17968" id="17968">
<td>17968</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="17969" id="17969">
<td>17969</td><td>        <a id="17969c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="17969c37" class="tk">TCDWORD28_22</a>;<span class="ct">/* offset: 0x12DC size: 32 bit */</span></td></tr>
<tr name="17970" id="17970">
<td>17970</td><td></td></tr>
<tr name="17971" id="17971">
<td>17971</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="17972" id="17972">
<td>17972</td><td>        <a id="17972c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="17972c36" class="tk">TCDWORD0_23</a>;<span class="ct">/* offset: 0x12E0 size: 32 bit */</span></td></tr>
<tr name="17973" id="17973">
<td>17973</td><td></td></tr>
<tr name="17974" id="17974">
<td>17974</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="17975" id="17975">
<td>17975</td><td>        <a id="17975c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="17975c36" class="tk">TCDWORD4_23</a>;<span class="ct">/* offset: 0x12E4 size: 32 bit */</span></td></tr>
<tr name="17976" id="17976">
<td>17976</td><td></td></tr>
<tr name="17977" id="17977">
<td>17977</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="17978" id="17978">
<td>17978</td><td>        <a id="17978c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="17978c36" class="tk">TCDWORD8_23</a>;<span class="ct">/* offset: 0x12E8 size: 32 bit */</span></td></tr>
<tr name="17979" id="17979">
<td>17979</td><td></td></tr>
<tr name="17980" id="17980">
<td>17980</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="17981" id="17981">
<td>17981</td><td>        <a id="17981c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="17981c37" class="tk">TCDWORD12_23</a>;<span class="ct">/* offset: 0x12EC size: 32 bit */</span></td></tr>
<tr name="17982" id="17982">
<td>17982</td><td></td></tr>
<tr name="17983" id="17983">
<td>17983</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="17984" id="17984">
<td>17984</td><td>        <a id="17984c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="17984c37" class="tk">TCDWORD16_23</a>;<span class="ct">/* offset: 0x12F0 size: 32 bit */</span></td></tr>
<tr name="17985" id="17985">
<td>17985</td><td></td></tr>
<tr name="17986" id="17986">
<td>17986</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="17987" id="17987">
<td>17987</td><td>        <a id="17987c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="17987c37" class="tk">TCDWORD20_23</a>;<span class="ct">/* offset: 0x12F4 size: 32 bit */</span></td></tr>
<tr name="17988" id="17988">
<td>17988</td><td></td></tr>
<tr name="17989" id="17989">
<td>17989</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="17990" id="17990">
<td>17990</td><td>        <a id="17990c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="17990c37" class="tk">TCDWORD24_23</a>;<span class="ct">/* offset: 0x12F8 size: 32 bit */</span></td></tr>
<tr name="17991" id="17991">
<td>17991</td><td></td></tr>
<tr name="17992" id="17992">
<td>17992</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="17993" id="17993">
<td>17993</td><td>        <a id="17993c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="17993c37" class="tk">TCDWORD28_23</a>;<span class="ct">/* offset: 0x12FC size: 32 bit */</span></td></tr>
<tr name="17994" id="17994">
<td>17994</td><td></td></tr>
<tr name="17995" id="17995">
<td>17995</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="17996" id="17996">
<td>17996</td><td>        <a id="17996c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="17996c36" class="tk">TCDWORD0_24</a>;<span class="ct">/* offset: 0x1300 size: 32 bit */</span></td></tr>
<tr name="17997" id="17997">
<td>17997</td><td></td></tr>
<tr name="17998" id="17998">
<td>17998</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="17999" id="17999">
<td>17999</td><td>        <a id="17999c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="17999c36" class="tk">TCDWORD4_24</a>;<span class="ct">/* offset: 0x1304 size: 32 bit */</span></td></tr>
<tr name="18000" id="18000">
<td>18000</td><td></td></tr>
<tr name="18001" id="18001">
<td>18001</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18002" id="18002">
<td>18002</td><td>        <a id="18002c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18002c36" class="tk">TCDWORD8_24</a>;<span class="ct">/* offset: 0x1308 size: 32 bit */</span></td></tr>
<tr name="18003" id="18003">
<td>18003</td><td></td></tr>
<tr name="18004" id="18004">
<td>18004</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18005" id="18005">
<td>18005</td><td>        <a id="18005c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18005c37" class="tk">TCDWORD12_24</a>;<span class="ct">/* offset: 0x130C size: 32 bit */</span></td></tr>
<tr name="18006" id="18006">
<td>18006</td><td></td></tr>
<tr name="18007" id="18007">
<td>18007</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18008" id="18008">
<td>18008</td><td>        <a id="18008c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18008c37" class="tk">TCDWORD16_24</a>;<span class="ct">/* offset: 0x1310 size: 32 bit */</span></td></tr>
<tr name="18009" id="18009">
<td>18009</td><td></td></tr>
<tr name="18010" id="18010">
<td>18010</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18011" id="18011">
<td>18011</td><td>        <a id="18011c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18011c37" class="tk">TCDWORD20_24</a>;<span class="ct">/* offset: 0x1314 size: 32 bit */</span></td></tr>
<tr name="18012" id="18012">
<td>18012</td><td></td></tr>
<tr name="18013" id="18013">
<td>18013</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18014" id="18014">
<td>18014</td><td>        <a id="18014c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18014c37" class="tk">TCDWORD24_24</a>;<span class="ct">/* offset: 0x1318 size: 32 bit */</span></td></tr>
<tr name="18015" id="18015">
<td>18015</td><td></td></tr>
<tr name="18016" id="18016">
<td>18016</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18017" id="18017">
<td>18017</td><td>        <a id="18017c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18017c37" class="tk">TCDWORD28_24</a>;<span class="ct">/* offset: 0x131C size: 32 bit */</span></td></tr>
<tr name="18018" id="18018">
<td>18018</td><td></td></tr>
<tr name="18019" id="18019">
<td>18019</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18020" id="18020">
<td>18020</td><td>        <a id="18020c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18020c36" class="tk">TCDWORD0_25</a>;<span class="ct">/* offset: 0x1320 size: 32 bit */</span></td></tr>
<tr name="18021" id="18021">
<td>18021</td><td></td></tr>
<tr name="18022" id="18022">
<td>18022</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18023" id="18023">
<td>18023</td><td>        <a id="18023c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18023c36" class="tk">TCDWORD4_25</a>;<span class="ct">/* offset: 0x1324 size: 32 bit */</span></td></tr>
<tr name="18024" id="18024">
<td>18024</td><td></td></tr>
<tr name="18025" id="18025">
<td>18025</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18026" id="18026">
<td>18026</td><td>        <a id="18026c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18026c36" class="tk">TCDWORD8_25</a>;<span class="ct">/* offset: 0x1328 size: 32 bit */</span></td></tr>
<tr name="18027" id="18027">
<td>18027</td><td></td></tr>
<tr name="18028" id="18028">
<td>18028</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18029" id="18029">
<td>18029</td><td>        <a id="18029c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18029c37" class="tk">TCDWORD12_25</a>;<span class="ct">/* offset: 0x132C size: 32 bit */</span></td></tr>
<tr name="18030" id="18030">
<td>18030</td><td></td></tr>
<tr name="18031" id="18031">
<td>18031</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18032" id="18032">
<td>18032</td><td>        <a id="18032c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18032c37" class="tk">TCDWORD16_25</a>;<span class="ct">/* offset: 0x1330 size: 32 bit */</span></td></tr>
<tr name="18033" id="18033">
<td>18033</td><td></td></tr>
<tr name="18034" id="18034">
<td>18034</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18035" id="18035">
<td>18035</td><td>        <a id="18035c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18035c37" class="tk">TCDWORD20_25</a>;<span class="ct">/* offset: 0x1334 size: 32 bit */</span></td></tr>
<tr name="18036" id="18036">
<td>18036</td><td></td></tr>
<tr name="18037" id="18037">
<td>18037</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18038" id="18038">
<td>18038</td><td>        <a id="18038c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18038c37" class="tk">TCDWORD24_25</a>;<span class="ct">/* offset: 0x1338 size: 32 bit */</span></td></tr>
<tr name="18039" id="18039">
<td>18039</td><td></td></tr>
<tr name="18040" id="18040">
<td>18040</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18041" id="18041">
<td>18041</td><td>        <a id="18041c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18041c37" class="tk">TCDWORD28_25</a>;<span class="ct">/* offset: 0x133C size: 32 bit */</span></td></tr>
<tr name="18042" id="18042">
<td>18042</td><td></td></tr>
<tr name="18043" id="18043">
<td>18043</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18044" id="18044">
<td>18044</td><td>        <a id="18044c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18044c36" class="tk">TCDWORD0_26</a>;<span class="ct">/* offset: 0x1340 size: 32 bit */</span></td></tr>
<tr name="18045" id="18045">
<td>18045</td><td></td></tr>
<tr name="18046" id="18046">
<td>18046</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18047" id="18047">
<td>18047</td><td>        <a id="18047c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18047c36" class="tk">TCDWORD4_26</a>;<span class="ct">/* offset: 0x1344 size: 32 bit */</span></td></tr>
<tr name="18048" id="18048">
<td>18048</td><td></td></tr>
<tr name="18049" id="18049">
<td>18049</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18050" id="18050">
<td>18050</td><td>        <a id="18050c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18050c36" class="tk">TCDWORD8_26</a>;<span class="ct">/* offset: 0x1348 size: 32 bit */</span></td></tr>
<tr name="18051" id="18051">
<td>18051</td><td></td></tr>
<tr name="18052" id="18052">
<td>18052</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18053" id="18053">
<td>18053</td><td>        <a id="18053c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18053c37" class="tk">TCDWORD12_26</a>;<span class="ct">/* offset: 0x134C size: 32 bit */</span></td></tr>
<tr name="18054" id="18054">
<td>18054</td><td></td></tr>
<tr name="18055" id="18055">
<td>18055</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18056" id="18056">
<td>18056</td><td>        <a id="18056c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18056c37" class="tk">TCDWORD16_26</a>;<span class="ct">/* offset: 0x1350 size: 32 bit */</span></td></tr>
<tr name="18057" id="18057">
<td>18057</td><td></td></tr>
<tr name="18058" id="18058">
<td>18058</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18059" id="18059">
<td>18059</td><td>        <a id="18059c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18059c37" class="tk">TCDWORD20_26</a>;<span class="ct">/* offset: 0x1354 size: 32 bit */</span></td></tr>
<tr name="18060" id="18060">
<td>18060</td><td></td></tr>
<tr name="18061" id="18061">
<td>18061</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18062" id="18062">
<td>18062</td><td>        <a id="18062c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18062c37" class="tk">TCDWORD24_26</a>;<span class="ct">/* offset: 0x1358 size: 32 bit */</span></td></tr>
<tr name="18063" id="18063">
<td>18063</td><td></td></tr>
<tr name="18064" id="18064">
<td>18064</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18065" id="18065">
<td>18065</td><td>        <a id="18065c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18065c37" class="tk">TCDWORD28_26</a>;<span class="ct">/* offset: 0x135C size: 32 bit */</span></td></tr>
<tr name="18066" id="18066">
<td>18066</td><td></td></tr>
<tr name="18067" id="18067">
<td>18067</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18068" id="18068">
<td>18068</td><td>        <a id="18068c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18068c36" class="tk">TCDWORD0_27</a>;<span class="ct">/* offset: 0x1360 size: 32 bit */</span></td></tr>
<tr name="18069" id="18069">
<td>18069</td><td></td></tr>
<tr name="18070" id="18070">
<td>18070</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18071" id="18071">
<td>18071</td><td>        <a id="18071c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18071c36" class="tk">TCDWORD4_27</a>;<span class="ct">/* offset: 0x1364 size: 32 bit */</span></td></tr>
<tr name="18072" id="18072">
<td>18072</td><td></td></tr>
<tr name="18073" id="18073">
<td>18073</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18074" id="18074">
<td>18074</td><td>        <a id="18074c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18074c36" class="tk">TCDWORD8_27</a>;<span class="ct">/* offset: 0x1368 size: 32 bit */</span></td></tr>
<tr name="18075" id="18075">
<td>18075</td><td></td></tr>
<tr name="18076" id="18076">
<td>18076</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18077" id="18077">
<td>18077</td><td>        <a id="18077c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18077c37" class="tk">TCDWORD12_27</a>;<span class="ct">/* offset: 0x136C size: 32 bit */</span></td></tr>
<tr name="18078" id="18078">
<td>18078</td><td></td></tr>
<tr name="18079" id="18079">
<td>18079</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18080" id="18080">
<td>18080</td><td>        <a id="18080c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18080c37" class="tk">TCDWORD16_27</a>;<span class="ct">/* offset: 0x1370 size: 32 bit */</span></td></tr>
<tr name="18081" id="18081">
<td>18081</td><td></td></tr>
<tr name="18082" id="18082">
<td>18082</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18083" id="18083">
<td>18083</td><td>        <a id="18083c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18083c37" class="tk">TCDWORD20_27</a>;<span class="ct">/* offset: 0x1374 size: 32 bit */</span></td></tr>
<tr name="18084" id="18084">
<td>18084</td><td></td></tr>
<tr name="18085" id="18085">
<td>18085</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18086" id="18086">
<td>18086</td><td>        <a id="18086c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18086c37" class="tk">TCDWORD24_27</a>;<span class="ct">/* offset: 0x1378 size: 32 bit */</span></td></tr>
<tr name="18087" id="18087">
<td>18087</td><td></td></tr>
<tr name="18088" id="18088">
<td>18088</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18089" id="18089">
<td>18089</td><td>        <a id="18089c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18089c37" class="tk">TCDWORD28_27</a>;<span class="ct">/* offset: 0x137C size: 32 bit */</span></td></tr>
<tr name="18090" id="18090">
<td>18090</td><td></td></tr>
<tr name="18091" id="18091">
<td>18091</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18092" id="18092">
<td>18092</td><td>        <a id="18092c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18092c36" class="tk">TCDWORD0_28</a>;<span class="ct">/* offset: 0x1380 size: 32 bit */</span></td></tr>
<tr name="18093" id="18093">
<td>18093</td><td></td></tr>
<tr name="18094" id="18094">
<td>18094</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18095" id="18095">
<td>18095</td><td>        <a id="18095c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18095c36" class="tk">TCDWORD4_28</a>;<span class="ct">/* offset: 0x1384 size: 32 bit */</span></td></tr>
<tr name="18096" id="18096">
<td>18096</td><td></td></tr>
<tr name="18097" id="18097">
<td>18097</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18098" id="18098">
<td>18098</td><td>        <a id="18098c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18098c36" class="tk">TCDWORD8_28</a>;<span class="ct">/* offset: 0x1388 size: 32 bit */</span></td></tr>
<tr name="18099" id="18099">
<td>18099</td><td></td></tr>
<tr name="18100" id="18100">
<td>18100</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18101" id="18101">
<td>18101</td><td>        <a id="18101c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18101c37" class="tk">TCDWORD12_28</a>;<span class="ct">/* offset: 0x138C size: 32 bit */</span></td></tr>
<tr name="18102" id="18102">
<td>18102</td><td></td></tr>
<tr name="18103" id="18103">
<td>18103</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18104" id="18104">
<td>18104</td><td>        <a id="18104c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18104c37" class="tk">TCDWORD16_28</a>;<span class="ct">/* offset: 0x1390 size: 32 bit */</span></td></tr>
<tr name="18105" id="18105">
<td>18105</td><td></td></tr>
<tr name="18106" id="18106">
<td>18106</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18107" id="18107">
<td>18107</td><td>        <a id="18107c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18107c37" class="tk">TCDWORD20_28</a>;<span class="ct">/* offset: 0x1394 size: 32 bit */</span></td></tr>
<tr name="18108" id="18108">
<td>18108</td><td></td></tr>
<tr name="18109" id="18109">
<td>18109</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18110" id="18110">
<td>18110</td><td>        <a id="18110c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18110c37" class="tk">TCDWORD24_28</a>;<span class="ct">/* offset: 0x1398 size: 32 bit */</span></td></tr>
<tr name="18111" id="18111">
<td>18111</td><td></td></tr>
<tr name="18112" id="18112">
<td>18112</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18113" id="18113">
<td>18113</td><td>        <a id="18113c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18113c37" class="tk">TCDWORD28_28</a>;<span class="ct">/* offset: 0x139C size: 32 bit */</span></td></tr>
<tr name="18114" id="18114">
<td>18114</td><td></td></tr>
<tr name="18115" id="18115">
<td>18115</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18116" id="18116">
<td>18116</td><td>        <a id="18116c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18116c36" class="tk">TCDWORD0_29</a>;<span class="ct">/* offset: 0x13A0 size: 32 bit */</span></td></tr>
<tr name="18117" id="18117">
<td>18117</td><td></td></tr>
<tr name="18118" id="18118">
<td>18118</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18119" id="18119">
<td>18119</td><td>        <a id="18119c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18119c36" class="tk">TCDWORD4_29</a>;<span class="ct">/* offset: 0x13A4 size: 32 bit */</span></td></tr>
<tr name="18120" id="18120">
<td>18120</td><td></td></tr>
<tr name="18121" id="18121">
<td>18121</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18122" id="18122">
<td>18122</td><td>        <a id="18122c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18122c36" class="tk">TCDWORD8_29</a>;<span class="ct">/* offset: 0x13A8 size: 32 bit */</span></td></tr>
<tr name="18123" id="18123">
<td>18123</td><td></td></tr>
<tr name="18124" id="18124">
<td>18124</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18125" id="18125">
<td>18125</td><td>        <a id="18125c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18125c37" class="tk">TCDWORD12_29</a>;<span class="ct">/* offset: 0x13AC size: 32 bit */</span></td></tr>
<tr name="18126" id="18126">
<td>18126</td><td></td></tr>
<tr name="18127" id="18127">
<td>18127</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18128" id="18128">
<td>18128</td><td>        <a id="18128c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18128c37" class="tk">TCDWORD16_29</a>;<span class="ct">/* offset: 0x13B0 size: 32 bit */</span></td></tr>
<tr name="18129" id="18129">
<td>18129</td><td></td></tr>
<tr name="18130" id="18130">
<td>18130</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18131" id="18131">
<td>18131</td><td>        <a id="18131c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18131c37" class="tk">TCDWORD20_29</a>;<span class="ct">/* offset: 0x13B4 size: 32 bit */</span></td></tr>
<tr name="18132" id="18132">
<td>18132</td><td></td></tr>
<tr name="18133" id="18133">
<td>18133</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18134" id="18134">
<td>18134</td><td>        <a id="18134c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18134c37" class="tk">TCDWORD24_29</a>;<span class="ct">/* offset: 0x13B8 size: 32 bit */</span></td></tr>
<tr name="18135" id="18135">
<td>18135</td><td></td></tr>
<tr name="18136" id="18136">
<td>18136</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18137" id="18137">
<td>18137</td><td>        <a id="18137c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18137c37" class="tk">TCDWORD28_29</a>;<span class="ct">/* offset: 0x13BC size: 32 bit */</span></td></tr>
<tr name="18138" id="18138">
<td>18138</td><td></td></tr>
<tr name="18139" id="18139">
<td>18139</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18140" id="18140">
<td>18140</td><td>        <a id="18140c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18140c36" class="tk">TCDWORD0_30</a>;<span class="ct">/* offset: 0x13C0 size: 32 bit */</span></td></tr>
<tr name="18141" id="18141">
<td>18141</td><td></td></tr>
<tr name="18142" id="18142">
<td>18142</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18143" id="18143">
<td>18143</td><td>        <a id="18143c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18143c36" class="tk">TCDWORD4_30</a>;<span class="ct">/* offset: 0x13C4 size: 32 bit */</span></td></tr>
<tr name="18144" id="18144">
<td>18144</td><td></td></tr>
<tr name="18145" id="18145">
<td>18145</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18146" id="18146">
<td>18146</td><td>        <a id="18146c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18146c36" class="tk">TCDWORD8_30</a>;<span class="ct">/* offset: 0x13C8 size: 32 bit */</span></td></tr>
<tr name="18147" id="18147">
<td>18147</td><td></td></tr>
<tr name="18148" id="18148">
<td>18148</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18149" id="18149">
<td>18149</td><td>        <a id="18149c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18149c37" class="tk">TCDWORD12_30</a>;<span class="ct">/* offset: 0x13CC size: 32 bit */</span></td></tr>
<tr name="18150" id="18150">
<td>18150</td><td></td></tr>
<tr name="18151" id="18151">
<td>18151</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18152" id="18152">
<td>18152</td><td>        <a id="18152c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18152c37" class="tk">TCDWORD16_30</a>;<span class="ct">/* offset: 0x13D0 size: 32 bit */</span></td></tr>
<tr name="18153" id="18153">
<td>18153</td><td></td></tr>
<tr name="18154" id="18154">
<td>18154</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18155" id="18155">
<td>18155</td><td>        <a id="18155c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18155c37" class="tk">TCDWORD20_30</a>;<span class="ct">/* offset: 0x13D4 size: 32 bit */</span></td></tr>
<tr name="18156" id="18156">
<td>18156</td><td></td></tr>
<tr name="18157" id="18157">
<td>18157</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18158" id="18158">
<td>18158</td><td>        <a id="18158c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18158c37" class="tk">TCDWORD24_30</a>;<span class="ct">/* offset: 0x13D8 size: 32 bit */</span></td></tr>
<tr name="18159" id="18159">
<td>18159</td><td></td></tr>
<tr name="18160" id="18160">
<td>18160</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18161" id="18161">
<td>18161</td><td>        <a id="18161c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18161c37" class="tk">TCDWORD28_30</a>;<span class="ct">/* offset: 0x13DC size: 32 bit */</span></td></tr>
<tr name="18162" id="18162">
<td>18162</td><td></td></tr>
<tr name="18163" id="18163">
<td>18163</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18164" id="18164">
<td>18164</td><td>        <a id="18164c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18164c36" class="tk">TCDWORD0_31</a>;<span class="ct">/* offset: 0x13E0 size: 32 bit */</span></td></tr>
<tr name="18165" id="18165">
<td>18165</td><td></td></tr>
<tr name="18166" id="18166">
<td>18166</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18167" id="18167">
<td>18167</td><td>        <a id="18167c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18167c36" class="tk">TCDWORD4_31</a>;<span class="ct">/* offset: 0x13E4 size: 32 bit */</span></td></tr>
<tr name="18168" id="18168">
<td>18168</td><td></td></tr>
<tr name="18169" id="18169">
<td>18169</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18170" id="18170">
<td>18170</td><td>        <a id="18170c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18170c36" class="tk">TCDWORD8_31</a>;<span class="ct">/* offset: 0x13E8 size: 32 bit */</span></td></tr>
<tr name="18171" id="18171">
<td>18171</td><td></td></tr>
<tr name="18172" id="18172">
<td>18172</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18173" id="18173">
<td>18173</td><td>        <a id="18173c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18173c37" class="tk">TCDWORD12_31</a>;<span class="ct">/* offset: 0x13EC size: 32 bit */</span></td></tr>
<tr name="18174" id="18174">
<td>18174</td><td></td></tr>
<tr name="18175" id="18175">
<td>18175</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18176" id="18176">
<td>18176</td><td>        <a id="18176c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18176c37" class="tk">TCDWORD16_31</a>;<span class="ct">/* offset: 0x13F0 size: 32 bit */</span></td></tr>
<tr name="18177" id="18177">
<td>18177</td><td></td></tr>
<tr name="18178" id="18178">
<td>18178</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18179" id="18179">
<td>18179</td><td>        <a id="18179c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18179c37" class="tk">TCDWORD20_31</a>;<span class="ct">/* offset: 0x13F4 size: 32 bit */</span></td></tr>
<tr name="18180" id="18180">
<td>18180</td><td></td></tr>
<tr name="18181" id="18181">
<td>18181</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18182" id="18182">
<td>18182</td><td>        <a id="18182c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18182c37" class="tk">TCDWORD24_31</a>;<span class="ct">/* offset: 0x13F8 size: 32 bit */</span></td></tr>
<tr name="18183" id="18183">
<td>18183</td><td></td></tr>
<tr name="18184" id="18184">
<td>18184</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18185" id="18185">
<td>18185</td><td>        <a id="18185c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18185c37" class="tk">TCDWORD28_31</a>;<span class="ct">/* offset: 0x13FC size: 32 bit */</span></td></tr>
<tr name="18186" id="18186">
<td>18186</td><td></td></tr>
<tr name="18187" id="18187">
<td>18187</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18188" id="18188">
<td>18188</td><td>        <a id="18188c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18188c36" class="tk">TCDWORD0_32</a>;<span class="ct">/* offset: 0x1400 size: 32 bit */</span></td></tr>
<tr name="18189" id="18189">
<td>18189</td><td></td></tr>
<tr name="18190" id="18190">
<td>18190</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18191" id="18191">
<td>18191</td><td>        <a id="18191c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18191c36" class="tk">TCDWORD4_32</a>;<span class="ct">/* offset: 0x1404 size: 32 bit */</span></td></tr>
<tr name="18192" id="18192">
<td>18192</td><td></td></tr>
<tr name="18193" id="18193">
<td>18193</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18194" id="18194">
<td>18194</td><td>        <a id="18194c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18194c36" class="tk">TCDWORD8_32</a>;<span class="ct">/* offset: 0x1408 size: 32 bit */</span></td></tr>
<tr name="18195" id="18195">
<td>18195</td><td></td></tr>
<tr name="18196" id="18196">
<td>18196</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18197" id="18197">
<td>18197</td><td>        <a id="18197c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18197c37" class="tk">TCDWORD12_32</a>;<span class="ct">/* offset: 0x140C size: 32 bit */</span></td></tr>
<tr name="18198" id="18198">
<td>18198</td><td></td></tr>
<tr name="18199" id="18199">
<td>18199</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18200" id="18200">
<td>18200</td><td>        <a id="18200c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18200c37" class="tk">TCDWORD16_32</a>;<span class="ct">/* offset: 0x1410 size: 32 bit */</span></td></tr>
<tr name="18201" id="18201">
<td>18201</td><td></td></tr>
<tr name="18202" id="18202">
<td>18202</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18203" id="18203">
<td>18203</td><td>        <a id="18203c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18203c37" class="tk">TCDWORD20_32</a>;<span class="ct">/* offset: 0x1414 size: 32 bit */</span></td></tr>
<tr name="18204" id="18204">
<td>18204</td><td></td></tr>
<tr name="18205" id="18205">
<td>18205</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18206" id="18206">
<td>18206</td><td>        <a id="18206c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18206c37" class="tk">TCDWORD24_32</a>;<span class="ct">/* offset: 0x1418 size: 32 bit */</span></td></tr>
<tr name="18207" id="18207">
<td>18207</td><td></td></tr>
<tr name="18208" id="18208">
<td>18208</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18209" id="18209">
<td>18209</td><td>        <a id="18209c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18209c37" class="tk">TCDWORD28_32</a>;<span class="ct">/* offset: 0x141C size: 32 bit */</span></td></tr>
<tr name="18210" id="18210">
<td>18210</td><td></td></tr>
<tr name="18211" id="18211">
<td>18211</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18212" id="18212">
<td>18212</td><td>        <a id="18212c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18212c36" class="tk">TCDWORD0_33</a>;<span class="ct">/* offset: 0x1420 size: 32 bit */</span></td></tr>
<tr name="18213" id="18213">
<td>18213</td><td></td></tr>
<tr name="18214" id="18214">
<td>18214</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18215" id="18215">
<td>18215</td><td>        <a id="18215c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18215c36" class="tk">TCDWORD4_33</a>;<span class="ct">/* offset: 0x1424 size: 32 bit */</span></td></tr>
<tr name="18216" id="18216">
<td>18216</td><td></td></tr>
<tr name="18217" id="18217">
<td>18217</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18218" id="18218">
<td>18218</td><td>        <a id="18218c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18218c36" class="tk">TCDWORD8_33</a>;<span class="ct">/* offset: 0x1428 size: 32 bit */</span></td></tr>
<tr name="18219" id="18219">
<td>18219</td><td></td></tr>
<tr name="18220" id="18220">
<td>18220</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18221" id="18221">
<td>18221</td><td>        <a id="18221c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18221c37" class="tk">TCDWORD12_33</a>;<span class="ct">/* offset: 0x142C size: 32 bit */</span></td></tr>
<tr name="18222" id="18222">
<td>18222</td><td></td></tr>
<tr name="18223" id="18223">
<td>18223</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18224" id="18224">
<td>18224</td><td>        <a id="18224c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18224c37" class="tk">TCDWORD16_33</a>;<span class="ct">/* offset: 0x1430 size: 32 bit */</span></td></tr>
<tr name="18225" id="18225">
<td>18225</td><td></td></tr>
<tr name="18226" id="18226">
<td>18226</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18227" id="18227">
<td>18227</td><td>        <a id="18227c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18227c37" class="tk">TCDWORD20_33</a>;<span class="ct">/* offset: 0x1434 size: 32 bit */</span></td></tr>
<tr name="18228" id="18228">
<td>18228</td><td></td></tr>
<tr name="18229" id="18229">
<td>18229</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18230" id="18230">
<td>18230</td><td>        <a id="18230c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18230c37" class="tk">TCDWORD24_33</a>;<span class="ct">/* offset: 0x1438 size: 32 bit */</span></td></tr>
<tr name="18231" id="18231">
<td>18231</td><td></td></tr>
<tr name="18232" id="18232">
<td>18232</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18233" id="18233">
<td>18233</td><td>        <a id="18233c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18233c37" class="tk">TCDWORD28_33</a>;<span class="ct">/* offset: 0x143C size: 32 bit */</span></td></tr>
<tr name="18234" id="18234">
<td>18234</td><td></td></tr>
<tr name="18235" id="18235">
<td>18235</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18236" id="18236">
<td>18236</td><td>        <a id="18236c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18236c36" class="tk">TCDWORD0_34</a>;<span class="ct">/* offset: 0x1440 size: 32 bit */</span></td></tr>
<tr name="18237" id="18237">
<td>18237</td><td></td></tr>
<tr name="18238" id="18238">
<td>18238</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18239" id="18239">
<td>18239</td><td>        <a id="18239c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18239c36" class="tk">TCDWORD4_34</a>;<span class="ct">/* offset: 0x1444 size: 32 bit */</span></td></tr>
<tr name="18240" id="18240">
<td>18240</td><td></td></tr>
<tr name="18241" id="18241">
<td>18241</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18242" id="18242">
<td>18242</td><td>        <a id="18242c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18242c36" class="tk">TCDWORD8_34</a>;<span class="ct">/* offset: 0x1448 size: 32 bit */</span></td></tr>
<tr name="18243" id="18243">
<td>18243</td><td></td></tr>
<tr name="18244" id="18244">
<td>18244</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18245" id="18245">
<td>18245</td><td>        <a id="18245c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18245c37" class="tk">TCDWORD12_34</a>;<span class="ct">/* offset: 0x144C size: 32 bit */</span></td></tr>
<tr name="18246" id="18246">
<td>18246</td><td></td></tr>
<tr name="18247" id="18247">
<td>18247</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18248" id="18248">
<td>18248</td><td>        <a id="18248c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18248c37" class="tk">TCDWORD16_34</a>;<span class="ct">/* offset: 0x1450 size: 32 bit */</span></td></tr>
<tr name="18249" id="18249">
<td>18249</td><td></td></tr>
<tr name="18250" id="18250">
<td>18250</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18251" id="18251">
<td>18251</td><td>        <a id="18251c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18251c37" class="tk">TCDWORD20_34</a>;<span class="ct">/* offset: 0x1454 size: 32 bit */</span></td></tr>
<tr name="18252" id="18252">
<td>18252</td><td></td></tr>
<tr name="18253" id="18253">
<td>18253</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18254" id="18254">
<td>18254</td><td>        <a id="18254c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18254c37" class="tk">TCDWORD24_34</a>;<span class="ct">/* offset: 0x1458 size: 32 bit */</span></td></tr>
<tr name="18255" id="18255">
<td>18255</td><td></td></tr>
<tr name="18256" id="18256">
<td>18256</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18257" id="18257">
<td>18257</td><td>        <a id="18257c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18257c37" class="tk">TCDWORD28_34</a>;<span class="ct">/* offset: 0x145C size: 32 bit */</span></td></tr>
<tr name="18258" id="18258">
<td>18258</td><td></td></tr>
<tr name="18259" id="18259">
<td>18259</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18260" id="18260">
<td>18260</td><td>        <a id="18260c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18260c36" class="tk">TCDWORD0_35</a>;<span class="ct">/* offset: 0x1460 size: 32 bit */</span></td></tr>
<tr name="18261" id="18261">
<td>18261</td><td></td></tr>
<tr name="18262" id="18262">
<td>18262</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18263" id="18263">
<td>18263</td><td>        <a id="18263c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18263c36" class="tk">TCDWORD4_35</a>;<span class="ct">/* offset: 0x1464 size: 32 bit */</span></td></tr>
<tr name="18264" id="18264">
<td>18264</td><td></td></tr>
<tr name="18265" id="18265">
<td>18265</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18266" id="18266">
<td>18266</td><td>        <a id="18266c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18266c36" class="tk">TCDWORD8_35</a>;<span class="ct">/* offset: 0x1468 size: 32 bit */</span></td></tr>
<tr name="18267" id="18267">
<td>18267</td><td></td></tr>
<tr name="18268" id="18268">
<td>18268</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18269" id="18269">
<td>18269</td><td>        <a id="18269c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18269c37" class="tk">TCDWORD12_35</a>;<span class="ct">/* offset: 0x146C size: 32 bit */</span></td></tr>
<tr name="18270" id="18270">
<td>18270</td><td></td></tr>
<tr name="18271" id="18271">
<td>18271</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18272" id="18272">
<td>18272</td><td>        <a id="18272c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18272c37" class="tk">TCDWORD16_35</a>;<span class="ct">/* offset: 0x1470 size: 32 bit */</span></td></tr>
<tr name="18273" id="18273">
<td>18273</td><td></td></tr>
<tr name="18274" id="18274">
<td>18274</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18275" id="18275">
<td>18275</td><td>        <a id="18275c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18275c37" class="tk">TCDWORD20_35</a>;<span class="ct">/* offset: 0x1474 size: 32 bit */</span></td></tr>
<tr name="18276" id="18276">
<td>18276</td><td></td></tr>
<tr name="18277" id="18277">
<td>18277</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18278" id="18278">
<td>18278</td><td>        <a id="18278c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18278c37" class="tk">TCDWORD24_35</a>;<span class="ct">/* offset: 0x1478 size: 32 bit */</span></td></tr>
<tr name="18279" id="18279">
<td>18279</td><td></td></tr>
<tr name="18280" id="18280">
<td>18280</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18281" id="18281">
<td>18281</td><td>        <a id="18281c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18281c37" class="tk">TCDWORD28_35</a>;<span class="ct">/* offset: 0x147C size: 32 bit */</span></td></tr>
<tr name="18282" id="18282">
<td>18282</td><td></td></tr>
<tr name="18283" id="18283">
<td>18283</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18284" id="18284">
<td>18284</td><td>        <a id="18284c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18284c36" class="tk">TCDWORD0_36</a>;<span class="ct">/* offset: 0x1480 size: 32 bit */</span></td></tr>
<tr name="18285" id="18285">
<td>18285</td><td></td></tr>
<tr name="18286" id="18286">
<td>18286</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18287" id="18287">
<td>18287</td><td>        <a id="18287c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18287c36" class="tk">TCDWORD4_36</a>;<span class="ct">/* offset: 0x1484 size: 32 bit */</span></td></tr>
<tr name="18288" id="18288">
<td>18288</td><td></td></tr>
<tr name="18289" id="18289">
<td>18289</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18290" id="18290">
<td>18290</td><td>        <a id="18290c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18290c36" class="tk">TCDWORD8_36</a>;<span class="ct">/* offset: 0x1488 size: 32 bit */</span></td></tr>
<tr name="18291" id="18291">
<td>18291</td><td></td></tr>
<tr name="18292" id="18292">
<td>18292</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18293" id="18293">
<td>18293</td><td>        <a id="18293c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18293c37" class="tk">TCDWORD12_36</a>;<span class="ct">/* offset: 0x148C size: 32 bit */</span></td></tr>
<tr name="18294" id="18294">
<td>18294</td><td></td></tr>
<tr name="18295" id="18295">
<td>18295</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18296" id="18296">
<td>18296</td><td>        <a id="18296c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18296c37" class="tk">TCDWORD16_36</a>;<span class="ct">/* offset: 0x1490 size: 32 bit */</span></td></tr>
<tr name="18297" id="18297">
<td>18297</td><td></td></tr>
<tr name="18298" id="18298">
<td>18298</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18299" id="18299">
<td>18299</td><td>        <a id="18299c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18299c37" class="tk">TCDWORD20_36</a>;<span class="ct">/* offset: 0x1494 size: 32 bit */</span></td></tr>
<tr name="18300" id="18300">
<td>18300</td><td></td></tr>
<tr name="18301" id="18301">
<td>18301</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18302" id="18302">
<td>18302</td><td>        <a id="18302c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18302c37" class="tk">TCDWORD24_36</a>;<span class="ct">/* offset: 0x1498 size: 32 bit */</span></td></tr>
<tr name="18303" id="18303">
<td>18303</td><td></td></tr>
<tr name="18304" id="18304">
<td>18304</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18305" id="18305">
<td>18305</td><td>        <a id="18305c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18305c37" class="tk">TCDWORD28_36</a>;<span class="ct">/* offset: 0x149C size: 32 bit */</span></td></tr>
<tr name="18306" id="18306">
<td>18306</td><td></td></tr>
<tr name="18307" id="18307">
<td>18307</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18308" id="18308">
<td>18308</td><td>        <a id="18308c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18308c36" class="tk">TCDWORD0_37</a>;<span class="ct">/* offset: 0x14A0 size: 32 bit */</span></td></tr>
<tr name="18309" id="18309">
<td>18309</td><td></td></tr>
<tr name="18310" id="18310">
<td>18310</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18311" id="18311">
<td>18311</td><td>        <a id="18311c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18311c36" class="tk">TCDWORD4_37</a>;<span class="ct">/* offset: 0x14A4 size: 32 bit */</span></td></tr>
<tr name="18312" id="18312">
<td>18312</td><td></td></tr>
<tr name="18313" id="18313">
<td>18313</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18314" id="18314">
<td>18314</td><td>        <a id="18314c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18314c36" class="tk">TCDWORD8_37</a>;<span class="ct">/* offset: 0x14A8 size: 32 bit */</span></td></tr>
<tr name="18315" id="18315">
<td>18315</td><td></td></tr>
<tr name="18316" id="18316">
<td>18316</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18317" id="18317">
<td>18317</td><td>        <a id="18317c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18317c37" class="tk">TCDWORD12_37</a>;<span class="ct">/* offset: 0x14AC size: 32 bit */</span></td></tr>
<tr name="18318" id="18318">
<td>18318</td><td></td></tr>
<tr name="18319" id="18319">
<td>18319</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18320" id="18320">
<td>18320</td><td>        <a id="18320c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18320c37" class="tk">TCDWORD16_37</a>;<span class="ct">/* offset: 0x14B0 size: 32 bit */</span></td></tr>
<tr name="18321" id="18321">
<td>18321</td><td></td></tr>
<tr name="18322" id="18322">
<td>18322</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18323" id="18323">
<td>18323</td><td>        <a id="18323c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18323c37" class="tk">TCDWORD20_37</a>;<span class="ct">/* offset: 0x14B4 size: 32 bit */</span></td></tr>
<tr name="18324" id="18324">
<td>18324</td><td></td></tr>
<tr name="18325" id="18325">
<td>18325</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18326" id="18326">
<td>18326</td><td>        <a id="18326c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18326c37" class="tk">TCDWORD24_37</a>;<span class="ct">/* offset: 0x14B8 size: 32 bit */</span></td></tr>
<tr name="18327" id="18327">
<td>18327</td><td></td></tr>
<tr name="18328" id="18328">
<td>18328</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18329" id="18329">
<td>18329</td><td>        <a id="18329c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18329c37" class="tk">TCDWORD28_37</a>;<span class="ct">/* offset: 0x14BC size: 32 bit */</span></td></tr>
<tr name="18330" id="18330">
<td>18330</td><td></td></tr>
<tr name="18331" id="18331">
<td>18331</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18332" id="18332">
<td>18332</td><td>        <a id="18332c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18332c36" class="tk">TCDWORD0_38</a>;<span class="ct">/* offset: 0x14C0 size: 32 bit */</span></td></tr>
<tr name="18333" id="18333">
<td>18333</td><td></td></tr>
<tr name="18334" id="18334">
<td>18334</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18335" id="18335">
<td>18335</td><td>        <a id="18335c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18335c36" class="tk">TCDWORD4_38</a>;<span class="ct">/* offset: 0x14C4 size: 32 bit */</span></td></tr>
<tr name="18336" id="18336">
<td>18336</td><td></td></tr>
<tr name="18337" id="18337">
<td>18337</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18338" id="18338">
<td>18338</td><td>        <a id="18338c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18338c36" class="tk">TCDWORD8_38</a>;<span class="ct">/* offset: 0x14C8 size: 32 bit */</span></td></tr>
<tr name="18339" id="18339">
<td>18339</td><td></td></tr>
<tr name="18340" id="18340">
<td>18340</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18341" id="18341">
<td>18341</td><td>        <a id="18341c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18341c37" class="tk">TCDWORD12_38</a>;<span class="ct">/* offset: 0x14CC size: 32 bit */</span></td></tr>
<tr name="18342" id="18342">
<td>18342</td><td></td></tr>
<tr name="18343" id="18343">
<td>18343</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18344" id="18344">
<td>18344</td><td>        <a id="18344c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18344c37" class="tk">TCDWORD16_38</a>;<span class="ct">/* offset: 0x14D0 size: 32 bit */</span></td></tr>
<tr name="18345" id="18345">
<td>18345</td><td></td></tr>
<tr name="18346" id="18346">
<td>18346</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18347" id="18347">
<td>18347</td><td>        <a id="18347c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18347c37" class="tk">TCDWORD20_38</a>;<span class="ct">/* offset: 0x14D4 size: 32 bit */</span></td></tr>
<tr name="18348" id="18348">
<td>18348</td><td></td></tr>
<tr name="18349" id="18349">
<td>18349</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18350" id="18350">
<td>18350</td><td>        <a id="18350c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18350c37" class="tk">TCDWORD24_38</a>;<span class="ct">/* offset: 0x14D8 size: 32 bit */</span></td></tr>
<tr name="18351" id="18351">
<td>18351</td><td></td></tr>
<tr name="18352" id="18352">
<td>18352</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18353" id="18353">
<td>18353</td><td>        <a id="18353c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18353c37" class="tk">TCDWORD28_38</a>;<span class="ct">/* offset: 0x14DC size: 32 bit */</span></td></tr>
<tr name="18354" id="18354">
<td>18354</td><td></td></tr>
<tr name="18355" id="18355">
<td>18355</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18356" id="18356">
<td>18356</td><td>        <a id="18356c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18356c36" class="tk">TCDWORD0_39</a>;<span class="ct">/* offset: 0x14E0 size: 32 bit */</span></td></tr>
<tr name="18357" id="18357">
<td>18357</td><td></td></tr>
<tr name="18358" id="18358">
<td>18358</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18359" id="18359">
<td>18359</td><td>        <a id="18359c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18359c36" class="tk">TCDWORD4_39</a>;<span class="ct">/* offset: 0x14E4 size: 32 bit */</span></td></tr>
<tr name="18360" id="18360">
<td>18360</td><td></td></tr>
<tr name="18361" id="18361">
<td>18361</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18362" id="18362">
<td>18362</td><td>        <a id="18362c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18362c36" class="tk">TCDWORD8_39</a>;<span class="ct">/* offset: 0x14E8 size: 32 bit */</span></td></tr>
<tr name="18363" id="18363">
<td>18363</td><td></td></tr>
<tr name="18364" id="18364">
<td>18364</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18365" id="18365">
<td>18365</td><td>        <a id="18365c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18365c37" class="tk">TCDWORD12_39</a>;<span class="ct">/* offset: 0x14EC size: 32 bit */</span></td></tr>
<tr name="18366" id="18366">
<td>18366</td><td></td></tr>
<tr name="18367" id="18367">
<td>18367</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18368" id="18368">
<td>18368</td><td>        <a id="18368c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18368c37" class="tk">TCDWORD16_39</a>;<span class="ct">/* offset: 0x14F0 size: 32 bit */</span></td></tr>
<tr name="18369" id="18369">
<td>18369</td><td></td></tr>
<tr name="18370" id="18370">
<td>18370</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18371" id="18371">
<td>18371</td><td>        <a id="18371c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18371c37" class="tk">TCDWORD20_39</a>;<span class="ct">/* offset: 0x14F4 size: 32 bit */</span></td></tr>
<tr name="18372" id="18372">
<td>18372</td><td></td></tr>
<tr name="18373" id="18373">
<td>18373</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18374" id="18374">
<td>18374</td><td>        <a id="18374c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18374c37" class="tk">TCDWORD24_39</a>;<span class="ct">/* offset: 0x14F8 size: 32 bit */</span></td></tr>
<tr name="18375" id="18375">
<td>18375</td><td></td></tr>
<tr name="18376" id="18376">
<td>18376</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18377" id="18377">
<td>18377</td><td>        <a id="18377c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18377c37" class="tk">TCDWORD28_39</a>;<span class="ct">/* offset: 0x14FC size: 32 bit */</span></td></tr>
<tr name="18378" id="18378">
<td>18378</td><td></td></tr>
<tr name="18379" id="18379">
<td>18379</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18380" id="18380">
<td>18380</td><td>        <a id="18380c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18380c36" class="tk">TCDWORD0_40</a>;<span class="ct">/* offset: 0x1500 size: 32 bit */</span></td></tr>
<tr name="18381" id="18381">
<td>18381</td><td></td></tr>
<tr name="18382" id="18382">
<td>18382</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18383" id="18383">
<td>18383</td><td>        <a id="18383c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18383c36" class="tk">TCDWORD4_40</a>;<span class="ct">/* offset: 0x1504 size: 32 bit */</span></td></tr>
<tr name="18384" id="18384">
<td>18384</td><td></td></tr>
<tr name="18385" id="18385">
<td>18385</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18386" id="18386">
<td>18386</td><td>        <a id="18386c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18386c36" class="tk">TCDWORD8_40</a>;<span class="ct">/* offset: 0x1508 size: 32 bit */</span></td></tr>
<tr name="18387" id="18387">
<td>18387</td><td></td></tr>
<tr name="18388" id="18388">
<td>18388</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18389" id="18389">
<td>18389</td><td>        <a id="18389c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18389c37" class="tk">TCDWORD12_40</a>;<span class="ct">/* offset: 0x150C size: 32 bit */</span></td></tr>
<tr name="18390" id="18390">
<td>18390</td><td></td></tr>
<tr name="18391" id="18391">
<td>18391</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18392" id="18392">
<td>18392</td><td>        <a id="18392c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18392c37" class="tk">TCDWORD16_40</a>;<span class="ct">/* offset: 0x1510 size: 32 bit */</span></td></tr>
<tr name="18393" id="18393">
<td>18393</td><td></td></tr>
<tr name="18394" id="18394">
<td>18394</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18395" id="18395">
<td>18395</td><td>        <a id="18395c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18395c37" class="tk">TCDWORD20_40</a>;<span class="ct">/* offset: 0x1514 size: 32 bit */</span></td></tr>
<tr name="18396" id="18396">
<td>18396</td><td></td></tr>
<tr name="18397" id="18397">
<td>18397</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18398" id="18398">
<td>18398</td><td>        <a id="18398c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18398c37" class="tk">TCDWORD24_40</a>;<span class="ct">/* offset: 0x1518 size: 32 bit */</span></td></tr>
<tr name="18399" id="18399">
<td>18399</td><td></td></tr>
<tr name="18400" id="18400">
<td>18400</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18401" id="18401">
<td>18401</td><td>        <a id="18401c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18401c37" class="tk">TCDWORD28_40</a>;<span class="ct">/* offset: 0x151C size: 32 bit */</span></td></tr>
<tr name="18402" id="18402">
<td>18402</td><td></td></tr>
<tr name="18403" id="18403">
<td>18403</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18404" id="18404">
<td>18404</td><td>        <a id="18404c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18404c36" class="tk">TCDWORD0_41</a>;<span class="ct">/* offset: 0x1520 size: 32 bit */</span></td></tr>
<tr name="18405" id="18405">
<td>18405</td><td></td></tr>
<tr name="18406" id="18406">
<td>18406</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18407" id="18407">
<td>18407</td><td>        <a id="18407c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18407c36" class="tk">TCDWORD4_41</a>;<span class="ct">/* offset: 0x1524 size: 32 bit */</span></td></tr>
<tr name="18408" id="18408">
<td>18408</td><td></td></tr>
<tr name="18409" id="18409">
<td>18409</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18410" id="18410">
<td>18410</td><td>        <a id="18410c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18410c36" class="tk">TCDWORD8_41</a>;<span class="ct">/* offset: 0x1528 size: 32 bit */</span></td></tr>
<tr name="18411" id="18411">
<td>18411</td><td></td></tr>
<tr name="18412" id="18412">
<td>18412</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18413" id="18413">
<td>18413</td><td>        <a id="18413c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18413c37" class="tk">TCDWORD12_41</a>;<span class="ct">/* offset: 0x152C size: 32 bit */</span></td></tr>
<tr name="18414" id="18414">
<td>18414</td><td></td></tr>
<tr name="18415" id="18415">
<td>18415</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18416" id="18416">
<td>18416</td><td>        <a id="18416c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18416c37" class="tk">TCDWORD16_41</a>;<span class="ct">/* offset: 0x1530 size: 32 bit */</span></td></tr>
<tr name="18417" id="18417">
<td>18417</td><td></td></tr>
<tr name="18418" id="18418">
<td>18418</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18419" id="18419">
<td>18419</td><td>        <a id="18419c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18419c37" class="tk">TCDWORD20_41</a>;<span class="ct">/* offset: 0x1534 size: 32 bit */</span></td></tr>
<tr name="18420" id="18420">
<td>18420</td><td></td></tr>
<tr name="18421" id="18421">
<td>18421</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18422" id="18422">
<td>18422</td><td>        <a id="18422c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18422c37" class="tk">TCDWORD24_41</a>;<span class="ct">/* offset: 0x1538 size: 32 bit */</span></td></tr>
<tr name="18423" id="18423">
<td>18423</td><td></td></tr>
<tr name="18424" id="18424">
<td>18424</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18425" id="18425">
<td>18425</td><td>        <a id="18425c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18425c37" class="tk">TCDWORD28_41</a>;<span class="ct">/* offset: 0x153C size: 32 bit */</span></td></tr>
<tr name="18426" id="18426">
<td>18426</td><td></td></tr>
<tr name="18427" id="18427">
<td>18427</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18428" id="18428">
<td>18428</td><td>        <a id="18428c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18428c36" class="tk">TCDWORD0_42</a>;<span class="ct">/* offset: 0x1540 size: 32 bit */</span></td></tr>
<tr name="18429" id="18429">
<td>18429</td><td></td></tr>
<tr name="18430" id="18430">
<td>18430</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18431" id="18431">
<td>18431</td><td>        <a id="18431c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18431c36" class="tk">TCDWORD4_42</a>;<span class="ct">/* offset: 0x1544 size: 32 bit */</span></td></tr>
<tr name="18432" id="18432">
<td>18432</td><td></td></tr>
<tr name="18433" id="18433">
<td>18433</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18434" id="18434">
<td>18434</td><td>        <a id="18434c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18434c36" class="tk">TCDWORD8_42</a>;<span class="ct">/* offset: 0x1548 size: 32 bit */</span></td></tr>
<tr name="18435" id="18435">
<td>18435</td><td></td></tr>
<tr name="18436" id="18436">
<td>18436</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18437" id="18437">
<td>18437</td><td>        <a id="18437c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18437c37" class="tk">TCDWORD12_42</a>;<span class="ct">/* offset: 0x154C size: 32 bit */</span></td></tr>
<tr name="18438" id="18438">
<td>18438</td><td></td></tr>
<tr name="18439" id="18439">
<td>18439</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18440" id="18440">
<td>18440</td><td>        <a id="18440c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18440c37" class="tk">TCDWORD16_42</a>;<span class="ct">/* offset: 0x1550 size: 32 bit */</span></td></tr>
<tr name="18441" id="18441">
<td>18441</td><td></td></tr>
<tr name="18442" id="18442">
<td>18442</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18443" id="18443">
<td>18443</td><td>        <a id="18443c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18443c37" class="tk">TCDWORD20_42</a>;<span class="ct">/* offset: 0x1554 size: 32 bit */</span></td></tr>
<tr name="18444" id="18444">
<td>18444</td><td></td></tr>
<tr name="18445" id="18445">
<td>18445</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18446" id="18446">
<td>18446</td><td>        <a id="18446c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18446c37" class="tk">TCDWORD24_42</a>;<span class="ct">/* offset: 0x1558 size: 32 bit */</span></td></tr>
<tr name="18447" id="18447">
<td>18447</td><td></td></tr>
<tr name="18448" id="18448">
<td>18448</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18449" id="18449">
<td>18449</td><td>        <a id="18449c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18449c37" class="tk">TCDWORD28_42</a>;<span class="ct">/* offset: 0x155C size: 32 bit */</span></td></tr>
<tr name="18450" id="18450">
<td>18450</td><td></td></tr>
<tr name="18451" id="18451">
<td>18451</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18452" id="18452">
<td>18452</td><td>        <a id="18452c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18452c36" class="tk">TCDWORD0_43</a>;<span class="ct">/* offset: 0x1560 size: 32 bit */</span></td></tr>
<tr name="18453" id="18453">
<td>18453</td><td></td></tr>
<tr name="18454" id="18454">
<td>18454</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18455" id="18455">
<td>18455</td><td>        <a id="18455c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18455c36" class="tk">TCDWORD4_43</a>;<span class="ct">/* offset: 0x1564 size: 32 bit */</span></td></tr>
<tr name="18456" id="18456">
<td>18456</td><td></td></tr>
<tr name="18457" id="18457">
<td>18457</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18458" id="18458">
<td>18458</td><td>        <a id="18458c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18458c36" class="tk">TCDWORD8_43</a>;<span class="ct">/* offset: 0x1568 size: 32 bit */</span></td></tr>
<tr name="18459" id="18459">
<td>18459</td><td></td></tr>
<tr name="18460" id="18460">
<td>18460</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18461" id="18461">
<td>18461</td><td>        <a id="18461c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18461c37" class="tk">TCDWORD12_43</a>;<span class="ct">/* offset: 0x156C size: 32 bit */</span></td></tr>
<tr name="18462" id="18462">
<td>18462</td><td></td></tr>
<tr name="18463" id="18463">
<td>18463</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18464" id="18464">
<td>18464</td><td>        <a id="18464c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18464c37" class="tk">TCDWORD16_43</a>;<span class="ct">/* offset: 0x1570 size: 32 bit */</span></td></tr>
<tr name="18465" id="18465">
<td>18465</td><td></td></tr>
<tr name="18466" id="18466">
<td>18466</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18467" id="18467">
<td>18467</td><td>        <a id="18467c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18467c37" class="tk">TCDWORD20_43</a>;<span class="ct">/* offset: 0x1574 size: 32 bit */</span></td></tr>
<tr name="18468" id="18468">
<td>18468</td><td></td></tr>
<tr name="18469" id="18469">
<td>18469</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18470" id="18470">
<td>18470</td><td>        <a id="18470c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18470c37" class="tk">TCDWORD24_43</a>;<span class="ct">/* offset: 0x1578 size: 32 bit */</span></td></tr>
<tr name="18471" id="18471">
<td>18471</td><td></td></tr>
<tr name="18472" id="18472">
<td>18472</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18473" id="18473">
<td>18473</td><td>        <a id="18473c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18473c37" class="tk">TCDWORD28_43</a>;<span class="ct">/* offset: 0x157C size: 32 bit */</span></td></tr>
<tr name="18474" id="18474">
<td>18474</td><td></td></tr>
<tr name="18475" id="18475">
<td>18475</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18476" id="18476">
<td>18476</td><td>        <a id="18476c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18476c36" class="tk">TCDWORD0_44</a>;<span class="ct">/* offset: 0x1580 size: 32 bit */</span></td></tr>
<tr name="18477" id="18477">
<td>18477</td><td></td></tr>
<tr name="18478" id="18478">
<td>18478</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18479" id="18479">
<td>18479</td><td>        <a id="18479c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18479c36" class="tk">TCDWORD4_44</a>;<span class="ct">/* offset: 0x1584 size: 32 bit */</span></td></tr>
<tr name="18480" id="18480">
<td>18480</td><td></td></tr>
<tr name="18481" id="18481">
<td>18481</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18482" id="18482">
<td>18482</td><td>        <a id="18482c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18482c36" class="tk">TCDWORD8_44</a>;<span class="ct">/* offset: 0x1588 size: 32 bit */</span></td></tr>
<tr name="18483" id="18483">
<td>18483</td><td></td></tr>
<tr name="18484" id="18484">
<td>18484</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18485" id="18485">
<td>18485</td><td>        <a id="18485c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18485c37" class="tk">TCDWORD12_44</a>;<span class="ct">/* offset: 0x158C size: 32 bit */</span></td></tr>
<tr name="18486" id="18486">
<td>18486</td><td></td></tr>
<tr name="18487" id="18487">
<td>18487</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18488" id="18488">
<td>18488</td><td>        <a id="18488c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18488c37" class="tk">TCDWORD16_44</a>;<span class="ct">/* offset: 0x1590 size: 32 bit */</span></td></tr>
<tr name="18489" id="18489">
<td>18489</td><td></td></tr>
<tr name="18490" id="18490">
<td>18490</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18491" id="18491">
<td>18491</td><td>        <a id="18491c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18491c37" class="tk">TCDWORD20_44</a>;<span class="ct">/* offset: 0x1594 size: 32 bit */</span></td></tr>
<tr name="18492" id="18492">
<td>18492</td><td></td></tr>
<tr name="18493" id="18493">
<td>18493</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18494" id="18494">
<td>18494</td><td>        <a id="18494c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18494c37" class="tk">TCDWORD24_44</a>;<span class="ct">/* offset: 0x1598 size: 32 bit */</span></td></tr>
<tr name="18495" id="18495">
<td>18495</td><td></td></tr>
<tr name="18496" id="18496">
<td>18496</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18497" id="18497">
<td>18497</td><td>        <a id="18497c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18497c37" class="tk">TCDWORD28_44</a>;<span class="ct">/* offset: 0x159C size: 32 bit */</span></td></tr>
<tr name="18498" id="18498">
<td>18498</td><td></td></tr>
<tr name="18499" id="18499">
<td>18499</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18500" id="18500">
<td>18500</td><td>        <a id="18500c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18500c36" class="tk">TCDWORD0_45</a>;<span class="ct">/* offset: 0x15A0 size: 32 bit */</span></td></tr>
<tr name="18501" id="18501">
<td>18501</td><td></td></tr>
<tr name="18502" id="18502">
<td>18502</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18503" id="18503">
<td>18503</td><td>        <a id="18503c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18503c36" class="tk">TCDWORD4_45</a>;<span class="ct">/* offset: 0x15A4 size: 32 bit */</span></td></tr>
<tr name="18504" id="18504">
<td>18504</td><td></td></tr>
<tr name="18505" id="18505">
<td>18505</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18506" id="18506">
<td>18506</td><td>        <a id="18506c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18506c36" class="tk">TCDWORD8_45</a>;<span class="ct">/* offset: 0x15A8 size: 32 bit */</span></td></tr>
<tr name="18507" id="18507">
<td>18507</td><td></td></tr>
<tr name="18508" id="18508">
<td>18508</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18509" id="18509">
<td>18509</td><td>        <a id="18509c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18509c37" class="tk">TCDWORD12_45</a>;<span class="ct">/* offset: 0x15AC size: 32 bit */</span></td></tr>
<tr name="18510" id="18510">
<td>18510</td><td></td></tr>
<tr name="18511" id="18511">
<td>18511</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18512" id="18512">
<td>18512</td><td>        <a id="18512c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18512c37" class="tk">TCDWORD16_45</a>;<span class="ct">/* offset: 0x15B0 size: 32 bit */</span></td></tr>
<tr name="18513" id="18513">
<td>18513</td><td></td></tr>
<tr name="18514" id="18514">
<td>18514</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18515" id="18515">
<td>18515</td><td>        <a id="18515c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18515c37" class="tk">TCDWORD20_45</a>;<span class="ct">/* offset: 0x15B4 size: 32 bit */</span></td></tr>
<tr name="18516" id="18516">
<td>18516</td><td></td></tr>
<tr name="18517" id="18517">
<td>18517</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18518" id="18518">
<td>18518</td><td>        <a id="18518c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18518c37" class="tk">TCDWORD24_45</a>;<span class="ct">/* offset: 0x15B8 size: 32 bit */</span></td></tr>
<tr name="18519" id="18519">
<td>18519</td><td></td></tr>
<tr name="18520" id="18520">
<td>18520</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18521" id="18521">
<td>18521</td><td>        <a id="18521c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18521c37" class="tk">TCDWORD28_45</a>;<span class="ct">/* offset: 0x15BC size: 32 bit */</span></td></tr>
<tr name="18522" id="18522">
<td>18522</td><td></td></tr>
<tr name="18523" id="18523">
<td>18523</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18524" id="18524">
<td>18524</td><td>        <a id="18524c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18524c36" class="tk">TCDWORD0_46</a>;<span class="ct">/* offset: 0x15C0 size: 32 bit */</span></td></tr>
<tr name="18525" id="18525">
<td>18525</td><td></td></tr>
<tr name="18526" id="18526">
<td>18526</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18527" id="18527">
<td>18527</td><td>        <a id="18527c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18527c36" class="tk">TCDWORD4_46</a>;<span class="ct">/* offset: 0x15C4 size: 32 bit */</span></td></tr>
<tr name="18528" id="18528">
<td>18528</td><td></td></tr>
<tr name="18529" id="18529">
<td>18529</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18530" id="18530">
<td>18530</td><td>        <a id="18530c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18530c36" class="tk">TCDWORD8_46</a>;<span class="ct">/* offset: 0x15C8 size: 32 bit */</span></td></tr>
<tr name="18531" id="18531">
<td>18531</td><td></td></tr>
<tr name="18532" id="18532">
<td>18532</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18533" id="18533">
<td>18533</td><td>        <a id="18533c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18533c37" class="tk">TCDWORD12_46</a>;<span class="ct">/* offset: 0x15CC size: 32 bit */</span></td></tr>
<tr name="18534" id="18534">
<td>18534</td><td></td></tr>
<tr name="18535" id="18535">
<td>18535</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18536" id="18536">
<td>18536</td><td>        <a id="18536c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18536c37" class="tk">TCDWORD16_46</a>;<span class="ct">/* offset: 0x15D0 size: 32 bit */</span></td></tr>
<tr name="18537" id="18537">
<td>18537</td><td></td></tr>
<tr name="18538" id="18538">
<td>18538</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18539" id="18539">
<td>18539</td><td>        <a id="18539c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18539c37" class="tk">TCDWORD20_46</a>;<span class="ct">/* offset: 0x15D4 size: 32 bit */</span></td></tr>
<tr name="18540" id="18540">
<td>18540</td><td></td></tr>
<tr name="18541" id="18541">
<td>18541</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18542" id="18542">
<td>18542</td><td>        <a id="18542c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18542c37" class="tk">TCDWORD24_46</a>;<span class="ct">/* offset: 0x15D8 size: 32 bit */</span></td></tr>
<tr name="18543" id="18543">
<td>18543</td><td></td></tr>
<tr name="18544" id="18544">
<td>18544</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18545" id="18545">
<td>18545</td><td>        <a id="18545c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18545c37" class="tk">TCDWORD28_46</a>;<span class="ct">/* offset: 0x15DC size: 32 bit */</span></td></tr>
<tr name="18546" id="18546">
<td>18546</td><td></td></tr>
<tr name="18547" id="18547">
<td>18547</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18548" id="18548">
<td>18548</td><td>        <a id="18548c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18548c36" class="tk">TCDWORD0_47</a>;<span class="ct">/* offset: 0x15E0 size: 32 bit */</span></td></tr>
<tr name="18549" id="18549">
<td>18549</td><td></td></tr>
<tr name="18550" id="18550">
<td>18550</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18551" id="18551">
<td>18551</td><td>        <a id="18551c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18551c36" class="tk">TCDWORD4_47</a>;<span class="ct">/* offset: 0x15E4 size: 32 bit */</span></td></tr>
<tr name="18552" id="18552">
<td>18552</td><td></td></tr>
<tr name="18553" id="18553">
<td>18553</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18554" id="18554">
<td>18554</td><td>        <a id="18554c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18554c36" class="tk">TCDWORD8_47</a>;<span class="ct">/* offset: 0x15E8 size: 32 bit */</span></td></tr>
<tr name="18555" id="18555">
<td>18555</td><td></td></tr>
<tr name="18556" id="18556">
<td>18556</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18557" id="18557">
<td>18557</td><td>        <a id="18557c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18557c37" class="tk">TCDWORD12_47</a>;<span class="ct">/* offset: 0x15EC size: 32 bit */</span></td></tr>
<tr name="18558" id="18558">
<td>18558</td><td></td></tr>
<tr name="18559" id="18559">
<td>18559</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18560" id="18560">
<td>18560</td><td>        <a id="18560c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18560c37" class="tk">TCDWORD16_47</a>;<span class="ct">/* offset: 0x15F0 size: 32 bit */</span></td></tr>
<tr name="18561" id="18561">
<td>18561</td><td></td></tr>
<tr name="18562" id="18562">
<td>18562</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18563" id="18563">
<td>18563</td><td>        <a id="18563c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18563c37" class="tk">TCDWORD20_47</a>;<span class="ct">/* offset: 0x15F4 size: 32 bit */</span></td></tr>
<tr name="18564" id="18564">
<td>18564</td><td></td></tr>
<tr name="18565" id="18565">
<td>18565</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18566" id="18566">
<td>18566</td><td>        <a id="18566c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18566c37" class="tk">TCDWORD24_47</a>;<span class="ct">/* offset: 0x15F8 size: 32 bit */</span></td></tr>
<tr name="18567" id="18567">
<td>18567</td><td></td></tr>
<tr name="18568" id="18568">
<td>18568</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18569" id="18569">
<td>18569</td><td>        <a id="18569c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18569c37" class="tk">TCDWORD28_47</a>;<span class="ct">/* offset: 0x15FC size: 32 bit */</span></td></tr>
<tr name="18570" id="18570">
<td>18570</td><td></td></tr>
<tr name="18571" id="18571">
<td>18571</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18572" id="18572">
<td>18572</td><td>        <a id="18572c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18572c36" class="tk">TCDWORD0_48</a>;<span class="ct">/* offset: 0x1600 size: 32 bit */</span></td></tr>
<tr name="18573" id="18573">
<td>18573</td><td></td></tr>
<tr name="18574" id="18574">
<td>18574</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18575" id="18575">
<td>18575</td><td>        <a id="18575c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18575c36" class="tk">TCDWORD4_48</a>;<span class="ct">/* offset: 0x1604 size: 32 bit */</span></td></tr>
<tr name="18576" id="18576">
<td>18576</td><td></td></tr>
<tr name="18577" id="18577">
<td>18577</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18578" id="18578">
<td>18578</td><td>        <a id="18578c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18578c36" class="tk">TCDWORD8_48</a>;<span class="ct">/* offset: 0x1608 size: 32 bit */</span></td></tr>
<tr name="18579" id="18579">
<td>18579</td><td></td></tr>
<tr name="18580" id="18580">
<td>18580</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18581" id="18581">
<td>18581</td><td>        <a id="18581c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18581c37" class="tk">TCDWORD12_48</a>;<span class="ct">/* offset: 0x160C size: 32 bit */</span></td></tr>
<tr name="18582" id="18582">
<td>18582</td><td></td></tr>
<tr name="18583" id="18583">
<td>18583</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18584" id="18584">
<td>18584</td><td>        <a id="18584c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18584c37" class="tk">TCDWORD16_48</a>;<span class="ct">/* offset: 0x1610 size: 32 bit */</span></td></tr>
<tr name="18585" id="18585">
<td>18585</td><td></td></tr>
<tr name="18586" id="18586">
<td>18586</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18587" id="18587">
<td>18587</td><td>        <a id="18587c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18587c37" class="tk">TCDWORD20_48</a>;<span class="ct">/* offset: 0x1614 size: 32 bit */</span></td></tr>
<tr name="18588" id="18588">
<td>18588</td><td></td></tr>
<tr name="18589" id="18589">
<td>18589</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18590" id="18590">
<td>18590</td><td>        <a id="18590c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18590c37" class="tk">TCDWORD24_48</a>;<span class="ct">/* offset: 0x1618 size: 32 bit */</span></td></tr>
<tr name="18591" id="18591">
<td>18591</td><td></td></tr>
<tr name="18592" id="18592">
<td>18592</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18593" id="18593">
<td>18593</td><td>        <a id="18593c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18593c37" class="tk">TCDWORD28_48</a>;<span class="ct">/* offset: 0x161C size: 32 bit */</span></td></tr>
<tr name="18594" id="18594">
<td>18594</td><td></td></tr>
<tr name="18595" id="18595">
<td>18595</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18596" id="18596">
<td>18596</td><td>        <a id="18596c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18596c36" class="tk">TCDWORD0_49</a>;<span class="ct">/* offset: 0x1620 size: 32 bit */</span></td></tr>
<tr name="18597" id="18597">
<td>18597</td><td></td></tr>
<tr name="18598" id="18598">
<td>18598</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18599" id="18599">
<td>18599</td><td>        <a id="18599c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18599c36" class="tk">TCDWORD4_49</a>;<span class="ct">/* offset: 0x1624 size: 32 bit */</span></td></tr>
<tr name="18600" id="18600">
<td>18600</td><td></td></tr>
<tr name="18601" id="18601">
<td>18601</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18602" id="18602">
<td>18602</td><td>        <a id="18602c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18602c36" class="tk">TCDWORD8_49</a>;<span class="ct">/* offset: 0x1628 size: 32 bit */</span></td></tr>
<tr name="18603" id="18603">
<td>18603</td><td></td></tr>
<tr name="18604" id="18604">
<td>18604</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18605" id="18605">
<td>18605</td><td>        <a id="18605c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18605c37" class="tk">TCDWORD12_49</a>;<span class="ct">/* offset: 0x162C size: 32 bit */</span></td></tr>
<tr name="18606" id="18606">
<td>18606</td><td></td></tr>
<tr name="18607" id="18607">
<td>18607</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18608" id="18608">
<td>18608</td><td>        <a id="18608c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18608c37" class="tk">TCDWORD16_49</a>;<span class="ct">/* offset: 0x1630 size: 32 bit */</span></td></tr>
<tr name="18609" id="18609">
<td>18609</td><td></td></tr>
<tr name="18610" id="18610">
<td>18610</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18611" id="18611">
<td>18611</td><td>        <a id="18611c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18611c37" class="tk">TCDWORD20_49</a>;<span class="ct">/* offset: 0x1634 size: 32 bit */</span></td></tr>
<tr name="18612" id="18612">
<td>18612</td><td></td></tr>
<tr name="18613" id="18613">
<td>18613</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18614" id="18614">
<td>18614</td><td>        <a id="18614c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18614c37" class="tk">TCDWORD24_49</a>;<span class="ct">/* offset: 0x1638 size: 32 bit */</span></td></tr>
<tr name="18615" id="18615">
<td>18615</td><td></td></tr>
<tr name="18616" id="18616">
<td>18616</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18617" id="18617">
<td>18617</td><td>        <a id="18617c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18617c37" class="tk">TCDWORD28_49</a>;<span class="ct">/* offset: 0x163C size: 32 bit */</span></td></tr>
<tr name="18618" id="18618">
<td>18618</td><td></td></tr>
<tr name="18619" id="18619">
<td>18619</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18620" id="18620">
<td>18620</td><td>        <a id="18620c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18620c36" class="tk">TCDWORD0_50</a>;<span class="ct">/* offset: 0x1640 size: 32 bit */</span></td></tr>
<tr name="18621" id="18621">
<td>18621</td><td></td></tr>
<tr name="18622" id="18622">
<td>18622</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18623" id="18623">
<td>18623</td><td>        <a id="18623c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18623c36" class="tk">TCDWORD4_50</a>;<span class="ct">/* offset: 0x1644 size: 32 bit */</span></td></tr>
<tr name="18624" id="18624">
<td>18624</td><td></td></tr>
<tr name="18625" id="18625">
<td>18625</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18626" id="18626">
<td>18626</td><td>        <a id="18626c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18626c36" class="tk">TCDWORD8_50</a>;<span class="ct">/* offset: 0x1648 size: 32 bit */</span></td></tr>
<tr name="18627" id="18627">
<td>18627</td><td></td></tr>
<tr name="18628" id="18628">
<td>18628</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18629" id="18629">
<td>18629</td><td>        <a id="18629c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18629c37" class="tk">TCDWORD12_50</a>;<span class="ct">/* offset: 0x164C size: 32 bit */</span></td></tr>
<tr name="18630" id="18630">
<td>18630</td><td></td></tr>
<tr name="18631" id="18631">
<td>18631</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18632" id="18632">
<td>18632</td><td>        <a id="18632c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18632c37" class="tk">TCDWORD16_50</a>;<span class="ct">/* offset: 0x1650 size: 32 bit */</span></td></tr>
<tr name="18633" id="18633">
<td>18633</td><td></td></tr>
<tr name="18634" id="18634">
<td>18634</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18635" id="18635">
<td>18635</td><td>        <a id="18635c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18635c37" class="tk">TCDWORD20_50</a>;<span class="ct">/* offset: 0x1654 size: 32 bit */</span></td></tr>
<tr name="18636" id="18636">
<td>18636</td><td></td></tr>
<tr name="18637" id="18637">
<td>18637</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18638" id="18638">
<td>18638</td><td>        <a id="18638c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18638c37" class="tk">TCDWORD24_50</a>;<span class="ct">/* offset: 0x1658 size: 32 bit */</span></td></tr>
<tr name="18639" id="18639">
<td>18639</td><td></td></tr>
<tr name="18640" id="18640">
<td>18640</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18641" id="18641">
<td>18641</td><td>        <a id="18641c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18641c37" class="tk">TCDWORD28_50</a>;<span class="ct">/* offset: 0x165C size: 32 bit */</span></td></tr>
<tr name="18642" id="18642">
<td>18642</td><td></td></tr>
<tr name="18643" id="18643">
<td>18643</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18644" id="18644">
<td>18644</td><td>        <a id="18644c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18644c36" class="tk">TCDWORD0_51</a>;<span class="ct">/* offset: 0x1660 size: 32 bit */</span></td></tr>
<tr name="18645" id="18645">
<td>18645</td><td></td></tr>
<tr name="18646" id="18646">
<td>18646</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18647" id="18647">
<td>18647</td><td>        <a id="18647c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18647c36" class="tk">TCDWORD4_51</a>;<span class="ct">/* offset: 0x1664 size: 32 bit */</span></td></tr>
<tr name="18648" id="18648">
<td>18648</td><td></td></tr>
<tr name="18649" id="18649">
<td>18649</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18650" id="18650">
<td>18650</td><td>        <a id="18650c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18650c36" class="tk">TCDWORD8_51</a>;<span class="ct">/* offset: 0x1668 size: 32 bit */</span></td></tr>
<tr name="18651" id="18651">
<td>18651</td><td></td></tr>
<tr name="18652" id="18652">
<td>18652</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18653" id="18653">
<td>18653</td><td>        <a id="18653c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18653c37" class="tk">TCDWORD12_51</a>;<span class="ct">/* offset: 0x166C size: 32 bit */</span></td></tr>
<tr name="18654" id="18654">
<td>18654</td><td></td></tr>
<tr name="18655" id="18655">
<td>18655</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18656" id="18656">
<td>18656</td><td>        <a id="18656c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18656c37" class="tk">TCDWORD16_51</a>;<span class="ct">/* offset: 0x1670 size: 32 bit */</span></td></tr>
<tr name="18657" id="18657">
<td>18657</td><td></td></tr>
<tr name="18658" id="18658">
<td>18658</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18659" id="18659">
<td>18659</td><td>        <a id="18659c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18659c37" class="tk">TCDWORD20_51</a>;<span class="ct">/* offset: 0x1674 size: 32 bit */</span></td></tr>
<tr name="18660" id="18660">
<td>18660</td><td></td></tr>
<tr name="18661" id="18661">
<td>18661</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18662" id="18662">
<td>18662</td><td>        <a id="18662c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18662c37" class="tk">TCDWORD24_51</a>;<span class="ct">/* offset: 0x1678 size: 32 bit */</span></td></tr>
<tr name="18663" id="18663">
<td>18663</td><td></td></tr>
<tr name="18664" id="18664">
<td>18664</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18665" id="18665">
<td>18665</td><td>        <a id="18665c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18665c37" class="tk">TCDWORD28_51</a>;<span class="ct">/* offset: 0x167C size: 32 bit */</span></td></tr>
<tr name="18666" id="18666">
<td>18666</td><td></td></tr>
<tr name="18667" id="18667">
<td>18667</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18668" id="18668">
<td>18668</td><td>        <a id="18668c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18668c36" class="tk">TCDWORD0_52</a>;<span class="ct">/* offset: 0x1680 size: 32 bit */</span></td></tr>
<tr name="18669" id="18669">
<td>18669</td><td></td></tr>
<tr name="18670" id="18670">
<td>18670</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18671" id="18671">
<td>18671</td><td>        <a id="18671c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18671c36" class="tk">TCDWORD4_52</a>;<span class="ct">/* offset: 0x1684 size: 32 bit */</span></td></tr>
<tr name="18672" id="18672">
<td>18672</td><td></td></tr>
<tr name="18673" id="18673">
<td>18673</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18674" id="18674">
<td>18674</td><td>        <a id="18674c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18674c36" class="tk">TCDWORD8_52</a>;<span class="ct">/* offset: 0x1688 size: 32 bit */</span></td></tr>
<tr name="18675" id="18675">
<td>18675</td><td></td></tr>
<tr name="18676" id="18676">
<td>18676</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18677" id="18677">
<td>18677</td><td>        <a id="18677c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18677c37" class="tk">TCDWORD12_52</a>;<span class="ct">/* offset: 0x168C size: 32 bit */</span></td></tr>
<tr name="18678" id="18678">
<td>18678</td><td></td></tr>
<tr name="18679" id="18679">
<td>18679</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18680" id="18680">
<td>18680</td><td>        <a id="18680c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18680c37" class="tk">TCDWORD16_52</a>;<span class="ct">/* offset: 0x1690 size: 32 bit */</span></td></tr>
<tr name="18681" id="18681">
<td>18681</td><td></td></tr>
<tr name="18682" id="18682">
<td>18682</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18683" id="18683">
<td>18683</td><td>        <a id="18683c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18683c37" class="tk">TCDWORD20_52</a>;<span class="ct">/* offset: 0x1694 size: 32 bit */</span></td></tr>
<tr name="18684" id="18684">
<td>18684</td><td></td></tr>
<tr name="18685" id="18685">
<td>18685</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18686" id="18686">
<td>18686</td><td>        <a id="18686c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18686c37" class="tk">TCDWORD24_52</a>;<span class="ct">/* offset: 0x1698 size: 32 bit */</span></td></tr>
<tr name="18687" id="18687">
<td>18687</td><td></td></tr>
<tr name="18688" id="18688">
<td>18688</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18689" id="18689">
<td>18689</td><td>        <a id="18689c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18689c37" class="tk">TCDWORD28_52</a>;<span class="ct">/* offset: 0x169C size: 32 bit */</span></td></tr>
<tr name="18690" id="18690">
<td>18690</td><td></td></tr>
<tr name="18691" id="18691">
<td>18691</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18692" id="18692">
<td>18692</td><td>        <a id="18692c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18692c36" class="tk">TCDWORD0_53</a>;<span class="ct">/* offset: 0x16A0 size: 32 bit */</span></td></tr>
<tr name="18693" id="18693">
<td>18693</td><td></td></tr>
<tr name="18694" id="18694">
<td>18694</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18695" id="18695">
<td>18695</td><td>        <a id="18695c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18695c36" class="tk">TCDWORD4_53</a>;<span class="ct">/* offset: 0x16A4 size: 32 bit */</span></td></tr>
<tr name="18696" id="18696">
<td>18696</td><td></td></tr>
<tr name="18697" id="18697">
<td>18697</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18698" id="18698">
<td>18698</td><td>        <a id="18698c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18698c36" class="tk">TCDWORD8_53</a>;<span class="ct">/* offset: 0x16A8 size: 32 bit */</span></td></tr>
<tr name="18699" id="18699">
<td>18699</td><td></td></tr>
<tr name="18700" id="18700">
<td>18700</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18701" id="18701">
<td>18701</td><td>        <a id="18701c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18701c37" class="tk">TCDWORD12_53</a>;<span class="ct">/* offset: 0x16AC size: 32 bit */</span></td></tr>
<tr name="18702" id="18702">
<td>18702</td><td></td></tr>
<tr name="18703" id="18703">
<td>18703</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18704" id="18704">
<td>18704</td><td>        <a id="18704c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18704c37" class="tk">TCDWORD16_53</a>;<span class="ct">/* offset: 0x16B0 size: 32 bit */</span></td></tr>
<tr name="18705" id="18705">
<td>18705</td><td></td></tr>
<tr name="18706" id="18706">
<td>18706</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18707" id="18707">
<td>18707</td><td>        <a id="18707c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18707c37" class="tk">TCDWORD20_53</a>;<span class="ct">/* offset: 0x16B4 size: 32 bit */</span></td></tr>
<tr name="18708" id="18708">
<td>18708</td><td></td></tr>
<tr name="18709" id="18709">
<td>18709</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18710" id="18710">
<td>18710</td><td>        <a id="18710c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18710c37" class="tk">TCDWORD24_53</a>;<span class="ct">/* offset: 0x16B8 size: 32 bit */</span></td></tr>
<tr name="18711" id="18711">
<td>18711</td><td></td></tr>
<tr name="18712" id="18712">
<td>18712</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18713" id="18713">
<td>18713</td><td>        <a id="18713c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18713c37" class="tk">TCDWORD28_53</a>;<span class="ct">/* offset: 0x16BC size: 32 bit */</span></td></tr>
<tr name="18714" id="18714">
<td>18714</td><td></td></tr>
<tr name="18715" id="18715">
<td>18715</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18716" id="18716">
<td>18716</td><td>        <a id="18716c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18716c36" class="tk">TCDWORD0_54</a>;<span class="ct">/* offset: 0x16C0 size: 32 bit */</span></td></tr>
<tr name="18717" id="18717">
<td>18717</td><td></td></tr>
<tr name="18718" id="18718">
<td>18718</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18719" id="18719">
<td>18719</td><td>        <a id="18719c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18719c36" class="tk">TCDWORD4_54</a>;<span class="ct">/* offset: 0x16C4 size: 32 bit */</span></td></tr>
<tr name="18720" id="18720">
<td>18720</td><td></td></tr>
<tr name="18721" id="18721">
<td>18721</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18722" id="18722">
<td>18722</td><td>        <a id="18722c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18722c36" class="tk">TCDWORD8_54</a>;<span class="ct">/* offset: 0x16C8 size: 32 bit */</span></td></tr>
<tr name="18723" id="18723">
<td>18723</td><td></td></tr>
<tr name="18724" id="18724">
<td>18724</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18725" id="18725">
<td>18725</td><td>        <a id="18725c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18725c37" class="tk">TCDWORD12_54</a>;<span class="ct">/* offset: 0x16CC size: 32 bit */</span></td></tr>
<tr name="18726" id="18726">
<td>18726</td><td></td></tr>
<tr name="18727" id="18727">
<td>18727</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18728" id="18728">
<td>18728</td><td>        <a id="18728c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18728c37" class="tk">TCDWORD16_54</a>;<span class="ct">/* offset: 0x16D0 size: 32 bit */</span></td></tr>
<tr name="18729" id="18729">
<td>18729</td><td></td></tr>
<tr name="18730" id="18730">
<td>18730</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18731" id="18731">
<td>18731</td><td>        <a id="18731c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18731c37" class="tk">TCDWORD20_54</a>;<span class="ct">/* offset: 0x16D4 size: 32 bit */</span></td></tr>
<tr name="18732" id="18732">
<td>18732</td><td></td></tr>
<tr name="18733" id="18733">
<td>18733</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18734" id="18734">
<td>18734</td><td>        <a id="18734c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18734c37" class="tk">TCDWORD24_54</a>;<span class="ct">/* offset: 0x16D8 size: 32 bit */</span></td></tr>
<tr name="18735" id="18735">
<td>18735</td><td></td></tr>
<tr name="18736" id="18736">
<td>18736</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18737" id="18737">
<td>18737</td><td>        <a id="18737c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18737c37" class="tk">TCDWORD28_54</a>;<span class="ct">/* offset: 0x16DC size: 32 bit */</span></td></tr>
<tr name="18738" id="18738">
<td>18738</td><td></td></tr>
<tr name="18739" id="18739">
<td>18739</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18740" id="18740">
<td>18740</td><td>        <a id="18740c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18740c36" class="tk">TCDWORD0_55</a>;<span class="ct">/* offset: 0x16E0 size: 32 bit */</span></td></tr>
<tr name="18741" id="18741">
<td>18741</td><td></td></tr>
<tr name="18742" id="18742">
<td>18742</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18743" id="18743">
<td>18743</td><td>        <a id="18743c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18743c36" class="tk">TCDWORD4_55</a>;<span class="ct">/* offset: 0x16E4 size: 32 bit */</span></td></tr>
<tr name="18744" id="18744">
<td>18744</td><td></td></tr>
<tr name="18745" id="18745">
<td>18745</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18746" id="18746">
<td>18746</td><td>        <a id="18746c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18746c36" class="tk">TCDWORD8_55</a>;<span class="ct">/* offset: 0x16E8 size: 32 bit */</span></td></tr>
<tr name="18747" id="18747">
<td>18747</td><td></td></tr>
<tr name="18748" id="18748">
<td>18748</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18749" id="18749">
<td>18749</td><td>        <a id="18749c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18749c37" class="tk">TCDWORD12_55</a>;<span class="ct">/* offset: 0x16EC size: 32 bit */</span></td></tr>
<tr name="18750" id="18750">
<td>18750</td><td></td></tr>
<tr name="18751" id="18751">
<td>18751</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18752" id="18752">
<td>18752</td><td>        <a id="18752c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18752c37" class="tk">TCDWORD16_55</a>;<span class="ct">/* offset: 0x16F0 size: 32 bit */</span></td></tr>
<tr name="18753" id="18753">
<td>18753</td><td></td></tr>
<tr name="18754" id="18754">
<td>18754</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18755" id="18755">
<td>18755</td><td>        <a id="18755c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18755c37" class="tk">TCDWORD20_55</a>;<span class="ct">/* offset: 0x16F4 size: 32 bit */</span></td></tr>
<tr name="18756" id="18756">
<td>18756</td><td></td></tr>
<tr name="18757" id="18757">
<td>18757</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18758" id="18758">
<td>18758</td><td>        <a id="18758c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18758c37" class="tk">TCDWORD24_55</a>;<span class="ct">/* offset: 0x16F8 size: 32 bit */</span></td></tr>
<tr name="18759" id="18759">
<td>18759</td><td></td></tr>
<tr name="18760" id="18760">
<td>18760</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18761" id="18761">
<td>18761</td><td>        <a id="18761c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18761c37" class="tk">TCDWORD28_55</a>;<span class="ct">/* offset: 0x16FC size: 32 bit */</span></td></tr>
<tr name="18762" id="18762">
<td>18762</td><td></td></tr>
<tr name="18763" id="18763">
<td>18763</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18764" id="18764">
<td>18764</td><td>        <a id="18764c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18764c36" class="tk">TCDWORD0_56</a>;<span class="ct">/* offset: 0x1700 size: 32 bit */</span></td></tr>
<tr name="18765" id="18765">
<td>18765</td><td></td></tr>
<tr name="18766" id="18766">
<td>18766</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18767" id="18767">
<td>18767</td><td>        <a id="18767c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18767c36" class="tk">TCDWORD4_56</a>;<span class="ct">/* offset: 0x1704 size: 32 bit */</span></td></tr>
<tr name="18768" id="18768">
<td>18768</td><td></td></tr>
<tr name="18769" id="18769">
<td>18769</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18770" id="18770">
<td>18770</td><td>        <a id="18770c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18770c36" class="tk">TCDWORD8_56</a>;<span class="ct">/* offset: 0x1708 size: 32 bit */</span></td></tr>
<tr name="18771" id="18771">
<td>18771</td><td></td></tr>
<tr name="18772" id="18772">
<td>18772</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18773" id="18773">
<td>18773</td><td>        <a id="18773c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18773c37" class="tk">TCDWORD12_56</a>;<span class="ct">/* offset: 0x170C size: 32 bit */</span></td></tr>
<tr name="18774" id="18774">
<td>18774</td><td></td></tr>
<tr name="18775" id="18775">
<td>18775</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18776" id="18776">
<td>18776</td><td>        <a id="18776c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18776c37" class="tk">TCDWORD16_56</a>;<span class="ct">/* offset: 0x1710 size: 32 bit */</span></td></tr>
<tr name="18777" id="18777">
<td>18777</td><td></td></tr>
<tr name="18778" id="18778">
<td>18778</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18779" id="18779">
<td>18779</td><td>        <a id="18779c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18779c37" class="tk">TCDWORD20_56</a>;<span class="ct">/* offset: 0x1714 size: 32 bit */</span></td></tr>
<tr name="18780" id="18780">
<td>18780</td><td></td></tr>
<tr name="18781" id="18781">
<td>18781</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18782" id="18782">
<td>18782</td><td>        <a id="18782c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18782c37" class="tk">TCDWORD24_56</a>;<span class="ct">/* offset: 0x1718 size: 32 bit */</span></td></tr>
<tr name="18783" id="18783">
<td>18783</td><td></td></tr>
<tr name="18784" id="18784">
<td>18784</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18785" id="18785">
<td>18785</td><td>        <a id="18785c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18785c37" class="tk">TCDWORD28_56</a>;<span class="ct">/* offset: 0x171C size: 32 bit */</span></td></tr>
<tr name="18786" id="18786">
<td>18786</td><td></td></tr>
<tr name="18787" id="18787">
<td>18787</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18788" id="18788">
<td>18788</td><td>        <a id="18788c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18788c36" class="tk">TCDWORD0_57</a>;<span class="ct">/* offset: 0x1720 size: 32 bit */</span></td></tr>
<tr name="18789" id="18789">
<td>18789</td><td></td></tr>
<tr name="18790" id="18790">
<td>18790</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18791" id="18791">
<td>18791</td><td>        <a id="18791c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18791c36" class="tk">TCDWORD4_57</a>;<span class="ct">/* offset: 0x1724 size: 32 bit */</span></td></tr>
<tr name="18792" id="18792">
<td>18792</td><td></td></tr>
<tr name="18793" id="18793">
<td>18793</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18794" id="18794">
<td>18794</td><td>        <a id="18794c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18794c36" class="tk">TCDWORD8_57</a>;<span class="ct">/* offset: 0x1728 size: 32 bit */</span></td></tr>
<tr name="18795" id="18795">
<td>18795</td><td></td></tr>
<tr name="18796" id="18796">
<td>18796</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18797" id="18797">
<td>18797</td><td>        <a id="18797c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18797c37" class="tk">TCDWORD12_57</a>;<span class="ct">/* offset: 0x172C size: 32 bit */</span></td></tr>
<tr name="18798" id="18798">
<td>18798</td><td></td></tr>
<tr name="18799" id="18799">
<td>18799</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18800" id="18800">
<td>18800</td><td>        <a id="18800c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18800c37" class="tk">TCDWORD16_57</a>;<span class="ct">/* offset: 0x1730 size: 32 bit */</span></td></tr>
<tr name="18801" id="18801">
<td>18801</td><td></td></tr>
<tr name="18802" id="18802">
<td>18802</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18803" id="18803">
<td>18803</td><td>        <a id="18803c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18803c37" class="tk">TCDWORD20_57</a>;<span class="ct">/* offset: 0x1734 size: 32 bit */</span></td></tr>
<tr name="18804" id="18804">
<td>18804</td><td></td></tr>
<tr name="18805" id="18805">
<td>18805</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18806" id="18806">
<td>18806</td><td>        <a id="18806c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18806c37" class="tk">TCDWORD24_57</a>;<span class="ct">/* offset: 0x1738 size: 32 bit */</span></td></tr>
<tr name="18807" id="18807">
<td>18807</td><td></td></tr>
<tr name="18808" id="18808">
<td>18808</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18809" id="18809">
<td>18809</td><td>        <a id="18809c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18809c37" class="tk">TCDWORD28_57</a>;<span class="ct">/* offset: 0x173C size: 32 bit */</span></td></tr>
<tr name="18810" id="18810">
<td>18810</td><td></td></tr>
<tr name="18811" id="18811">
<td>18811</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18812" id="18812">
<td>18812</td><td>        <a id="18812c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18812c36" class="tk">TCDWORD0_58</a>;<span class="ct">/* offset: 0x1740 size: 32 bit */</span></td></tr>
<tr name="18813" id="18813">
<td>18813</td><td></td></tr>
<tr name="18814" id="18814">
<td>18814</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18815" id="18815">
<td>18815</td><td>        <a id="18815c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18815c36" class="tk">TCDWORD4_58</a>;<span class="ct">/* offset: 0x1744 size: 32 bit */</span></td></tr>
<tr name="18816" id="18816">
<td>18816</td><td></td></tr>
<tr name="18817" id="18817">
<td>18817</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18818" id="18818">
<td>18818</td><td>        <a id="18818c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18818c36" class="tk">TCDWORD8_58</a>;<span class="ct">/* offset: 0x1748 size: 32 bit */</span></td></tr>
<tr name="18819" id="18819">
<td>18819</td><td></td></tr>
<tr name="18820" id="18820">
<td>18820</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18821" id="18821">
<td>18821</td><td>        <a id="18821c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18821c37" class="tk">TCDWORD12_58</a>;<span class="ct">/* offset: 0x174C size: 32 bit */</span></td></tr>
<tr name="18822" id="18822">
<td>18822</td><td></td></tr>
<tr name="18823" id="18823">
<td>18823</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18824" id="18824">
<td>18824</td><td>        <a id="18824c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18824c37" class="tk">TCDWORD16_58</a>;<span class="ct">/* offset: 0x1750 size: 32 bit */</span></td></tr>
<tr name="18825" id="18825">
<td>18825</td><td></td></tr>
<tr name="18826" id="18826">
<td>18826</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18827" id="18827">
<td>18827</td><td>        <a id="18827c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18827c37" class="tk">TCDWORD20_58</a>;<span class="ct">/* offset: 0x1754 size: 32 bit */</span></td></tr>
<tr name="18828" id="18828">
<td>18828</td><td></td></tr>
<tr name="18829" id="18829">
<td>18829</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18830" id="18830">
<td>18830</td><td>        <a id="18830c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18830c37" class="tk">TCDWORD24_58</a>;<span class="ct">/* offset: 0x1758 size: 32 bit */</span></td></tr>
<tr name="18831" id="18831">
<td>18831</td><td></td></tr>
<tr name="18832" id="18832">
<td>18832</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18833" id="18833">
<td>18833</td><td>        <a id="18833c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18833c37" class="tk">TCDWORD28_58</a>;<span class="ct">/* offset: 0x175C size: 32 bit */</span></td></tr>
<tr name="18834" id="18834">
<td>18834</td><td></td></tr>
<tr name="18835" id="18835">
<td>18835</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18836" id="18836">
<td>18836</td><td>        <a id="18836c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18836c36" class="tk">TCDWORD0_59</a>;<span class="ct">/* offset: 0x1760 size: 32 bit */</span></td></tr>
<tr name="18837" id="18837">
<td>18837</td><td></td></tr>
<tr name="18838" id="18838">
<td>18838</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18839" id="18839">
<td>18839</td><td>        <a id="18839c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18839c36" class="tk">TCDWORD4_59</a>;<span class="ct">/* offset: 0x1764 size: 32 bit */</span></td></tr>
<tr name="18840" id="18840">
<td>18840</td><td></td></tr>
<tr name="18841" id="18841">
<td>18841</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18842" id="18842">
<td>18842</td><td>        <a id="18842c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18842c36" class="tk">TCDWORD8_59</a>;<span class="ct">/* offset: 0x1768 size: 32 bit */</span></td></tr>
<tr name="18843" id="18843">
<td>18843</td><td></td></tr>
<tr name="18844" id="18844">
<td>18844</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18845" id="18845">
<td>18845</td><td>        <a id="18845c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18845c37" class="tk">TCDWORD12_59</a>;<span class="ct">/* offset: 0x176C size: 32 bit */</span></td></tr>
<tr name="18846" id="18846">
<td>18846</td><td></td></tr>
<tr name="18847" id="18847">
<td>18847</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18848" id="18848">
<td>18848</td><td>        <a id="18848c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18848c37" class="tk">TCDWORD16_59</a>;<span class="ct">/* offset: 0x1770 size: 32 bit */</span></td></tr>
<tr name="18849" id="18849">
<td>18849</td><td></td></tr>
<tr name="18850" id="18850">
<td>18850</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18851" id="18851">
<td>18851</td><td>        <a id="18851c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18851c37" class="tk">TCDWORD20_59</a>;<span class="ct">/* offset: 0x1774 size: 32 bit */</span></td></tr>
<tr name="18852" id="18852">
<td>18852</td><td></td></tr>
<tr name="18853" id="18853">
<td>18853</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18854" id="18854">
<td>18854</td><td>        <a id="18854c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18854c37" class="tk">TCDWORD24_59</a>;<span class="ct">/* offset: 0x1778 size: 32 bit */</span></td></tr>
<tr name="18855" id="18855">
<td>18855</td><td></td></tr>
<tr name="18856" id="18856">
<td>18856</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18857" id="18857">
<td>18857</td><td>        <a id="18857c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18857c37" class="tk">TCDWORD28_59</a>;<span class="ct">/* offset: 0x177C size: 32 bit */</span></td></tr>
<tr name="18858" id="18858">
<td>18858</td><td></td></tr>
<tr name="18859" id="18859">
<td>18859</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18860" id="18860">
<td>18860</td><td>        <a id="18860c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18860c36" class="tk">TCDWORD0_60</a>;<span class="ct">/* offset: 0x1780 size: 32 bit */</span></td></tr>
<tr name="18861" id="18861">
<td>18861</td><td></td></tr>
<tr name="18862" id="18862">
<td>18862</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18863" id="18863">
<td>18863</td><td>        <a id="18863c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18863c36" class="tk">TCDWORD4_60</a>;<span class="ct">/* offset: 0x1784 size: 32 bit */</span></td></tr>
<tr name="18864" id="18864">
<td>18864</td><td></td></tr>
<tr name="18865" id="18865">
<td>18865</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18866" id="18866">
<td>18866</td><td>        <a id="18866c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18866c36" class="tk">TCDWORD8_60</a>;<span class="ct">/* offset: 0x1788 size: 32 bit */</span></td></tr>
<tr name="18867" id="18867">
<td>18867</td><td></td></tr>
<tr name="18868" id="18868">
<td>18868</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18869" id="18869">
<td>18869</td><td>        <a id="18869c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18869c37" class="tk">TCDWORD12_60</a>;<span class="ct">/* offset: 0x178C size: 32 bit */</span></td></tr>
<tr name="18870" id="18870">
<td>18870</td><td></td></tr>
<tr name="18871" id="18871">
<td>18871</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18872" id="18872">
<td>18872</td><td>        <a id="18872c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18872c37" class="tk">TCDWORD16_60</a>;<span class="ct">/* offset: 0x1790 size: 32 bit */</span></td></tr>
<tr name="18873" id="18873">
<td>18873</td><td></td></tr>
<tr name="18874" id="18874">
<td>18874</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18875" id="18875">
<td>18875</td><td>        <a id="18875c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18875c37" class="tk">TCDWORD20_60</a>;<span class="ct">/* offset: 0x1794 size: 32 bit */</span></td></tr>
<tr name="18876" id="18876">
<td>18876</td><td></td></tr>
<tr name="18877" id="18877">
<td>18877</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18878" id="18878">
<td>18878</td><td>        <a id="18878c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18878c37" class="tk">TCDWORD24_60</a>;<span class="ct">/* offset: 0x1798 size: 32 bit */</span></td></tr>
<tr name="18879" id="18879">
<td>18879</td><td></td></tr>
<tr name="18880" id="18880">
<td>18880</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18881" id="18881">
<td>18881</td><td>        <a id="18881c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18881c37" class="tk">TCDWORD28_60</a>;<span class="ct">/* offset: 0x179C size: 32 bit */</span></td></tr>
<tr name="18882" id="18882">
<td>18882</td><td></td></tr>
<tr name="18883" id="18883">
<td>18883</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18884" id="18884">
<td>18884</td><td>        <a id="18884c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18884c36" class="tk">TCDWORD0_61</a>;<span class="ct">/* offset: 0x17A0 size: 32 bit */</span></td></tr>
<tr name="18885" id="18885">
<td>18885</td><td></td></tr>
<tr name="18886" id="18886">
<td>18886</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18887" id="18887">
<td>18887</td><td>        <a id="18887c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18887c36" class="tk">TCDWORD4_61</a>;<span class="ct">/* offset: 0x17A4 size: 32 bit */</span></td></tr>
<tr name="18888" id="18888">
<td>18888</td><td></td></tr>
<tr name="18889" id="18889">
<td>18889</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18890" id="18890">
<td>18890</td><td>        <a id="18890c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18890c36" class="tk">TCDWORD8_61</a>;<span class="ct">/* offset: 0x17A8 size: 32 bit */</span></td></tr>
<tr name="18891" id="18891">
<td>18891</td><td></td></tr>
<tr name="18892" id="18892">
<td>18892</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18893" id="18893">
<td>18893</td><td>        <a id="18893c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18893c37" class="tk">TCDWORD12_61</a>;<span class="ct">/* offset: 0x17AC size: 32 bit */</span></td></tr>
<tr name="18894" id="18894">
<td>18894</td><td></td></tr>
<tr name="18895" id="18895">
<td>18895</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18896" id="18896">
<td>18896</td><td>        <a id="18896c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18896c37" class="tk">TCDWORD16_61</a>;<span class="ct">/* offset: 0x17B0 size: 32 bit */</span></td></tr>
<tr name="18897" id="18897">
<td>18897</td><td></td></tr>
<tr name="18898" id="18898">
<td>18898</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18899" id="18899">
<td>18899</td><td>        <a id="18899c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18899c37" class="tk">TCDWORD20_61</a>;<span class="ct">/* offset: 0x17B4 size: 32 bit */</span></td></tr>
<tr name="18900" id="18900">
<td>18900</td><td></td></tr>
<tr name="18901" id="18901">
<td>18901</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18902" id="18902">
<td>18902</td><td>        <a id="18902c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18902c37" class="tk">TCDWORD24_61</a>;<span class="ct">/* offset: 0x17B8 size: 32 bit */</span></td></tr>
<tr name="18903" id="18903">
<td>18903</td><td></td></tr>
<tr name="18904" id="18904">
<td>18904</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18905" id="18905">
<td>18905</td><td>        <a id="18905c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18905c37" class="tk">TCDWORD28_61</a>;<span class="ct">/* offset: 0x17BC size: 32 bit */</span></td></tr>
<tr name="18906" id="18906">
<td>18906</td><td></td></tr>
<tr name="18907" id="18907">
<td>18907</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18908" id="18908">
<td>18908</td><td>        <a id="18908c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18908c36" class="tk">TCDWORD0_62</a>;<span class="ct">/* offset: 0x17C0 size: 32 bit */</span></td></tr>
<tr name="18909" id="18909">
<td>18909</td><td></td></tr>
<tr name="18910" id="18910">
<td>18910</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18911" id="18911">
<td>18911</td><td>        <a id="18911c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18911c36" class="tk">TCDWORD4_62</a>;<span class="ct">/* offset: 0x17C4 size: 32 bit */</span></td></tr>
<tr name="18912" id="18912">
<td>18912</td><td></td></tr>
<tr name="18913" id="18913">
<td>18913</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18914" id="18914">
<td>18914</td><td>        <a id="18914c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18914c36" class="tk">TCDWORD8_62</a>;<span class="ct">/* offset: 0x17C8 size: 32 bit */</span></td></tr>
<tr name="18915" id="18915">
<td>18915</td><td></td></tr>
<tr name="18916" id="18916">
<td>18916</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18917" id="18917">
<td>18917</td><td>        <a id="18917c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18917c37" class="tk">TCDWORD12_62</a>;<span class="ct">/* offset: 0x17CC size: 32 bit */</span></td></tr>
<tr name="18918" id="18918">
<td>18918</td><td></td></tr>
<tr name="18919" id="18919">
<td>18919</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18920" id="18920">
<td>18920</td><td>        <a id="18920c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18920c37" class="tk">TCDWORD16_62</a>;<span class="ct">/* offset: 0x17D0 size: 32 bit */</span></td></tr>
<tr name="18921" id="18921">
<td>18921</td><td></td></tr>
<tr name="18922" id="18922">
<td>18922</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18923" id="18923">
<td>18923</td><td>        <a id="18923c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18923c37" class="tk">TCDWORD20_62</a>;<span class="ct">/* offset: 0x17D4 size: 32 bit */</span></td></tr>
<tr name="18924" id="18924">
<td>18924</td><td></td></tr>
<tr name="18925" id="18925">
<td>18925</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18926" id="18926">
<td>18926</td><td>        <a id="18926c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18926c37" class="tk">TCDWORD24_62</a>;<span class="ct">/* offset: 0x17D8 size: 32 bit */</span></td></tr>
<tr name="18927" id="18927">
<td>18927</td><td></td></tr>
<tr name="18928" id="18928">
<td>18928</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18929" id="18929">
<td>18929</td><td>        <a id="18929c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18929c37" class="tk">TCDWORD28_62</a>;<span class="ct">/* offset: 0x17DC size: 32 bit */</span></td></tr>
<tr name="18930" id="18930">
<td>18930</td><td></td></tr>
<tr name="18931" id="18931">
<td>18931</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word0 - Source Address */</span></td></tr>
<tr name="18932" id="18932">
<td>18932</td><td>        <a id="18932c9" class="tk">SPP_DMA2_TCDWORD0__32B_tag</a> <a id="18932c36" class="tk">TCDWORD0_63</a>;<span class="ct">/* offset: 0x17E0 size: 32 bit */</span></td></tr>
<tr name="18933" id="18933">
<td>18933</td><td></td></tr>
<tr name="18934" id="18934">
<td>18934</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word1 - smod, ssize, dmod, dsize, soff */</span></td></tr>
<tr name="18935" id="18935">
<td>18935</td><td>        <a id="18935c9" class="tk">SPP_DMA2_TCDWORD4__32B_tag</a> <a id="18935c36" class="tk">TCDWORD4_63</a>;<span class="ct">/* offset: 0x17E4 size: 32 bit */</span></td></tr>
<tr name="18936" id="18936">
<td>18936</td><td></td></tr>
<tr name="18937" id="18937">
<td>18937</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word2 - nbytes */</span></td></tr>
<tr name="18938" id="18938">
<td>18938</td><td>        <a id="18938c9" class="tk">SPP_DMA2_TCDWORD8__32B_tag</a> <a id="18938c36" class="tk">TCDWORD8_63</a>;<span class="ct">/* offset: 0x17E8 size: 32 bit */</span></td></tr>
<tr name="18939" id="18939">
<td>18939</td><td></td></tr>
<tr name="18940" id="18940">
<td>18940</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word3 - slast */</span></td></tr>
<tr name="18941" id="18941">
<td>18941</td><td>        <a id="18941c9" class="tk">SPP_DMA2_TCDWORD12__32B_tag</a> <a id="18941c37" class="tk">TCDWORD12_63</a>;<span class="ct">/* offset: 0x17EC size: 32 bit */</span></td></tr>
<tr name="18942" id="18942">
<td>18942</td><td></td></tr>
<tr name="18943" id="18943">
<td>18943</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word4 - daddr */</span></td></tr>
<tr name="18944" id="18944">
<td>18944</td><td>        <a id="18944c9" class="tk">SPP_DMA2_TCDWORD16__32B_tag</a> <a id="18944c37" class="tk">TCDWORD16_63</a>;<span class="ct">/* offset: 0x17F0 size: 32 bit */</span></td></tr>
<tr name="18945" id="18945">
<td>18945</td><td></td></tr>
<tr name="18946" id="18946">
<td>18946</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word5 -  citer.e_link, citer, doff */</span></td></tr>
<tr name="18947" id="18947">
<td>18947</td><td>        <a id="18947c9" class="tk">SPP_DMA2_TCDWORD20__32B_tag</a> <a id="18947c37" class="tk">TCDWORD20_63</a>;<span class="ct">/* offset: 0x17F4 size: 32 bit */</span></td></tr>
<tr name="18948" id="18948">
<td>18948</td><td></td></tr>
<tr name="18949" id="18949">
<td>18949</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word6 -  dlast_sga */</span></td></tr>
<tr name="18950" id="18950">
<td>18950</td><td>        <a id="18950c9" class="tk">SPP_DMA2_TCDWORD24__32B_tag</a> <a id="18950c37" class="tk">TCDWORD24_63</a>;<span class="ct">/* offset: 0x17F8 size: 32 bit */</span></td></tr>
<tr name="18951" id="18951">
<td>18951</td><td></td></tr>
<tr name="18952" id="18952">
<td>18952</td><td>        <span class="ct">/* SPP_DMA2_TCDn Word7 -  biter, etc. */</span></td></tr>
<tr name="18953" id="18953">
<td>18953</td><td>        <a id="18953c9" class="tk">SPP_DMA2_TCDWORD28__32B_tag</a> <a id="18953c37" class="tk">TCDWORD28_63</a>;<span class="ct">/* offset: 0x17FC size: 32 bit */</span></td></tr>
<tr name="18954" id="18954">
<td>18954</td><td>      <span class="br">}</span>;</td></tr>
<tr name="18955" id="18955">
<td>18955</td><td>    <span class="br">}</span>;</td></tr>
<tr name="18956" id="18956">
<td>18956</td><td></td></tr>
<tr name="18957" id="18957">
<td>18957</td><td>    <a id="18957c5" class="tk">int8_t</a> <a id="18957c12" class="tk">SPP_DMA2_reserved_1800</a>[10240];</td></tr>
<tr name="18958" id="18958">
<td>18958</td><td>  <span class="br">}</span> <a id="18958c5" class="tk">SPP_DMA2_tag</a>;</td></tr>
<tr name="18959" id="18959">
<td>18959</td><td></td></tr>
<tr name="18960" id="18960">
<td>18960</td><td><span class="pp">#define</span> <a id="18960c9" class="tk">SPP_DMA2</a>                       (<a id="18960c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="18960c52" class="tk">SPP_DMA2_tag</a> <a id="18960c65" class="tk">*</a>) 0xFFF44000UL)</td></tr>
<tr name="18961" id="18961">
<td>18961</td><td></td></tr>
<tr name="18962" id="18962">
<td>18962</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="18963" id="18963">
<td>18963</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="18964" id="18964">
<td>18964</td><td>  <span class="ct">/* Module: INTC  */</span></td></tr>
<tr name="18965" id="18965">
<td>18965</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="18966" id="18966">
<td>18966</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="18967" id="18967">
<td>18967</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* BCR - Block Configuration Register */</span></td></tr>
<tr name="18968" id="18968">
<td>18968</td><td>    <a id="18968c5" class="tk">vuint32_t</a> <a id="18968c15" class="tk">R</a>;</td></tr>
<tr name="18969" id="18969">
<td>18969</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="18970" id="18970">
<td>18970</td><td>     <a id="18970c6" class="tk">vuint32_t</a><a id="18970c15" class="tk">:</a></td></tr>
<tr name="18971" id="18971">
<td>18971</td><td>      18;</td></tr>
<tr name="18972" id="18972">
<td>18972</td><td>      <a id="18972c7" class="tk">vuint32_t</a> <a id="18972c17" class="tk">VTES_PRC1</a><a id="18972c26" class="tk">:</a>1;           <span class="ct">/* Vector Table Entry Size - Processor 1 */</span></td></tr>
<tr name="18973" id="18973">
<td>18973</td><td>     <a id="18973c6" class="tk">vuint32_t</a><a id="18973c15" class="tk">:</a></td></tr>
<tr name="18974" id="18974">
<td>18974</td><td>      4;</td></tr>
<tr name="18975" id="18975">
<td>18975</td><td>      <a id="18975c7" class="tk">vuint32_t</a> <a id="18975c17" class="tk">HVEN_PRC1</a><a id="18975c26" class="tk">:</a>1;           <span class="ct">/* Hardware Vector Enable - Processor 1 */</span></td></tr>
<tr name="18976" id="18976">
<td>18976</td><td>     <a id="18976c6" class="tk">vuint32_t</a><a id="18976c15" class="tk">:</a></td></tr>
<tr name="18977" id="18977">
<td>18977</td><td>      2;</td></tr>
<tr name="18978" id="18978">
<td>18978</td><td></td></tr>
<tr name="18979" id="18979">
<td>18979</td><td><span class="pp">#ifndef</span> <a id="18979c9" class="tk">USE_FIELD_ALIASES_INTC</a></td></tr>
<tr name="18980" id="18980">
<td>18980</td><td></td></tr>
<tr name="18981" id="18981">
<td>18981</td><td>      <a id="18981c7" class="tk">vuint32_t</a> <a id="18981c17" class="tk">VTES_PRC0</a><a id="18981c26" class="tk">:</a>1;           <span class="ct">/* Vector Table Entry Size - Processor 0 */</span></td></tr>
<tr name="18982" id="18982">
<td>18982</td><td></td></tr>
<tr name="18983" id="18983">
<td>18983</td><td><span class="pp">#else</span></td></tr>
<tr name="18984" id="18984">
<td>18984</td><td></td></tr>
<tr name="18985" id="18985">
<td>18985</td><td>      <a id="18985c7" class="tk">vuint32_t</a> <a id="18985c17" class="tk">VTES</a><a id="18985c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="18986" id="18986">
<td>18986</td><td></td></tr>
<tr name="18987" id="18987">
<td>18987</td><td><span class="pp">#endif</span></td></tr>
<tr name="18988" id="18988">
<td>18988</td><td></td></tr>
<tr name="18989" id="18989">
<td>18989</td><td>     <a id="18989c6" class="tk">vuint32_t</a><a id="18989c15" class="tk">:</a></td></tr>
<tr name="18990" id="18990">
<td>18990</td><td>      4;</td></tr>
<tr name="18991" id="18991">
<td>18991</td><td></td></tr>
<tr name="18992" id="18992">
<td>18992</td><td><span class="pp">#ifndef</span> <a id="18992c9" class="tk">USE_FIELD_ALIASES_INTC</a></td></tr>
<tr name="18993" id="18993">
<td>18993</td><td></td></tr>
<tr name="18994" id="18994">
<td>18994</td><td>      <a id="18994c7" class="tk">vuint32_t</a> <a id="18994c17" class="tk">HVEN_PRC0</a><a id="18994c26" class="tk">:</a>1;           <span class="ct">/* Hardware Vector Enable - Processor 0 */</span></td></tr>
<tr name="18995" id="18995">
<td>18995</td><td></td></tr>
<tr name="18996" id="18996">
<td>18996</td><td><span class="pp">#else</span></td></tr>
<tr name="18997" id="18997">
<td>18997</td><td></td></tr>
<tr name="18998" id="18998">
<td>18998</td><td>      <a id="18998c7" class="tk">vuint32_t</a> <a id="18998c17" class="tk">HVEN</a><a id="18998c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="18999" id="18999">
<td>18999</td><td></td></tr>
<tr name="19000" id="19000">
<td>19000</td><td><span class="pp">#endif</span></td></tr>
<tr name="19001" id="19001">
<td>19001</td><td></td></tr>
<tr name="19002" id="19002">
<td>19002</td><td>    <span class="br">}</span> <a id="19002c7" class="tk">B</a>;</td></tr>
<tr name="19003" id="19003">
<td>19003</td><td>  <span class="br">}</span> <a id="19003c5" class="tk">INTC_BCR_32B_tag</a>;</td></tr>
<tr name="19004" id="19004">
<td>19004</td><td></td></tr>
<tr name="19005" id="19005">
<td>19005</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CPR - Current Priority Register - Processor 0 */</span></td></tr>
<tr name="19006" id="19006">
<td>19006</td><td>    <a id="19006c5" class="tk">vuint32_t</a> <a id="19006c15" class="tk">R</a>;</td></tr>
<tr name="19007" id="19007">
<td>19007</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="19008" id="19008">
<td>19008</td><td>     <a id="19008c6" class="tk">vuint32_t</a><a id="19008c15" class="tk">:</a></td></tr>
<tr name="19009" id="19009">
<td>19009</td><td>      28;</td></tr>
<tr name="19010" id="19010">
<td>19010</td><td>      <a id="19010c7" class="tk">vuint32_t</a> <a id="19010c17" class="tk">PRI</a><a id="19010c20" class="tk">:</a>4;                 <span class="ct">/* Priority Bits */</span></td></tr>
<tr name="19011" id="19011">
<td>19011</td><td>    <span class="br">}</span> <a id="19011c7" class="tk">B</a>;</td></tr>
<tr name="19012" id="19012">
<td>19012</td><td>  <span class="br">}</span> <a id="19012c5" class="tk">INTC_CPR_PRC0_32B_tag</a>;</td></tr>
<tr name="19013" id="19013">
<td>19013</td><td></td></tr>
<tr name="19014" id="19014">
<td>19014</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CPR - Current Priority Register - Processor 1 */</span></td></tr>
<tr name="19015" id="19015">
<td>19015</td><td>    <a id="19015c5" class="tk">vuint32_t</a> <a id="19015c15" class="tk">R</a>;</td></tr>
<tr name="19016" id="19016">
<td>19016</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="19017" id="19017">
<td>19017</td><td>     <a id="19017c6" class="tk">vuint32_t</a><a id="19017c15" class="tk">:</a></td></tr>
<tr name="19018" id="19018">
<td>19018</td><td>      28;</td></tr>
<tr name="19019" id="19019">
<td>19019</td><td>      <a id="19019c7" class="tk">vuint32_t</a> <a id="19019c17" class="tk">PRI</a><a id="19019c20" class="tk">:</a>4;                 <span class="ct">/* Priority Bits */</span></td></tr>
<tr name="19020" id="19020">
<td>19020</td><td>    <span class="br">}</span> <a id="19020c7" class="tk">B</a>;</td></tr>
<tr name="19021" id="19021">
<td>19021</td><td>  <span class="br">}</span> <a id="19021c5" class="tk">INTC_CPR_PRC1_32B_tag</a>;</td></tr>
<tr name="19022" id="19022">
<td>19022</td><td></td></tr>
<tr name="19023" id="19023">
<td>19023</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* IACKR- Interrupt Acknowledge Register - Processor 0 */</span></td></tr>
<tr name="19024" id="19024">
<td>19024</td><td>    <a id="19024c5" class="tk">vuint32_t</a> <a id="19024c15" class="tk">R</a>;</td></tr>
<tr name="19025" id="19025">
<td>19025</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="19026" id="19026">
<td>19026</td><td></td></tr>
<tr name="19027" id="19027">
<td>19027</td><td><span class="pp">#ifndef</span> <a id="19027c9" class="tk">USE_FIELD_ALIASES_INTC</a></td></tr>
<tr name="19028" id="19028">
<td>19028</td><td></td></tr>
<tr name="19029" id="19029">
<td>19029</td><td>      <a id="19029c7" class="tk">vuint32_t</a> <a id="19029c17" class="tk">VTBA_PRC0</a><a id="19029c26" class="tk">:</a>21;          <span class="ct">/* Vector Table Base Address - Processor 0 */</span></td></tr>
<tr name="19030" id="19030">
<td>19030</td><td></td></tr>
<tr name="19031" id="19031">
<td>19031</td><td><span class="pp">#else</span></td></tr>
<tr name="19032" id="19032">
<td>19032</td><td></td></tr>
<tr name="19033" id="19033">
<td>19033</td><td>      <a id="19033c7" class="tk">vuint32_t</a> <a id="19033c17" class="tk">VTBA</a><a id="19033c21" class="tk">:</a>21;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="19034" id="19034">
<td>19034</td><td></td></tr>
<tr name="19035" id="19035">
<td>19035</td><td><span class="pp">#endif</span></td></tr>
<tr name="19036" id="19036">
<td>19036</td><td></td></tr>
<tr name="19037" id="19037">
<td>19037</td><td><span class="pp">#ifndef</span> <a id="19037c9" class="tk">USE_FIELD_ALIASES_INTC</a></td></tr>
<tr name="19038" id="19038">
<td>19038</td><td></td></tr>
<tr name="19039" id="19039">
<td>19039</td><td>      <a id="19039c7" class="tk">vuint32_t</a> <a id="19039c17" class="tk">INTEC_PRC0</a><a id="19039c27" class="tk">:</a>9;          <span class="ct">/* Interrupt Vector - Processor 0 */</span></td></tr>
<tr name="19040" id="19040">
<td>19040</td><td></td></tr>
<tr name="19041" id="19041">
<td>19041</td><td><span class="pp">#else</span></td></tr>
<tr name="19042" id="19042">
<td>19042</td><td></td></tr>
<tr name="19043" id="19043">
<td>19043</td><td>      <a id="19043c7" class="tk">vuint32_t</a> <a id="19043c17" class="tk">INTVEC</a><a id="19043c23" class="tk">:</a>9;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="19044" id="19044">
<td>19044</td><td></td></tr>
<tr name="19045" id="19045">
<td>19045</td><td><span class="pp">#endif</span></td></tr>
<tr name="19046" id="19046">
<td>19046</td><td></td></tr>
<tr name="19047" id="19047">
<td>19047</td><td>     <a id="19047c6" class="tk">vuint32_t</a><a id="19047c15" class="tk">:</a></td></tr>
<tr name="19048" id="19048">
<td>19048</td><td>      2;</td></tr>
<tr name="19049" id="19049">
<td>19049</td><td>    <span class="br">}</span> <a id="19049c7" class="tk">B</a>;</td></tr>
<tr name="19050" id="19050">
<td>19050</td><td>  <span class="br">}</span> <a id="19050c5" class="tk">INTC_IACKR_PRC0_32B_tag</a>;</td></tr>
<tr name="19051" id="19051">
<td>19051</td><td></td></tr>
<tr name="19052" id="19052">
<td>19052</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* IACKR- Interrupt Acknowledge Register - Processor 1 */</span></td></tr>
<tr name="19053" id="19053">
<td>19053</td><td>    <a id="19053c5" class="tk">vuint32_t</a> <a id="19053c15" class="tk">R</a>;</td></tr>
<tr name="19054" id="19054">
<td>19054</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="19055" id="19055">
<td>19055</td><td>      <a id="19055c7" class="tk">vuint32_t</a> <a id="19055c17" class="tk">VTBA_PRC1</a><a id="19055c26" class="tk">:</a>21;          <span class="ct">/* Vector Table Base Address - Processor 1 */</span></td></tr>
<tr name="19056" id="19056">
<td>19056</td><td>      <a id="19056c7" class="tk">vuint32_t</a> <a id="19056c17" class="tk">INTEC_PRC1</a><a id="19056c27" class="tk">:</a>9;          <span class="ct">/* Interrupt Vector - Processor 1 */</span></td></tr>
<tr name="19057" id="19057">
<td>19057</td><td>     <a id="19057c6" class="tk">vuint32_t</a><a id="19057c15" class="tk">:</a></td></tr>
<tr name="19058" id="19058">
<td>19058</td><td>      2;</td></tr>
<tr name="19059" id="19059">
<td>19059</td><td>    <span class="br">}</span> <a id="19059c7" class="tk">B</a>;</td></tr>
<tr name="19060" id="19060">
<td>19060</td><td>  <span class="br">}</span> <a id="19060c5" class="tk">INTC_IACKR_PRC1_32B_tag</a>;</td></tr>
<tr name="19061" id="19061">
<td>19061</td><td></td></tr>
<tr name="19062" id="19062">
<td>19062</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* EOIR- End of Interrupt Register - Processor 0 */</span></td></tr>
<tr name="19063" id="19063">
<td>19063</td><td>    <a id="19063c5" class="tk">vuint32_t</a> <a id="19063c15" class="tk">R</a>;</td></tr>
<tr name="19064" id="19064">
<td>19064</td><td>  <span class="br">}</span> <a id="19064c5" class="tk">INTC_EOIR_PRC0_32B_tag</a>;</td></tr>
<tr name="19065" id="19065">
<td>19065</td><td></td></tr>
<tr name="19066" id="19066">
<td>19066</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* EOIR- End of Interrupt Register - Processor 1 */</span></td></tr>
<tr name="19067" id="19067">
<td>19067</td><td>    <a id="19067c5" class="tk">vuint32_t</a> <a id="19067c15" class="tk">R</a>;</td></tr>
<tr name="19068" id="19068">
<td>19068</td><td>  <span class="br">}</span> <a id="19068c5" class="tk">INTC_EOIR_PRC1_32B_tag</a>;</td></tr>
<tr name="19069" id="19069">
<td>19069</td><td></td></tr>
<tr name="19070" id="19070">
<td>19070</td><td>  <span class="ct">/* Register layout for all registers SSCIR ... */</span></td></tr>
<tr name="19071" id="19071">
<td>19071</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SSCIR0-7 INTC Software Set/Clear Interrupt Registers */</span></td></tr>
<tr name="19072" id="19072">
<td>19072</td><td>    <a id="19072c5" class="tk">vuint8_t</a> <a id="19072c14" class="tk">R</a>;</td></tr>
<tr name="19073" id="19073">
<td>19073</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="19074" id="19074">
<td>19074</td><td>     <a id="19074c6" class="tk">vuint8_t</a><a id="19074c14" class="tk">:</a></td></tr>
<tr name="19075" id="19075">
<td>19075</td><td>      6;</td></tr>
<tr name="19076" id="19076">
<td>19076</td><td>      <a id="19076c7" class="tk">vuint8_t</a> <a id="19076c16" class="tk">SET</a><a id="19076c19" class="tk">:</a>1;                  <span class="ct">/* Set Flag bit */</span></td></tr>
<tr name="19077" id="19077">
<td>19077</td><td>      <a id="19077c7" class="tk">vuint8_t</a> <a id="19077c16" class="tk">CLR</a><a id="19077c19" class="tk">:</a>1;                  <span class="ct">/* Clear Flag bit */</span></td></tr>
<tr name="19078" id="19078">
<td>19078</td><td>    <span class="br">}</span> <a id="19078c7" class="tk">B</a>;</td></tr>
<tr name="19079" id="19079">
<td>19079</td><td>  <span class="br">}</span> <a id="19079c5" class="tk">INTC_SSCIR_8B_tag</a>;</td></tr>
<tr name="19080" id="19080">
<td>19080</td><td></td></tr>
<tr name="19081" id="19081">
<td>19081</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SSCIR0_3 - Software Set/Clear Interrupt Registers */</span></td></tr>
<tr name="19082" id="19082">
<td>19082</td><td>    <a id="19082c5" class="tk">vuint32_t</a> <a id="19082c15" class="tk">R</a>;</td></tr>
<tr name="19083" id="19083">
<td>19083</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="19084" id="19084">
<td>19084</td><td>     <a id="19084c6" class="tk">vuint32_t</a><a id="19084c15" class="tk">:</a></td></tr>
<tr name="19085" id="19085">
<td>19085</td><td>      6;</td></tr>
<tr name="19086" id="19086">
<td>19086</td><td>      <a id="19086c7" class="tk">vuint32_t</a> <a id="19086c17" class="tk">SET0</a><a id="19086c21" class="tk">:</a>1;                <span class="ct">/* Set Flag 0 bit */</span></td></tr>
<tr name="19087" id="19087">
<td>19087</td><td>      <a id="19087c7" class="tk">vuint32_t</a> <a id="19087c17" class="tk">CLR0</a><a id="19087c21" class="tk">:</a>1;                <span class="ct">/* Clear Flag 0 bit */</span></td></tr>
<tr name="19088" id="19088">
<td>19088</td><td>     <a id="19088c6" class="tk">vuint32_t</a><a id="19088c15" class="tk">:</a></td></tr>
<tr name="19089" id="19089">
<td>19089</td><td>      6;</td></tr>
<tr name="19090" id="19090">
<td>19090</td><td>      <a id="19090c7" class="tk">vuint32_t</a> <a id="19090c17" class="tk">SET1</a><a id="19090c21" class="tk">:</a>1;                <span class="ct">/* Set Flag 1 bit */</span></td></tr>
<tr name="19091" id="19091">
<td>19091</td><td>      <a id="19091c7" class="tk">vuint32_t</a> <a id="19091c17" class="tk">CLR1</a><a id="19091c21" class="tk">:</a>1;                <span class="ct">/* Clear Flag 1 bit */</span></td></tr>
<tr name="19092" id="19092">
<td>19092</td><td>     <a id="19092c6" class="tk">vuint32_t</a><a id="19092c15" class="tk">:</a></td></tr>
<tr name="19093" id="19093">
<td>19093</td><td>      6;</td></tr>
<tr name="19094" id="19094">
<td>19094</td><td>      <a id="19094c7" class="tk">vuint32_t</a> <a id="19094c17" class="tk">SET2</a><a id="19094c21" class="tk">:</a>1;                <span class="ct">/* Set Flag 2 bit */</span></td></tr>
<tr name="19095" id="19095">
<td>19095</td><td>      <a id="19095c7" class="tk">vuint32_t</a> <a id="19095c17" class="tk">CLR2</a><a id="19095c21" class="tk">:</a>1;                <span class="ct">/* Clear Flag 2 bit */</span></td></tr>
<tr name="19096" id="19096">
<td>19096</td><td>     <a id="19096c6" class="tk">vuint32_t</a><a id="19096c15" class="tk">:</a></td></tr>
<tr name="19097" id="19097">
<td>19097</td><td>      6;</td></tr>
<tr name="19098" id="19098">
<td>19098</td><td>      <a id="19098c7" class="tk">vuint32_t</a> <a id="19098c17" class="tk">SET3</a><a id="19098c21" class="tk">:</a>1;                <span class="ct">/* Set Flag 3 bit */</span></td></tr>
<tr name="19099" id="19099">
<td>19099</td><td>      <a id="19099c7" class="tk">vuint32_t</a> <a id="19099c17" class="tk">CLR3</a><a id="19099c21" class="tk">:</a>1;                <span class="ct">/* Clear Flag 3 bit */</span></td></tr>
<tr name="19100" id="19100">
<td>19100</td><td>    <span class="br">}</span> <a id="19100c7" class="tk">B</a>;</td></tr>
<tr name="19101" id="19101">
<td>19101</td><td>  <span class="br">}</span> <a id="19101c5" class="tk">INTC_SSCIR0_3_32B_tag</a>;</td></tr>
<tr name="19102" id="19102">
<td>19102</td><td></td></tr>
<tr name="19103" id="19103">
<td>19103</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SSCIR4_7 - Software Set/Clear Interrupt Registers */</span></td></tr>
<tr name="19104" id="19104">
<td>19104</td><td>    <a id="19104c5" class="tk">vuint32_t</a> <a id="19104c15" class="tk">R</a>;</td></tr>
<tr name="19105" id="19105">
<td>19105</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="19106" id="19106">
<td>19106</td><td>     <a id="19106c6" class="tk">vuint32_t</a><a id="19106c15" class="tk">:</a></td></tr>
<tr name="19107" id="19107">
<td>19107</td><td>      6;</td></tr>
<tr name="19108" id="19108">
<td>19108</td><td>      <a id="19108c7" class="tk">vuint32_t</a> <a id="19108c17" class="tk">SET4</a><a id="19108c21" class="tk">:</a>1;                <span class="ct">/* Set Flag 4 bit */</span></td></tr>
<tr name="19109" id="19109">
<td>19109</td><td>      <a id="19109c7" class="tk">vuint32_t</a> <a id="19109c17" class="tk">CLR4</a><a id="19109c21" class="tk">:</a>1;                <span class="ct">/* Clear Flag 4 bit */</span></td></tr>
<tr name="19110" id="19110">
<td>19110</td><td>     <a id="19110c6" class="tk">vuint32_t</a><a id="19110c15" class="tk">:</a></td></tr>
<tr name="19111" id="19111">
<td>19111</td><td>      6;</td></tr>
<tr name="19112" id="19112">
<td>19112</td><td>      <a id="19112c7" class="tk">vuint32_t</a> <a id="19112c17" class="tk">SET5</a><a id="19112c21" class="tk">:</a>1;                <span class="ct">/* Set Flag 5 bit */</span></td></tr>
<tr name="19113" id="19113">
<td>19113</td><td>      <a id="19113c7" class="tk">vuint32_t</a> <a id="19113c17" class="tk">CLR5</a><a id="19113c21" class="tk">:</a>1;                <span class="ct">/* Clear Flag 5 bit */</span></td></tr>
<tr name="19114" id="19114">
<td>19114</td><td>     <a id="19114c6" class="tk">vuint32_t</a><a id="19114c15" class="tk">:</a></td></tr>
<tr name="19115" id="19115">
<td>19115</td><td>      6;</td></tr>
<tr name="19116" id="19116">
<td>19116</td><td>      <a id="19116c7" class="tk">vuint32_t</a> <a id="19116c17" class="tk">SET6</a><a id="19116c21" class="tk">:</a>1;                <span class="ct">/* Set Flag 6 bit */</span></td></tr>
<tr name="19117" id="19117">
<td>19117</td><td>      <a id="19117c7" class="tk">vuint32_t</a> <a id="19117c17" class="tk">CLR6</a><a id="19117c21" class="tk">:</a>1;                <span class="ct">/* Clear Flag 6 bit */</span></td></tr>
<tr name="19118" id="19118">
<td>19118</td><td>     <a id="19118c6" class="tk">vuint32_t</a><a id="19118c15" class="tk">:</a></td></tr>
<tr name="19119" id="19119">
<td>19119</td><td>      6;</td></tr>
<tr name="19120" id="19120">
<td>19120</td><td>      <a id="19120c7" class="tk">vuint32_t</a> <a id="19120c17" class="tk">SET7</a><a id="19120c21" class="tk">:</a>1;                <span class="ct">/* Set Flag 7 bit */</span></td></tr>
<tr name="19121" id="19121">
<td>19121</td><td>      <a id="19121c7" class="tk">vuint32_t</a> <a id="19121c17" class="tk">CLR7</a><a id="19121c21" class="tk">:</a>1;                <span class="ct">/* Clear Flag 7 bit */</span></td></tr>
<tr name="19122" id="19122">
<td>19122</td><td>    <span class="br">}</span> <a id="19122c7" class="tk">B</a>;</td></tr>
<tr name="19123" id="19123">
<td>19123</td><td>  <span class="br">}</span> <a id="19123c5" class="tk">INTC_SSCIR4_7_32B_tag</a>;</td></tr>
<tr name="19124" id="19124">
<td>19124</td><td></td></tr>
<tr name="19125" id="19125">
<td>19125</td><td>  <span class="ct">/* Register layout for all registers PSR ... */</span></td></tr>
<tr name="19126" id="19126">
<td>19126</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PSR0-511 - Priority Select Registers */</span></td></tr>
<tr name="19127" id="19127">
<td>19127</td><td>    <a id="19127c5" class="tk">vuint8_t</a> <a id="19127c14" class="tk">R</a>;</td></tr>
<tr name="19128" id="19128">
<td>19128</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="19129" id="19129">
<td>19129</td><td>      <a id="19129c7" class="tk">vuint8_t</a> <a id="19129c16" class="tk">PRC_SEL</a><a id="19129c23" class="tk">:</a>2;              <span class="ct">/* Processor Select */</span></td></tr>
<tr name="19130" id="19130">
<td>19130</td><td>     <a id="19130c6" class="tk">vuint8_t</a><a id="19130c14" class="tk">:</a></td></tr>
<tr name="19131" id="19131">
<td>19131</td><td>      2;</td></tr>
<tr name="19132" id="19132">
<td>19132</td><td>      <a id="19132c7" class="tk">vuint8_t</a> <a id="19132c16" class="tk">PRI</a><a id="19132c19" class="tk">:</a>4;                  <span class="ct">/* Priority Select */</span></td></tr>
<tr name="19133" id="19133">
<td>19133</td><td>    <span class="br">}</span> <a id="19133c7" class="tk">B</a>;</td></tr>
<tr name="19134" id="19134">
<td>19134</td><td>  <span class="br">}</span> <a id="19134c5" class="tk">INTC_PSR_8B_tag</a>;</td></tr>
<tr name="19135" id="19135">
<td>19135</td><td></td></tr>
<tr name="19136" id="19136">
<td>19136</td><td>  <span class="ct">/* Register layout for all registers PSR ... */</span></td></tr>
<tr name="19137" id="19137">
<td>19137</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PSR0_3 - 508_511 - Priority Select Registers */</span></td></tr>
<tr name="19138" id="19138">
<td>19138</td><td>    <a id="19138c5" class="tk">vuint32_t</a> <a id="19138c15" class="tk">R</a>;</td></tr>
<tr name="19139" id="19139">
<td>19139</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="19140" id="19140">
<td>19140</td><td>      <a id="19140c7" class="tk">vuint32_t</a> <a id="19140c17" class="tk">PRC_SEL0</a><a id="19140c25" class="tk">:</a>2;            <span class="ct">/* Processor Select - Entry 0 */</span></td></tr>
<tr name="19141" id="19141">
<td>19141</td><td>     <a id="19141c6" class="tk">vuint32_t</a><a id="19141c15" class="tk">:</a></td></tr>
<tr name="19142" id="19142">
<td>19142</td><td>      2;</td></tr>
<tr name="19143" id="19143">
<td>19143</td><td>      <a id="19143c7" class="tk">vuint32_t</a> <a id="19143c17" class="tk">PRI0</a><a id="19143c21" class="tk">:</a>4;                <span class="ct">/* Priority Select - Entry 0 */</span></td></tr>
<tr name="19144" id="19144">
<td>19144</td><td>      <a id="19144c7" class="tk">vuint32_t</a> <a id="19144c17" class="tk">PRC_SEL1</a><a id="19144c25" class="tk">:</a>2;            <span class="ct">/* Processor Select - Entry 1 */</span></td></tr>
<tr name="19145" id="19145">
<td>19145</td><td>     <a id="19145c6" class="tk">vuint32_t</a><a id="19145c15" class="tk">:</a></td></tr>
<tr name="19146" id="19146">
<td>19146</td><td>      2;</td></tr>
<tr name="19147" id="19147">
<td>19147</td><td>      <a id="19147c7" class="tk">vuint32_t</a> <a id="19147c17" class="tk">PRI1</a><a id="19147c21" class="tk">:</a>4;                <span class="ct">/* Priority Select - Entry 1 */</span></td></tr>
<tr name="19148" id="19148">
<td>19148</td><td>      <a id="19148c7" class="tk">vuint32_t</a> <a id="19148c17" class="tk">PRC_SEL2</a><a id="19148c25" class="tk">:</a>2;            <span class="ct">/* Processor Select - Entry 2 */</span></td></tr>
<tr name="19149" id="19149">
<td>19149</td><td>     <a id="19149c6" class="tk">vuint32_t</a><a id="19149c15" class="tk">:</a></td></tr>
<tr name="19150" id="19150">
<td>19150</td><td>      2;</td></tr>
<tr name="19151" id="19151">
<td>19151</td><td>      <a id="19151c7" class="tk">vuint32_t</a> <a id="19151c17" class="tk">PRI2</a><a id="19151c21" class="tk">:</a>4;                <span class="ct">/* Priority Select - Entry 2 */</span></td></tr>
<tr name="19152" id="19152">
<td>19152</td><td>      <a id="19152c7" class="tk">vuint32_t</a> <a id="19152c17" class="tk">PRC_SEL3</a><a id="19152c25" class="tk">:</a>2;            <span class="ct">/* Processor Select - Entry 3 */</span></td></tr>
<tr name="19153" id="19153">
<td>19153</td><td>     <a id="19153c6" class="tk">vuint32_t</a><a id="19153c15" class="tk">:</a></td></tr>
<tr name="19154" id="19154">
<td>19154</td><td>      2;</td></tr>
<tr name="19155" id="19155">
<td>19155</td><td>      <a id="19155c7" class="tk">vuint32_t</a> <a id="19155c17" class="tk">PRI3</a><a id="19155c21" class="tk">:</a>4;                <span class="ct">/* Priority Select - Entry 3 */</span></td></tr>
<tr name="19156" id="19156">
<td>19156</td><td>    <span class="br">}</span> <a id="19156c7" class="tk">B</a>;</td></tr>
<tr name="19157" id="19157">
<td>19157</td><td>  <span class="br">}</span> <a id="19157c5" class="tk">INTC_PSR_32B_tag</a>;</td></tr>
<tr name="19158" id="19158">
<td>19158</td><td></td></tr>
<tr name="19159" id="19159">
<td>19159</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="19159c18" class="tk">INTC_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="19160" id="19160">
<td>19160</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="19161" id="19161">
<td>19161</td><td>      <span class="ct">/* BCR - Block Configuration Register */</span></td></tr>
<tr name="19162" id="19162">
<td>19162</td><td>      <a id="19162c7" class="tk">INTC_BCR_32B_tag</a> <a id="19162c24" class="tk">BCR</a>;            <span class="ct">/* offset: 0x0000 size: 32 bit */</span></td></tr>
<tr name="19163" id="19163">
<td>19163</td><td>      <a id="19163c7" class="tk">INTC_BCR_32B_tag</a> <a id="19163c24" class="tk">MCR</a>;            <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="19164" id="19164">
<td>19164</td><td>    <span class="br">}</span>;</td></tr>
<tr name="19165" id="19165">
<td>19165</td><td></td></tr>
<tr name="19166" id="19166">
<td>19166</td><td>    <a id="19166c5" class="tk">int8_t</a> <a id="19166c12" class="tk">INTC_reserved_0004</a>[4];</td></tr>
<tr name="19167" id="19167">
<td>19167</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="19168" id="19168">
<td>19168</td><td>      <span class="ct">/* CPR - Current Priority Register - Processor 0 */</span></td></tr>
<tr name="19169" id="19169">
<td>19169</td><td>      <a id="19169c7" class="tk">INTC_CPR_PRC0_32B_tag</a> <a id="19169c29" class="tk">CPR_PRC0</a>;  <span class="ct">/* offset: 0x0008 size: 32 bit */</span></td></tr>
<tr name="19170" id="19170">
<td>19170</td><td>      <a id="19170c7" class="tk">INTC_CPR_PRC0_32B_tag</a> <a id="19170c29" class="tk">CPR</a>;       <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="19171" id="19171">
<td>19171</td><td>    <span class="br">}</span>;</td></tr>
<tr name="19172" id="19172">
<td>19172</td><td></td></tr>
<tr name="19173" id="19173">
<td>19173</td><td>    <span class="ct">/* CPR - Current Priority Register - Processor 1 */</span></td></tr>
<tr name="19174" id="19174">
<td>19174</td><td>    <a id="19174c5" class="tk">INTC_CPR_PRC1_32B_tag</a> <a id="19174c27" class="tk">CPR_PRC1</a>;    <span class="ct">/* offset: 0x000C size: 32 bit */</span></td></tr>
<tr name="19175" id="19175">
<td>19175</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="19176" id="19176">
<td>19176</td><td>      <span class="ct">/* IACKR- Interrupt Acknowledge Register - Processor 0 */</span></td></tr>
<tr name="19177" id="19177">
<td>19177</td><td>      <a id="19177c7" class="tk">INTC_IACKR_PRC0_32B_tag</a> <a id="19177c31" class="tk">IACKR_PRC0</a>;<span class="ct">/* offset: 0x0010 size: 32 bit */</span></td></tr>
<tr name="19178" id="19178">
<td>19178</td><td>      <a id="19178c7" class="tk">INTC_IACKR_PRC0_32B_tag</a> <a id="19178c31" class="tk">IACKR</a>;   <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="19179" id="19179">
<td>19179</td><td>    <span class="br">}</span>;</td></tr>
<tr name="19180" id="19180">
<td>19180</td><td></td></tr>
<tr name="19181" id="19181">
<td>19181</td><td>    <span class="ct">/* IACKR- Interrupt Acknowledge Register - Processor 1 */</span></td></tr>
<tr name="19182" id="19182">
<td>19182</td><td>    <a id="19182c5" class="tk">INTC_IACKR_PRC1_32B_tag</a> <a id="19182c29" class="tk">IACKR_PRC1</a>;<span class="ct">/* offset: 0x0014 size: 32 bit */</span></td></tr>
<tr name="19183" id="19183">
<td>19183</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="19184" id="19184">
<td>19184</td><td>      <span class="ct">/* EOIR- End of Interrupt Register - Processor 0 */</span></td></tr>
<tr name="19185" id="19185">
<td>19185</td><td>      <a id="19185c7" class="tk">INTC_EOIR_PRC0_32B_tag</a> <a id="19185c30" class="tk">EOIR_PRC0</a>;<span class="ct">/* offset: 0x0018 size: 32 bit */</span></td></tr>
<tr name="19186" id="19186">
<td>19186</td><td>      <a id="19186c7" class="tk">INTC_EOIR_PRC0_32B_tag</a> <a id="19186c30" class="tk">EOIR</a>;     <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="19187" id="19187">
<td>19187</td><td>    <span class="br">}</span>;</td></tr>
<tr name="19188" id="19188">
<td>19188</td><td></td></tr>
<tr name="19189" id="19189">
<td>19189</td><td>    <span class="ct">/* EOIR- End of Interrupt Register - Processor 1 */</span></td></tr>
<tr name="19190" id="19190">
<td>19190</td><td>    <a id="19190c5" class="tk">INTC_EOIR_PRC1_32B_tag</a> <a id="19190c28" class="tk">EOIR_PRC1</a>;  <span class="ct">/* offset: 0x001C size: 32 bit */</span></td></tr>
<tr name="19191" id="19191">
<td>19191</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="19192" id="19192">
<td>19192</td><td>      <span class="ct">/* SSCIR0-7 INTC Software Set/Clear Interrupt Registers */</span></td></tr>
<tr name="19193" id="19193">
<td>19193</td><td>      <a id="19193c7" class="tk">INTC_SSCIR_8B_tag</a> <a id="19193c25" class="tk">SSCIR</a>[8];      <span class="ct">/* offset: 0x0020  (0x0001 x 8) */</span></td></tr>
<tr name="19194" id="19194">
<td>19194</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="19195" id="19195">
<td>19195</td><td>        <span class="ct">/* SSCIR0-7 INTC Software Set/Clear Interrupt Registers */</span></td></tr>
<tr name="19196" id="19196">
<td>19196</td><td>        <a id="19196c9" class="tk">INTC_SSCIR_8B_tag</a> <a id="19196c27" class="tk">SSCIR0</a>;      <span class="ct">/* offset: 0x0020 size: 8 bit */</span></td></tr>
<tr name="19197" id="19197">
<td>19197</td><td>        <a id="19197c9" class="tk">INTC_SSCIR_8B_tag</a> <a id="19197c27" class="tk">SSCIR1</a>;      <span class="ct">/* offset: 0x0021 size: 8 bit */</span></td></tr>
<tr name="19198" id="19198">
<td>19198</td><td>        <a id="19198c9" class="tk">INTC_SSCIR_8B_tag</a> <a id="19198c27" class="tk">SSCIR2</a>;      <span class="ct">/* offset: 0x0022 size: 8 bit */</span></td></tr>
<tr name="19199" id="19199">
<td>19199</td><td>        <a id="19199c9" class="tk">INTC_SSCIR_8B_tag</a> <a id="19199c27" class="tk">SSCIR3</a>;      <span class="ct">/* offset: 0x0023 size: 8 bit */</span></td></tr>
<tr name="19200" id="19200">
<td>19200</td><td>        <a id="19200c9" class="tk">INTC_SSCIR_8B_tag</a> <a id="19200c27" class="tk">SSCIR4</a>;      <span class="ct">/* offset: 0x0024 size: 8 bit */</span></td></tr>
<tr name="19201" id="19201">
<td>19201</td><td>        <a id="19201c9" class="tk">INTC_SSCIR_8B_tag</a> <a id="19201c27" class="tk">SSCIR5</a>;      <span class="ct">/* offset: 0x0025 size: 8 bit */</span></td></tr>
<tr name="19202" id="19202">
<td>19202</td><td>        <a id="19202c9" class="tk">INTC_SSCIR_8B_tag</a> <a id="19202c27" class="tk">SSCIR6</a>;      <span class="ct">/* offset: 0x0026 size: 8 bit */</span></td></tr>
<tr name="19203" id="19203">
<td>19203</td><td>        <a id="19203c9" class="tk">INTC_SSCIR_8B_tag</a> <a id="19203c27" class="tk">SSCIR7</a>;      <span class="ct">/* offset: 0x0027 size: 8 bit */</span></td></tr>
<tr name="19204" id="19204">
<td>19204</td><td>      <span class="br">}</span>;</td></tr>
<tr name="19205" id="19205">
<td>19205</td><td></td></tr>
<tr name="19206" id="19206">
<td>19206</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="19207" id="19207">
<td>19207</td><td>        <span class="ct">/* SSCIR0_3 - Software Set/Clear Interrupt Registers */</span></td></tr>
<tr name="19208" id="19208">
<td>19208</td><td>        <a id="19208c9" class="tk">INTC_SSCIR0_3_32B_tag</a> <a id="19208c31" class="tk">SSCIR0_3</a>;<span class="ct">/* offset: 0x0020 size: 32 bit */</span></td></tr>
<tr name="19209" id="19209">
<td>19209</td><td></td></tr>
<tr name="19210" id="19210">
<td>19210</td><td>        <span class="ct">/* SSCIR4_7 - Software Set/Clear Interrupt Registers */</span></td></tr>
<tr name="19211" id="19211">
<td>19211</td><td>        <a id="19211c9" class="tk">INTC_SSCIR4_7_32B_tag</a> <a id="19211c31" class="tk">SSCIR4_7</a>;<span class="ct">/* offset: 0x0024 size: 32 bit */</span></td></tr>
<tr name="19212" id="19212">
<td>19212</td><td>      <span class="br">}</span>;</td></tr>
<tr name="19213" id="19213">
<td>19213</td><td>    <span class="br">}</span>;</td></tr>
<tr name="19214" id="19214">
<td>19214</td><td></td></tr>
<tr name="19215" id="19215">
<td>19215</td><td>    <a id="19215c5" class="tk">int8_t</a> <a id="19215c12" class="tk">INTC_reserved_0028</a>[24];</td></tr>
<tr name="19216" id="19216">
<td>19216</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="19217" id="19217">
<td>19217</td><td>      <span class="ct">/* PSR0_3 - 508_511 - Priority Select Registers */</span></td></tr>
<tr name="19218" id="19218">
<td>19218</td><td>      <a id="19218c7" class="tk">INTC_PSR_32B_tag</a> <a id="19218c24" class="tk">PSR_32B</a>[128];   <span class="ct">/* offset: 0x0040  (0x0004 x 128) */</span></td></tr>
<tr name="19219" id="19219">
<td>19219</td><td></td></tr>
<tr name="19220" id="19220">
<td>19220</td><td>      <span class="ct">/* PSR0-511 - Priority Select Registers */</span></td></tr>
<tr name="19221" id="19221">
<td>19221</td><td>      <a id="19221c7" class="tk">INTC_PSR_8B_tag</a> <a id="19221c23" class="tk">PSR</a>[512];        <span class="ct">/* offset: 0x0040  (0x0001 x 512) */</span></td></tr>
<tr name="19222" id="19222">
<td>19222</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="19223" id="19223">
<td>19223</td><td>        <span class="ct">/* PSR0_3 - 508_511 - Priority Select Registers */</span></td></tr>
<tr name="19224" id="19224">
<td>19224</td><td>        <a id="19224c9" class="tk">INTC_PSR_32B_tag</a> <a id="19224c26" class="tk">PSR0_3</a>;       <span class="ct">/* offset: 0x0040 size: 32 bit */</span></td></tr>
<tr name="19225" id="19225">
<td>19225</td><td>        <a id="19225c9" class="tk">INTC_PSR_32B_tag</a> <a id="19225c26" class="tk">PSR4_7</a>;       <span class="ct">/* offset: 0x0044 size: 32 bit */</span></td></tr>
<tr name="19226" id="19226">
<td>19226</td><td>        <a id="19226c9" class="tk">INTC_PSR_32B_tag</a> <a id="19226c26" class="tk">PSR8_11</a>;      <span class="ct">/* offset: 0x0048 size: 32 bit */</span></td></tr>
<tr name="19227" id="19227">
<td>19227</td><td>        <a id="19227c9" class="tk">INTC_PSR_32B_tag</a> <a id="19227c26" class="tk">PSR12_15</a>;     <span class="ct">/* offset: 0x004C size: 32 bit */</span></td></tr>
<tr name="19228" id="19228">
<td>19228</td><td>        <a id="19228c9" class="tk">INTC_PSR_32B_tag</a> <a id="19228c26" class="tk">PSR16_19</a>;     <span class="ct">/* offset: 0x0050 size: 32 bit */</span></td></tr>
<tr name="19229" id="19229">
<td>19229</td><td>        <a id="19229c9" class="tk">INTC_PSR_32B_tag</a> <a id="19229c26" class="tk">PSR20_23</a>;     <span class="ct">/* offset: 0x0054 size: 32 bit */</span></td></tr>
<tr name="19230" id="19230">
<td>19230</td><td>        <a id="19230c9" class="tk">INTC_PSR_32B_tag</a> <a id="19230c26" class="tk">PSR24_27</a>;     <span class="ct">/* offset: 0x0058 size: 32 bit */</span></td></tr>
<tr name="19231" id="19231">
<td>19231</td><td>        <a id="19231c9" class="tk">INTC_PSR_32B_tag</a> <a id="19231c26" class="tk">PSR28_31</a>;     <span class="ct">/* offset: 0x005C size: 32 bit */</span></td></tr>
<tr name="19232" id="19232">
<td>19232</td><td>        <a id="19232c9" class="tk">INTC_PSR_32B_tag</a> <a id="19232c26" class="tk">PSR32_35</a>;     <span class="ct">/* offset: 0x0060 size: 32 bit */</span></td></tr>
<tr name="19233" id="19233">
<td>19233</td><td>        <a id="19233c9" class="tk">INTC_PSR_32B_tag</a> <a id="19233c26" class="tk">PSR36_39</a>;     <span class="ct">/* offset: 0x0064 size: 32 bit */</span></td></tr>
<tr name="19234" id="19234">
<td>19234</td><td>        <a id="19234c9" class="tk">INTC_PSR_32B_tag</a> <a id="19234c26" class="tk">PSR40_43</a>;     <span class="ct">/* offset: 0x0068 size: 32 bit */</span></td></tr>
<tr name="19235" id="19235">
<td>19235</td><td>        <a id="19235c9" class="tk">INTC_PSR_32B_tag</a> <a id="19235c26" class="tk">PSR44_47</a>;     <span class="ct">/* offset: 0x006C size: 32 bit */</span></td></tr>
<tr name="19236" id="19236">
<td>19236</td><td>        <a id="19236c9" class="tk">INTC_PSR_32B_tag</a> <a id="19236c26" class="tk">PSR48_51</a>;     <span class="ct">/* offset: 0x0070 size: 32 bit */</span></td></tr>
<tr name="19237" id="19237">
<td>19237</td><td>        <a id="19237c9" class="tk">INTC_PSR_32B_tag</a> <a id="19237c26" class="tk">PSR52_55</a>;     <span class="ct">/* offset: 0x0074 size: 32 bit */</span></td></tr>
<tr name="19238" id="19238">
<td>19238</td><td>        <a id="19238c9" class="tk">INTC_PSR_32B_tag</a> <a id="19238c26" class="tk">PSR56_59</a>;     <span class="ct">/* offset: 0x0078 size: 32 bit */</span></td></tr>
<tr name="19239" id="19239">
<td>19239</td><td>        <a id="19239c9" class="tk">INTC_PSR_32B_tag</a> <a id="19239c26" class="tk">PSR60_63</a>;     <span class="ct">/* offset: 0x007C size: 32 bit */</span></td></tr>
<tr name="19240" id="19240">
<td>19240</td><td>        <a id="19240c9" class="tk">INTC_PSR_32B_tag</a> <a id="19240c26" class="tk">PSR64_67</a>;     <span class="ct">/* offset: 0x0080 size: 32 bit */</span></td></tr>
<tr name="19241" id="19241">
<td>19241</td><td>        <a id="19241c9" class="tk">INTC_PSR_32B_tag</a> <a id="19241c26" class="tk">PSR68_71</a>;     <span class="ct">/* offset: 0x0084 size: 32 bit */</span></td></tr>
<tr name="19242" id="19242">
<td>19242</td><td>        <a id="19242c9" class="tk">INTC_PSR_32B_tag</a> <a id="19242c26" class="tk">PSR72_75</a>;     <span class="ct">/* offset: 0x0088 size: 32 bit */</span></td></tr>
<tr name="19243" id="19243">
<td>19243</td><td>        <a id="19243c9" class="tk">INTC_PSR_32B_tag</a> <a id="19243c26" class="tk">PSR76_79</a>;     <span class="ct">/* offset: 0x008C size: 32 bit */</span></td></tr>
<tr name="19244" id="19244">
<td>19244</td><td>        <a id="19244c9" class="tk">INTC_PSR_32B_tag</a> <a id="19244c26" class="tk">PSR80_83</a>;     <span class="ct">/* offset: 0x0090 size: 32 bit */</span></td></tr>
<tr name="19245" id="19245">
<td>19245</td><td>        <a id="19245c9" class="tk">INTC_PSR_32B_tag</a> <a id="19245c26" class="tk">PSR84_87</a>;     <span class="ct">/* offset: 0x0094 size: 32 bit */</span></td></tr>
<tr name="19246" id="19246">
<td>19246</td><td>        <a id="19246c9" class="tk">INTC_PSR_32B_tag</a> <a id="19246c26" class="tk">PSR88_91</a>;     <span class="ct">/* offset: 0x0098 size: 32 bit */</span></td></tr>
<tr name="19247" id="19247">
<td>19247</td><td>        <a id="19247c9" class="tk">INTC_PSR_32B_tag</a> <a id="19247c26" class="tk">PSR92_95</a>;     <span class="ct">/* offset: 0x009C size: 32 bit */</span></td></tr>
<tr name="19248" id="19248">
<td>19248</td><td>        <a id="19248c9" class="tk">INTC_PSR_32B_tag</a> <a id="19248c26" class="tk">PSR96_99</a>;     <span class="ct">/* offset: 0x00A0 size: 32 bit */</span></td></tr>
<tr name="19249" id="19249">
<td>19249</td><td>        <a id="19249c9" class="tk">INTC_PSR_32B_tag</a> <a id="19249c26" class="tk">PSR100_103</a>;   <span class="ct">/* offset: 0x00A4 size: 32 bit */</span></td></tr>
<tr name="19250" id="19250">
<td>19250</td><td>        <a id="19250c9" class="tk">INTC_PSR_32B_tag</a> <a id="19250c26" class="tk">PSR104_107</a>;   <span class="ct">/* offset: 0x00A8 size: 32 bit */</span></td></tr>
<tr name="19251" id="19251">
<td>19251</td><td>        <a id="19251c9" class="tk">INTC_PSR_32B_tag</a> <a id="19251c26" class="tk">PSR108_111</a>;   <span class="ct">/* offset: 0x00AC size: 32 bit */</span></td></tr>
<tr name="19252" id="19252">
<td>19252</td><td>        <a id="19252c9" class="tk">INTC_PSR_32B_tag</a> <a id="19252c26" class="tk">PSR112_115</a>;   <span class="ct">/* offset: 0x00B0 size: 32 bit */</span></td></tr>
<tr name="19253" id="19253">
<td>19253</td><td>        <a id="19253c9" class="tk">INTC_PSR_32B_tag</a> <a id="19253c26" class="tk">PSR116_119</a>;   <span class="ct">/* offset: 0x00B4 size: 32 bit */</span></td></tr>
<tr name="19254" id="19254">
<td>19254</td><td>        <a id="19254c9" class="tk">INTC_PSR_32B_tag</a> <a id="19254c26" class="tk">PSR120_123</a>;   <span class="ct">/* offset: 0x00B8 size: 32 bit */</span></td></tr>
<tr name="19255" id="19255">
<td>19255</td><td>        <a id="19255c9" class="tk">INTC_PSR_32B_tag</a> <a id="19255c26" class="tk">PSR124_127</a>;   <span class="ct">/* offset: 0x00BC size: 32 bit */</span></td></tr>
<tr name="19256" id="19256">
<td>19256</td><td>        <a id="19256c9" class="tk">INTC_PSR_32B_tag</a> <a id="19256c26" class="tk">PSR128_131</a>;   <span class="ct">/* offset: 0x00C0 size: 32 bit */</span></td></tr>
<tr name="19257" id="19257">
<td>19257</td><td>        <a id="19257c9" class="tk">INTC_PSR_32B_tag</a> <a id="19257c26" class="tk">PSR132_135</a>;   <span class="ct">/* offset: 0x00C4 size: 32 bit */</span></td></tr>
<tr name="19258" id="19258">
<td>19258</td><td>        <a id="19258c9" class="tk">INTC_PSR_32B_tag</a> <a id="19258c26" class="tk">PSR136_139</a>;   <span class="ct">/* offset: 0x00C8 size: 32 bit */</span></td></tr>
<tr name="19259" id="19259">
<td>19259</td><td>        <a id="19259c9" class="tk">INTC_PSR_32B_tag</a> <a id="19259c26" class="tk">PSR140_143</a>;   <span class="ct">/* offset: 0x00CC size: 32 bit */</span></td></tr>
<tr name="19260" id="19260">
<td>19260</td><td>        <a id="19260c9" class="tk">INTC_PSR_32B_tag</a> <a id="19260c26" class="tk">PSR144_147</a>;   <span class="ct">/* offset: 0x00D0 size: 32 bit */</span></td></tr>
<tr name="19261" id="19261">
<td>19261</td><td>        <a id="19261c9" class="tk">INTC_PSR_32B_tag</a> <a id="19261c26" class="tk">PSR148_151</a>;   <span class="ct">/* offset: 0x00D4 size: 32 bit */</span></td></tr>
<tr name="19262" id="19262">
<td>19262</td><td>        <a id="19262c9" class="tk">INTC_PSR_32B_tag</a> <a id="19262c26" class="tk">PSR152_155</a>;   <span class="ct">/* offset: 0x00D8 size: 32 bit */</span></td></tr>
<tr name="19263" id="19263">
<td>19263</td><td>        <a id="19263c9" class="tk">INTC_PSR_32B_tag</a> <a id="19263c26" class="tk">PSR156_159</a>;   <span class="ct">/* offset: 0x00DC size: 32 bit */</span></td></tr>
<tr name="19264" id="19264">
<td>19264</td><td>        <a id="19264c9" class="tk">INTC_PSR_32B_tag</a> <a id="19264c26" class="tk">PSR160_163</a>;   <span class="ct">/* offset: 0x00E0 size: 32 bit */</span></td></tr>
<tr name="19265" id="19265">
<td>19265</td><td>        <a id="19265c9" class="tk">INTC_PSR_32B_tag</a> <a id="19265c26" class="tk">PSR164_167</a>;   <span class="ct">/* offset: 0x00E4 size: 32 bit */</span></td></tr>
<tr name="19266" id="19266">
<td>19266</td><td>        <a id="19266c9" class="tk">INTC_PSR_32B_tag</a> <a id="19266c26" class="tk">PSR168_171</a>;   <span class="ct">/* offset: 0x00E8 size: 32 bit */</span></td></tr>
<tr name="19267" id="19267">
<td>19267</td><td>        <a id="19267c9" class="tk">INTC_PSR_32B_tag</a> <a id="19267c26" class="tk">PSR172_175</a>;   <span class="ct">/* offset: 0x00EC size: 32 bit */</span></td></tr>
<tr name="19268" id="19268">
<td>19268</td><td>        <a id="19268c9" class="tk">INTC_PSR_32B_tag</a> <a id="19268c26" class="tk">PSR176_179</a>;   <span class="ct">/* offset: 0x00F0 size: 32 bit */</span></td></tr>
<tr name="19269" id="19269">
<td>19269</td><td>        <a id="19269c9" class="tk">INTC_PSR_32B_tag</a> <a id="19269c26" class="tk">PSR180_183</a>;   <span class="ct">/* offset: 0x00F4 size: 32 bit */</span></td></tr>
<tr name="19270" id="19270">
<td>19270</td><td>        <a id="19270c9" class="tk">INTC_PSR_32B_tag</a> <a id="19270c26" class="tk">PSR184_187</a>;   <span class="ct">/* offset: 0x00F8 size: 32 bit */</span></td></tr>
<tr name="19271" id="19271">
<td>19271</td><td>        <a id="19271c9" class="tk">INTC_PSR_32B_tag</a> <a id="19271c26" class="tk">PSR188_191</a>;   <span class="ct">/* offset: 0x00FC size: 32 bit */</span></td></tr>
<tr name="19272" id="19272">
<td>19272</td><td>        <a id="19272c9" class="tk">INTC_PSR_32B_tag</a> <a id="19272c26" class="tk">PSR192_195</a>;   <span class="ct">/* offset: 0x0100 size: 32 bit */</span></td></tr>
<tr name="19273" id="19273">
<td>19273</td><td>        <a id="19273c9" class="tk">INTC_PSR_32B_tag</a> <a id="19273c26" class="tk">PSR196_199</a>;   <span class="ct">/* offset: 0x0104 size: 32 bit */</span></td></tr>
<tr name="19274" id="19274">
<td>19274</td><td>        <a id="19274c9" class="tk">INTC_PSR_32B_tag</a> <a id="19274c26" class="tk">PSR200_203</a>;   <span class="ct">/* offset: 0x0108 size: 32 bit */</span></td></tr>
<tr name="19275" id="19275">
<td>19275</td><td>        <a id="19275c9" class="tk">INTC_PSR_32B_tag</a> <a id="19275c26" class="tk">PSR204_207</a>;   <span class="ct">/* offset: 0x010C size: 32 bit */</span></td></tr>
<tr name="19276" id="19276">
<td>19276</td><td>        <a id="19276c9" class="tk">INTC_PSR_32B_tag</a> <a id="19276c26" class="tk">PSR208_211</a>;   <span class="ct">/* offset: 0x0110 size: 32 bit */</span></td></tr>
<tr name="19277" id="19277">
<td>19277</td><td>        <a id="19277c9" class="tk">INTC_PSR_32B_tag</a> <a id="19277c26" class="tk">PSR212_215</a>;   <span class="ct">/* offset: 0x0114 size: 32 bit */</span></td></tr>
<tr name="19278" id="19278">
<td>19278</td><td>        <a id="19278c9" class="tk">INTC_PSR_32B_tag</a> <a id="19278c26" class="tk">PSR216_219</a>;   <span class="ct">/* offset: 0x0118 size: 32 bit */</span></td></tr>
<tr name="19279" id="19279">
<td>19279</td><td>        <a id="19279c9" class="tk">INTC_PSR_32B_tag</a> <a id="19279c26" class="tk">PSR220_223</a>;   <span class="ct">/* offset: 0x011C size: 32 bit */</span></td></tr>
<tr name="19280" id="19280">
<td>19280</td><td>        <a id="19280c9" class="tk">INTC_PSR_32B_tag</a> <a id="19280c26" class="tk">PSR224_227</a>;   <span class="ct">/* offset: 0x0120 size: 32 bit */</span></td></tr>
<tr name="19281" id="19281">
<td>19281</td><td>        <a id="19281c9" class="tk">INTC_PSR_32B_tag</a> <a id="19281c26" class="tk">PSR228_231</a>;   <span class="ct">/* offset: 0x0124 size: 32 bit */</span></td></tr>
<tr name="19282" id="19282">
<td>19282</td><td>        <a id="19282c9" class="tk">INTC_PSR_32B_tag</a> <a id="19282c26" class="tk">PSR232_235</a>;   <span class="ct">/* offset: 0x0128 size: 32 bit */</span></td></tr>
<tr name="19283" id="19283">
<td>19283</td><td>        <a id="19283c9" class="tk">INTC_PSR_32B_tag</a> <a id="19283c26" class="tk">PSR236_239</a>;   <span class="ct">/* offset: 0x012C size: 32 bit */</span></td></tr>
<tr name="19284" id="19284">
<td>19284</td><td>        <a id="19284c9" class="tk">INTC_PSR_32B_tag</a> <a id="19284c26" class="tk">PSR240_243</a>;   <span class="ct">/* offset: 0x0130 size: 32 bit */</span></td></tr>
<tr name="19285" id="19285">
<td>19285</td><td>        <a id="19285c9" class="tk">INTC_PSR_32B_tag</a> <a id="19285c26" class="tk">PSR244_247</a>;   <span class="ct">/* offset: 0x0134 size: 32 bit */</span></td></tr>
<tr name="19286" id="19286">
<td>19286</td><td>        <a id="19286c9" class="tk">INTC_PSR_32B_tag</a> <a id="19286c26" class="tk">PSR248_251</a>;   <span class="ct">/* offset: 0x0138 size: 32 bit */</span></td></tr>
<tr name="19287" id="19287">
<td>19287</td><td>        <a id="19287c9" class="tk">INTC_PSR_32B_tag</a> <a id="19287c26" class="tk">PSR252_255</a>;   <span class="ct">/* offset: 0x013C size: 32 bit */</span></td></tr>
<tr name="19288" id="19288">
<td>19288</td><td>        <a id="19288c9" class="tk">INTC_PSR_32B_tag</a> <a id="19288c26" class="tk">PSR256_259</a>;   <span class="ct">/* offset: 0x0140 size: 32 bit */</span></td></tr>
<tr name="19289" id="19289">
<td>19289</td><td>        <a id="19289c9" class="tk">INTC_PSR_32B_tag</a> <a id="19289c26" class="tk">PSR260_263</a>;   <span class="ct">/* offset: 0x0144 size: 32 bit */</span></td></tr>
<tr name="19290" id="19290">
<td>19290</td><td>        <a id="19290c9" class="tk">INTC_PSR_32B_tag</a> <a id="19290c26" class="tk">PSR264_267</a>;   <span class="ct">/* offset: 0x0148 size: 32 bit */</span></td></tr>
<tr name="19291" id="19291">
<td>19291</td><td>        <a id="19291c9" class="tk">INTC_PSR_32B_tag</a> <a id="19291c26" class="tk">PSR268_271</a>;   <span class="ct">/* offset: 0x014C size: 32 bit */</span></td></tr>
<tr name="19292" id="19292">
<td>19292</td><td>        <a id="19292c9" class="tk">INTC_PSR_32B_tag</a> <a id="19292c26" class="tk">PSR272_275</a>;   <span class="ct">/* offset: 0x0150 size: 32 bit */</span></td></tr>
<tr name="19293" id="19293">
<td>19293</td><td>        <a id="19293c9" class="tk">INTC_PSR_32B_tag</a> <a id="19293c26" class="tk">PSR276_279</a>;   <span class="ct">/* offset: 0x0154 size: 32 bit */</span></td></tr>
<tr name="19294" id="19294">
<td>19294</td><td>        <a id="19294c9" class="tk">INTC_PSR_32B_tag</a> <a id="19294c26" class="tk">PSR280_283</a>;   <span class="ct">/* offset: 0x0158 size: 32 bit */</span></td></tr>
<tr name="19295" id="19295">
<td>19295</td><td>        <a id="19295c9" class="tk">INTC_PSR_32B_tag</a> <a id="19295c26" class="tk">PSR284_287</a>;   <span class="ct">/* offset: 0x015C size: 32 bit */</span></td></tr>
<tr name="19296" id="19296">
<td>19296</td><td>        <a id="19296c9" class="tk">INTC_PSR_32B_tag</a> <a id="19296c26" class="tk">PSR288_291</a>;   <span class="ct">/* offset: 0x0160 size: 32 bit */</span></td></tr>
<tr name="19297" id="19297">
<td>19297</td><td>        <a id="19297c9" class="tk">INTC_PSR_32B_tag</a> <a id="19297c26" class="tk">PSR292_295</a>;   <span class="ct">/* offset: 0x0164 size: 32 bit */</span></td></tr>
<tr name="19298" id="19298">
<td>19298</td><td>        <a id="19298c9" class="tk">INTC_PSR_32B_tag</a> <a id="19298c26" class="tk">PSR296_299</a>;   <span class="ct">/* offset: 0x0168 size: 32 bit */</span></td></tr>
<tr name="19299" id="19299">
<td>19299</td><td>        <a id="19299c9" class="tk">INTC_PSR_32B_tag</a> <a id="19299c26" class="tk">PSR300_303</a>;   <span class="ct">/* offset: 0x016C size: 32 bit */</span></td></tr>
<tr name="19300" id="19300">
<td>19300</td><td>        <a id="19300c9" class="tk">INTC_PSR_32B_tag</a> <a id="19300c26" class="tk">PSR304_307</a>;   <span class="ct">/* offset: 0x0170 size: 32 bit */</span></td></tr>
<tr name="19301" id="19301">
<td>19301</td><td>        <a id="19301c9" class="tk">INTC_PSR_32B_tag</a> <a id="19301c26" class="tk">PSR308_311</a>;   <span class="ct">/* offset: 0x0174 size: 32 bit */</span></td></tr>
<tr name="19302" id="19302">
<td>19302</td><td>        <a id="19302c9" class="tk">INTC_PSR_32B_tag</a> <a id="19302c26" class="tk">PSR312_315</a>;   <span class="ct">/* offset: 0x0178 size: 32 bit */</span></td></tr>
<tr name="19303" id="19303">
<td>19303</td><td>        <a id="19303c9" class="tk">INTC_PSR_32B_tag</a> <a id="19303c26" class="tk">PSR316_319</a>;   <span class="ct">/* offset: 0x017C size: 32 bit */</span></td></tr>
<tr name="19304" id="19304">
<td>19304</td><td>        <a id="19304c9" class="tk">INTC_PSR_32B_tag</a> <a id="19304c26" class="tk">PSR320_323</a>;   <span class="ct">/* offset: 0x0180 size: 32 bit */</span></td></tr>
<tr name="19305" id="19305">
<td>19305</td><td>        <a id="19305c9" class="tk">INTC_PSR_32B_tag</a> <a id="19305c26" class="tk">PSR324_327</a>;   <span class="ct">/* offset: 0x0184 size: 32 bit */</span></td></tr>
<tr name="19306" id="19306">
<td>19306</td><td>        <a id="19306c9" class="tk">INTC_PSR_32B_tag</a> <a id="19306c26" class="tk">PSR328_331</a>;   <span class="ct">/* offset: 0x0188 size: 32 bit */</span></td></tr>
<tr name="19307" id="19307">
<td>19307</td><td>        <a id="19307c9" class="tk">INTC_PSR_32B_tag</a> <a id="19307c26" class="tk">PSR332_335</a>;   <span class="ct">/* offset: 0x018C size: 32 bit */</span></td></tr>
<tr name="19308" id="19308">
<td>19308</td><td>        <a id="19308c9" class="tk">INTC_PSR_32B_tag</a> <a id="19308c26" class="tk">PSR336_339</a>;   <span class="ct">/* offset: 0x0190 size: 32 bit */</span></td></tr>
<tr name="19309" id="19309">
<td>19309</td><td>        <a id="19309c9" class="tk">INTC_PSR_32B_tag</a> <a id="19309c26" class="tk">PSR340_343</a>;   <span class="ct">/* offset: 0x0194 size: 32 bit */</span></td></tr>
<tr name="19310" id="19310">
<td>19310</td><td>        <a id="19310c9" class="tk">INTC_PSR_32B_tag</a> <a id="19310c26" class="tk">PSR344_347</a>;   <span class="ct">/* offset: 0x0198 size: 32 bit */</span></td></tr>
<tr name="19311" id="19311">
<td>19311</td><td>        <a id="19311c9" class="tk">INTC_PSR_32B_tag</a> <a id="19311c26" class="tk">PSR348_351</a>;   <span class="ct">/* offset: 0x019C size: 32 bit */</span></td></tr>
<tr name="19312" id="19312">
<td>19312</td><td>        <a id="19312c9" class="tk">INTC_PSR_32B_tag</a> <a id="19312c26" class="tk">PSR352_355</a>;   <span class="ct">/* offset: 0x01A0 size: 32 bit */</span></td></tr>
<tr name="19313" id="19313">
<td>19313</td><td>        <a id="19313c9" class="tk">INTC_PSR_32B_tag</a> <a id="19313c26" class="tk">PSR356_359</a>;   <span class="ct">/* offset: 0x01A4 size: 32 bit */</span></td></tr>
<tr name="19314" id="19314">
<td>19314</td><td>        <a id="19314c9" class="tk">INTC_PSR_32B_tag</a> <a id="19314c26" class="tk">PSR360_363</a>;   <span class="ct">/* offset: 0x01A8 size: 32 bit */</span></td></tr>
<tr name="19315" id="19315">
<td>19315</td><td>        <a id="19315c9" class="tk">INTC_PSR_32B_tag</a> <a id="19315c26" class="tk">PSR364_367</a>;   <span class="ct">/* offset: 0x01AC size: 32 bit */</span></td></tr>
<tr name="19316" id="19316">
<td>19316</td><td>        <a id="19316c9" class="tk">INTC_PSR_32B_tag</a> <a id="19316c26" class="tk">PSR368_371</a>;   <span class="ct">/* offset: 0x01B0 size: 32 bit */</span></td></tr>
<tr name="19317" id="19317">
<td>19317</td><td>        <a id="19317c9" class="tk">INTC_PSR_32B_tag</a> <a id="19317c26" class="tk">PSR372_375</a>;   <span class="ct">/* offset: 0x01B4 size: 32 bit */</span></td></tr>
<tr name="19318" id="19318">
<td>19318</td><td>        <a id="19318c9" class="tk">INTC_PSR_32B_tag</a> <a id="19318c26" class="tk">PSR376_379</a>;   <span class="ct">/* offset: 0x01B8 size: 32 bit */</span></td></tr>
<tr name="19319" id="19319">
<td>19319</td><td>        <a id="19319c9" class="tk">INTC_PSR_32B_tag</a> <a id="19319c26" class="tk">PSR380_383</a>;   <span class="ct">/* offset: 0x01BC size: 32 bit */</span></td></tr>
<tr name="19320" id="19320">
<td>19320</td><td>        <a id="19320c9" class="tk">INTC_PSR_32B_tag</a> <a id="19320c26" class="tk">PSR384_387</a>;   <span class="ct">/* offset: 0x01C0 size: 32 bit */</span></td></tr>
<tr name="19321" id="19321">
<td>19321</td><td>        <a id="19321c9" class="tk">INTC_PSR_32B_tag</a> <a id="19321c26" class="tk">PSR388_391</a>;   <span class="ct">/* offset: 0x01C4 size: 32 bit */</span></td></tr>
<tr name="19322" id="19322">
<td>19322</td><td>        <a id="19322c9" class="tk">INTC_PSR_32B_tag</a> <a id="19322c26" class="tk">PSR392_395</a>;   <span class="ct">/* offset: 0x01C8 size: 32 bit */</span></td></tr>
<tr name="19323" id="19323">
<td>19323</td><td>        <a id="19323c9" class="tk">INTC_PSR_32B_tag</a> <a id="19323c26" class="tk">PSR396_399</a>;   <span class="ct">/* offset: 0x01CC size: 32 bit */</span></td></tr>
<tr name="19324" id="19324">
<td>19324</td><td>        <a id="19324c9" class="tk">INTC_PSR_32B_tag</a> <a id="19324c26" class="tk">PSR400_403</a>;   <span class="ct">/* offset: 0x01D0 size: 32 bit */</span></td></tr>
<tr name="19325" id="19325">
<td>19325</td><td>        <a id="19325c9" class="tk">INTC_PSR_32B_tag</a> <a id="19325c26" class="tk">PSR404_407</a>;   <span class="ct">/* offset: 0x01D4 size: 32 bit */</span></td></tr>
<tr name="19326" id="19326">
<td>19326</td><td>        <a id="19326c9" class="tk">INTC_PSR_32B_tag</a> <a id="19326c26" class="tk">PSR408_411</a>;   <span class="ct">/* offset: 0x01D8 size: 32 bit */</span></td></tr>
<tr name="19327" id="19327">
<td>19327</td><td>        <a id="19327c9" class="tk">INTC_PSR_32B_tag</a> <a id="19327c26" class="tk">PSR412_415</a>;   <span class="ct">/* offset: 0x01DC size: 32 bit */</span></td></tr>
<tr name="19328" id="19328">
<td>19328</td><td>        <a id="19328c9" class="tk">INTC_PSR_32B_tag</a> <a id="19328c26" class="tk">PSR416_419</a>;   <span class="ct">/* offset: 0x01E0 size: 32 bit */</span></td></tr>
<tr name="19329" id="19329">
<td>19329</td><td>        <a id="19329c9" class="tk">INTC_PSR_32B_tag</a> <a id="19329c26" class="tk">PSR420_423</a>;   <span class="ct">/* offset: 0x01E4 size: 32 bit */</span></td></tr>
<tr name="19330" id="19330">
<td>19330</td><td>        <a id="19330c9" class="tk">INTC_PSR_32B_tag</a> <a id="19330c26" class="tk">PSR424_427</a>;   <span class="ct">/* offset: 0x01E8 size: 32 bit */</span></td></tr>
<tr name="19331" id="19331">
<td>19331</td><td>        <a id="19331c9" class="tk">INTC_PSR_32B_tag</a> <a id="19331c26" class="tk">PSR428_431</a>;   <span class="ct">/* offset: 0x01EC size: 32 bit */</span></td></tr>
<tr name="19332" id="19332">
<td>19332</td><td>        <a id="19332c9" class="tk">INTC_PSR_32B_tag</a> <a id="19332c26" class="tk">PSR432_435</a>;   <span class="ct">/* offset: 0x01F0 size: 32 bit */</span></td></tr>
<tr name="19333" id="19333">
<td>19333</td><td>        <a id="19333c9" class="tk">INTC_PSR_32B_tag</a> <a id="19333c26" class="tk">PSR436_439</a>;   <span class="ct">/* offset: 0x01F4 size: 32 bit */</span></td></tr>
<tr name="19334" id="19334">
<td>19334</td><td>        <a id="19334c9" class="tk">INTC_PSR_32B_tag</a> <a id="19334c26" class="tk">PSR440_443</a>;   <span class="ct">/* offset: 0x01F8 size: 32 bit */</span></td></tr>
<tr name="19335" id="19335">
<td>19335</td><td>        <a id="19335c9" class="tk">INTC_PSR_32B_tag</a> <a id="19335c26" class="tk">PSR444_447</a>;   <span class="ct">/* offset: 0x01FC size: 32 bit */</span></td></tr>
<tr name="19336" id="19336">
<td>19336</td><td>        <a id="19336c9" class="tk">INTC_PSR_32B_tag</a> <a id="19336c26" class="tk">PSR448_451</a>;   <span class="ct">/* offset: 0x0200 size: 32 bit */</span></td></tr>
<tr name="19337" id="19337">
<td>19337</td><td>        <a id="19337c9" class="tk">INTC_PSR_32B_tag</a> <a id="19337c26" class="tk">PSR452_455</a>;   <span class="ct">/* offset: 0x0204 size: 32 bit */</span></td></tr>
<tr name="19338" id="19338">
<td>19338</td><td>        <a id="19338c9" class="tk">INTC_PSR_32B_tag</a> <a id="19338c26" class="tk">PSR456_459</a>;   <span class="ct">/* offset: 0x0208 size: 32 bit */</span></td></tr>
<tr name="19339" id="19339">
<td>19339</td><td>        <a id="19339c9" class="tk">INTC_PSR_32B_tag</a> <a id="19339c26" class="tk">PSR460_463</a>;   <span class="ct">/* offset: 0x020C size: 32 bit */</span></td></tr>
<tr name="19340" id="19340">
<td>19340</td><td>        <a id="19340c9" class="tk">INTC_PSR_32B_tag</a> <a id="19340c26" class="tk">PSR464_467</a>;   <span class="ct">/* offset: 0x0210 size: 32 bit */</span></td></tr>
<tr name="19341" id="19341">
<td>19341</td><td>        <a id="19341c9" class="tk">INTC_PSR_32B_tag</a> <a id="19341c26" class="tk">PSR468_471</a>;   <span class="ct">/* offset: 0x0214 size: 32 bit */</span></td></tr>
<tr name="19342" id="19342">
<td>19342</td><td>        <a id="19342c9" class="tk">INTC_PSR_32B_tag</a> <a id="19342c26" class="tk">PSR472_475</a>;   <span class="ct">/* offset: 0x0218 size: 32 bit */</span></td></tr>
<tr name="19343" id="19343">
<td>19343</td><td>        <a id="19343c9" class="tk">INTC_PSR_32B_tag</a> <a id="19343c26" class="tk">PSR476_479</a>;   <span class="ct">/* offset: 0x021C size: 32 bit */</span></td></tr>
<tr name="19344" id="19344">
<td>19344</td><td>        <a id="19344c9" class="tk">INTC_PSR_32B_tag</a> <a id="19344c26" class="tk">PSR480_483</a>;   <span class="ct">/* offset: 0x0220 size: 32 bit */</span></td></tr>
<tr name="19345" id="19345">
<td>19345</td><td>        <a id="19345c9" class="tk">INTC_PSR_32B_tag</a> <a id="19345c26" class="tk">PSR484_487</a>;   <span class="ct">/* offset: 0x0224 size: 32 bit */</span></td></tr>
<tr name="19346" id="19346">
<td>19346</td><td>        <a id="19346c9" class="tk">INTC_PSR_32B_tag</a> <a id="19346c26" class="tk">PSR488_491</a>;   <span class="ct">/* offset: 0x0228 size: 32 bit */</span></td></tr>
<tr name="19347" id="19347">
<td>19347</td><td>        <a id="19347c9" class="tk">INTC_PSR_32B_tag</a> <a id="19347c26" class="tk">PSR492_495</a>;   <span class="ct">/* offset: 0x022C size: 32 bit */</span></td></tr>
<tr name="19348" id="19348">
<td>19348</td><td>        <a id="19348c9" class="tk">INTC_PSR_32B_tag</a> <a id="19348c26" class="tk">PSR496_499</a>;   <span class="ct">/* offset: 0x0230 size: 32 bit */</span></td></tr>
<tr name="19349" id="19349">
<td>19349</td><td>        <a id="19349c9" class="tk">INTC_PSR_32B_tag</a> <a id="19349c26" class="tk">PSR500_503</a>;   <span class="ct">/* offset: 0x0234 size: 32 bit */</span></td></tr>
<tr name="19350" id="19350">
<td>19350</td><td>        <a id="19350c9" class="tk">INTC_PSR_32B_tag</a> <a id="19350c26" class="tk">PSR504_507</a>;   <span class="ct">/* offset: 0x0238 size: 32 bit */</span></td></tr>
<tr name="19351" id="19351">
<td>19351</td><td>        <a id="19351c9" class="tk">INTC_PSR_32B_tag</a> <a id="19351c26" class="tk">PSR508_511</a>;   <span class="ct">/* offset: 0x023C size: 32 bit */</span></td></tr>
<tr name="19352" id="19352">
<td>19352</td><td>      <span class="br">}</span>;</td></tr>
<tr name="19353" id="19353">
<td>19353</td><td></td></tr>
<tr name="19354" id="19354">
<td>19354</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="19355" id="19355">
<td>19355</td><td>        <span class="ct">/* PSR0-511 - Priority Select Registers */</span></td></tr>
<tr name="19356" id="19356">
<td>19356</td><td>        <a id="19356c9" class="tk">INTC_PSR_8B_tag</a> <a id="19356c25" class="tk">PSR0</a>;          <span class="ct">/* offset: 0x0040 size: 8 bit */</span></td></tr>
<tr name="19357" id="19357">
<td>19357</td><td>        <a id="19357c9" class="tk">INTC_PSR_8B_tag</a> <a id="19357c25" class="tk">PSR1</a>;          <span class="ct">/* offset: 0x0041 size: 8 bit */</span></td></tr>
<tr name="19358" id="19358">
<td>19358</td><td>        <a id="19358c9" class="tk">INTC_PSR_8B_tag</a> <a id="19358c25" class="tk">PSR2</a>;          <span class="ct">/* offset: 0x0042 size: 8 bit */</span></td></tr>
<tr name="19359" id="19359">
<td>19359</td><td>        <a id="19359c9" class="tk">INTC_PSR_8B_tag</a> <a id="19359c25" class="tk">PSR3</a>;          <span class="ct">/* offset: 0x0043 size: 8 bit */</span></td></tr>
<tr name="19360" id="19360">
<td>19360</td><td>        <a id="19360c9" class="tk">INTC_PSR_8B_tag</a> <a id="19360c25" class="tk">PSR4</a>;          <span class="ct">/* offset: 0x0044 size: 8 bit */</span></td></tr>
<tr name="19361" id="19361">
<td>19361</td><td>        <a id="19361c9" class="tk">INTC_PSR_8B_tag</a> <a id="19361c25" class="tk">PSR5</a>;          <span class="ct">/* offset: 0x0045 size: 8 bit */</span></td></tr>
<tr name="19362" id="19362">
<td>19362</td><td>        <a id="19362c9" class="tk">INTC_PSR_8B_tag</a> <a id="19362c25" class="tk">PSR6</a>;          <span class="ct">/* offset: 0x0046 size: 8 bit */</span></td></tr>
<tr name="19363" id="19363">
<td>19363</td><td>        <a id="19363c9" class="tk">INTC_PSR_8B_tag</a> <a id="19363c25" class="tk">PSR7</a>;          <span class="ct">/* offset: 0x0047 size: 8 bit */</span></td></tr>
<tr name="19364" id="19364">
<td>19364</td><td>        <a id="19364c9" class="tk">INTC_PSR_8B_tag</a> <a id="19364c25" class="tk">PSR8</a>;          <span class="ct">/* offset: 0x0048 size: 8 bit */</span></td></tr>
<tr name="19365" id="19365">
<td>19365</td><td>        <a id="19365c9" class="tk">INTC_PSR_8B_tag</a> <a id="19365c25" class="tk">PSR9</a>;          <span class="ct">/* offset: 0x0049 size: 8 bit */</span></td></tr>
<tr name="19366" id="19366">
<td>19366</td><td>        <a id="19366c9" class="tk">INTC_PSR_8B_tag</a> <a id="19366c25" class="tk">PSR10</a>;         <span class="ct">/* offset: 0x004A size: 8 bit */</span></td></tr>
<tr name="19367" id="19367">
<td>19367</td><td>        <a id="19367c9" class="tk">INTC_PSR_8B_tag</a> <a id="19367c25" class="tk">PSR11</a>;         <span class="ct">/* offset: 0x004B size: 8 bit */</span></td></tr>
<tr name="19368" id="19368">
<td>19368</td><td>        <a id="19368c9" class="tk">INTC_PSR_8B_tag</a> <a id="19368c25" class="tk">PSR12</a>;         <span class="ct">/* offset: 0x004C size: 8 bit */</span></td></tr>
<tr name="19369" id="19369">
<td>19369</td><td>        <a id="19369c9" class="tk">INTC_PSR_8B_tag</a> <a id="19369c25" class="tk">PSR13</a>;         <span class="ct">/* offset: 0x004D size: 8 bit */</span></td></tr>
<tr name="19370" id="19370">
<td>19370</td><td>        <a id="19370c9" class="tk">INTC_PSR_8B_tag</a> <a id="19370c25" class="tk">PSR14</a>;         <span class="ct">/* offset: 0x004E size: 8 bit */</span></td></tr>
<tr name="19371" id="19371">
<td>19371</td><td>        <a id="19371c9" class="tk">INTC_PSR_8B_tag</a> <a id="19371c25" class="tk">PSR15</a>;         <span class="ct">/* offset: 0x004F size: 8 bit */</span></td></tr>
<tr name="19372" id="19372">
<td>19372</td><td>        <a id="19372c9" class="tk">INTC_PSR_8B_tag</a> <a id="19372c25" class="tk">PSR16</a>;         <span class="ct">/* offset: 0x0050 size: 8 bit */</span></td></tr>
<tr name="19373" id="19373">
<td>19373</td><td>        <a id="19373c9" class="tk">INTC_PSR_8B_tag</a> <a id="19373c25" class="tk">PSR17</a>;         <span class="ct">/* offset: 0x0051 size: 8 bit */</span></td></tr>
<tr name="19374" id="19374">
<td>19374</td><td>        <a id="19374c9" class="tk">INTC_PSR_8B_tag</a> <a id="19374c25" class="tk">PSR18</a>;         <span class="ct">/* offset: 0x0052 size: 8 bit */</span></td></tr>
<tr name="19375" id="19375">
<td>19375</td><td>        <a id="19375c9" class="tk">INTC_PSR_8B_tag</a> <a id="19375c25" class="tk">PSR19</a>;         <span class="ct">/* offset: 0x0053 size: 8 bit */</span></td></tr>
<tr name="19376" id="19376">
<td>19376</td><td>        <a id="19376c9" class="tk">INTC_PSR_8B_tag</a> <a id="19376c25" class="tk">PSR20</a>;         <span class="ct">/* offset: 0x0054 size: 8 bit */</span></td></tr>
<tr name="19377" id="19377">
<td>19377</td><td>        <a id="19377c9" class="tk">INTC_PSR_8B_tag</a> <a id="19377c25" class="tk">PSR21</a>;         <span class="ct">/* offset: 0x0055 size: 8 bit */</span></td></tr>
<tr name="19378" id="19378">
<td>19378</td><td>        <a id="19378c9" class="tk">INTC_PSR_8B_tag</a> <a id="19378c25" class="tk">PSR22</a>;         <span class="ct">/* offset: 0x0056 size: 8 bit */</span></td></tr>
<tr name="19379" id="19379">
<td>19379</td><td>        <a id="19379c9" class="tk">INTC_PSR_8B_tag</a> <a id="19379c25" class="tk">PSR23</a>;         <span class="ct">/* offset: 0x0057 size: 8 bit */</span></td></tr>
<tr name="19380" id="19380">
<td>19380</td><td>        <a id="19380c9" class="tk">INTC_PSR_8B_tag</a> <a id="19380c25" class="tk">PSR24</a>;         <span class="ct">/* offset: 0x0058 size: 8 bit */</span></td></tr>
<tr name="19381" id="19381">
<td>19381</td><td>        <a id="19381c9" class="tk">INTC_PSR_8B_tag</a> <a id="19381c25" class="tk">PSR25</a>;         <span class="ct">/* offset: 0x0059 size: 8 bit */</span></td></tr>
<tr name="19382" id="19382">
<td>19382</td><td>        <a id="19382c9" class="tk">INTC_PSR_8B_tag</a> <a id="19382c25" class="tk">PSR26</a>;         <span class="ct">/* offset: 0x005A size: 8 bit */</span></td></tr>
<tr name="19383" id="19383">
<td>19383</td><td>        <a id="19383c9" class="tk">INTC_PSR_8B_tag</a> <a id="19383c25" class="tk">PSR27</a>;         <span class="ct">/* offset: 0x005B size: 8 bit */</span></td></tr>
<tr name="19384" id="19384">
<td>19384</td><td>        <a id="19384c9" class="tk">INTC_PSR_8B_tag</a> <a id="19384c25" class="tk">PSR28</a>;         <span class="ct">/* offset: 0x005C size: 8 bit */</span></td></tr>
<tr name="19385" id="19385">
<td>19385</td><td>        <a id="19385c9" class="tk">INTC_PSR_8B_tag</a> <a id="19385c25" class="tk">PSR29</a>;         <span class="ct">/* offset: 0x005D size: 8 bit */</span></td></tr>
<tr name="19386" id="19386">
<td>19386</td><td>        <a id="19386c9" class="tk">INTC_PSR_8B_tag</a> <a id="19386c25" class="tk">PSR30</a>;         <span class="ct">/* offset: 0x005E size: 8 bit */</span></td></tr>
<tr name="19387" id="19387">
<td>19387</td><td>        <a id="19387c9" class="tk">INTC_PSR_8B_tag</a> <a id="19387c25" class="tk">PSR31</a>;         <span class="ct">/* offset: 0x005F size: 8 bit */</span></td></tr>
<tr name="19388" id="19388">
<td>19388</td><td>        <a id="19388c9" class="tk">INTC_PSR_8B_tag</a> <a id="19388c25" class="tk">PSR32</a>;         <span class="ct">/* offset: 0x0060 size: 8 bit */</span></td></tr>
<tr name="19389" id="19389">
<td>19389</td><td>        <a id="19389c9" class="tk">INTC_PSR_8B_tag</a> <a id="19389c25" class="tk">PSR33</a>;         <span class="ct">/* offset: 0x0061 size: 8 bit */</span></td></tr>
<tr name="19390" id="19390">
<td>19390</td><td>        <a id="19390c9" class="tk">INTC_PSR_8B_tag</a> <a id="19390c25" class="tk">PSR34</a>;         <span class="ct">/* offset: 0x0062 size: 8 bit */</span></td></tr>
<tr name="19391" id="19391">
<td>19391</td><td>        <a id="19391c9" class="tk">INTC_PSR_8B_tag</a> <a id="19391c25" class="tk">PSR35</a>;         <span class="ct">/* offset: 0x0063 size: 8 bit */</span></td></tr>
<tr name="19392" id="19392">
<td>19392</td><td>        <a id="19392c9" class="tk">INTC_PSR_8B_tag</a> <a id="19392c25" class="tk">PSR36</a>;         <span class="ct">/* offset: 0x0064 size: 8 bit */</span></td></tr>
<tr name="19393" id="19393">
<td>19393</td><td>        <a id="19393c9" class="tk">INTC_PSR_8B_tag</a> <a id="19393c25" class="tk">PSR37</a>;         <span class="ct">/* offset: 0x0065 size: 8 bit */</span></td></tr>
<tr name="19394" id="19394">
<td>19394</td><td>        <a id="19394c9" class="tk">INTC_PSR_8B_tag</a> <a id="19394c25" class="tk">PSR38</a>;         <span class="ct">/* offset: 0x0066 size: 8 bit */</span></td></tr>
<tr name="19395" id="19395">
<td>19395</td><td>        <a id="19395c9" class="tk">INTC_PSR_8B_tag</a> <a id="19395c25" class="tk">PSR39</a>;         <span class="ct">/* offset: 0x0067 size: 8 bit */</span></td></tr>
<tr name="19396" id="19396">
<td>19396</td><td>        <a id="19396c9" class="tk">INTC_PSR_8B_tag</a> <a id="19396c25" class="tk">PSR40</a>;         <span class="ct">/* offset: 0x0068 size: 8 bit */</span></td></tr>
<tr name="19397" id="19397">
<td>19397</td><td>        <a id="19397c9" class="tk">INTC_PSR_8B_tag</a> <a id="19397c25" class="tk">PSR41</a>;         <span class="ct">/* offset: 0x0069 size: 8 bit */</span></td></tr>
<tr name="19398" id="19398">
<td>19398</td><td>        <a id="19398c9" class="tk">INTC_PSR_8B_tag</a> <a id="19398c25" class="tk">PSR42</a>;         <span class="ct">/* offset: 0x006A size: 8 bit */</span></td></tr>
<tr name="19399" id="19399">
<td>19399</td><td>        <a id="19399c9" class="tk">INTC_PSR_8B_tag</a> <a id="19399c25" class="tk">PSR43</a>;         <span class="ct">/* offset: 0x006B size: 8 bit */</span></td></tr>
<tr name="19400" id="19400">
<td>19400</td><td>        <a id="19400c9" class="tk">INTC_PSR_8B_tag</a> <a id="19400c25" class="tk">PSR44</a>;         <span class="ct">/* offset: 0x006C size: 8 bit */</span></td></tr>
<tr name="19401" id="19401">
<td>19401</td><td>        <a id="19401c9" class="tk">INTC_PSR_8B_tag</a> <a id="19401c25" class="tk">PSR45</a>;         <span class="ct">/* offset: 0x006D size: 8 bit */</span></td></tr>
<tr name="19402" id="19402">
<td>19402</td><td>        <a id="19402c9" class="tk">INTC_PSR_8B_tag</a> <a id="19402c25" class="tk">PSR46</a>;         <span class="ct">/* offset: 0x006E size: 8 bit */</span></td></tr>
<tr name="19403" id="19403">
<td>19403</td><td>        <a id="19403c9" class="tk">INTC_PSR_8B_tag</a> <a id="19403c25" class="tk">PSR47</a>;         <span class="ct">/* offset: 0x006F size: 8 bit */</span></td></tr>
<tr name="19404" id="19404">
<td>19404</td><td>        <a id="19404c9" class="tk">INTC_PSR_8B_tag</a> <a id="19404c25" class="tk">PSR48</a>;         <span class="ct">/* offset: 0x0070 size: 8 bit */</span></td></tr>
<tr name="19405" id="19405">
<td>19405</td><td>        <a id="19405c9" class="tk">INTC_PSR_8B_tag</a> <a id="19405c25" class="tk">PSR49</a>;         <span class="ct">/* offset: 0x0071 size: 8 bit */</span></td></tr>
<tr name="19406" id="19406">
<td>19406</td><td>        <a id="19406c9" class="tk">INTC_PSR_8B_tag</a> <a id="19406c25" class="tk">PSR50</a>;         <span class="ct">/* offset: 0x0072 size: 8 bit */</span></td></tr>
<tr name="19407" id="19407">
<td>19407</td><td>        <a id="19407c9" class="tk">INTC_PSR_8B_tag</a> <a id="19407c25" class="tk">PSR51</a>;         <span class="ct">/* offset: 0x0073 size: 8 bit */</span></td></tr>
<tr name="19408" id="19408">
<td>19408</td><td>        <a id="19408c9" class="tk">INTC_PSR_8B_tag</a> <a id="19408c25" class="tk">PSR52</a>;         <span class="ct">/* offset: 0x0074 size: 8 bit */</span></td></tr>
<tr name="19409" id="19409">
<td>19409</td><td>        <a id="19409c9" class="tk">INTC_PSR_8B_tag</a> <a id="19409c25" class="tk">PSR53</a>;         <span class="ct">/* offset: 0x0075 size: 8 bit */</span></td></tr>
<tr name="19410" id="19410">
<td>19410</td><td>        <a id="19410c9" class="tk">INTC_PSR_8B_tag</a> <a id="19410c25" class="tk">PSR54</a>;         <span class="ct">/* offset: 0x0076 size: 8 bit */</span></td></tr>
<tr name="19411" id="19411">
<td>19411</td><td>        <a id="19411c9" class="tk">INTC_PSR_8B_tag</a> <a id="19411c25" class="tk">PSR55</a>;         <span class="ct">/* offset: 0x0077 size: 8 bit */</span></td></tr>
<tr name="19412" id="19412">
<td>19412</td><td>        <a id="19412c9" class="tk">INTC_PSR_8B_tag</a> <a id="19412c25" class="tk">PSR56</a>;         <span class="ct">/* offset: 0x0078 size: 8 bit */</span></td></tr>
<tr name="19413" id="19413">
<td>19413</td><td>        <a id="19413c9" class="tk">INTC_PSR_8B_tag</a> <a id="19413c25" class="tk">PSR57</a>;         <span class="ct">/* offset: 0x0079 size: 8 bit */</span></td></tr>
<tr name="19414" id="19414">
<td>19414</td><td>        <a id="19414c9" class="tk">INTC_PSR_8B_tag</a> <a id="19414c25" class="tk">PSR58</a>;         <span class="ct">/* offset: 0x007A size: 8 bit */</span></td></tr>
<tr name="19415" id="19415">
<td>19415</td><td>        <a id="19415c9" class="tk">INTC_PSR_8B_tag</a> <a id="19415c25" class="tk">PSR59</a>;         <span class="ct">/* offset: 0x007B size: 8 bit */</span></td></tr>
<tr name="19416" id="19416">
<td>19416</td><td>        <a id="19416c9" class="tk">INTC_PSR_8B_tag</a> <a id="19416c25" class="tk">PSR60</a>;         <span class="ct">/* offset: 0x007C size: 8 bit */</span></td></tr>
<tr name="19417" id="19417">
<td>19417</td><td>        <a id="19417c9" class="tk">INTC_PSR_8B_tag</a> <a id="19417c25" class="tk">PSR61</a>;         <span class="ct">/* offset: 0x007D size: 8 bit */</span></td></tr>
<tr name="19418" id="19418">
<td>19418</td><td>        <a id="19418c9" class="tk">INTC_PSR_8B_tag</a> <a id="19418c25" class="tk">PSR62</a>;         <span class="ct">/* offset: 0x007E size: 8 bit */</span></td></tr>
<tr name="19419" id="19419">
<td>19419</td><td>        <a id="19419c9" class="tk">INTC_PSR_8B_tag</a> <a id="19419c25" class="tk">PSR63</a>;         <span class="ct">/* offset: 0x007F size: 8 bit */</span></td></tr>
<tr name="19420" id="19420">
<td>19420</td><td>        <a id="19420c9" class="tk">INTC_PSR_8B_tag</a> <a id="19420c25" class="tk">PSR64</a>;         <span class="ct">/* offset: 0x0080 size: 8 bit */</span></td></tr>
<tr name="19421" id="19421">
<td>19421</td><td>        <a id="19421c9" class="tk">INTC_PSR_8B_tag</a> <a id="19421c25" class="tk">PSR65</a>;         <span class="ct">/* offset: 0x0081 size: 8 bit */</span></td></tr>
<tr name="19422" id="19422">
<td>19422</td><td>        <a id="19422c9" class="tk">INTC_PSR_8B_tag</a> <a id="19422c25" class="tk">PSR66</a>;         <span class="ct">/* offset: 0x0082 size: 8 bit */</span></td></tr>
<tr name="19423" id="19423">
<td>19423</td><td>        <a id="19423c9" class="tk">INTC_PSR_8B_tag</a> <a id="19423c25" class="tk">PSR67</a>;         <span class="ct">/* offset: 0x0083 size: 8 bit */</span></td></tr>
<tr name="19424" id="19424">
<td>19424</td><td>        <a id="19424c9" class="tk">INTC_PSR_8B_tag</a> <a id="19424c25" class="tk">PSR68</a>;         <span class="ct">/* offset: 0x0084 size: 8 bit */</span></td></tr>
<tr name="19425" id="19425">
<td>19425</td><td>        <a id="19425c9" class="tk">INTC_PSR_8B_tag</a> <a id="19425c25" class="tk">PSR69</a>;         <span class="ct">/* offset: 0x0085 size: 8 bit */</span></td></tr>
<tr name="19426" id="19426">
<td>19426</td><td>        <a id="19426c9" class="tk">INTC_PSR_8B_tag</a> <a id="19426c25" class="tk">PSR70</a>;         <span class="ct">/* offset: 0x0086 size: 8 bit */</span></td></tr>
<tr name="19427" id="19427">
<td>19427</td><td>        <a id="19427c9" class="tk">INTC_PSR_8B_tag</a> <a id="19427c25" class="tk">PSR71</a>;         <span class="ct">/* offset: 0x0087 size: 8 bit */</span></td></tr>
<tr name="19428" id="19428">
<td>19428</td><td>        <a id="19428c9" class="tk">INTC_PSR_8B_tag</a> <a id="19428c25" class="tk">PSR72</a>;         <span class="ct">/* offset: 0x0088 size: 8 bit */</span></td></tr>
<tr name="19429" id="19429">
<td>19429</td><td>        <a id="19429c9" class="tk">INTC_PSR_8B_tag</a> <a id="19429c25" class="tk">PSR73</a>;         <span class="ct">/* offset: 0x0089 size: 8 bit */</span></td></tr>
<tr name="19430" id="19430">
<td>19430</td><td>        <a id="19430c9" class="tk">INTC_PSR_8B_tag</a> <a id="19430c25" class="tk">PSR74</a>;         <span class="ct">/* offset: 0x008A size: 8 bit */</span></td></tr>
<tr name="19431" id="19431">
<td>19431</td><td>        <a id="19431c9" class="tk">INTC_PSR_8B_tag</a> <a id="19431c25" class="tk">PSR75</a>;         <span class="ct">/* offset: 0x008B size: 8 bit */</span></td></tr>
<tr name="19432" id="19432">
<td>19432</td><td>        <a id="19432c9" class="tk">INTC_PSR_8B_tag</a> <a id="19432c25" class="tk">PSR76</a>;         <span class="ct">/* offset: 0x008C size: 8 bit */</span></td></tr>
<tr name="19433" id="19433">
<td>19433</td><td>        <a id="19433c9" class="tk">INTC_PSR_8B_tag</a> <a id="19433c25" class="tk">PSR77</a>;         <span class="ct">/* offset: 0x008D size: 8 bit */</span></td></tr>
<tr name="19434" id="19434">
<td>19434</td><td>        <a id="19434c9" class="tk">INTC_PSR_8B_tag</a> <a id="19434c25" class="tk">PSR78</a>;         <span class="ct">/* offset: 0x008E size: 8 bit */</span></td></tr>
<tr name="19435" id="19435">
<td>19435</td><td>        <a id="19435c9" class="tk">INTC_PSR_8B_tag</a> <a id="19435c25" class="tk">PSR79</a>;         <span class="ct">/* offset: 0x008F size: 8 bit */</span></td></tr>
<tr name="19436" id="19436">
<td>19436</td><td>        <a id="19436c9" class="tk">INTC_PSR_8B_tag</a> <a id="19436c25" class="tk">PSR80</a>;         <span class="ct">/* offset: 0x0090 size: 8 bit */</span></td></tr>
<tr name="19437" id="19437">
<td>19437</td><td>        <a id="19437c9" class="tk">INTC_PSR_8B_tag</a> <a id="19437c25" class="tk">PSR81</a>;         <span class="ct">/* offset: 0x0091 size: 8 bit */</span></td></tr>
<tr name="19438" id="19438">
<td>19438</td><td>        <a id="19438c9" class="tk">INTC_PSR_8B_tag</a> <a id="19438c25" class="tk">PSR82</a>;         <span class="ct">/* offset: 0x0092 size: 8 bit */</span></td></tr>
<tr name="19439" id="19439">
<td>19439</td><td>        <a id="19439c9" class="tk">INTC_PSR_8B_tag</a> <a id="19439c25" class="tk">PSR83</a>;         <span class="ct">/* offset: 0x0093 size: 8 bit */</span></td></tr>
<tr name="19440" id="19440">
<td>19440</td><td>        <a id="19440c9" class="tk">INTC_PSR_8B_tag</a> <a id="19440c25" class="tk">PSR84</a>;         <span class="ct">/* offset: 0x0094 size: 8 bit */</span></td></tr>
<tr name="19441" id="19441">
<td>19441</td><td>        <a id="19441c9" class="tk">INTC_PSR_8B_tag</a> <a id="19441c25" class="tk">PSR85</a>;         <span class="ct">/* offset: 0x0095 size: 8 bit */</span></td></tr>
<tr name="19442" id="19442">
<td>19442</td><td>        <a id="19442c9" class="tk">INTC_PSR_8B_tag</a> <a id="19442c25" class="tk">PSR86</a>;         <span class="ct">/* offset: 0x0096 size: 8 bit */</span></td></tr>
<tr name="19443" id="19443">
<td>19443</td><td>        <a id="19443c9" class="tk">INTC_PSR_8B_tag</a> <a id="19443c25" class="tk">PSR87</a>;         <span class="ct">/* offset: 0x0097 size: 8 bit */</span></td></tr>
<tr name="19444" id="19444">
<td>19444</td><td>        <a id="19444c9" class="tk">INTC_PSR_8B_tag</a> <a id="19444c25" class="tk">PSR88</a>;         <span class="ct">/* offset: 0x0098 size: 8 bit */</span></td></tr>
<tr name="19445" id="19445">
<td>19445</td><td>        <a id="19445c9" class="tk">INTC_PSR_8B_tag</a> <a id="19445c25" class="tk">PSR89</a>;         <span class="ct">/* offset: 0x0099 size: 8 bit */</span></td></tr>
<tr name="19446" id="19446">
<td>19446</td><td>        <a id="19446c9" class="tk">INTC_PSR_8B_tag</a> <a id="19446c25" class="tk">PSR90</a>;         <span class="ct">/* offset: 0x009A size: 8 bit */</span></td></tr>
<tr name="19447" id="19447">
<td>19447</td><td>        <a id="19447c9" class="tk">INTC_PSR_8B_tag</a> <a id="19447c25" class="tk">PSR91</a>;         <span class="ct">/* offset: 0x009B size: 8 bit */</span></td></tr>
<tr name="19448" id="19448">
<td>19448</td><td>        <a id="19448c9" class="tk">INTC_PSR_8B_tag</a> <a id="19448c25" class="tk">PSR92</a>;         <span class="ct">/* offset: 0x009C size: 8 bit */</span></td></tr>
<tr name="19449" id="19449">
<td>19449</td><td>        <a id="19449c9" class="tk">INTC_PSR_8B_tag</a> <a id="19449c25" class="tk">PSR93</a>;         <span class="ct">/* offset: 0x009D size: 8 bit */</span></td></tr>
<tr name="19450" id="19450">
<td>19450</td><td>        <a id="19450c9" class="tk">INTC_PSR_8B_tag</a> <a id="19450c25" class="tk">PSR94</a>;         <span class="ct">/* offset: 0x009E size: 8 bit */</span></td></tr>
<tr name="19451" id="19451">
<td>19451</td><td>        <a id="19451c9" class="tk">INTC_PSR_8B_tag</a> <a id="19451c25" class="tk">PSR95</a>;         <span class="ct">/* offset: 0x009F size: 8 bit */</span></td></tr>
<tr name="19452" id="19452">
<td>19452</td><td>        <a id="19452c9" class="tk">INTC_PSR_8B_tag</a> <a id="19452c25" class="tk">PSR96</a>;         <span class="ct">/* offset: 0x00A0 size: 8 bit */</span></td></tr>
<tr name="19453" id="19453">
<td>19453</td><td>        <a id="19453c9" class="tk">INTC_PSR_8B_tag</a> <a id="19453c25" class="tk">PSR97</a>;         <span class="ct">/* offset: 0x00A1 size: 8 bit */</span></td></tr>
<tr name="19454" id="19454">
<td>19454</td><td>        <a id="19454c9" class="tk">INTC_PSR_8B_tag</a> <a id="19454c25" class="tk">PSR98</a>;         <span class="ct">/* offset: 0x00A2 size: 8 bit */</span></td></tr>
<tr name="19455" id="19455">
<td>19455</td><td>        <a id="19455c9" class="tk">INTC_PSR_8B_tag</a> <a id="19455c25" class="tk">PSR99</a>;         <span class="ct">/* offset: 0x00A3 size: 8 bit */</span></td></tr>
<tr name="19456" id="19456">
<td>19456</td><td>        <a id="19456c9" class="tk">INTC_PSR_8B_tag</a> <a id="19456c25" class="tk">PSR100</a>;        <span class="ct">/* offset: 0x00A4 size: 8 bit */</span></td></tr>
<tr name="19457" id="19457">
<td>19457</td><td>        <a id="19457c9" class="tk">INTC_PSR_8B_tag</a> <a id="19457c25" class="tk">PSR101</a>;        <span class="ct">/* offset: 0x00A5 size: 8 bit */</span></td></tr>
<tr name="19458" id="19458">
<td>19458</td><td>        <a id="19458c9" class="tk">INTC_PSR_8B_tag</a> <a id="19458c25" class="tk">PSR102</a>;        <span class="ct">/* offset: 0x00A6 size: 8 bit */</span></td></tr>
<tr name="19459" id="19459">
<td>19459</td><td>        <a id="19459c9" class="tk">INTC_PSR_8B_tag</a> <a id="19459c25" class="tk">PSR103</a>;        <span class="ct">/* offset: 0x00A7 size: 8 bit */</span></td></tr>
<tr name="19460" id="19460">
<td>19460</td><td>        <a id="19460c9" class="tk">INTC_PSR_8B_tag</a> <a id="19460c25" class="tk">PSR104</a>;        <span class="ct">/* offset: 0x00A8 size: 8 bit */</span></td></tr>
<tr name="19461" id="19461">
<td>19461</td><td>        <a id="19461c9" class="tk">INTC_PSR_8B_tag</a> <a id="19461c25" class="tk">PSR105</a>;        <span class="ct">/* offset: 0x00A9 size: 8 bit */</span></td></tr>
<tr name="19462" id="19462">
<td>19462</td><td>        <a id="19462c9" class="tk">INTC_PSR_8B_tag</a> <a id="19462c25" class="tk">PSR106</a>;        <span class="ct">/* offset: 0x00AA size: 8 bit */</span></td></tr>
<tr name="19463" id="19463">
<td>19463</td><td>        <a id="19463c9" class="tk">INTC_PSR_8B_tag</a> <a id="19463c25" class="tk">PSR107</a>;        <span class="ct">/* offset: 0x00AB size: 8 bit */</span></td></tr>
<tr name="19464" id="19464">
<td>19464</td><td>        <a id="19464c9" class="tk">INTC_PSR_8B_tag</a> <a id="19464c25" class="tk">PSR108</a>;        <span class="ct">/* offset: 0x00AC size: 8 bit */</span></td></tr>
<tr name="19465" id="19465">
<td>19465</td><td>        <a id="19465c9" class="tk">INTC_PSR_8B_tag</a> <a id="19465c25" class="tk">PSR109</a>;        <span class="ct">/* offset: 0x00AD size: 8 bit */</span></td></tr>
<tr name="19466" id="19466">
<td>19466</td><td>        <a id="19466c9" class="tk">INTC_PSR_8B_tag</a> <a id="19466c25" class="tk">PSR110</a>;        <span class="ct">/* offset: 0x00AE size: 8 bit */</span></td></tr>
<tr name="19467" id="19467">
<td>19467</td><td>        <a id="19467c9" class="tk">INTC_PSR_8B_tag</a> <a id="19467c25" class="tk">PSR111</a>;        <span class="ct">/* offset: 0x00AF size: 8 bit */</span></td></tr>
<tr name="19468" id="19468">
<td>19468</td><td>        <a id="19468c9" class="tk">INTC_PSR_8B_tag</a> <a id="19468c25" class="tk">PSR112</a>;        <span class="ct">/* offset: 0x00B0 size: 8 bit */</span></td></tr>
<tr name="19469" id="19469">
<td>19469</td><td>        <a id="19469c9" class="tk">INTC_PSR_8B_tag</a> <a id="19469c25" class="tk">PSR113</a>;        <span class="ct">/* offset: 0x00B1 size: 8 bit */</span></td></tr>
<tr name="19470" id="19470">
<td>19470</td><td>        <a id="19470c9" class="tk">INTC_PSR_8B_tag</a> <a id="19470c25" class="tk">PSR114</a>;        <span class="ct">/* offset: 0x00B2 size: 8 bit */</span></td></tr>
<tr name="19471" id="19471">
<td>19471</td><td>        <a id="19471c9" class="tk">INTC_PSR_8B_tag</a> <a id="19471c25" class="tk">PSR115</a>;        <span class="ct">/* offset: 0x00B3 size: 8 bit */</span></td></tr>
<tr name="19472" id="19472">
<td>19472</td><td>        <a id="19472c9" class="tk">INTC_PSR_8B_tag</a> <a id="19472c25" class="tk">PSR116</a>;        <span class="ct">/* offset: 0x00B4 size: 8 bit */</span></td></tr>
<tr name="19473" id="19473">
<td>19473</td><td>        <a id="19473c9" class="tk">INTC_PSR_8B_tag</a> <a id="19473c25" class="tk">PSR117</a>;        <span class="ct">/* offset: 0x00B5 size: 8 bit */</span></td></tr>
<tr name="19474" id="19474">
<td>19474</td><td>        <a id="19474c9" class="tk">INTC_PSR_8B_tag</a> <a id="19474c25" class="tk">PSR118</a>;        <span class="ct">/* offset: 0x00B6 size: 8 bit */</span></td></tr>
<tr name="19475" id="19475">
<td>19475</td><td>        <a id="19475c9" class="tk">INTC_PSR_8B_tag</a> <a id="19475c25" class="tk">PSR119</a>;        <span class="ct">/* offset: 0x00B7 size: 8 bit */</span></td></tr>
<tr name="19476" id="19476">
<td>19476</td><td>        <a id="19476c9" class="tk">INTC_PSR_8B_tag</a> <a id="19476c25" class="tk">PSR120</a>;        <span class="ct">/* offset: 0x00B8 size: 8 bit */</span></td></tr>
<tr name="19477" id="19477">
<td>19477</td><td>        <a id="19477c9" class="tk">INTC_PSR_8B_tag</a> <a id="19477c25" class="tk">PSR121</a>;        <span class="ct">/* offset: 0x00B9 size: 8 bit */</span></td></tr>
<tr name="19478" id="19478">
<td>19478</td><td>        <a id="19478c9" class="tk">INTC_PSR_8B_tag</a> <a id="19478c25" class="tk">PSR122</a>;        <span class="ct">/* offset: 0x00BA size: 8 bit */</span></td></tr>
<tr name="19479" id="19479">
<td>19479</td><td>        <a id="19479c9" class="tk">INTC_PSR_8B_tag</a> <a id="19479c25" class="tk">PSR123</a>;        <span class="ct">/* offset: 0x00BB size: 8 bit */</span></td></tr>
<tr name="19480" id="19480">
<td>19480</td><td>        <a id="19480c9" class="tk">INTC_PSR_8B_tag</a> <a id="19480c25" class="tk">PSR124</a>;        <span class="ct">/* offset: 0x00BC size: 8 bit */</span></td></tr>
<tr name="19481" id="19481">
<td>19481</td><td>        <a id="19481c9" class="tk">INTC_PSR_8B_tag</a> <a id="19481c25" class="tk">PSR125</a>;        <span class="ct">/* offset: 0x00BD size: 8 bit */</span></td></tr>
<tr name="19482" id="19482">
<td>19482</td><td>        <a id="19482c9" class="tk">INTC_PSR_8B_tag</a> <a id="19482c25" class="tk">PSR126</a>;        <span class="ct">/* offset: 0x00BE size: 8 bit */</span></td></tr>
<tr name="19483" id="19483">
<td>19483</td><td>        <a id="19483c9" class="tk">INTC_PSR_8B_tag</a> <a id="19483c25" class="tk">PSR127</a>;        <span class="ct">/* offset: 0x00BF size: 8 bit */</span></td></tr>
<tr name="19484" id="19484">
<td>19484</td><td>        <a id="19484c9" class="tk">INTC_PSR_8B_tag</a> <a id="19484c25" class="tk">PSR128</a>;        <span class="ct">/* offset: 0x00C0 size: 8 bit */</span></td></tr>
<tr name="19485" id="19485">
<td>19485</td><td>        <a id="19485c9" class="tk">INTC_PSR_8B_tag</a> <a id="19485c25" class="tk">PSR129</a>;        <span class="ct">/* offset: 0x00C1 size: 8 bit */</span></td></tr>
<tr name="19486" id="19486">
<td>19486</td><td>        <a id="19486c9" class="tk">INTC_PSR_8B_tag</a> <a id="19486c25" class="tk">PSR130</a>;        <span class="ct">/* offset: 0x00C2 size: 8 bit */</span></td></tr>
<tr name="19487" id="19487">
<td>19487</td><td>        <a id="19487c9" class="tk">INTC_PSR_8B_tag</a> <a id="19487c25" class="tk">PSR131</a>;        <span class="ct">/* offset: 0x00C3 size: 8 bit */</span></td></tr>
<tr name="19488" id="19488">
<td>19488</td><td>        <a id="19488c9" class="tk">INTC_PSR_8B_tag</a> <a id="19488c25" class="tk">PSR132</a>;        <span class="ct">/* offset: 0x00C4 size: 8 bit */</span></td></tr>
<tr name="19489" id="19489">
<td>19489</td><td>        <a id="19489c9" class="tk">INTC_PSR_8B_tag</a> <a id="19489c25" class="tk">PSR133</a>;        <span class="ct">/* offset: 0x00C5 size: 8 bit */</span></td></tr>
<tr name="19490" id="19490">
<td>19490</td><td>        <a id="19490c9" class="tk">INTC_PSR_8B_tag</a> <a id="19490c25" class="tk">PSR134</a>;        <span class="ct">/* offset: 0x00C6 size: 8 bit */</span></td></tr>
<tr name="19491" id="19491">
<td>19491</td><td>        <a id="19491c9" class="tk">INTC_PSR_8B_tag</a> <a id="19491c25" class="tk">PSR135</a>;        <span class="ct">/* offset: 0x00C7 size: 8 bit */</span></td></tr>
<tr name="19492" id="19492">
<td>19492</td><td>        <a id="19492c9" class="tk">INTC_PSR_8B_tag</a> <a id="19492c25" class="tk">PSR136</a>;        <span class="ct">/* offset: 0x00C8 size: 8 bit */</span></td></tr>
<tr name="19493" id="19493">
<td>19493</td><td>        <a id="19493c9" class="tk">INTC_PSR_8B_tag</a> <a id="19493c25" class="tk">PSR137</a>;        <span class="ct">/* offset: 0x00C9 size: 8 bit */</span></td></tr>
<tr name="19494" id="19494">
<td>19494</td><td>        <a id="19494c9" class="tk">INTC_PSR_8B_tag</a> <a id="19494c25" class="tk">PSR138</a>;        <span class="ct">/* offset: 0x00CA size: 8 bit */</span></td></tr>
<tr name="19495" id="19495">
<td>19495</td><td>        <a id="19495c9" class="tk">INTC_PSR_8B_tag</a> <a id="19495c25" class="tk">PSR139</a>;        <span class="ct">/* offset: 0x00CB size: 8 bit */</span></td></tr>
<tr name="19496" id="19496">
<td>19496</td><td>        <a id="19496c9" class="tk">INTC_PSR_8B_tag</a> <a id="19496c25" class="tk">PSR140</a>;        <span class="ct">/* offset: 0x00CC size: 8 bit */</span></td></tr>
<tr name="19497" id="19497">
<td>19497</td><td>        <a id="19497c9" class="tk">INTC_PSR_8B_tag</a> <a id="19497c25" class="tk">PSR141</a>;        <span class="ct">/* offset: 0x00CD size: 8 bit */</span></td></tr>
<tr name="19498" id="19498">
<td>19498</td><td>        <a id="19498c9" class="tk">INTC_PSR_8B_tag</a> <a id="19498c25" class="tk">PSR142</a>;        <span class="ct">/* offset: 0x00CE size: 8 bit */</span></td></tr>
<tr name="19499" id="19499">
<td>19499</td><td>        <a id="19499c9" class="tk">INTC_PSR_8B_tag</a> <a id="19499c25" class="tk">PSR143</a>;        <span class="ct">/* offset: 0x00CF size: 8 bit */</span></td></tr>
<tr name="19500" id="19500">
<td>19500</td><td>        <a id="19500c9" class="tk">INTC_PSR_8B_tag</a> <a id="19500c25" class="tk">PSR144</a>;        <span class="ct">/* offset: 0x00D0 size: 8 bit */</span></td></tr>
<tr name="19501" id="19501">
<td>19501</td><td>        <a id="19501c9" class="tk">INTC_PSR_8B_tag</a> <a id="19501c25" class="tk">PSR145</a>;        <span class="ct">/* offset: 0x00D1 size: 8 bit */</span></td></tr>
<tr name="19502" id="19502">
<td>19502</td><td>        <a id="19502c9" class="tk">INTC_PSR_8B_tag</a> <a id="19502c25" class="tk">PSR146</a>;        <span class="ct">/* offset: 0x00D2 size: 8 bit */</span></td></tr>
<tr name="19503" id="19503">
<td>19503</td><td>        <a id="19503c9" class="tk">INTC_PSR_8B_tag</a> <a id="19503c25" class="tk">PSR147</a>;        <span class="ct">/* offset: 0x00D3 size: 8 bit */</span></td></tr>
<tr name="19504" id="19504">
<td>19504</td><td>        <a id="19504c9" class="tk">INTC_PSR_8B_tag</a> <a id="19504c25" class="tk">PSR148</a>;        <span class="ct">/* offset: 0x00D4 size: 8 bit */</span></td></tr>
<tr name="19505" id="19505">
<td>19505</td><td>        <a id="19505c9" class="tk">INTC_PSR_8B_tag</a> <a id="19505c25" class="tk">PSR149</a>;        <span class="ct">/* offset: 0x00D5 size: 8 bit */</span></td></tr>
<tr name="19506" id="19506">
<td>19506</td><td>        <a id="19506c9" class="tk">INTC_PSR_8B_tag</a> <a id="19506c25" class="tk">PSR150</a>;        <span class="ct">/* offset: 0x00D6 size: 8 bit */</span></td></tr>
<tr name="19507" id="19507">
<td>19507</td><td>        <a id="19507c9" class="tk">INTC_PSR_8B_tag</a> <a id="19507c25" class="tk">PSR151</a>;        <span class="ct">/* offset: 0x00D7 size: 8 bit */</span></td></tr>
<tr name="19508" id="19508">
<td>19508</td><td>        <a id="19508c9" class="tk">INTC_PSR_8B_tag</a> <a id="19508c25" class="tk">PSR152</a>;        <span class="ct">/* offset: 0x00D8 size: 8 bit */</span></td></tr>
<tr name="19509" id="19509">
<td>19509</td><td>        <a id="19509c9" class="tk">INTC_PSR_8B_tag</a> <a id="19509c25" class="tk">PSR153</a>;        <span class="ct">/* offset: 0x00D9 size: 8 bit */</span></td></tr>
<tr name="19510" id="19510">
<td>19510</td><td>        <a id="19510c9" class="tk">INTC_PSR_8B_tag</a> <a id="19510c25" class="tk">PSR154</a>;        <span class="ct">/* offset: 0x00DA size: 8 bit */</span></td></tr>
<tr name="19511" id="19511">
<td>19511</td><td>        <a id="19511c9" class="tk">INTC_PSR_8B_tag</a> <a id="19511c25" class="tk">PSR155</a>;        <span class="ct">/* offset: 0x00DB size: 8 bit */</span></td></tr>
<tr name="19512" id="19512">
<td>19512</td><td>        <a id="19512c9" class="tk">INTC_PSR_8B_tag</a> <a id="19512c25" class="tk">PSR156</a>;        <span class="ct">/* offset: 0x00DC size: 8 bit */</span></td></tr>
<tr name="19513" id="19513">
<td>19513</td><td>        <a id="19513c9" class="tk">INTC_PSR_8B_tag</a> <a id="19513c25" class="tk">PSR157</a>;        <span class="ct">/* offset: 0x00DD size: 8 bit */</span></td></tr>
<tr name="19514" id="19514">
<td>19514</td><td>        <a id="19514c9" class="tk">INTC_PSR_8B_tag</a> <a id="19514c25" class="tk">PSR158</a>;        <span class="ct">/* offset: 0x00DE size: 8 bit */</span></td></tr>
<tr name="19515" id="19515">
<td>19515</td><td>        <a id="19515c9" class="tk">INTC_PSR_8B_tag</a> <a id="19515c25" class="tk">PSR159</a>;        <span class="ct">/* offset: 0x00DF size: 8 bit */</span></td></tr>
<tr name="19516" id="19516">
<td>19516</td><td>        <a id="19516c9" class="tk">INTC_PSR_8B_tag</a> <a id="19516c25" class="tk">PSR160</a>;        <span class="ct">/* offset: 0x00E0 size: 8 bit */</span></td></tr>
<tr name="19517" id="19517">
<td>19517</td><td>        <a id="19517c9" class="tk">INTC_PSR_8B_tag</a> <a id="19517c25" class="tk">PSR161</a>;        <span class="ct">/* offset: 0x00E1 size: 8 bit */</span></td></tr>
<tr name="19518" id="19518">
<td>19518</td><td>        <a id="19518c9" class="tk">INTC_PSR_8B_tag</a> <a id="19518c25" class="tk">PSR162</a>;        <span class="ct">/* offset: 0x00E2 size: 8 bit */</span></td></tr>
<tr name="19519" id="19519">
<td>19519</td><td>        <a id="19519c9" class="tk">INTC_PSR_8B_tag</a> <a id="19519c25" class="tk">PSR163</a>;        <span class="ct">/* offset: 0x00E3 size: 8 bit */</span></td></tr>
<tr name="19520" id="19520">
<td>19520</td><td>        <a id="19520c9" class="tk">INTC_PSR_8B_tag</a> <a id="19520c25" class="tk">PSR164</a>;        <span class="ct">/* offset: 0x00E4 size: 8 bit */</span></td></tr>
<tr name="19521" id="19521">
<td>19521</td><td>        <a id="19521c9" class="tk">INTC_PSR_8B_tag</a> <a id="19521c25" class="tk">PSR165</a>;        <span class="ct">/* offset: 0x00E5 size: 8 bit */</span></td></tr>
<tr name="19522" id="19522">
<td>19522</td><td>        <a id="19522c9" class="tk">INTC_PSR_8B_tag</a> <a id="19522c25" class="tk">PSR166</a>;        <span class="ct">/* offset: 0x00E6 size: 8 bit */</span></td></tr>
<tr name="19523" id="19523">
<td>19523</td><td>        <a id="19523c9" class="tk">INTC_PSR_8B_tag</a> <a id="19523c25" class="tk">PSR167</a>;        <span class="ct">/* offset: 0x00E7 size: 8 bit */</span></td></tr>
<tr name="19524" id="19524">
<td>19524</td><td>        <a id="19524c9" class="tk">INTC_PSR_8B_tag</a> <a id="19524c25" class="tk">PSR168</a>;        <span class="ct">/* offset: 0x00E8 size: 8 bit */</span></td></tr>
<tr name="19525" id="19525">
<td>19525</td><td>        <a id="19525c9" class="tk">INTC_PSR_8B_tag</a> <a id="19525c25" class="tk">PSR169</a>;        <span class="ct">/* offset: 0x00E9 size: 8 bit */</span></td></tr>
<tr name="19526" id="19526">
<td>19526</td><td>        <a id="19526c9" class="tk">INTC_PSR_8B_tag</a> <a id="19526c25" class="tk">PSR170</a>;        <span class="ct">/* offset: 0x00EA size: 8 bit */</span></td></tr>
<tr name="19527" id="19527">
<td>19527</td><td>        <a id="19527c9" class="tk">INTC_PSR_8B_tag</a> <a id="19527c25" class="tk">PSR171</a>;        <span class="ct">/* offset: 0x00EB size: 8 bit */</span></td></tr>
<tr name="19528" id="19528">
<td>19528</td><td>        <a id="19528c9" class="tk">INTC_PSR_8B_tag</a> <a id="19528c25" class="tk">PSR172</a>;        <span class="ct">/* offset: 0x00EC size: 8 bit */</span></td></tr>
<tr name="19529" id="19529">
<td>19529</td><td>        <a id="19529c9" class="tk">INTC_PSR_8B_tag</a> <a id="19529c25" class="tk">PSR173</a>;        <span class="ct">/* offset: 0x00ED size: 8 bit */</span></td></tr>
<tr name="19530" id="19530">
<td>19530</td><td>        <a id="19530c9" class="tk">INTC_PSR_8B_tag</a> <a id="19530c25" class="tk">PSR174</a>;        <span class="ct">/* offset: 0x00EE size: 8 bit */</span></td></tr>
<tr name="19531" id="19531">
<td>19531</td><td>        <a id="19531c9" class="tk">INTC_PSR_8B_tag</a> <a id="19531c25" class="tk">PSR175</a>;        <span class="ct">/* offset: 0x00EF size: 8 bit */</span></td></tr>
<tr name="19532" id="19532">
<td>19532</td><td>        <a id="19532c9" class="tk">INTC_PSR_8B_tag</a> <a id="19532c25" class="tk">PSR176</a>;        <span class="ct">/* offset: 0x00F0 size: 8 bit */</span></td></tr>
<tr name="19533" id="19533">
<td>19533</td><td>        <a id="19533c9" class="tk">INTC_PSR_8B_tag</a> <a id="19533c25" class="tk">PSR177</a>;        <span class="ct">/* offset: 0x00F1 size: 8 bit */</span></td></tr>
<tr name="19534" id="19534">
<td>19534</td><td>        <a id="19534c9" class="tk">INTC_PSR_8B_tag</a> <a id="19534c25" class="tk">PSR178</a>;        <span class="ct">/* offset: 0x00F2 size: 8 bit */</span></td></tr>
<tr name="19535" id="19535">
<td>19535</td><td>        <a id="19535c9" class="tk">INTC_PSR_8B_tag</a> <a id="19535c25" class="tk">PSR179</a>;        <span class="ct">/* offset: 0x00F3 size: 8 bit */</span></td></tr>
<tr name="19536" id="19536">
<td>19536</td><td>        <a id="19536c9" class="tk">INTC_PSR_8B_tag</a> <a id="19536c25" class="tk">PSR180</a>;        <span class="ct">/* offset: 0x00F4 size: 8 bit */</span></td></tr>
<tr name="19537" id="19537">
<td>19537</td><td>        <a id="19537c9" class="tk">INTC_PSR_8B_tag</a> <a id="19537c25" class="tk">PSR181</a>;        <span class="ct">/* offset: 0x00F5 size: 8 bit */</span></td></tr>
<tr name="19538" id="19538">
<td>19538</td><td>        <a id="19538c9" class="tk">INTC_PSR_8B_tag</a> <a id="19538c25" class="tk">PSR182</a>;        <span class="ct">/* offset: 0x00F6 size: 8 bit */</span></td></tr>
<tr name="19539" id="19539">
<td>19539</td><td>        <a id="19539c9" class="tk">INTC_PSR_8B_tag</a> <a id="19539c25" class="tk">PSR183</a>;        <span class="ct">/* offset: 0x00F7 size: 8 bit */</span></td></tr>
<tr name="19540" id="19540">
<td>19540</td><td>        <a id="19540c9" class="tk">INTC_PSR_8B_tag</a> <a id="19540c25" class="tk">PSR184</a>;        <span class="ct">/* offset: 0x00F8 size: 8 bit */</span></td></tr>
<tr name="19541" id="19541">
<td>19541</td><td>        <a id="19541c9" class="tk">INTC_PSR_8B_tag</a> <a id="19541c25" class="tk">PSR185</a>;        <span class="ct">/* offset: 0x00F9 size: 8 bit */</span></td></tr>
<tr name="19542" id="19542">
<td>19542</td><td>        <a id="19542c9" class="tk">INTC_PSR_8B_tag</a> <a id="19542c25" class="tk">PSR186</a>;        <span class="ct">/* offset: 0x00FA size: 8 bit */</span></td></tr>
<tr name="19543" id="19543">
<td>19543</td><td>        <a id="19543c9" class="tk">INTC_PSR_8B_tag</a> <a id="19543c25" class="tk">PSR187</a>;        <span class="ct">/* offset: 0x00FB size: 8 bit */</span></td></tr>
<tr name="19544" id="19544">
<td>19544</td><td>        <a id="19544c9" class="tk">INTC_PSR_8B_tag</a> <a id="19544c25" class="tk">PSR188</a>;        <span class="ct">/* offset: 0x00FC size: 8 bit */</span></td></tr>
<tr name="19545" id="19545">
<td>19545</td><td>        <a id="19545c9" class="tk">INTC_PSR_8B_tag</a> <a id="19545c25" class="tk">PSR189</a>;        <span class="ct">/* offset: 0x00FD size: 8 bit */</span></td></tr>
<tr name="19546" id="19546">
<td>19546</td><td>        <a id="19546c9" class="tk">INTC_PSR_8B_tag</a> <a id="19546c25" class="tk">PSR190</a>;        <span class="ct">/* offset: 0x00FE size: 8 bit */</span></td></tr>
<tr name="19547" id="19547">
<td>19547</td><td>        <a id="19547c9" class="tk">INTC_PSR_8B_tag</a> <a id="19547c25" class="tk">PSR191</a>;        <span class="ct">/* offset: 0x00FF size: 8 bit */</span></td></tr>
<tr name="19548" id="19548">
<td>19548</td><td>        <a id="19548c9" class="tk">INTC_PSR_8B_tag</a> <a id="19548c25" class="tk">PSR192</a>;        <span class="ct">/* offset: 0x0100 size: 8 bit */</span></td></tr>
<tr name="19549" id="19549">
<td>19549</td><td>        <a id="19549c9" class="tk">INTC_PSR_8B_tag</a> <a id="19549c25" class="tk">PSR193</a>;        <span class="ct">/* offset: 0x0101 size: 8 bit */</span></td></tr>
<tr name="19550" id="19550">
<td>19550</td><td>        <a id="19550c9" class="tk">INTC_PSR_8B_tag</a> <a id="19550c25" class="tk">PSR194</a>;        <span class="ct">/* offset: 0x0102 size: 8 bit */</span></td></tr>
<tr name="19551" id="19551">
<td>19551</td><td>        <a id="19551c9" class="tk">INTC_PSR_8B_tag</a> <a id="19551c25" class="tk">PSR195</a>;        <span class="ct">/* offset: 0x0103 size: 8 bit */</span></td></tr>
<tr name="19552" id="19552">
<td>19552</td><td>        <a id="19552c9" class="tk">INTC_PSR_8B_tag</a> <a id="19552c25" class="tk">PSR196</a>;        <span class="ct">/* offset: 0x0104 size: 8 bit */</span></td></tr>
<tr name="19553" id="19553">
<td>19553</td><td>        <a id="19553c9" class="tk">INTC_PSR_8B_tag</a> <a id="19553c25" class="tk">PSR197</a>;        <span class="ct">/* offset: 0x0105 size: 8 bit */</span></td></tr>
<tr name="19554" id="19554">
<td>19554</td><td>        <a id="19554c9" class="tk">INTC_PSR_8B_tag</a> <a id="19554c25" class="tk">PSR198</a>;        <span class="ct">/* offset: 0x0106 size: 8 bit */</span></td></tr>
<tr name="19555" id="19555">
<td>19555</td><td>        <a id="19555c9" class="tk">INTC_PSR_8B_tag</a> <a id="19555c25" class="tk">PSR199</a>;        <span class="ct">/* offset: 0x0107 size: 8 bit */</span></td></tr>
<tr name="19556" id="19556">
<td>19556</td><td>        <a id="19556c9" class="tk">INTC_PSR_8B_tag</a> <a id="19556c25" class="tk">PSR200</a>;        <span class="ct">/* offset: 0x0108 size: 8 bit */</span></td></tr>
<tr name="19557" id="19557">
<td>19557</td><td>        <a id="19557c9" class="tk">INTC_PSR_8B_tag</a> <a id="19557c25" class="tk">PSR201</a>;        <span class="ct">/* offset: 0x0109 size: 8 bit */</span></td></tr>
<tr name="19558" id="19558">
<td>19558</td><td>        <a id="19558c9" class="tk">INTC_PSR_8B_tag</a> <a id="19558c25" class="tk">PSR202</a>;        <span class="ct">/* offset: 0x010A size: 8 bit */</span></td></tr>
<tr name="19559" id="19559">
<td>19559</td><td>        <a id="19559c9" class="tk">INTC_PSR_8B_tag</a> <a id="19559c25" class="tk">PSR203</a>;        <span class="ct">/* offset: 0x010B size: 8 bit */</span></td></tr>
<tr name="19560" id="19560">
<td>19560</td><td>        <a id="19560c9" class="tk">INTC_PSR_8B_tag</a> <a id="19560c25" class="tk">PSR204</a>;        <span class="ct">/* offset: 0x010C size: 8 bit */</span></td></tr>
<tr name="19561" id="19561">
<td>19561</td><td>        <a id="19561c9" class="tk">INTC_PSR_8B_tag</a> <a id="19561c25" class="tk">PSR205</a>;        <span class="ct">/* offset: 0x010D size: 8 bit */</span></td></tr>
<tr name="19562" id="19562">
<td>19562</td><td>        <a id="19562c9" class="tk">INTC_PSR_8B_tag</a> <a id="19562c25" class="tk">PSR206</a>;        <span class="ct">/* offset: 0x010E size: 8 bit */</span></td></tr>
<tr name="19563" id="19563">
<td>19563</td><td>        <a id="19563c9" class="tk">INTC_PSR_8B_tag</a> <a id="19563c25" class="tk">PSR207</a>;        <span class="ct">/* offset: 0x010F size: 8 bit */</span></td></tr>
<tr name="19564" id="19564">
<td>19564</td><td>        <a id="19564c9" class="tk">INTC_PSR_8B_tag</a> <a id="19564c25" class="tk">PSR208</a>;        <span class="ct">/* offset: 0x0110 size: 8 bit */</span></td></tr>
<tr name="19565" id="19565">
<td>19565</td><td>        <a id="19565c9" class="tk">INTC_PSR_8B_tag</a> <a id="19565c25" class="tk">PSR209</a>;        <span class="ct">/* offset: 0x0111 size: 8 bit */</span></td></tr>
<tr name="19566" id="19566">
<td>19566</td><td>        <a id="19566c9" class="tk">INTC_PSR_8B_tag</a> <a id="19566c25" class="tk">PSR210</a>;        <span class="ct">/* offset: 0x0112 size: 8 bit */</span></td></tr>
<tr name="19567" id="19567">
<td>19567</td><td>        <a id="19567c9" class="tk">INTC_PSR_8B_tag</a> <a id="19567c25" class="tk">PSR211</a>;        <span class="ct">/* offset: 0x0113 size: 8 bit */</span></td></tr>
<tr name="19568" id="19568">
<td>19568</td><td>        <a id="19568c9" class="tk">INTC_PSR_8B_tag</a> <a id="19568c25" class="tk">PSR212</a>;        <span class="ct">/* offset: 0x0114 size: 8 bit */</span></td></tr>
<tr name="19569" id="19569">
<td>19569</td><td>        <a id="19569c9" class="tk">INTC_PSR_8B_tag</a> <a id="19569c25" class="tk">PSR213</a>;        <span class="ct">/* offset: 0x0115 size: 8 bit */</span></td></tr>
<tr name="19570" id="19570">
<td>19570</td><td>        <a id="19570c9" class="tk">INTC_PSR_8B_tag</a> <a id="19570c25" class="tk">PSR214</a>;        <span class="ct">/* offset: 0x0116 size: 8 bit */</span></td></tr>
<tr name="19571" id="19571">
<td>19571</td><td>        <a id="19571c9" class="tk">INTC_PSR_8B_tag</a> <a id="19571c25" class="tk">PSR215</a>;        <span class="ct">/* offset: 0x0117 size: 8 bit */</span></td></tr>
<tr name="19572" id="19572">
<td>19572</td><td>        <a id="19572c9" class="tk">INTC_PSR_8B_tag</a> <a id="19572c25" class="tk">PSR216</a>;        <span class="ct">/* offset: 0x0118 size: 8 bit */</span></td></tr>
<tr name="19573" id="19573">
<td>19573</td><td>        <a id="19573c9" class="tk">INTC_PSR_8B_tag</a> <a id="19573c25" class="tk">PSR217</a>;        <span class="ct">/* offset: 0x0119 size: 8 bit */</span></td></tr>
<tr name="19574" id="19574">
<td>19574</td><td>        <a id="19574c9" class="tk">INTC_PSR_8B_tag</a> <a id="19574c25" class="tk">PSR218</a>;        <span class="ct">/* offset: 0x011A size: 8 bit */</span></td></tr>
<tr name="19575" id="19575">
<td>19575</td><td>        <a id="19575c9" class="tk">INTC_PSR_8B_tag</a> <a id="19575c25" class="tk">PSR219</a>;        <span class="ct">/* offset: 0x011B size: 8 bit */</span></td></tr>
<tr name="19576" id="19576">
<td>19576</td><td>        <a id="19576c9" class="tk">INTC_PSR_8B_tag</a> <a id="19576c25" class="tk">PSR220</a>;        <span class="ct">/* offset: 0x011C size: 8 bit */</span></td></tr>
<tr name="19577" id="19577">
<td>19577</td><td>        <a id="19577c9" class="tk">INTC_PSR_8B_tag</a> <a id="19577c25" class="tk">PSR221</a>;        <span class="ct">/* offset: 0x011D size: 8 bit */</span></td></tr>
<tr name="19578" id="19578">
<td>19578</td><td>        <a id="19578c9" class="tk">INTC_PSR_8B_tag</a> <a id="19578c25" class="tk">PSR222</a>;        <span class="ct">/* offset: 0x011E size: 8 bit */</span></td></tr>
<tr name="19579" id="19579">
<td>19579</td><td>        <a id="19579c9" class="tk">INTC_PSR_8B_tag</a> <a id="19579c25" class="tk">PSR223</a>;        <span class="ct">/* offset: 0x011F size: 8 bit */</span></td></tr>
<tr name="19580" id="19580">
<td>19580</td><td>        <a id="19580c9" class="tk">INTC_PSR_8B_tag</a> <a id="19580c25" class="tk">PSR224</a>;        <span class="ct">/* offset: 0x0120 size: 8 bit */</span></td></tr>
<tr name="19581" id="19581">
<td>19581</td><td>        <a id="19581c9" class="tk">INTC_PSR_8B_tag</a> <a id="19581c25" class="tk">PSR225</a>;        <span class="ct">/* offset: 0x0121 size: 8 bit */</span></td></tr>
<tr name="19582" id="19582">
<td>19582</td><td>        <a id="19582c9" class="tk">INTC_PSR_8B_tag</a> <a id="19582c25" class="tk">PSR226</a>;        <span class="ct">/* offset: 0x0122 size: 8 bit */</span></td></tr>
<tr name="19583" id="19583">
<td>19583</td><td>        <a id="19583c9" class="tk">INTC_PSR_8B_tag</a> <a id="19583c25" class="tk">PSR227</a>;        <span class="ct">/* offset: 0x0123 size: 8 bit */</span></td></tr>
<tr name="19584" id="19584">
<td>19584</td><td>        <a id="19584c9" class="tk">INTC_PSR_8B_tag</a> <a id="19584c25" class="tk">PSR228</a>;        <span class="ct">/* offset: 0x0124 size: 8 bit */</span></td></tr>
<tr name="19585" id="19585">
<td>19585</td><td>        <a id="19585c9" class="tk">INTC_PSR_8B_tag</a> <a id="19585c25" class="tk">PSR229</a>;        <span class="ct">/* offset: 0x0125 size: 8 bit */</span></td></tr>
<tr name="19586" id="19586">
<td>19586</td><td>        <a id="19586c9" class="tk">INTC_PSR_8B_tag</a> <a id="19586c25" class="tk">PSR230</a>;        <span class="ct">/* offset: 0x0126 size: 8 bit */</span></td></tr>
<tr name="19587" id="19587">
<td>19587</td><td>        <a id="19587c9" class="tk">INTC_PSR_8B_tag</a> <a id="19587c25" class="tk">PSR231</a>;        <span class="ct">/* offset: 0x0127 size: 8 bit */</span></td></tr>
<tr name="19588" id="19588">
<td>19588</td><td>        <a id="19588c9" class="tk">INTC_PSR_8B_tag</a> <a id="19588c25" class="tk">PSR232</a>;        <span class="ct">/* offset: 0x0128 size: 8 bit */</span></td></tr>
<tr name="19589" id="19589">
<td>19589</td><td>        <a id="19589c9" class="tk">INTC_PSR_8B_tag</a> <a id="19589c25" class="tk">PSR233</a>;        <span class="ct">/* offset: 0x0129 size: 8 bit */</span></td></tr>
<tr name="19590" id="19590">
<td>19590</td><td>        <a id="19590c9" class="tk">INTC_PSR_8B_tag</a> <a id="19590c25" class="tk">PSR234</a>;        <span class="ct">/* offset: 0x012A size: 8 bit */</span></td></tr>
<tr name="19591" id="19591">
<td>19591</td><td>        <a id="19591c9" class="tk">INTC_PSR_8B_tag</a> <a id="19591c25" class="tk">PSR235</a>;        <span class="ct">/* offset: 0x012B size: 8 bit */</span></td></tr>
<tr name="19592" id="19592">
<td>19592</td><td>        <a id="19592c9" class="tk">INTC_PSR_8B_tag</a> <a id="19592c25" class="tk">PSR236</a>;        <span class="ct">/* offset: 0x012C size: 8 bit */</span></td></tr>
<tr name="19593" id="19593">
<td>19593</td><td>        <a id="19593c9" class="tk">INTC_PSR_8B_tag</a> <a id="19593c25" class="tk">PSR237</a>;        <span class="ct">/* offset: 0x012D size: 8 bit */</span></td></tr>
<tr name="19594" id="19594">
<td>19594</td><td>        <a id="19594c9" class="tk">INTC_PSR_8B_tag</a> <a id="19594c25" class="tk">PSR238</a>;        <span class="ct">/* offset: 0x012E size: 8 bit */</span></td></tr>
<tr name="19595" id="19595">
<td>19595</td><td>        <a id="19595c9" class="tk">INTC_PSR_8B_tag</a> <a id="19595c25" class="tk">PSR239</a>;        <span class="ct">/* offset: 0x012F size: 8 bit */</span></td></tr>
<tr name="19596" id="19596">
<td>19596</td><td>        <a id="19596c9" class="tk">INTC_PSR_8B_tag</a> <a id="19596c25" class="tk">PSR240</a>;        <span class="ct">/* offset: 0x0130 size: 8 bit */</span></td></tr>
<tr name="19597" id="19597">
<td>19597</td><td>        <a id="19597c9" class="tk">INTC_PSR_8B_tag</a> <a id="19597c25" class="tk">PSR241</a>;        <span class="ct">/* offset: 0x0131 size: 8 bit */</span></td></tr>
<tr name="19598" id="19598">
<td>19598</td><td>        <a id="19598c9" class="tk">INTC_PSR_8B_tag</a> <a id="19598c25" class="tk">PSR242</a>;        <span class="ct">/* offset: 0x0132 size: 8 bit */</span></td></tr>
<tr name="19599" id="19599">
<td>19599</td><td>        <a id="19599c9" class="tk">INTC_PSR_8B_tag</a> <a id="19599c25" class="tk">PSR243</a>;        <span class="ct">/* offset: 0x0133 size: 8 bit */</span></td></tr>
<tr name="19600" id="19600">
<td>19600</td><td>        <a id="19600c9" class="tk">INTC_PSR_8B_tag</a> <a id="19600c25" class="tk">PSR244</a>;        <span class="ct">/* offset: 0x0134 size: 8 bit */</span></td></tr>
<tr name="19601" id="19601">
<td>19601</td><td>        <a id="19601c9" class="tk">INTC_PSR_8B_tag</a> <a id="19601c25" class="tk">PSR245</a>;        <span class="ct">/* offset: 0x0135 size: 8 bit */</span></td></tr>
<tr name="19602" id="19602">
<td>19602</td><td>        <a id="19602c9" class="tk">INTC_PSR_8B_tag</a> <a id="19602c25" class="tk">PSR246</a>;        <span class="ct">/* offset: 0x0136 size: 8 bit */</span></td></tr>
<tr name="19603" id="19603">
<td>19603</td><td>        <a id="19603c9" class="tk">INTC_PSR_8B_tag</a> <a id="19603c25" class="tk">PSR247</a>;        <span class="ct">/* offset: 0x0137 size: 8 bit */</span></td></tr>
<tr name="19604" id="19604">
<td>19604</td><td>        <a id="19604c9" class="tk">INTC_PSR_8B_tag</a> <a id="19604c25" class="tk">PSR248</a>;        <span class="ct">/* offset: 0x0138 size: 8 bit */</span></td></tr>
<tr name="19605" id="19605">
<td>19605</td><td>        <a id="19605c9" class="tk">INTC_PSR_8B_tag</a> <a id="19605c25" class="tk">PSR249</a>;        <span class="ct">/* offset: 0x0139 size: 8 bit */</span></td></tr>
<tr name="19606" id="19606">
<td>19606</td><td>        <a id="19606c9" class="tk">INTC_PSR_8B_tag</a> <a id="19606c25" class="tk">PSR250</a>;        <span class="ct">/* offset: 0x013A size: 8 bit */</span></td></tr>
<tr name="19607" id="19607">
<td>19607</td><td>        <a id="19607c9" class="tk">INTC_PSR_8B_tag</a> <a id="19607c25" class="tk">PSR251</a>;        <span class="ct">/* offset: 0x013B size: 8 bit */</span></td></tr>
<tr name="19608" id="19608">
<td>19608</td><td>        <a id="19608c9" class="tk">INTC_PSR_8B_tag</a> <a id="19608c25" class="tk">PSR252</a>;        <span class="ct">/* offset: 0x013C size: 8 bit */</span></td></tr>
<tr name="19609" id="19609">
<td>19609</td><td>        <a id="19609c9" class="tk">INTC_PSR_8B_tag</a> <a id="19609c25" class="tk">PSR253</a>;        <span class="ct">/* offset: 0x013D size: 8 bit */</span></td></tr>
<tr name="19610" id="19610">
<td>19610</td><td>        <a id="19610c9" class="tk">INTC_PSR_8B_tag</a> <a id="19610c25" class="tk">PSR254</a>;        <span class="ct">/* offset: 0x013E size: 8 bit */</span></td></tr>
<tr name="19611" id="19611">
<td>19611</td><td>        <a id="19611c9" class="tk">INTC_PSR_8B_tag</a> <a id="19611c25" class="tk">PSR255</a>;        <span class="ct">/* offset: 0x013F size: 8 bit */</span></td></tr>
<tr name="19612" id="19612">
<td>19612</td><td>        <a id="19612c9" class="tk">INTC_PSR_8B_tag</a> <a id="19612c25" class="tk">PSR256</a>;        <span class="ct">/* offset: 0x0140 size: 8 bit */</span></td></tr>
<tr name="19613" id="19613">
<td>19613</td><td>        <a id="19613c9" class="tk">INTC_PSR_8B_tag</a> <a id="19613c25" class="tk">PSR257</a>;        <span class="ct">/* offset: 0x0141 size: 8 bit */</span></td></tr>
<tr name="19614" id="19614">
<td>19614</td><td>        <a id="19614c9" class="tk">INTC_PSR_8B_tag</a> <a id="19614c25" class="tk">PSR258</a>;        <span class="ct">/* offset: 0x0142 size: 8 bit */</span></td></tr>
<tr name="19615" id="19615">
<td>19615</td><td>        <a id="19615c9" class="tk">INTC_PSR_8B_tag</a> <a id="19615c25" class="tk">PSR259</a>;        <span class="ct">/* offset: 0x0143 size: 8 bit */</span></td></tr>
<tr name="19616" id="19616">
<td>19616</td><td>        <a id="19616c9" class="tk">INTC_PSR_8B_tag</a> <a id="19616c25" class="tk">PSR260</a>;        <span class="ct">/* offset: 0x0144 size: 8 bit */</span></td></tr>
<tr name="19617" id="19617">
<td>19617</td><td>        <a id="19617c9" class="tk">INTC_PSR_8B_tag</a> <a id="19617c25" class="tk">PSR261</a>;        <span class="ct">/* offset: 0x0145 size: 8 bit */</span></td></tr>
<tr name="19618" id="19618">
<td>19618</td><td>        <a id="19618c9" class="tk">INTC_PSR_8B_tag</a> <a id="19618c25" class="tk">PSR262</a>;        <span class="ct">/* offset: 0x0146 size: 8 bit */</span></td></tr>
<tr name="19619" id="19619">
<td>19619</td><td>        <a id="19619c9" class="tk">INTC_PSR_8B_tag</a> <a id="19619c25" class="tk">PSR263</a>;        <span class="ct">/* offset: 0x0147 size: 8 bit */</span></td></tr>
<tr name="19620" id="19620">
<td>19620</td><td>        <a id="19620c9" class="tk">INTC_PSR_8B_tag</a> <a id="19620c25" class="tk">PSR264</a>;        <span class="ct">/* offset: 0x0148 size: 8 bit */</span></td></tr>
<tr name="19621" id="19621">
<td>19621</td><td>        <a id="19621c9" class="tk">INTC_PSR_8B_tag</a> <a id="19621c25" class="tk">PSR265</a>;        <span class="ct">/* offset: 0x0149 size: 8 bit */</span></td></tr>
<tr name="19622" id="19622">
<td>19622</td><td>        <a id="19622c9" class="tk">INTC_PSR_8B_tag</a> <a id="19622c25" class="tk">PSR266</a>;        <span class="ct">/* offset: 0x014A size: 8 bit */</span></td></tr>
<tr name="19623" id="19623">
<td>19623</td><td>        <a id="19623c9" class="tk">INTC_PSR_8B_tag</a> <a id="19623c25" class="tk">PSR267</a>;        <span class="ct">/* offset: 0x014B size: 8 bit */</span></td></tr>
<tr name="19624" id="19624">
<td>19624</td><td>        <a id="19624c9" class="tk">INTC_PSR_8B_tag</a> <a id="19624c25" class="tk">PSR268</a>;        <span class="ct">/* offset: 0x014C size: 8 bit */</span></td></tr>
<tr name="19625" id="19625">
<td>19625</td><td>        <a id="19625c9" class="tk">INTC_PSR_8B_tag</a> <a id="19625c25" class="tk">PSR269</a>;        <span class="ct">/* offset: 0x014D size: 8 bit */</span></td></tr>
<tr name="19626" id="19626">
<td>19626</td><td>        <a id="19626c9" class="tk">INTC_PSR_8B_tag</a> <a id="19626c25" class="tk">PSR270</a>;        <span class="ct">/* offset: 0x014E size: 8 bit */</span></td></tr>
<tr name="19627" id="19627">
<td>19627</td><td>        <a id="19627c9" class="tk">INTC_PSR_8B_tag</a> <a id="19627c25" class="tk">PSR271</a>;        <span class="ct">/* offset: 0x014F size: 8 bit */</span></td></tr>
<tr name="19628" id="19628">
<td>19628</td><td>        <a id="19628c9" class="tk">INTC_PSR_8B_tag</a> <a id="19628c25" class="tk">PSR272</a>;        <span class="ct">/* offset: 0x0150 size: 8 bit */</span></td></tr>
<tr name="19629" id="19629">
<td>19629</td><td>        <a id="19629c9" class="tk">INTC_PSR_8B_tag</a> <a id="19629c25" class="tk">PSR273</a>;        <span class="ct">/* offset: 0x0151 size: 8 bit */</span></td></tr>
<tr name="19630" id="19630">
<td>19630</td><td>        <a id="19630c9" class="tk">INTC_PSR_8B_tag</a> <a id="19630c25" class="tk">PSR274</a>;        <span class="ct">/* offset: 0x0152 size: 8 bit */</span></td></tr>
<tr name="19631" id="19631">
<td>19631</td><td>        <a id="19631c9" class="tk">INTC_PSR_8B_tag</a> <a id="19631c25" class="tk">PSR275</a>;        <span class="ct">/* offset: 0x0153 size: 8 bit */</span></td></tr>
<tr name="19632" id="19632">
<td>19632</td><td>        <a id="19632c9" class="tk">INTC_PSR_8B_tag</a> <a id="19632c25" class="tk">PSR276</a>;        <span class="ct">/* offset: 0x0154 size: 8 bit */</span></td></tr>
<tr name="19633" id="19633">
<td>19633</td><td>        <a id="19633c9" class="tk">INTC_PSR_8B_tag</a> <a id="19633c25" class="tk">PSR277</a>;        <span class="ct">/* offset: 0x0155 size: 8 bit */</span></td></tr>
<tr name="19634" id="19634">
<td>19634</td><td>        <a id="19634c9" class="tk">INTC_PSR_8B_tag</a> <a id="19634c25" class="tk">PSR278</a>;        <span class="ct">/* offset: 0x0156 size: 8 bit */</span></td></tr>
<tr name="19635" id="19635">
<td>19635</td><td>        <a id="19635c9" class="tk">INTC_PSR_8B_tag</a> <a id="19635c25" class="tk">PSR279</a>;        <span class="ct">/* offset: 0x0157 size: 8 bit */</span></td></tr>
<tr name="19636" id="19636">
<td>19636</td><td>        <a id="19636c9" class="tk">INTC_PSR_8B_tag</a> <a id="19636c25" class="tk">PSR280</a>;        <span class="ct">/* offset: 0x0158 size: 8 bit */</span></td></tr>
<tr name="19637" id="19637">
<td>19637</td><td>        <a id="19637c9" class="tk">INTC_PSR_8B_tag</a> <a id="19637c25" class="tk">PSR281</a>;        <span class="ct">/* offset: 0x0159 size: 8 bit */</span></td></tr>
<tr name="19638" id="19638">
<td>19638</td><td>        <a id="19638c9" class="tk">INTC_PSR_8B_tag</a> <a id="19638c25" class="tk">PSR282</a>;        <span class="ct">/* offset: 0x015A size: 8 bit */</span></td></tr>
<tr name="19639" id="19639">
<td>19639</td><td>        <a id="19639c9" class="tk">INTC_PSR_8B_tag</a> <a id="19639c25" class="tk">PSR283</a>;        <span class="ct">/* offset: 0x015B size: 8 bit */</span></td></tr>
<tr name="19640" id="19640">
<td>19640</td><td>        <a id="19640c9" class="tk">INTC_PSR_8B_tag</a> <a id="19640c25" class="tk">PSR284</a>;        <span class="ct">/* offset: 0x015C size: 8 bit */</span></td></tr>
<tr name="19641" id="19641">
<td>19641</td><td>        <a id="19641c9" class="tk">INTC_PSR_8B_tag</a> <a id="19641c25" class="tk">PSR285</a>;        <span class="ct">/* offset: 0x015D size: 8 bit */</span></td></tr>
<tr name="19642" id="19642">
<td>19642</td><td>        <a id="19642c9" class="tk">INTC_PSR_8B_tag</a> <a id="19642c25" class="tk">PSR286</a>;        <span class="ct">/* offset: 0x015E size: 8 bit */</span></td></tr>
<tr name="19643" id="19643">
<td>19643</td><td>        <a id="19643c9" class="tk">INTC_PSR_8B_tag</a> <a id="19643c25" class="tk">PSR287</a>;        <span class="ct">/* offset: 0x015F size: 8 bit */</span></td></tr>
<tr name="19644" id="19644">
<td>19644</td><td>        <a id="19644c9" class="tk">INTC_PSR_8B_tag</a> <a id="19644c25" class="tk">PSR288</a>;        <span class="ct">/* offset: 0x0160 size: 8 bit */</span></td></tr>
<tr name="19645" id="19645">
<td>19645</td><td>        <a id="19645c9" class="tk">INTC_PSR_8B_tag</a> <a id="19645c25" class="tk">PSR289</a>;        <span class="ct">/* offset: 0x0161 size: 8 bit */</span></td></tr>
<tr name="19646" id="19646">
<td>19646</td><td>        <a id="19646c9" class="tk">INTC_PSR_8B_tag</a> <a id="19646c25" class="tk">PSR290</a>;        <span class="ct">/* offset: 0x0162 size: 8 bit */</span></td></tr>
<tr name="19647" id="19647">
<td>19647</td><td>        <a id="19647c9" class="tk">INTC_PSR_8B_tag</a> <a id="19647c25" class="tk">PSR291</a>;        <span class="ct">/* offset: 0x0163 size: 8 bit */</span></td></tr>
<tr name="19648" id="19648">
<td>19648</td><td>        <a id="19648c9" class="tk">INTC_PSR_8B_tag</a> <a id="19648c25" class="tk">PSR292</a>;        <span class="ct">/* offset: 0x0164 size: 8 bit */</span></td></tr>
<tr name="19649" id="19649">
<td>19649</td><td>        <a id="19649c9" class="tk">INTC_PSR_8B_tag</a> <a id="19649c25" class="tk">PSR293</a>;        <span class="ct">/* offset: 0x0165 size: 8 bit */</span></td></tr>
<tr name="19650" id="19650">
<td>19650</td><td>        <a id="19650c9" class="tk">INTC_PSR_8B_tag</a> <a id="19650c25" class="tk">PSR294</a>;        <span class="ct">/* offset: 0x0166 size: 8 bit */</span></td></tr>
<tr name="19651" id="19651">
<td>19651</td><td>        <a id="19651c9" class="tk">INTC_PSR_8B_tag</a> <a id="19651c25" class="tk">PSR295</a>;        <span class="ct">/* offset: 0x0167 size: 8 bit */</span></td></tr>
<tr name="19652" id="19652">
<td>19652</td><td>        <a id="19652c9" class="tk">INTC_PSR_8B_tag</a> <a id="19652c25" class="tk">PSR296</a>;        <span class="ct">/* offset: 0x0168 size: 8 bit */</span></td></tr>
<tr name="19653" id="19653">
<td>19653</td><td>        <a id="19653c9" class="tk">INTC_PSR_8B_tag</a> <a id="19653c25" class="tk">PSR297</a>;        <span class="ct">/* offset: 0x0169 size: 8 bit */</span></td></tr>
<tr name="19654" id="19654">
<td>19654</td><td>        <a id="19654c9" class="tk">INTC_PSR_8B_tag</a> <a id="19654c25" class="tk">PSR298</a>;        <span class="ct">/* offset: 0x016A size: 8 bit */</span></td></tr>
<tr name="19655" id="19655">
<td>19655</td><td>        <a id="19655c9" class="tk">INTC_PSR_8B_tag</a> <a id="19655c25" class="tk">PSR299</a>;        <span class="ct">/* offset: 0x016B size: 8 bit */</span></td></tr>
<tr name="19656" id="19656">
<td>19656</td><td>        <a id="19656c9" class="tk">INTC_PSR_8B_tag</a> <a id="19656c25" class="tk">PSR300</a>;        <span class="ct">/* offset: 0x016C size: 8 bit */</span></td></tr>
<tr name="19657" id="19657">
<td>19657</td><td>        <a id="19657c9" class="tk">INTC_PSR_8B_tag</a> <a id="19657c25" class="tk">PSR301</a>;        <span class="ct">/* offset: 0x016D size: 8 bit */</span></td></tr>
<tr name="19658" id="19658">
<td>19658</td><td>        <a id="19658c9" class="tk">INTC_PSR_8B_tag</a> <a id="19658c25" class="tk">PSR302</a>;        <span class="ct">/* offset: 0x016E size: 8 bit */</span></td></tr>
<tr name="19659" id="19659">
<td>19659</td><td>        <a id="19659c9" class="tk">INTC_PSR_8B_tag</a> <a id="19659c25" class="tk">PSR303</a>;        <span class="ct">/* offset: 0x016F size: 8 bit */</span></td></tr>
<tr name="19660" id="19660">
<td>19660</td><td>        <a id="19660c9" class="tk">INTC_PSR_8B_tag</a> <a id="19660c25" class="tk">PSR304</a>;        <span class="ct">/* offset: 0x0170 size: 8 bit */</span></td></tr>
<tr name="19661" id="19661">
<td>19661</td><td>        <a id="19661c9" class="tk">INTC_PSR_8B_tag</a> <a id="19661c25" class="tk">PSR305</a>;        <span class="ct">/* offset: 0x0171 size: 8 bit */</span></td></tr>
<tr name="19662" id="19662">
<td>19662</td><td>        <a id="19662c9" class="tk">INTC_PSR_8B_tag</a> <a id="19662c25" class="tk">PSR306</a>;        <span class="ct">/* offset: 0x0172 size: 8 bit */</span></td></tr>
<tr name="19663" id="19663">
<td>19663</td><td>        <a id="19663c9" class="tk">INTC_PSR_8B_tag</a> <a id="19663c25" class="tk">PSR307</a>;        <span class="ct">/* offset: 0x0173 size: 8 bit */</span></td></tr>
<tr name="19664" id="19664">
<td>19664</td><td>        <a id="19664c9" class="tk">INTC_PSR_8B_tag</a> <a id="19664c25" class="tk">PSR308</a>;        <span class="ct">/* offset: 0x0174 size: 8 bit */</span></td></tr>
<tr name="19665" id="19665">
<td>19665</td><td>        <a id="19665c9" class="tk">INTC_PSR_8B_tag</a> <a id="19665c25" class="tk">PSR309</a>;        <span class="ct">/* offset: 0x0175 size: 8 bit */</span></td></tr>
<tr name="19666" id="19666">
<td>19666</td><td>        <a id="19666c9" class="tk">INTC_PSR_8B_tag</a> <a id="19666c25" class="tk">PSR310</a>;        <span class="ct">/* offset: 0x0176 size: 8 bit */</span></td></tr>
<tr name="19667" id="19667">
<td>19667</td><td>        <a id="19667c9" class="tk">INTC_PSR_8B_tag</a> <a id="19667c25" class="tk">PSR311</a>;        <span class="ct">/* offset: 0x0177 size: 8 bit */</span></td></tr>
<tr name="19668" id="19668">
<td>19668</td><td>        <a id="19668c9" class="tk">INTC_PSR_8B_tag</a> <a id="19668c25" class="tk">PSR312</a>;        <span class="ct">/* offset: 0x0178 size: 8 bit */</span></td></tr>
<tr name="19669" id="19669">
<td>19669</td><td>        <a id="19669c9" class="tk">INTC_PSR_8B_tag</a> <a id="19669c25" class="tk">PSR313</a>;        <span class="ct">/* offset: 0x0179 size: 8 bit */</span></td></tr>
<tr name="19670" id="19670">
<td>19670</td><td>        <a id="19670c9" class="tk">INTC_PSR_8B_tag</a> <a id="19670c25" class="tk">PSR314</a>;        <span class="ct">/* offset: 0x017A size: 8 bit */</span></td></tr>
<tr name="19671" id="19671">
<td>19671</td><td>        <a id="19671c9" class="tk">INTC_PSR_8B_tag</a> <a id="19671c25" class="tk">PSR315</a>;        <span class="ct">/* offset: 0x017B size: 8 bit */</span></td></tr>
<tr name="19672" id="19672">
<td>19672</td><td>        <a id="19672c9" class="tk">INTC_PSR_8B_tag</a> <a id="19672c25" class="tk">PSR316</a>;        <span class="ct">/* offset: 0x017C size: 8 bit */</span></td></tr>
<tr name="19673" id="19673">
<td>19673</td><td>        <a id="19673c9" class="tk">INTC_PSR_8B_tag</a> <a id="19673c25" class="tk">PSR317</a>;        <span class="ct">/* offset: 0x017D size: 8 bit */</span></td></tr>
<tr name="19674" id="19674">
<td>19674</td><td>        <a id="19674c9" class="tk">INTC_PSR_8B_tag</a> <a id="19674c25" class="tk">PSR318</a>;        <span class="ct">/* offset: 0x017E size: 8 bit */</span></td></tr>
<tr name="19675" id="19675">
<td>19675</td><td>        <a id="19675c9" class="tk">INTC_PSR_8B_tag</a> <a id="19675c25" class="tk">PSR319</a>;        <span class="ct">/* offset: 0x017F size: 8 bit */</span></td></tr>
<tr name="19676" id="19676">
<td>19676</td><td>        <a id="19676c9" class="tk">INTC_PSR_8B_tag</a> <a id="19676c25" class="tk">PSR320</a>;        <span class="ct">/* offset: 0x0180 size: 8 bit */</span></td></tr>
<tr name="19677" id="19677">
<td>19677</td><td>        <a id="19677c9" class="tk">INTC_PSR_8B_tag</a> <a id="19677c25" class="tk">PSR321</a>;        <span class="ct">/* offset: 0x0181 size: 8 bit */</span></td></tr>
<tr name="19678" id="19678">
<td>19678</td><td>        <a id="19678c9" class="tk">INTC_PSR_8B_tag</a> <a id="19678c25" class="tk">PSR322</a>;        <span class="ct">/* offset: 0x0182 size: 8 bit */</span></td></tr>
<tr name="19679" id="19679">
<td>19679</td><td>        <a id="19679c9" class="tk">INTC_PSR_8B_tag</a> <a id="19679c25" class="tk">PSR323</a>;        <span class="ct">/* offset: 0x0183 size: 8 bit */</span></td></tr>
<tr name="19680" id="19680">
<td>19680</td><td>        <a id="19680c9" class="tk">INTC_PSR_8B_tag</a> <a id="19680c25" class="tk">PSR324</a>;        <span class="ct">/* offset: 0x0184 size: 8 bit */</span></td></tr>
<tr name="19681" id="19681">
<td>19681</td><td>        <a id="19681c9" class="tk">INTC_PSR_8B_tag</a> <a id="19681c25" class="tk">PSR325</a>;        <span class="ct">/* offset: 0x0185 size: 8 bit */</span></td></tr>
<tr name="19682" id="19682">
<td>19682</td><td>        <a id="19682c9" class="tk">INTC_PSR_8B_tag</a> <a id="19682c25" class="tk">PSR326</a>;        <span class="ct">/* offset: 0x0186 size: 8 bit */</span></td></tr>
<tr name="19683" id="19683">
<td>19683</td><td>        <a id="19683c9" class="tk">INTC_PSR_8B_tag</a> <a id="19683c25" class="tk">PSR327</a>;        <span class="ct">/* offset: 0x0187 size: 8 bit */</span></td></tr>
<tr name="19684" id="19684">
<td>19684</td><td>        <a id="19684c9" class="tk">INTC_PSR_8B_tag</a> <a id="19684c25" class="tk">PSR328</a>;        <span class="ct">/* offset: 0x0188 size: 8 bit */</span></td></tr>
<tr name="19685" id="19685">
<td>19685</td><td>        <a id="19685c9" class="tk">INTC_PSR_8B_tag</a> <a id="19685c25" class="tk">PSR329</a>;        <span class="ct">/* offset: 0x0189 size: 8 bit */</span></td></tr>
<tr name="19686" id="19686">
<td>19686</td><td>        <a id="19686c9" class="tk">INTC_PSR_8B_tag</a> <a id="19686c25" class="tk">PSR330</a>;        <span class="ct">/* offset: 0x018A size: 8 bit */</span></td></tr>
<tr name="19687" id="19687">
<td>19687</td><td>        <a id="19687c9" class="tk">INTC_PSR_8B_tag</a> <a id="19687c25" class="tk">PSR331</a>;        <span class="ct">/* offset: 0x018B size: 8 bit */</span></td></tr>
<tr name="19688" id="19688">
<td>19688</td><td>        <a id="19688c9" class="tk">INTC_PSR_8B_tag</a> <a id="19688c25" class="tk">PSR332</a>;        <span class="ct">/* offset: 0x018C size: 8 bit */</span></td></tr>
<tr name="19689" id="19689">
<td>19689</td><td>        <a id="19689c9" class="tk">INTC_PSR_8B_tag</a> <a id="19689c25" class="tk">PSR333</a>;        <span class="ct">/* offset: 0x018D size: 8 bit */</span></td></tr>
<tr name="19690" id="19690">
<td>19690</td><td>        <a id="19690c9" class="tk">INTC_PSR_8B_tag</a> <a id="19690c25" class="tk">PSR334</a>;        <span class="ct">/* offset: 0x018E size: 8 bit */</span></td></tr>
<tr name="19691" id="19691">
<td>19691</td><td>        <a id="19691c9" class="tk">INTC_PSR_8B_tag</a> <a id="19691c25" class="tk">PSR335</a>;        <span class="ct">/* offset: 0x018F size: 8 bit */</span></td></tr>
<tr name="19692" id="19692">
<td>19692</td><td>        <a id="19692c9" class="tk">INTC_PSR_8B_tag</a> <a id="19692c25" class="tk">PSR336</a>;        <span class="ct">/* offset: 0x0190 size: 8 bit */</span></td></tr>
<tr name="19693" id="19693">
<td>19693</td><td>        <a id="19693c9" class="tk">INTC_PSR_8B_tag</a> <a id="19693c25" class="tk">PSR337</a>;        <span class="ct">/* offset: 0x0191 size: 8 bit */</span></td></tr>
<tr name="19694" id="19694">
<td>19694</td><td>        <a id="19694c9" class="tk">INTC_PSR_8B_tag</a> <a id="19694c25" class="tk">PSR338</a>;        <span class="ct">/* offset: 0x0192 size: 8 bit */</span></td></tr>
<tr name="19695" id="19695">
<td>19695</td><td>        <a id="19695c9" class="tk">INTC_PSR_8B_tag</a> <a id="19695c25" class="tk">PSR339</a>;        <span class="ct">/* offset: 0x0193 size: 8 bit */</span></td></tr>
<tr name="19696" id="19696">
<td>19696</td><td>        <a id="19696c9" class="tk">INTC_PSR_8B_tag</a> <a id="19696c25" class="tk">PSR340</a>;        <span class="ct">/* offset: 0x0194 size: 8 bit */</span></td></tr>
<tr name="19697" id="19697">
<td>19697</td><td>        <a id="19697c9" class="tk">INTC_PSR_8B_tag</a> <a id="19697c25" class="tk">PSR341</a>;        <span class="ct">/* offset: 0x0195 size: 8 bit */</span></td></tr>
<tr name="19698" id="19698">
<td>19698</td><td>        <a id="19698c9" class="tk">INTC_PSR_8B_tag</a> <a id="19698c25" class="tk">PSR342</a>;        <span class="ct">/* offset: 0x0196 size: 8 bit */</span></td></tr>
<tr name="19699" id="19699">
<td>19699</td><td>        <a id="19699c9" class="tk">INTC_PSR_8B_tag</a> <a id="19699c25" class="tk">PSR343</a>;        <span class="ct">/* offset: 0x0197 size: 8 bit */</span></td></tr>
<tr name="19700" id="19700">
<td>19700</td><td>        <a id="19700c9" class="tk">INTC_PSR_8B_tag</a> <a id="19700c25" class="tk">PSR344</a>;        <span class="ct">/* offset: 0x0198 size: 8 bit */</span></td></tr>
<tr name="19701" id="19701">
<td>19701</td><td>        <a id="19701c9" class="tk">INTC_PSR_8B_tag</a> <a id="19701c25" class="tk">PSR345</a>;        <span class="ct">/* offset: 0x0199 size: 8 bit */</span></td></tr>
<tr name="19702" id="19702">
<td>19702</td><td>        <a id="19702c9" class="tk">INTC_PSR_8B_tag</a> <a id="19702c25" class="tk">PSR346</a>;        <span class="ct">/* offset: 0x019A size: 8 bit */</span></td></tr>
<tr name="19703" id="19703">
<td>19703</td><td>        <a id="19703c9" class="tk">INTC_PSR_8B_tag</a> <a id="19703c25" class="tk">PSR347</a>;        <span class="ct">/* offset: 0x019B size: 8 bit */</span></td></tr>
<tr name="19704" id="19704">
<td>19704</td><td>        <a id="19704c9" class="tk">INTC_PSR_8B_tag</a> <a id="19704c25" class="tk">PSR348</a>;        <span class="ct">/* offset: 0x019C size: 8 bit */</span></td></tr>
<tr name="19705" id="19705">
<td>19705</td><td>        <a id="19705c9" class="tk">INTC_PSR_8B_tag</a> <a id="19705c25" class="tk">PSR349</a>;        <span class="ct">/* offset: 0x019D size: 8 bit */</span></td></tr>
<tr name="19706" id="19706">
<td>19706</td><td>        <a id="19706c9" class="tk">INTC_PSR_8B_tag</a> <a id="19706c25" class="tk">PSR350</a>;        <span class="ct">/* offset: 0x019E size: 8 bit */</span></td></tr>
<tr name="19707" id="19707">
<td>19707</td><td>        <a id="19707c9" class="tk">INTC_PSR_8B_tag</a> <a id="19707c25" class="tk">PSR351</a>;        <span class="ct">/* offset: 0x019F size: 8 bit */</span></td></tr>
<tr name="19708" id="19708">
<td>19708</td><td>        <a id="19708c9" class="tk">INTC_PSR_8B_tag</a> <a id="19708c25" class="tk">PSR352</a>;        <span class="ct">/* offset: 0x01A0 size: 8 bit */</span></td></tr>
<tr name="19709" id="19709">
<td>19709</td><td>        <a id="19709c9" class="tk">INTC_PSR_8B_tag</a> <a id="19709c25" class="tk">PSR353</a>;        <span class="ct">/* offset: 0x01A1 size: 8 bit */</span></td></tr>
<tr name="19710" id="19710">
<td>19710</td><td>        <a id="19710c9" class="tk">INTC_PSR_8B_tag</a> <a id="19710c25" class="tk">PSR354</a>;        <span class="ct">/* offset: 0x01A2 size: 8 bit */</span></td></tr>
<tr name="19711" id="19711">
<td>19711</td><td>        <a id="19711c9" class="tk">INTC_PSR_8B_tag</a> <a id="19711c25" class="tk">PSR355</a>;        <span class="ct">/* offset: 0x01A3 size: 8 bit */</span></td></tr>
<tr name="19712" id="19712">
<td>19712</td><td>        <a id="19712c9" class="tk">INTC_PSR_8B_tag</a> <a id="19712c25" class="tk">PSR356</a>;        <span class="ct">/* offset: 0x01A4 size: 8 bit */</span></td></tr>
<tr name="19713" id="19713">
<td>19713</td><td>        <a id="19713c9" class="tk">INTC_PSR_8B_tag</a> <a id="19713c25" class="tk">PSR357</a>;        <span class="ct">/* offset: 0x01A5 size: 8 bit */</span></td></tr>
<tr name="19714" id="19714">
<td>19714</td><td>        <a id="19714c9" class="tk">INTC_PSR_8B_tag</a> <a id="19714c25" class="tk">PSR358</a>;        <span class="ct">/* offset: 0x01A6 size: 8 bit */</span></td></tr>
<tr name="19715" id="19715">
<td>19715</td><td>        <a id="19715c9" class="tk">INTC_PSR_8B_tag</a> <a id="19715c25" class="tk">PSR359</a>;        <span class="ct">/* offset: 0x01A7 size: 8 bit */</span></td></tr>
<tr name="19716" id="19716">
<td>19716</td><td>        <a id="19716c9" class="tk">INTC_PSR_8B_tag</a> <a id="19716c25" class="tk">PSR360</a>;        <span class="ct">/* offset: 0x01A8 size: 8 bit */</span></td></tr>
<tr name="19717" id="19717">
<td>19717</td><td>        <a id="19717c9" class="tk">INTC_PSR_8B_tag</a> <a id="19717c25" class="tk">PSR361</a>;        <span class="ct">/* offset: 0x01A9 size: 8 bit */</span></td></tr>
<tr name="19718" id="19718">
<td>19718</td><td>        <a id="19718c9" class="tk">INTC_PSR_8B_tag</a> <a id="19718c25" class="tk">PSR362</a>;        <span class="ct">/* offset: 0x01AA size: 8 bit */</span></td></tr>
<tr name="19719" id="19719">
<td>19719</td><td>        <a id="19719c9" class="tk">INTC_PSR_8B_tag</a> <a id="19719c25" class="tk">PSR363</a>;        <span class="ct">/* offset: 0x01AB size: 8 bit */</span></td></tr>
<tr name="19720" id="19720">
<td>19720</td><td>        <a id="19720c9" class="tk">INTC_PSR_8B_tag</a> <a id="19720c25" class="tk">PSR364</a>;        <span class="ct">/* offset: 0x01AC size: 8 bit */</span></td></tr>
<tr name="19721" id="19721">
<td>19721</td><td>        <a id="19721c9" class="tk">INTC_PSR_8B_tag</a> <a id="19721c25" class="tk">PSR365</a>;        <span class="ct">/* offset: 0x01AD size: 8 bit */</span></td></tr>
<tr name="19722" id="19722">
<td>19722</td><td>        <a id="19722c9" class="tk">INTC_PSR_8B_tag</a> <a id="19722c25" class="tk">PSR366</a>;        <span class="ct">/* offset: 0x01AE size: 8 bit */</span></td></tr>
<tr name="19723" id="19723">
<td>19723</td><td>        <a id="19723c9" class="tk">INTC_PSR_8B_tag</a> <a id="19723c25" class="tk">PSR367</a>;        <span class="ct">/* offset: 0x01AF size: 8 bit */</span></td></tr>
<tr name="19724" id="19724">
<td>19724</td><td>        <a id="19724c9" class="tk">INTC_PSR_8B_tag</a> <a id="19724c25" class="tk">PSR368</a>;        <span class="ct">/* offset: 0x01B0 size: 8 bit */</span></td></tr>
<tr name="19725" id="19725">
<td>19725</td><td>        <a id="19725c9" class="tk">INTC_PSR_8B_tag</a> <a id="19725c25" class="tk">PSR369</a>;        <span class="ct">/* offset: 0x01B1 size: 8 bit */</span></td></tr>
<tr name="19726" id="19726">
<td>19726</td><td>        <a id="19726c9" class="tk">INTC_PSR_8B_tag</a> <a id="19726c25" class="tk">PSR370</a>;        <span class="ct">/* offset: 0x01B2 size: 8 bit */</span></td></tr>
<tr name="19727" id="19727">
<td>19727</td><td>        <a id="19727c9" class="tk">INTC_PSR_8B_tag</a> <a id="19727c25" class="tk">PSR371</a>;        <span class="ct">/* offset: 0x01B3 size: 8 bit */</span></td></tr>
<tr name="19728" id="19728">
<td>19728</td><td>        <a id="19728c9" class="tk">INTC_PSR_8B_tag</a> <a id="19728c25" class="tk">PSR372</a>;        <span class="ct">/* offset: 0x01B4 size: 8 bit */</span></td></tr>
<tr name="19729" id="19729">
<td>19729</td><td>        <a id="19729c9" class="tk">INTC_PSR_8B_tag</a> <a id="19729c25" class="tk">PSR373</a>;        <span class="ct">/* offset: 0x01B5 size: 8 bit */</span></td></tr>
<tr name="19730" id="19730">
<td>19730</td><td>        <a id="19730c9" class="tk">INTC_PSR_8B_tag</a> <a id="19730c25" class="tk">PSR374</a>;        <span class="ct">/* offset: 0x01B6 size: 8 bit */</span></td></tr>
<tr name="19731" id="19731">
<td>19731</td><td>        <a id="19731c9" class="tk">INTC_PSR_8B_tag</a> <a id="19731c25" class="tk">PSR375</a>;        <span class="ct">/* offset: 0x01B7 size: 8 bit */</span></td></tr>
<tr name="19732" id="19732">
<td>19732</td><td>        <a id="19732c9" class="tk">INTC_PSR_8B_tag</a> <a id="19732c25" class="tk">PSR376</a>;        <span class="ct">/* offset: 0x01B8 size: 8 bit */</span></td></tr>
<tr name="19733" id="19733">
<td>19733</td><td>        <a id="19733c9" class="tk">INTC_PSR_8B_tag</a> <a id="19733c25" class="tk">PSR377</a>;        <span class="ct">/* offset: 0x01B9 size: 8 bit */</span></td></tr>
<tr name="19734" id="19734">
<td>19734</td><td>        <a id="19734c9" class="tk">INTC_PSR_8B_tag</a> <a id="19734c25" class="tk">PSR378</a>;        <span class="ct">/* offset: 0x01BA size: 8 bit */</span></td></tr>
<tr name="19735" id="19735">
<td>19735</td><td>        <a id="19735c9" class="tk">INTC_PSR_8B_tag</a> <a id="19735c25" class="tk">PSR379</a>;        <span class="ct">/* offset: 0x01BB size: 8 bit */</span></td></tr>
<tr name="19736" id="19736">
<td>19736</td><td>        <a id="19736c9" class="tk">INTC_PSR_8B_tag</a> <a id="19736c25" class="tk">PSR380</a>;        <span class="ct">/* offset: 0x01BC size: 8 bit */</span></td></tr>
<tr name="19737" id="19737">
<td>19737</td><td>        <a id="19737c9" class="tk">INTC_PSR_8B_tag</a> <a id="19737c25" class="tk">PSR381</a>;        <span class="ct">/* offset: 0x01BD size: 8 bit */</span></td></tr>
<tr name="19738" id="19738">
<td>19738</td><td>        <a id="19738c9" class="tk">INTC_PSR_8B_tag</a> <a id="19738c25" class="tk">PSR382</a>;        <span class="ct">/* offset: 0x01BE size: 8 bit */</span></td></tr>
<tr name="19739" id="19739">
<td>19739</td><td>        <a id="19739c9" class="tk">INTC_PSR_8B_tag</a> <a id="19739c25" class="tk">PSR383</a>;        <span class="ct">/* offset: 0x01BF size: 8 bit */</span></td></tr>
<tr name="19740" id="19740">
<td>19740</td><td>        <a id="19740c9" class="tk">INTC_PSR_8B_tag</a> <a id="19740c25" class="tk">PSR384</a>;        <span class="ct">/* offset: 0x01C0 size: 8 bit */</span></td></tr>
<tr name="19741" id="19741">
<td>19741</td><td>        <a id="19741c9" class="tk">INTC_PSR_8B_tag</a> <a id="19741c25" class="tk">PSR385</a>;        <span class="ct">/* offset: 0x01C1 size: 8 bit */</span></td></tr>
<tr name="19742" id="19742">
<td>19742</td><td>        <a id="19742c9" class="tk">INTC_PSR_8B_tag</a> <a id="19742c25" class="tk">PSR386</a>;        <span class="ct">/* offset: 0x01C2 size: 8 bit */</span></td></tr>
<tr name="19743" id="19743">
<td>19743</td><td>        <a id="19743c9" class="tk">INTC_PSR_8B_tag</a> <a id="19743c25" class="tk">PSR387</a>;        <span class="ct">/* offset: 0x01C3 size: 8 bit */</span></td></tr>
<tr name="19744" id="19744">
<td>19744</td><td>        <a id="19744c9" class="tk">INTC_PSR_8B_tag</a> <a id="19744c25" class="tk">PSR388</a>;        <span class="ct">/* offset: 0x01C4 size: 8 bit */</span></td></tr>
<tr name="19745" id="19745">
<td>19745</td><td>        <a id="19745c9" class="tk">INTC_PSR_8B_tag</a> <a id="19745c25" class="tk">PSR389</a>;        <span class="ct">/* offset: 0x01C5 size: 8 bit */</span></td></tr>
<tr name="19746" id="19746">
<td>19746</td><td>        <a id="19746c9" class="tk">INTC_PSR_8B_tag</a> <a id="19746c25" class="tk">PSR390</a>;        <span class="ct">/* offset: 0x01C6 size: 8 bit */</span></td></tr>
<tr name="19747" id="19747">
<td>19747</td><td>        <a id="19747c9" class="tk">INTC_PSR_8B_tag</a> <a id="19747c25" class="tk">PSR391</a>;        <span class="ct">/* offset: 0x01C7 size: 8 bit */</span></td></tr>
<tr name="19748" id="19748">
<td>19748</td><td>        <a id="19748c9" class="tk">INTC_PSR_8B_tag</a> <a id="19748c25" class="tk">PSR392</a>;        <span class="ct">/* offset: 0x01C8 size: 8 bit */</span></td></tr>
<tr name="19749" id="19749">
<td>19749</td><td>        <a id="19749c9" class="tk">INTC_PSR_8B_tag</a> <a id="19749c25" class="tk">PSR393</a>;        <span class="ct">/* offset: 0x01C9 size: 8 bit */</span></td></tr>
<tr name="19750" id="19750">
<td>19750</td><td>        <a id="19750c9" class="tk">INTC_PSR_8B_tag</a> <a id="19750c25" class="tk">PSR394</a>;        <span class="ct">/* offset: 0x01CA size: 8 bit */</span></td></tr>
<tr name="19751" id="19751">
<td>19751</td><td>        <a id="19751c9" class="tk">INTC_PSR_8B_tag</a> <a id="19751c25" class="tk">PSR395</a>;        <span class="ct">/* offset: 0x01CB size: 8 bit */</span></td></tr>
<tr name="19752" id="19752">
<td>19752</td><td>        <a id="19752c9" class="tk">INTC_PSR_8B_tag</a> <a id="19752c25" class="tk">PSR396</a>;        <span class="ct">/* offset: 0x01CC size: 8 bit */</span></td></tr>
<tr name="19753" id="19753">
<td>19753</td><td>        <a id="19753c9" class="tk">INTC_PSR_8B_tag</a> <a id="19753c25" class="tk">PSR397</a>;        <span class="ct">/* offset: 0x01CD size: 8 bit */</span></td></tr>
<tr name="19754" id="19754">
<td>19754</td><td>        <a id="19754c9" class="tk">INTC_PSR_8B_tag</a> <a id="19754c25" class="tk">PSR398</a>;        <span class="ct">/* offset: 0x01CE size: 8 bit */</span></td></tr>
<tr name="19755" id="19755">
<td>19755</td><td>        <a id="19755c9" class="tk">INTC_PSR_8B_tag</a> <a id="19755c25" class="tk">PSR399</a>;        <span class="ct">/* offset: 0x01CF size: 8 bit */</span></td></tr>
<tr name="19756" id="19756">
<td>19756</td><td>        <a id="19756c9" class="tk">INTC_PSR_8B_tag</a> <a id="19756c25" class="tk">PSR400</a>;        <span class="ct">/* offset: 0x01D0 size: 8 bit */</span></td></tr>
<tr name="19757" id="19757">
<td>19757</td><td>        <a id="19757c9" class="tk">INTC_PSR_8B_tag</a> <a id="19757c25" class="tk">PSR401</a>;        <span class="ct">/* offset: 0x01D1 size: 8 bit */</span></td></tr>
<tr name="19758" id="19758">
<td>19758</td><td>        <a id="19758c9" class="tk">INTC_PSR_8B_tag</a> <a id="19758c25" class="tk">PSR402</a>;        <span class="ct">/* offset: 0x01D2 size: 8 bit */</span></td></tr>
<tr name="19759" id="19759">
<td>19759</td><td>        <a id="19759c9" class="tk">INTC_PSR_8B_tag</a> <a id="19759c25" class="tk">PSR403</a>;        <span class="ct">/* offset: 0x01D3 size: 8 bit */</span></td></tr>
<tr name="19760" id="19760">
<td>19760</td><td>        <a id="19760c9" class="tk">INTC_PSR_8B_tag</a> <a id="19760c25" class="tk">PSR404</a>;        <span class="ct">/* offset: 0x01D4 size: 8 bit */</span></td></tr>
<tr name="19761" id="19761">
<td>19761</td><td>        <a id="19761c9" class="tk">INTC_PSR_8B_tag</a> <a id="19761c25" class="tk">PSR405</a>;        <span class="ct">/* offset: 0x01D5 size: 8 bit */</span></td></tr>
<tr name="19762" id="19762">
<td>19762</td><td>        <a id="19762c9" class="tk">INTC_PSR_8B_tag</a> <a id="19762c25" class="tk">PSR406</a>;        <span class="ct">/* offset: 0x01D6 size: 8 bit */</span></td></tr>
<tr name="19763" id="19763">
<td>19763</td><td>        <a id="19763c9" class="tk">INTC_PSR_8B_tag</a> <a id="19763c25" class="tk">PSR407</a>;        <span class="ct">/* offset: 0x01D7 size: 8 bit */</span></td></tr>
<tr name="19764" id="19764">
<td>19764</td><td>        <a id="19764c9" class="tk">INTC_PSR_8B_tag</a> <a id="19764c25" class="tk">PSR408</a>;        <span class="ct">/* offset: 0x01D8 size: 8 bit */</span></td></tr>
<tr name="19765" id="19765">
<td>19765</td><td>        <a id="19765c9" class="tk">INTC_PSR_8B_tag</a> <a id="19765c25" class="tk">PSR409</a>;        <span class="ct">/* offset: 0x01D9 size: 8 bit */</span></td></tr>
<tr name="19766" id="19766">
<td>19766</td><td>        <a id="19766c9" class="tk">INTC_PSR_8B_tag</a> <a id="19766c25" class="tk">PSR410</a>;        <span class="ct">/* offset: 0x01DA size: 8 bit */</span></td></tr>
<tr name="19767" id="19767">
<td>19767</td><td>        <a id="19767c9" class="tk">INTC_PSR_8B_tag</a> <a id="19767c25" class="tk">PSR411</a>;        <span class="ct">/* offset: 0x01DB size: 8 bit */</span></td></tr>
<tr name="19768" id="19768">
<td>19768</td><td>        <a id="19768c9" class="tk">INTC_PSR_8B_tag</a> <a id="19768c25" class="tk">PSR412</a>;        <span class="ct">/* offset: 0x01DC size: 8 bit */</span></td></tr>
<tr name="19769" id="19769">
<td>19769</td><td>        <a id="19769c9" class="tk">INTC_PSR_8B_tag</a> <a id="19769c25" class="tk">PSR413</a>;        <span class="ct">/* offset: 0x01DD size: 8 bit */</span></td></tr>
<tr name="19770" id="19770">
<td>19770</td><td>        <a id="19770c9" class="tk">INTC_PSR_8B_tag</a> <a id="19770c25" class="tk">PSR414</a>;        <span class="ct">/* offset: 0x01DE size: 8 bit */</span></td></tr>
<tr name="19771" id="19771">
<td>19771</td><td>        <a id="19771c9" class="tk">INTC_PSR_8B_tag</a> <a id="19771c25" class="tk">PSR415</a>;        <span class="ct">/* offset: 0x01DF size: 8 bit */</span></td></tr>
<tr name="19772" id="19772">
<td>19772</td><td>        <a id="19772c9" class="tk">INTC_PSR_8B_tag</a> <a id="19772c25" class="tk">PSR416</a>;        <span class="ct">/* offset: 0x01E0 size: 8 bit */</span></td></tr>
<tr name="19773" id="19773">
<td>19773</td><td>        <a id="19773c9" class="tk">INTC_PSR_8B_tag</a> <a id="19773c25" class="tk">PSR417</a>;        <span class="ct">/* offset: 0x01E1 size: 8 bit */</span></td></tr>
<tr name="19774" id="19774">
<td>19774</td><td>        <a id="19774c9" class="tk">INTC_PSR_8B_tag</a> <a id="19774c25" class="tk">PSR418</a>;        <span class="ct">/* offset: 0x01E2 size: 8 bit */</span></td></tr>
<tr name="19775" id="19775">
<td>19775</td><td>        <a id="19775c9" class="tk">INTC_PSR_8B_tag</a> <a id="19775c25" class="tk">PSR419</a>;        <span class="ct">/* offset: 0x01E3 size: 8 bit */</span></td></tr>
<tr name="19776" id="19776">
<td>19776</td><td>        <a id="19776c9" class="tk">INTC_PSR_8B_tag</a> <a id="19776c25" class="tk">PSR420</a>;        <span class="ct">/* offset: 0x01E4 size: 8 bit */</span></td></tr>
<tr name="19777" id="19777">
<td>19777</td><td>        <a id="19777c9" class="tk">INTC_PSR_8B_tag</a> <a id="19777c25" class="tk">PSR421</a>;        <span class="ct">/* offset: 0x01E5 size: 8 bit */</span></td></tr>
<tr name="19778" id="19778">
<td>19778</td><td>        <a id="19778c9" class="tk">INTC_PSR_8B_tag</a> <a id="19778c25" class="tk">PSR422</a>;        <span class="ct">/* offset: 0x01E6 size: 8 bit */</span></td></tr>
<tr name="19779" id="19779">
<td>19779</td><td>        <a id="19779c9" class="tk">INTC_PSR_8B_tag</a> <a id="19779c25" class="tk">PSR423</a>;        <span class="ct">/* offset: 0x01E7 size: 8 bit */</span></td></tr>
<tr name="19780" id="19780">
<td>19780</td><td>        <a id="19780c9" class="tk">INTC_PSR_8B_tag</a> <a id="19780c25" class="tk">PSR424</a>;        <span class="ct">/* offset: 0x01E8 size: 8 bit */</span></td></tr>
<tr name="19781" id="19781">
<td>19781</td><td>        <a id="19781c9" class="tk">INTC_PSR_8B_tag</a> <a id="19781c25" class="tk">PSR425</a>;        <span class="ct">/* offset: 0x01E9 size: 8 bit */</span></td></tr>
<tr name="19782" id="19782">
<td>19782</td><td>        <a id="19782c9" class="tk">INTC_PSR_8B_tag</a> <a id="19782c25" class="tk">PSR426</a>;        <span class="ct">/* offset: 0x01EA size: 8 bit */</span></td></tr>
<tr name="19783" id="19783">
<td>19783</td><td>        <a id="19783c9" class="tk">INTC_PSR_8B_tag</a> <a id="19783c25" class="tk">PSR427</a>;        <span class="ct">/* offset: 0x01EB size: 8 bit */</span></td></tr>
<tr name="19784" id="19784">
<td>19784</td><td>        <a id="19784c9" class="tk">INTC_PSR_8B_tag</a> <a id="19784c25" class="tk">PSR428</a>;        <span class="ct">/* offset: 0x01EC size: 8 bit */</span></td></tr>
<tr name="19785" id="19785">
<td>19785</td><td>        <a id="19785c9" class="tk">INTC_PSR_8B_tag</a> <a id="19785c25" class="tk">PSR429</a>;        <span class="ct">/* offset: 0x01ED size: 8 bit */</span></td></tr>
<tr name="19786" id="19786">
<td>19786</td><td>        <a id="19786c9" class="tk">INTC_PSR_8B_tag</a> <a id="19786c25" class="tk">PSR430</a>;        <span class="ct">/* offset: 0x01EE size: 8 bit */</span></td></tr>
<tr name="19787" id="19787">
<td>19787</td><td>        <a id="19787c9" class="tk">INTC_PSR_8B_tag</a> <a id="19787c25" class="tk">PSR431</a>;        <span class="ct">/* offset: 0x01EF size: 8 bit */</span></td></tr>
<tr name="19788" id="19788">
<td>19788</td><td>        <a id="19788c9" class="tk">INTC_PSR_8B_tag</a> <a id="19788c25" class="tk">PSR432</a>;        <span class="ct">/* offset: 0x01F0 size: 8 bit */</span></td></tr>
<tr name="19789" id="19789">
<td>19789</td><td>        <a id="19789c9" class="tk">INTC_PSR_8B_tag</a> <a id="19789c25" class="tk">PSR433</a>;        <span class="ct">/* offset: 0x01F1 size: 8 bit */</span></td></tr>
<tr name="19790" id="19790">
<td>19790</td><td>        <a id="19790c9" class="tk">INTC_PSR_8B_tag</a> <a id="19790c25" class="tk">PSR434</a>;        <span class="ct">/* offset: 0x01F2 size: 8 bit */</span></td></tr>
<tr name="19791" id="19791">
<td>19791</td><td>        <a id="19791c9" class="tk">INTC_PSR_8B_tag</a> <a id="19791c25" class="tk">PSR435</a>;        <span class="ct">/* offset: 0x01F3 size: 8 bit */</span></td></tr>
<tr name="19792" id="19792">
<td>19792</td><td>        <a id="19792c9" class="tk">INTC_PSR_8B_tag</a> <a id="19792c25" class="tk">PSR436</a>;        <span class="ct">/* offset: 0x01F4 size: 8 bit */</span></td></tr>
<tr name="19793" id="19793">
<td>19793</td><td>        <a id="19793c9" class="tk">INTC_PSR_8B_tag</a> <a id="19793c25" class="tk">PSR437</a>;        <span class="ct">/* offset: 0x01F5 size: 8 bit */</span></td></tr>
<tr name="19794" id="19794">
<td>19794</td><td>        <a id="19794c9" class="tk">INTC_PSR_8B_tag</a> <a id="19794c25" class="tk">PSR438</a>;        <span class="ct">/* offset: 0x01F6 size: 8 bit */</span></td></tr>
<tr name="19795" id="19795">
<td>19795</td><td>        <a id="19795c9" class="tk">INTC_PSR_8B_tag</a> <a id="19795c25" class="tk">PSR439</a>;        <span class="ct">/* offset: 0x01F7 size: 8 bit */</span></td></tr>
<tr name="19796" id="19796">
<td>19796</td><td>        <a id="19796c9" class="tk">INTC_PSR_8B_tag</a> <a id="19796c25" class="tk">PSR440</a>;        <span class="ct">/* offset: 0x01F8 size: 8 bit */</span></td></tr>
<tr name="19797" id="19797">
<td>19797</td><td>        <a id="19797c9" class="tk">INTC_PSR_8B_tag</a> <a id="19797c25" class="tk">PSR441</a>;        <span class="ct">/* offset: 0x01F9 size: 8 bit */</span></td></tr>
<tr name="19798" id="19798">
<td>19798</td><td>        <a id="19798c9" class="tk">INTC_PSR_8B_tag</a> <a id="19798c25" class="tk">PSR442</a>;        <span class="ct">/* offset: 0x01FA size: 8 bit */</span></td></tr>
<tr name="19799" id="19799">
<td>19799</td><td>        <a id="19799c9" class="tk">INTC_PSR_8B_tag</a> <a id="19799c25" class="tk">PSR443</a>;        <span class="ct">/* offset: 0x01FB size: 8 bit */</span></td></tr>
<tr name="19800" id="19800">
<td>19800</td><td>        <a id="19800c9" class="tk">INTC_PSR_8B_tag</a> <a id="19800c25" class="tk">PSR444</a>;        <span class="ct">/* offset: 0x01FC size: 8 bit */</span></td></tr>
<tr name="19801" id="19801">
<td>19801</td><td>        <a id="19801c9" class="tk">INTC_PSR_8B_tag</a> <a id="19801c25" class="tk">PSR445</a>;        <span class="ct">/* offset: 0x01FD size: 8 bit */</span></td></tr>
<tr name="19802" id="19802">
<td>19802</td><td>        <a id="19802c9" class="tk">INTC_PSR_8B_tag</a> <a id="19802c25" class="tk">PSR446</a>;        <span class="ct">/* offset: 0x01FE size: 8 bit */</span></td></tr>
<tr name="19803" id="19803">
<td>19803</td><td>        <a id="19803c9" class="tk">INTC_PSR_8B_tag</a> <a id="19803c25" class="tk">PSR447</a>;        <span class="ct">/* offset: 0x01FF size: 8 bit */</span></td></tr>
<tr name="19804" id="19804">
<td>19804</td><td>        <a id="19804c9" class="tk">INTC_PSR_8B_tag</a> <a id="19804c25" class="tk">PSR448</a>;        <span class="ct">/* offset: 0x0200 size: 8 bit */</span></td></tr>
<tr name="19805" id="19805">
<td>19805</td><td>        <a id="19805c9" class="tk">INTC_PSR_8B_tag</a> <a id="19805c25" class="tk">PSR449</a>;        <span class="ct">/* offset: 0x0201 size: 8 bit */</span></td></tr>
<tr name="19806" id="19806">
<td>19806</td><td>        <a id="19806c9" class="tk">INTC_PSR_8B_tag</a> <a id="19806c25" class="tk">PSR450</a>;        <span class="ct">/* offset: 0x0202 size: 8 bit */</span></td></tr>
<tr name="19807" id="19807">
<td>19807</td><td>        <a id="19807c9" class="tk">INTC_PSR_8B_tag</a> <a id="19807c25" class="tk">PSR451</a>;        <span class="ct">/* offset: 0x0203 size: 8 bit */</span></td></tr>
<tr name="19808" id="19808">
<td>19808</td><td>        <a id="19808c9" class="tk">INTC_PSR_8B_tag</a> <a id="19808c25" class="tk">PSR452</a>;        <span class="ct">/* offset: 0x0204 size: 8 bit */</span></td></tr>
<tr name="19809" id="19809">
<td>19809</td><td>        <a id="19809c9" class="tk">INTC_PSR_8B_tag</a> <a id="19809c25" class="tk">PSR453</a>;        <span class="ct">/* offset: 0x0205 size: 8 bit */</span></td></tr>
<tr name="19810" id="19810">
<td>19810</td><td>        <a id="19810c9" class="tk">INTC_PSR_8B_tag</a> <a id="19810c25" class="tk">PSR454</a>;        <span class="ct">/* offset: 0x0206 size: 8 bit */</span></td></tr>
<tr name="19811" id="19811">
<td>19811</td><td>        <a id="19811c9" class="tk">INTC_PSR_8B_tag</a> <a id="19811c25" class="tk">PSR455</a>;        <span class="ct">/* offset: 0x0207 size: 8 bit */</span></td></tr>
<tr name="19812" id="19812">
<td>19812</td><td>        <a id="19812c9" class="tk">INTC_PSR_8B_tag</a> <a id="19812c25" class="tk">PSR456</a>;        <span class="ct">/* offset: 0x0208 size: 8 bit */</span></td></tr>
<tr name="19813" id="19813">
<td>19813</td><td>        <a id="19813c9" class="tk">INTC_PSR_8B_tag</a> <a id="19813c25" class="tk">PSR457</a>;        <span class="ct">/* offset: 0x0209 size: 8 bit */</span></td></tr>
<tr name="19814" id="19814">
<td>19814</td><td>        <a id="19814c9" class="tk">INTC_PSR_8B_tag</a> <a id="19814c25" class="tk">PSR458</a>;        <span class="ct">/* offset: 0x020A size: 8 bit */</span></td></tr>
<tr name="19815" id="19815">
<td>19815</td><td>        <a id="19815c9" class="tk">INTC_PSR_8B_tag</a> <a id="19815c25" class="tk">PSR459</a>;        <span class="ct">/* offset: 0x020B size: 8 bit */</span></td></tr>
<tr name="19816" id="19816">
<td>19816</td><td>        <a id="19816c9" class="tk">INTC_PSR_8B_tag</a> <a id="19816c25" class="tk">PSR460</a>;        <span class="ct">/* offset: 0x020C size: 8 bit */</span></td></tr>
<tr name="19817" id="19817">
<td>19817</td><td>        <a id="19817c9" class="tk">INTC_PSR_8B_tag</a> <a id="19817c25" class="tk">PSR461</a>;        <span class="ct">/* offset: 0x020D size: 8 bit */</span></td></tr>
<tr name="19818" id="19818">
<td>19818</td><td>        <a id="19818c9" class="tk">INTC_PSR_8B_tag</a> <a id="19818c25" class="tk">PSR462</a>;        <span class="ct">/* offset: 0x020E size: 8 bit */</span></td></tr>
<tr name="19819" id="19819">
<td>19819</td><td>        <a id="19819c9" class="tk">INTC_PSR_8B_tag</a> <a id="19819c25" class="tk">PSR463</a>;        <span class="ct">/* offset: 0x020F size: 8 bit */</span></td></tr>
<tr name="19820" id="19820">
<td>19820</td><td>        <a id="19820c9" class="tk">INTC_PSR_8B_tag</a> <a id="19820c25" class="tk">PSR464</a>;        <span class="ct">/* offset: 0x0210 size: 8 bit */</span></td></tr>
<tr name="19821" id="19821">
<td>19821</td><td>        <a id="19821c9" class="tk">INTC_PSR_8B_tag</a> <a id="19821c25" class="tk">PSR465</a>;        <span class="ct">/* offset: 0x0211 size: 8 bit */</span></td></tr>
<tr name="19822" id="19822">
<td>19822</td><td>        <a id="19822c9" class="tk">INTC_PSR_8B_tag</a> <a id="19822c25" class="tk">PSR466</a>;        <span class="ct">/* offset: 0x0212 size: 8 bit */</span></td></tr>
<tr name="19823" id="19823">
<td>19823</td><td>        <a id="19823c9" class="tk">INTC_PSR_8B_tag</a> <a id="19823c25" class="tk">PSR467</a>;        <span class="ct">/* offset: 0x0213 size: 8 bit */</span></td></tr>
<tr name="19824" id="19824">
<td>19824</td><td>        <a id="19824c9" class="tk">INTC_PSR_8B_tag</a> <a id="19824c25" class="tk">PSR468</a>;        <span class="ct">/* offset: 0x0214 size: 8 bit */</span></td></tr>
<tr name="19825" id="19825">
<td>19825</td><td>        <a id="19825c9" class="tk">INTC_PSR_8B_tag</a> <a id="19825c25" class="tk">PSR469</a>;        <span class="ct">/* offset: 0x0215 size: 8 bit */</span></td></tr>
<tr name="19826" id="19826">
<td>19826</td><td>        <a id="19826c9" class="tk">INTC_PSR_8B_tag</a> <a id="19826c25" class="tk">PSR470</a>;        <span class="ct">/* offset: 0x0216 size: 8 bit */</span></td></tr>
<tr name="19827" id="19827">
<td>19827</td><td>        <a id="19827c9" class="tk">INTC_PSR_8B_tag</a> <a id="19827c25" class="tk">PSR471</a>;        <span class="ct">/* offset: 0x0217 size: 8 bit */</span></td></tr>
<tr name="19828" id="19828">
<td>19828</td><td>        <a id="19828c9" class="tk">INTC_PSR_8B_tag</a> <a id="19828c25" class="tk">PSR472</a>;        <span class="ct">/* offset: 0x0218 size: 8 bit */</span></td></tr>
<tr name="19829" id="19829">
<td>19829</td><td>        <a id="19829c9" class="tk">INTC_PSR_8B_tag</a> <a id="19829c25" class="tk">PSR473</a>;        <span class="ct">/* offset: 0x0219 size: 8 bit */</span></td></tr>
<tr name="19830" id="19830">
<td>19830</td><td>        <a id="19830c9" class="tk">INTC_PSR_8B_tag</a> <a id="19830c25" class="tk">PSR474</a>;        <span class="ct">/* offset: 0x021A size: 8 bit */</span></td></tr>
<tr name="19831" id="19831">
<td>19831</td><td>        <a id="19831c9" class="tk">INTC_PSR_8B_tag</a> <a id="19831c25" class="tk">PSR475</a>;        <span class="ct">/* offset: 0x021B size: 8 bit */</span></td></tr>
<tr name="19832" id="19832">
<td>19832</td><td>        <a id="19832c9" class="tk">INTC_PSR_8B_tag</a> <a id="19832c25" class="tk">PSR476</a>;        <span class="ct">/* offset: 0x021C size: 8 bit */</span></td></tr>
<tr name="19833" id="19833">
<td>19833</td><td>        <a id="19833c9" class="tk">INTC_PSR_8B_tag</a> <a id="19833c25" class="tk">PSR477</a>;        <span class="ct">/* offset: 0x021D size: 8 bit */</span></td></tr>
<tr name="19834" id="19834">
<td>19834</td><td>        <a id="19834c9" class="tk">INTC_PSR_8B_tag</a> <a id="19834c25" class="tk">PSR478</a>;        <span class="ct">/* offset: 0x021E size: 8 bit */</span></td></tr>
<tr name="19835" id="19835">
<td>19835</td><td>        <a id="19835c9" class="tk">INTC_PSR_8B_tag</a> <a id="19835c25" class="tk">PSR479</a>;        <span class="ct">/* offset: 0x021F size: 8 bit */</span></td></tr>
<tr name="19836" id="19836">
<td>19836</td><td>        <a id="19836c9" class="tk">INTC_PSR_8B_tag</a> <a id="19836c25" class="tk">PSR480</a>;        <span class="ct">/* offset: 0x0220 size: 8 bit */</span></td></tr>
<tr name="19837" id="19837">
<td>19837</td><td>        <a id="19837c9" class="tk">INTC_PSR_8B_tag</a> <a id="19837c25" class="tk">PSR481</a>;        <span class="ct">/* offset: 0x0221 size: 8 bit */</span></td></tr>
<tr name="19838" id="19838">
<td>19838</td><td>        <a id="19838c9" class="tk">INTC_PSR_8B_tag</a> <a id="19838c25" class="tk">PSR482</a>;        <span class="ct">/* offset: 0x0222 size: 8 bit */</span></td></tr>
<tr name="19839" id="19839">
<td>19839</td><td>        <a id="19839c9" class="tk">INTC_PSR_8B_tag</a> <a id="19839c25" class="tk">PSR483</a>;        <span class="ct">/* offset: 0x0223 size: 8 bit */</span></td></tr>
<tr name="19840" id="19840">
<td>19840</td><td>        <a id="19840c9" class="tk">INTC_PSR_8B_tag</a> <a id="19840c25" class="tk">PSR484</a>;        <span class="ct">/* offset: 0x0224 size: 8 bit */</span></td></tr>
<tr name="19841" id="19841">
<td>19841</td><td>        <a id="19841c9" class="tk">INTC_PSR_8B_tag</a> <a id="19841c25" class="tk">PSR485</a>;        <span class="ct">/* offset: 0x0225 size: 8 bit */</span></td></tr>
<tr name="19842" id="19842">
<td>19842</td><td>        <a id="19842c9" class="tk">INTC_PSR_8B_tag</a> <a id="19842c25" class="tk">PSR486</a>;        <span class="ct">/* offset: 0x0226 size: 8 bit */</span></td></tr>
<tr name="19843" id="19843">
<td>19843</td><td>        <a id="19843c9" class="tk">INTC_PSR_8B_tag</a> <a id="19843c25" class="tk">PSR487</a>;        <span class="ct">/* offset: 0x0227 size: 8 bit */</span></td></tr>
<tr name="19844" id="19844">
<td>19844</td><td>        <a id="19844c9" class="tk">INTC_PSR_8B_tag</a> <a id="19844c25" class="tk">PSR488</a>;        <span class="ct">/* offset: 0x0228 size: 8 bit */</span></td></tr>
<tr name="19845" id="19845">
<td>19845</td><td>        <a id="19845c9" class="tk">INTC_PSR_8B_tag</a> <a id="19845c25" class="tk">PSR489</a>;        <span class="ct">/* offset: 0x0229 size: 8 bit */</span></td></tr>
<tr name="19846" id="19846">
<td>19846</td><td>        <a id="19846c9" class="tk">INTC_PSR_8B_tag</a> <a id="19846c25" class="tk">PSR490</a>;        <span class="ct">/* offset: 0x022A size: 8 bit */</span></td></tr>
<tr name="19847" id="19847">
<td>19847</td><td>        <a id="19847c9" class="tk">INTC_PSR_8B_tag</a> <a id="19847c25" class="tk">PSR491</a>;        <span class="ct">/* offset: 0x022B size: 8 bit */</span></td></tr>
<tr name="19848" id="19848">
<td>19848</td><td>        <a id="19848c9" class="tk">INTC_PSR_8B_tag</a> <a id="19848c25" class="tk">PSR492</a>;        <span class="ct">/* offset: 0x022C size: 8 bit */</span></td></tr>
<tr name="19849" id="19849">
<td>19849</td><td>        <a id="19849c9" class="tk">INTC_PSR_8B_tag</a> <a id="19849c25" class="tk">PSR493</a>;        <span class="ct">/* offset: 0x022D size: 8 bit */</span></td></tr>
<tr name="19850" id="19850">
<td>19850</td><td>        <a id="19850c9" class="tk">INTC_PSR_8B_tag</a> <a id="19850c25" class="tk">PSR494</a>;        <span class="ct">/* offset: 0x022E size: 8 bit */</span></td></tr>
<tr name="19851" id="19851">
<td>19851</td><td>        <a id="19851c9" class="tk">INTC_PSR_8B_tag</a> <a id="19851c25" class="tk">PSR495</a>;        <span class="ct">/* offset: 0x022F size: 8 bit */</span></td></tr>
<tr name="19852" id="19852">
<td>19852</td><td>        <a id="19852c9" class="tk">INTC_PSR_8B_tag</a> <a id="19852c25" class="tk">PSR496</a>;        <span class="ct">/* offset: 0x0230 size: 8 bit */</span></td></tr>
<tr name="19853" id="19853">
<td>19853</td><td>        <a id="19853c9" class="tk">INTC_PSR_8B_tag</a> <a id="19853c25" class="tk">PSR497</a>;        <span class="ct">/* offset: 0x0231 size: 8 bit */</span></td></tr>
<tr name="19854" id="19854">
<td>19854</td><td>        <a id="19854c9" class="tk">INTC_PSR_8B_tag</a> <a id="19854c25" class="tk">PSR498</a>;        <span class="ct">/* offset: 0x0232 size: 8 bit */</span></td></tr>
<tr name="19855" id="19855">
<td>19855</td><td>        <a id="19855c9" class="tk">INTC_PSR_8B_tag</a> <a id="19855c25" class="tk">PSR499</a>;        <span class="ct">/* offset: 0x0233 size: 8 bit */</span></td></tr>
<tr name="19856" id="19856">
<td>19856</td><td>        <a id="19856c9" class="tk">INTC_PSR_8B_tag</a> <a id="19856c25" class="tk">PSR500</a>;        <span class="ct">/* offset: 0x0234 size: 8 bit */</span></td></tr>
<tr name="19857" id="19857">
<td>19857</td><td>        <a id="19857c9" class="tk">INTC_PSR_8B_tag</a> <a id="19857c25" class="tk">PSR501</a>;        <span class="ct">/* offset: 0x0235 size: 8 bit */</span></td></tr>
<tr name="19858" id="19858">
<td>19858</td><td>        <a id="19858c9" class="tk">INTC_PSR_8B_tag</a> <a id="19858c25" class="tk">PSR502</a>;        <span class="ct">/* offset: 0x0236 size: 8 bit */</span></td></tr>
<tr name="19859" id="19859">
<td>19859</td><td>        <a id="19859c9" class="tk">INTC_PSR_8B_tag</a> <a id="19859c25" class="tk">PSR503</a>;        <span class="ct">/* offset: 0x0237 size: 8 bit */</span></td></tr>
<tr name="19860" id="19860">
<td>19860</td><td>        <a id="19860c9" class="tk">INTC_PSR_8B_tag</a> <a id="19860c25" class="tk">PSR504</a>;        <span class="ct">/* offset: 0x0238 size: 8 bit */</span></td></tr>
<tr name="19861" id="19861">
<td>19861</td><td>        <a id="19861c9" class="tk">INTC_PSR_8B_tag</a> <a id="19861c25" class="tk">PSR505</a>;        <span class="ct">/* offset: 0x0239 size: 8 bit */</span></td></tr>
<tr name="19862" id="19862">
<td>19862</td><td>        <a id="19862c9" class="tk">INTC_PSR_8B_tag</a> <a id="19862c25" class="tk">PSR506</a>;        <span class="ct">/* offset: 0x023A size: 8 bit */</span></td></tr>
<tr name="19863" id="19863">
<td>19863</td><td>        <a id="19863c9" class="tk">INTC_PSR_8B_tag</a> <a id="19863c25" class="tk">PSR507</a>;        <span class="ct">/* offset: 0x023B size: 8 bit */</span></td></tr>
<tr name="19864" id="19864">
<td>19864</td><td>        <a id="19864c9" class="tk">INTC_PSR_8B_tag</a> <a id="19864c25" class="tk">PSR508</a>;        <span class="ct">/* offset: 0x023C size: 8 bit */</span></td></tr>
<tr name="19865" id="19865">
<td>19865</td><td>        <a id="19865c9" class="tk">INTC_PSR_8B_tag</a> <a id="19865c25" class="tk">PSR509</a>;        <span class="ct">/* offset: 0x023D size: 8 bit */</span></td></tr>
<tr name="19866" id="19866">
<td>19866</td><td>        <a id="19866c9" class="tk">INTC_PSR_8B_tag</a> <a id="19866c25" class="tk">PSR510</a>;        <span class="ct">/* offset: 0x023E size: 8 bit */</span></td></tr>
<tr name="19867" id="19867">
<td>19867</td><td>        <a id="19867c9" class="tk">INTC_PSR_8B_tag</a> <a id="19867c25" class="tk">PSR511</a>;        <span class="ct">/* offset: 0x023F size: 8 bit */</span></td></tr>
<tr name="19868" id="19868">
<td>19868</td><td>      <span class="br">}</span>;</td></tr>
<tr name="19869" id="19869">
<td>19869</td><td>    <span class="br">}</span>;</td></tr>
<tr name="19870" id="19870">
<td>19870</td><td></td></tr>
<tr name="19871" id="19871">
<td>19871</td><td>    <a id="19871c5" class="tk">int8_t</a> <a id="19871c12" class="tk">INTC_reserved_0240</a>[15808];</td></tr>
<tr name="19872" id="19872">
<td>19872</td><td>  <span class="br">}</span> <a id="19872c5" class="tk">INTC_tag</a>;</td></tr>
<tr name="19873" id="19873">
<td>19873</td><td></td></tr>
<tr name="19874" id="19874">
<td>19874</td><td><span class="pp">#define</span> <a id="19874c9" class="tk">INTC</a>                           (<a id="19874c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="19874c52" class="tk">INTC_tag</a> <a id="19874c61" class="tk">*</a>) 0xFFF48000UL)</td></tr>
<tr name="19875" id="19875">
<td>19875</td><td></td></tr>
<tr name="19876" id="19876">
<td>19876</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="19877" id="19877">
<td>19877</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="19878" id="19878">
<td>19878</td><td>  <span class="ct">/* Module: DSPI  */</span></td></tr>
<tr name="19879" id="19879">
<td>19879</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="19880" id="19880">
<td>19880</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="19881" id="19881">
<td>19881</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* MCR - Module Configuration Register */</span></td></tr>
<tr name="19882" id="19882">
<td>19882</td><td>    <a id="19882c5" class="tk">vuint32_t</a> <a id="19882c15" class="tk">R</a>;</td></tr>
<tr name="19883" id="19883">
<td>19883</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="19884" id="19884">
<td>19884</td><td>      <a id="19884c7" class="tk">vuint32_t</a> <a id="19884c17" class="tk">MSTR</a><a id="19884c21" class="tk">:</a>1;                <span class="ct">/* Master/Slave mode select */</span></td></tr>
<tr name="19885" id="19885">
<td>19885</td><td>      <a id="19885c7" class="tk">vuint32_t</a> <a id="19885c17" class="tk">CONT_SCKE</a><a id="19885c26" class="tk">:</a>1;           <span class="ct">/* Continuous SCK Enable */</span></td></tr>
<tr name="19886" id="19886">
<td>19886</td><td>      <a id="19886c7" class="tk">vuint32_t</a> <a id="19886c17" class="tk">DCONF</a><a id="19886c22" class="tk">:</a>2;               <span class="ct">/* DSPI Configuration */</span></td></tr>
<tr name="19887" id="19887">
<td>19887</td><td>      <a id="19887c7" class="tk">vuint32_t</a> <a id="19887c17" class="tk">FRZ</a><a id="19887c20" class="tk">:</a>1;                 <span class="ct">/* Freeze */</span></td></tr>
<tr name="19888" id="19888">
<td>19888</td><td>      <a id="19888c7" class="tk">vuint32_t</a> <a id="19888c17" class="tk">MTFE</a><a id="19888c21" class="tk">:</a>1;                <span class="ct">/* Modified Timing Format Enable */</span></td></tr>
<tr name="19889" id="19889">
<td>19889</td><td>      <a id="19889c7" class="tk">vuint32_t</a> <a id="19889c17" class="tk">PCSSE</a><a id="19889c22" class="tk">:</a>1;               <span class="ct">/* Peripheral Chip Select Strobe Enable */</span></td></tr>
<tr name="19890" id="19890">
<td>19890</td><td>      <a id="19890c7" class="tk">vuint32_t</a> <a id="19890c17" class="tk">ROOE</a><a id="19890c21" class="tk">:</a>1;                <span class="ct">/* Receive FIFO Overflow Overwrite Enable */</span></td></tr>
<tr name="19891" id="19891">
<td>19891</td><td>      <a id="19891c7" class="tk">vuint32_t</a> <a id="19891c17" class="tk">PCSIS7</a><a id="19891c23" class="tk">:</a>1;              <span class="ct">/* Peripheral Chip Select 7 Inactive State */</span></td></tr>
<tr name="19892" id="19892">
<td>19892</td><td>      <a id="19892c7" class="tk">vuint32_t</a> <a id="19892c17" class="tk">PCSIS6</a><a id="19892c23" class="tk">:</a>1;              <span class="ct">/* Peripheral Chip Select 6 Inactive State */</span></td></tr>
<tr name="19893" id="19893">
<td>19893</td><td>      <a id="19893c7" class="tk">vuint32_t</a> <a id="19893c17" class="tk">PCSIS5</a><a id="19893c23" class="tk">:</a>1;              <span class="ct">/* Peripheral Chip Select 5 Inactive State */</span></td></tr>
<tr name="19894" id="19894">
<td>19894</td><td>      <a id="19894c7" class="tk">vuint32_t</a> <a id="19894c17" class="tk">PCSIS4</a><a id="19894c23" class="tk">:</a>1;              <span class="ct">/* Peripheral Chip Select 4 Inactive State */</span></td></tr>
<tr name="19895" id="19895">
<td>19895</td><td>      <a id="19895c7" class="tk">vuint32_t</a> <a id="19895c17" class="tk">PCSIS3</a><a id="19895c23" class="tk">:</a>1;              <span class="ct">/* Peripheral Chip Select 3 Inactive State */</span></td></tr>
<tr name="19896" id="19896">
<td>19896</td><td>      <a id="19896c7" class="tk">vuint32_t</a> <a id="19896c17" class="tk">PCSIS2</a><a id="19896c23" class="tk">:</a>1;              <span class="ct">/* Peripheral Chip Select 2 Inactive State */</span></td></tr>
<tr name="19897" id="19897">
<td>19897</td><td>      <a id="19897c7" class="tk">vuint32_t</a> <a id="19897c17" class="tk">PCSIS1</a><a id="19897c23" class="tk">:</a>1;              <span class="ct">/* Peripheral Chip Select 1 Inactive State */</span></td></tr>
<tr name="19898" id="19898">
<td>19898</td><td>      <a id="19898c7" class="tk">vuint32_t</a> <a id="19898c17" class="tk">PCSIS0</a><a id="19898c23" class="tk">:</a>1;              <span class="ct">/* Peripheral Chip Select 0 Inactive State */</span></td></tr>
<tr name="19899" id="19899">
<td>19899</td><td>      <a id="19899c7" class="tk">vuint32_t</a> <a id="19899c17" class="tk">DOZE</a><a id="19899c21" class="tk">:</a>1;                <span class="ct">/* Doze Enable */</span></td></tr>
<tr name="19900" id="19900">
<td>19900</td><td>      <a id="19900c7" class="tk">vuint32_t</a> <a id="19900c17" class="tk">MDIS</a><a id="19900c21" class="tk">:</a>1;                <span class="ct">/* Module Disable */</span></td></tr>
<tr name="19901" id="19901">
<td>19901</td><td>      <a id="19901c7" class="tk">vuint32_t</a> <a id="19901c17" class="tk">DIS_TXF</a><a id="19901c24" class="tk">:</a>1;             <span class="ct">/* Disable Transmit FIFO */</span></td></tr>
<tr name="19902" id="19902">
<td>19902</td><td>      <a id="19902c7" class="tk">vuint32_t</a> <a id="19902c17" class="tk">DIS_RXF</a><a id="19902c24" class="tk">:</a>1;             <span class="ct">/* Disable Receive FIFO */</span></td></tr>
<tr name="19903" id="19903">
<td>19903</td><td>      <a id="19903c7" class="tk">vuint32_t</a> <a id="19903c17" class="tk">CLR_TXF</a><a id="19903c24" class="tk">:</a>1;             <span class="ct">/* Clear TX FIFO */</span></td></tr>
<tr name="19904" id="19904">
<td>19904</td><td>      <a id="19904c7" class="tk">vuint32_t</a> <a id="19904c17" class="tk">CLR_RXF</a><a id="19904c24" class="tk">:</a>1;             <span class="ct">/* Clear RX FIFO */</span></td></tr>
<tr name="19905" id="19905">
<td>19905</td><td>      <a id="19905c7" class="tk">vuint32_t</a> <a id="19905c17" class="tk">SMPL_PT</a><a id="19905c24" class="tk">:</a>2;             <span class="ct">/* Sample Point */</span></td></tr>
<tr name="19906" id="19906">
<td>19906</td><td>     <a id="19906c6" class="tk">vuint32_t</a><a id="19906c15" class="tk">:</a></td></tr>
<tr name="19907" id="19907">
<td>19907</td><td>      6;</td></tr>
<tr name="19908" id="19908">
<td>19908</td><td>      <a id="19908c7" class="tk">vuint32_t</a> <a id="19908c17" class="tk">PES</a><a id="19908c20" class="tk">:</a>1;                 <span class="ct">/* Parity Error Stop */</span></td></tr>
<tr name="19909" id="19909">
<td>19909</td><td>      <a id="19909c7" class="tk">vuint32_t</a> <a id="19909c17" class="tk">HALT</a><a id="19909c21" class="tk">:</a>1;                <span class="ct">/* Halt */</span></td></tr>
<tr name="19910" id="19910">
<td>19910</td><td>    <span class="br">}</span> <a id="19910c7" class="tk">B</a>;</td></tr>
<tr name="19911" id="19911">
<td>19911</td><td>  <span class="br">}</span> <a id="19911c5" class="tk">DSPI_MCR_32B_tag</a>;</td></tr>
<tr name="19912" id="19912">
<td>19912</td><td></td></tr>
<tr name="19913" id="19913">
<td>19913</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* HCR - Hardware Configuration Register */</span></td></tr>
<tr name="19914" id="19914">
<td>19914</td><td>    <a id="19914c5" class="tk">vuint32_t</a> <a id="19914c15" class="tk">R</a>;</td></tr>
<tr name="19915" id="19915">
<td>19915</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="19916" id="19916">
<td>19916</td><td>      <a id="19916c7" class="tk">vuint32_t</a> <a id="19916c17" class="tk">DSI</a><a id="19916c20" class="tk">:</a>1;                 <span class="ct">/* DSI feature implemented flag */</span></td></tr>
<tr name="19917" id="19917">
<td>19917</td><td>      <a id="19917c7" class="tk">vuint32_t</a> <a id="19917c17" class="tk">PISR</a><a id="19917c21" class="tk">:</a>1;                <span class="ct">/* DSPI_PISR registers implemented flag */</span></td></tr>
<tr name="19918" id="19918">
<td>19918</td><td>     <a id="19918c6" class="tk">vuint32_t</a><a id="19918c15" class="tk">:</a></td></tr>
<tr name="19919" id="19919">
<td>19919</td><td>      3;</td></tr>
<tr name="19920" id="19920">
<td>19920</td><td>      <a id="19920c7" class="tk">vuint32_t</a> <a id="19920c17" class="tk">CTAR</a><a id="19920c21" class="tk">:</a>3;                <span class="ct">/* Number of implemented DSPI_CTAR registers */</span></td></tr>
<tr name="19921" id="19921">
<td>19921</td><td>      <a id="19921c7" class="tk">vuint32_t</a> <a id="19921c17" class="tk">TXFR</a><a id="19921c21" class="tk">:</a>4;                <span class="ct">/* Number of implemented DSPI_TXFR registers */</span></td></tr>
<tr name="19922" id="19922">
<td>19922</td><td>      <a id="19922c7" class="tk">vuint32_t</a> <a id="19922c17" class="tk">RXFR</a><a id="19922c21" class="tk">:</a>4;                <span class="ct">/* Number of implemented DSPI_RXFR registers */</span></td></tr>
<tr name="19923" id="19923">
<td>19923</td><td>     <a id="19923c6" class="tk">vuint32_t</a><a id="19923c15" class="tk">:</a></td></tr>
<tr name="19924" id="19924">
<td>19924</td><td>      16;</td></tr>
<tr name="19925" id="19925">
<td>19925</td><td>    <span class="br">}</span> <a id="19925c7" class="tk">B</a>;</td></tr>
<tr name="19926" id="19926">
<td>19926</td><td>  <span class="br">}</span> <a id="19926c5" class="tk">DSPI_HCR_32B_tag</a>;</td></tr>
<tr name="19927" id="19927">
<td>19927</td><td></td></tr>
<tr name="19928" id="19928">
<td>19928</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* TCR - Transfer Count Register */</span></td></tr>
<tr name="19929" id="19929">
<td>19929</td><td>    <a id="19929c5" class="tk">vuint32_t</a> <a id="19929c15" class="tk">R</a>;</td></tr>
<tr name="19930" id="19930">
<td>19930</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="19931" id="19931">
<td>19931</td><td></td></tr>
<tr name="19932" id="19932">
<td>19932</td><td><span class="pp">#ifndef</span> <a id="19932c9" class="tk">USE_FIELD_ALIASES_DSPI</a></td></tr>
<tr name="19933" id="19933">
<td>19933</td><td></td></tr>
<tr name="19934" id="19934">
<td>19934</td><td>      <a id="19934c7" class="tk">vuint32_t</a> <a id="19934c17" class="tk">SPI_TCNT</a><a id="19934c25" class="tk">:</a>16;           <span class="ct">/* SPI Transfer Counter */</span></td></tr>
<tr name="19935" id="19935">
<td>19935</td><td></td></tr>
<tr name="19936" id="19936">
<td>19936</td><td><span class="pp">#else</span></td></tr>
<tr name="19937" id="19937">
<td>19937</td><td></td></tr>
<tr name="19938" id="19938">
<td>19938</td><td>      <a id="19938c7" class="tk">vuint32_t</a> <a id="19938c17" class="tk">TCNT</a><a id="19938c21" class="tk">:</a>16;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="19939" id="19939">
<td>19939</td><td></td></tr>
<tr name="19940" id="19940">
<td>19940</td><td><span class="pp">#endif</span></td></tr>
<tr name="19941" id="19941">
<td>19941</td><td></td></tr>
<tr name="19942" id="19942">
<td>19942</td><td>     <a id="19942c6" class="tk">vuint32_t</a><a id="19942c15" class="tk">:</a></td></tr>
<tr name="19943" id="19943">
<td>19943</td><td>      16;</td></tr>
<tr name="19944" id="19944">
<td>19944</td><td>    <span class="br">}</span> <a id="19944c7" class="tk">B</a>;</td></tr>
<tr name="19945" id="19945">
<td>19945</td><td>  <span class="br">}</span> <a id="19945c5" class="tk">DSPI_TCR_32B_tag</a>;</td></tr>
<tr name="19946" id="19946">
<td>19946</td><td></td></tr>
<tr name="19947" id="19947">
<td>19947</td><td>  <span class="ct">/* Register layout for all registers SLAVE_CTAR ... */</span></td></tr>
<tr name="19948" id="19948">
<td>19948</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CTAR0-1 - Clock and Transfer Attribute Registers (in slave mode) */</span></td></tr>
<tr name="19949" id="19949">
<td>19949</td><td>    <a id="19949c5" class="tk">vuint32_t</a> <a id="19949c15" class="tk">R</a>;</td></tr>
<tr name="19950" id="19950">
<td>19950</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="19951" id="19951">
<td>19951</td><td>      <a id="19951c7" class="tk">vuint32_t</a> <a id="19951c17" class="tk">SLAVE_FMSZ</a><a id="19951c27" class="tk">:</a>5;          <span class="ct">/* Frame Size (in slave mode) */</span></td></tr>
<tr name="19952" id="19952">
<td>19952</td><td>      <a id="19952c7" class="tk">vuint32_t</a> <a id="19952c17" class="tk">SLAVE_CPOL</a><a id="19952c27" class="tk">:</a>1;          <span class="ct">/* Clock Polarity (in slave mode) */</span></td></tr>
<tr name="19953" id="19953">
<td>19953</td><td>      <a id="19953c7" class="tk">vuint32_t</a> <a id="19953c17" class="tk">SLAVE_CPHA</a><a id="19953c27" class="tk">:</a>1;          <span class="ct">/* Clock Phase (in slave mode) */</span></td></tr>
<tr name="19954" id="19954">
<td>19954</td><td>      <a id="19954c7" class="tk">vuint32_t</a> <a id="19954c17" class="tk">SLAVE_PE</a><a id="19954c25" class="tk">:</a>1;            <span class="ct">/* Parity Enable (in slave mode) */</span></td></tr>
<tr name="19955" id="19955">
<td>19955</td><td>      <a id="19955c7" class="tk">vuint32_t</a> <a id="19955c17" class="tk">SLAVE_PP</a><a id="19955c25" class="tk">:</a>1;            <span class="ct">/* Parity Polarity (in slave mode) */</span></td></tr>
<tr name="19956" id="19956">
<td>19956</td><td>     <a id="19956c6" class="tk">vuint32_t</a><a id="19956c15" class="tk">:</a></td></tr>
<tr name="19957" id="19957">
<td>19957</td><td>      23;</td></tr>
<tr name="19958" id="19958">
<td>19958</td><td>    <span class="br">}</span> <a id="19958c7" class="tk">B</a>;</td></tr>
<tr name="19959" id="19959">
<td>19959</td><td>  <span class="br">}</span> <a id="19959c5" class="tk">DSPI_SLAVE_CTAR_32B_tag</a>;</td></tr>
<tr name="19960" id="19960">
<td>19960</td><td></td></tr>
<tr name="19961" id="19961">
<td>19961</td><td>  <span class="ct">/* Register layout for all registers CTAR ... */</span></td></tr>
<tr name="19962" id="19962">
<td>19962</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CTAR0-7 - Clock and Transfer Attribute Registers */</span></td></tr>
<tr name="19963" id="19963">
<td>19963</td><td>    <a id="19963c5" class="tk">vuint32_t</a> <a id="19963c15" class="tk">R</a>;</td></tr>
<tr name="19964" id="19964">
<td>19964</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="19965" id="19965">
<td>19965</td><td>      <a id="19965c7" class="tk">vuint32_t</a> <a id="19965c17" class="tk">DBR</a><a id="19965c20" class="tk">:</a>1;                 <span class="ct">/* Double Baud Rate */</span></td></tr>
<tr name="19966" id="19966">
<td>19966</td><td>      <a id="19966c7" class="tk">vuint32_t</a> <a id="19966c17" class="tk">FMSZ</a><a id="19966c21" class="tk">:</a>4;                <span class="ct">/* Frame Size */</span></td></tr>
<tr name="19967" id="19967">
<td>19967</td><td>      <a id="19967c7" class="tk">vuint32_t</a> <a id="19967c17" class="tk">CPOL</a><a id="19967c21" class="tk">:</a>1;                <span class="ct">/* Clock Polarity */</span></td></tr>
<tr name="19968" id="19968">
<td>19968</td><td>      <a id="19968c7" class="tk">vuint32_t</a> <a id="19968c17" class="tk">CPHA</a><a id="19968c21" class="tk">:</a>1;                <span class="ct">/* Clock Phase */</span></td></tr>
<tr name="19969" id="19969">
<td>19969</td><td>      <a id="19969c7" class="tk">vuint32_t</a> <a id="19969c17" class="tk">LSBFE</a><a id="19969c22" class="tk">:</a>1;               <span class="ct">/* LSB First Enable */</span></td></tr>
<tr name="19970" id="19970">
<td>19970</td><td>      <a id="19970c7" class="tk">vuint32_t</a> <a id="19970c17" class="tk">PCSSCK</a><a id="19970c23" class="tk">:</a>2;              <span class="ct">/* PCS to SCK Delay Prescaler */</span></td></tr>
<tr name="19971" id="19971">
<td>19971</td><td>      <a id="19971c7" class="tk">vuint32_t</a> <a id="19971c17" class="tk">PASC</a><a id="19971c21" class="tk">:</a>2;                <span class="ct">/* After SCK Delay Prescaler */</span></td></tr>
<tr name="19972" id="19972">
<td>19972</td><td>      <a id="19972c7" class="tk">vuint32_t</a> <a id="19972c17" class="tk">PDT</a><a id="19972c20" class="tk">:</a>2;                 <span class="ct">/* Delay after Transfer Prescaler */</span></td></tr>
<tr name="19973" id="19973">
<td>19973</td><td>      <a id="19973c7" class="tk">vuint32_t</a> <a id="19973c17" class="tk">PBR</a><a id="19973c20" class="tk">:</a>2;                 <span class="ct">/* Baud Rate Prescaler */</span></td></tr>
<tr name="19974" id="19974">
<td>19974</td><td>      <a id="19974c7" class="tk">vuint32_t</a> <a id="19974c17" class="tk">CSSCK</a><a id="19974c22" class="tk">:</a>4;               <span class="ct">/* PCS to SCK Delay Scaler */</span></td></tr>
<tr name="19975" id="19975">
<td>19975</td><td>      <a id="19975c7" class="tk">vuint32_t</a> <a id="19975c17" class="tk">ASC</a><a id="19975c20" class="tk">:</a>4;                 <span class="ct">/* After SCK Delay Scaler */</span></td></tr>
<tr name="19976" id="19976">
<td>19976</td><td>      <a id="19976c7" class="tk">vuint32_t</a> <a id="19976c17" class="tk">DT</a><a id="19976c19" class="tk">:</a>4;                  <span class="ct">/* Delay after Transfer Scaler */</span></td></tr>
<tr name="19977" id="19977">
<td>19977</td><td>      <a id="19977c7" class="tk">vuint32_t</a> <a id="19977c17" class="tk">BR</a><a id="19977c19" class="tk">:</a>4;                  <span class="ct">/* Baud Rate Scaler */</span></td></tr>
<tr name="19978" id="19978">
<td>19978</td><td>    <span class="br">}</span> <a id="19978c7" class="tk">B</a>;</td></tr>
<tr name="19979" id="19979">
<td>19979</td><td>  <span class="br">}</span> <a id="19979c5" class="tk">DSPI_CTAR_32B_tag</a>;</td></tr>
<tr name="19980" id="19980">
<td>19980</td><td></td></tr>
<tr name="19981" id="19981">
<td>19981</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SR - Status Register */</span></td></tr>
<tr name="19982" id="19982">
<td>19982</td><td>    <a id="19982c5" class="tk">vuint32_t</a> <a id="19982c15" class="tk">R</a>;</td></tr>
<tr name="19983" id="19983">
<td>19983</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="19984" id="19984">
<td>19984</td><td>      <a id="19984c7" class="tk">vuint32_t</a> <a id="19984c17" class="tk">TCF</a><a id="19984c20" class="tk">:</a>1;                 <span class="ct">/* Transfer Complete Flag */</span></td></tr>
<tr name="19985" id="19985">
<td>19985</td><td>      <a id="19985c7" class="tk">vuint32_t</a> <a id="19985c17" class="tk">TXRXS</a><a id="19985c22" class="tk">:</a>1;               <span class="ct">/* TX &amp; RX Status */</span></td></tr>
<tr name="19986" id="19986">
<td>19986</td><td>     <a id="19986c6" class="tk">vuint32_t</a><a id="19986c15" class="tk">:</a></td></tr>
<tr name="19987" id="19987">
<td>19987</td><td>      1;</td></tr>
<tr name="19988" id="19988">
<td>19988</td><td>      <a id="19988c7" class="tk">vuint32_t</a> <a id="19988c17" class="tk">EOQF</a><a id="19988c21" class="tk">:</a>1;                <span class="ct">/* End of queue Flag */</span></td></tr>
<tr name="19989" id="19989">
<td>19989</td><td>      <a id="19989c7" class="tk">vuint32_t</a> <a id="19989c17" class="tk">TFUF</a><a id="19989c21" class="tk">:</a>1;                <span class="ct">/* Transmit FIFO Underflow Flag */</span></td></tr>
<tr name="19990" id="19990">
<td>19990</td><td>     <a id="19990c6" class="tk">vuint32_t</a><a id="19990c15" class="tk">:</a></td></tr>
<tr name="19991" id="19991">
<td>19991</td><td>      1;</td></tr>
<tr name="19992" id="19992">
<td>19992</td><td>      <a id="19992c7" class="tk">vuint32_t</a> <a id="19992c17" class="tk">TFFF</a><a id="19992c21" class="tk">:</a>1;                <span class="ct">/* Transmit FIFO FIll Flag */</span></td></tr>
<tr name="19993" id="19993">
<td>19993</td><td>     <a id="19993c6" class="tk">vuint32_t</a><a id="19993c15" class="tk">:</a></td></tr>
<tr name="19994" id="19994">
<td>19994</td><td>      2;</td></tr>
<tr name="19995" id="19995">
<td>19995</td><td>      <a id="19995c7" class="tk">vuint32_t</a> <a id="19995c17" class="tk">DPEF</a><a id="19995c21" class="tk">:</a>1;                <span class="ct">/* DSI Parity Error Flag */</span></td></tr>
<tr name="19996" id="19996">
<td>19996</td><td>      <a id="19996c7" class="tk">vuint32_t</a> <a id="19996c17" class="tk">SPEF</a><a id="19996c21" class="tk">:</a>1;                <span class="ct">/* SPI Parity Error Flag */</span></td></tr>
<tr name="19997" id="19997">
<td>19997</td><td>      <a id="19997c7" class="tk">vuint32_t</a> <a id="19997c17" class="tk">DDIF</a><a id="19997c21" class="tk">:</a>1;                <span class="ct">/* DSI data received with active bits */</span></td></tr>
<tr name="19998" id="19998">
<td>19998</td><td>      <a id="19998c7" class="tk">vuint32_t</a> <a id="19998c17" class="tk">RFOF</a><a id="19998c21" class="tk">:</a>1;                <span class="ct">/* Receive FIFO Overflow Flag */</span></td></tr>
<tr name="19999" id="19999">
<td>19999</td><td>     <a id="19999c6" class="tk">vuint32_t</a><a id="19999c15" class="tk">:</a></td></tr>
<tr name="20000" id="20000">
<td>20000</td><td>      1;</td></tr>
<tr name="20001" id="20001">
<td>20001</td><td>      <a id="20001c7" class="tk">vuint32_t</a> <a id="20001c17" class="tk">RFDF</a><a id="20001c21" class="tk">:</a>1;                <span class="ct">/* Receive FIFO Drain Flag */</span></td></tr>
<tr name="20002" id="20002">
<td>20002</td><td>     <a id="20002c6" class="tk">vuint32_t</a><a id="20002c15" class="tk">:</a></td></tr>
<tr name="20003" id="20003">
<td>20003</td><td>      1;</td></tr>
<tr name="20004" id="20004">
<td>20004</td><td>      <a id="20004c7" class="tk">vuint32_t</a> <a id="20004c17" class="tk">TXCTR</a><a id="20004c22" class="tk">:</a>4;               <span class="ct">/* TX FIFO Counter */</span></td></tr>
<tr name="20005" id="20005">
<td>20005</td><td>      <a id="20005c7" class="tk">vuint32_t</a> <a id="20005c17" class="tk">TXNXTPTR</a><a id="20005c25" class="tk">:</a>4;            <span class="ct">/* Transmit Next Pointer */</span></td></tr>
<tr name="20006" id="20006">
<td>20006</td><td>      <a id="20006c7" class="tk">vuint32_t</a> <a id="20006c17" class="tk">RXCTR</a><a id="20006c22" class="tk">:</a>4;               <span class="ct">/* RX FIFO Counter */</span></td></tr>
<tr name="20007" id="20007">
<td>20007</td><td>      <a id="20007c7" class="tk">vuint32_t</a> <a id="20007c17" class="tk">POPNXTPTR</a><a id="20007c26" class="tk">:</a>4;           <span class="ct">/* Pop Next Pointer */</span></td></tr>
<tr name="20008" id="20008">
<td>20008</td><td>    <span class="br">}</span> <a id="20008c7" class="tk">B</a>;</td></tr>
<tr name="20009" id="20009">
<td>20009</td><td>  <span class="br">}</span> <a id="20009c5" class="tk">DSPI_SR_32B_tag</a>;</td></tr>
<tr name="20010" id="20010">
<td>20010</td><td></td></tr>
<tr name="20011" id="20011">
<td>20011</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* RSER - DMA/Interrupt Request Register */</span></td></tr>
<tr name="20012" id="20012">
<td>20012</td><td>    <a id="20012c5" class="tk">vuint32_t</a> <a id="20012c15" class="tk">R</a>;</td></tr>
<tr name="20013" id="20013">
<td>20013</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="20014" id="20014">
<td>20014</td><td></td></tr>
<tr name="20015" id="20015">
<td>20015</td><td><span class="pp">#ifndef</span> <a id="20015c9" class="tk">USE_FIELD_ALIASES_DSPI</a></td></tr>
<tr name="20016" id="20016">
<td>20016</td><td></td></tr>
<tr name="20017" id="20017">
<td>20017</td><td>      <a id="20017c7" class="tk">vuint32_t</a> <a id="20017c17" class="tk">TCF_RE</a><a id="20017c23" class="tk">:</a>1;              <span class="ct">/* Transmission Complete Request Enable */</span></td></tr>
<tr name="20018" id="20018">
<td>20018</td><td></td></tr>
<tr name="20019" id="20019">
<td>20019</td><td><span class="pp">#else</span></td></tr>
<tr name="20020" id="20020">
<td>20020</td><td></td></tr>
<tr name="20021" id="20021">
<td>20021</td><td>      <a id="20021c7" class="tk">vuint32_t</a> <a id="20021c17" class="tk">TCFRE</a><a id="20021c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20022" id="20022">
<td>20022</td><td></td></tr>
<tr name="20023" id="20023">
<td>20023</td><td><span class="pp">#endif</span></td></tr>
<tr name="20024" id="20024">
<td>20024</td><td></td></tr>
<tr name="20025" id="20025">
<td>20025</td><td>     <a id="20025c6" class="tk">vuint32_t</a><a id="20025c15" class="tk">:</a></td></tr>
<tr name="20026" id="20026">
<td>20026</td><td>      2;</td></tr>
<tr name="20027" id="20027">
<td>20027</td><td></td></tr>
<tr name="20028" id="20028">
<td>20028</td><td><span class="pp">#ifndef</span> <a id="20028c9" class="tk">USE_FIELD_ALIASES_DSPI</a></td></tr>
<tr name="20029" id="20029">
<td>20029</td><td></td></tr>
<tr name="20030" id="20030">
<td>20030</td><td>      <a id="20030c7" class="tk">vuint32_t</a> <a id="20030c17" class="tk">EOQF_RE</a><a id="20030c24" class="tk">:</a>1;             <span class="ct">/* DSPI Finished Request Enable */</span></td></tr>
<tr name="20031" id="20031">
<td>20031</td><td></td></tr>
<tr name="20032" id="20032">
<td>20032</td><td><span class="pp">#else</span></td></tr>
<tr name="20033" id="20033">
<td>20033</td><td></td></tr>
<tr name="20034" id="20034">
<td>20034</td><td>      <a id="20034c7" class="tk">vuint32_t</a> <a id="20034c17" class="tk">EOQFRE</a><a id="20034c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20035" id="20035">
<td>20035</td><td></td></tr>
<tr name="20036" id="20036">
<td>20036</td><td><span class="pp">#endif</span></td></tr>
<tr name="20037" id="20037">
<td>20037</td><td></td></tr>
<tr name="20038" id="20038">
<td>20038</td><td><span class="pp">#ifndef</span> <a id="20038c9" class="tk">USE_FIELD_ALIASES_DSPI</a></td></tr>
<tr name="20039" id="20039">
<td>20039</td><td></td></tr>
<tr name="20040" id="20040">
<td>20040</td><td>      <a id="20040c7" class="tk">vuint32_t</a> <a id="20040c17" class="tk">TFUF_RE</a><a id="20040c24" class="tk">:</a>1;             <span class="ct">/* Transmit FIFO Underflow Request Enable */</span></td></tr>
<tr name="20041" id="20041">
<td>20041</td><td></td></tr>
<tr name="20042" id="20042">
<td>20042</td><td><span class="pp">#else</span></td></tr>
<tr name="20043" id="20043">
<td>20043</td><td></td></tr>
<tr name="20044" id="20044">
<td>20044</td><td>      <a id="20044c7" class="tk">vuint32_t</a> <a id="20044c17" class="tk">TFUFRE</a><a id="20044c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20045" id="20045">
<td>20045</td><td></td></tr>
<tr name="20046" id="20046">
<td>20046</td><td><span class="pp">#endif</span></td></tr>
<tr name="20047" id="20047">
<td>20047</td><td></td></tr>
<tr name="20048" id="20048">
<td>20048</td><td>     <a id="20048c6" class="tk">vuint32_t</a><a id="20048c15" class="tk">:</a></td></tr>
<tr name="20049" id="20049">
<td>20049</td><td>      1;</td></tr>
<tr name="20050" id="20050">
<td>20050</td><td></td></tr>
<tr name="20051" id="20051">
<td>20051</td><td><span class="pp">#ifndef</span> <a id="20051c9" class="tk">USE_FIELD_ALIASES_DSPI</a></td></tr>
<tr name="20052" id="20052">
<td>20052</td><td></td></tr>
<tr name="20053" id="20053">
<td>20053</td><td>      <a id="20053c7" class="tk">vuint32_t</a> <a id="20053c17" class="tk">TFFF_RE</a><a id="20053c24" class="tk">:</a>1;             <span class="ct">/* Transmit FIFO Fill Request Enable */</span></td></tr>
<tr name="20054" id="20054">
<td>20054</td><td></td></tr>
<tr name="20055" id="20055">
<td>20055</td><td><span class="pp">#else</span></td></tr>
<tr name="20056" id="20056">
<td>20056</td><td></td></tr>
<tr name="20057" id="20057">
<td>20057</td><td>      <a id="20057c7" class="tk">vuint32_t</a> <a id="20057c17" class="tk">TFFFRE</a><a id="20057c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20058" id="20058">
<td>20058</td><td></td></tr>
<tr name="20059" id="20059">
<td>20059</td><td><span class="pp">#endif</span></td></tr>
<tr name="20060" id="20060">
<td>20060</td><td></td></tr>
<tr name="20061" id="20061">
<td>20061</td><td><span class="pp">#ifndef</span> <a id="20061c9" class="tk">USE_FIELD_ALIASES_DSPI</a></td></tr>
<tr name="20062" id="20062">
<td>20062</td><td></td></tr>
<tr name="20063" id="20063">
<td>20063</td><td>      <a id="20063c7" class="tk">vuint32_t</a> <a id="20063c17" class="tk">TFFF_DIRS</a><a id="20063c26" class="tk">:</a>1;           <span class="ct">/* Transmit FIFO Fill DMA or Interrupt Request Select */</span></td></tr>
<tr name="20064" id="20064">
<td>20064</td><td></td></tr>
<tr name="20065" id="20065">
<td>20065</td><td><span class="pp">#else</span></td></tr>
<tr name="20066" id="20066">
<td>20066</td><td></td></tr>
<tr name="20067" id="20067">
<td>20067</td><td>      <a id="20067c7" class="tk">vuint32_t</a> <a id="20067c17" class="tk">TFFFDIRS</a><a id="20067c25" class="tk">:</a>1;            <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20068" id="20068">
<td>20068</td><td></td></tr>
<tr name="20069" id="20069">
<td>20069</td><td><span class="pp">#endif</span></td></tr>
<tr name="20070" id="20070">
<td>20070</td><td></td></tr>
<tr name="20071" id="20071">
<td>20071</td><td>     <a id="20071c6" class="tk">vuint32_t</a><a id="20071c15" class="tk">:</a></td></tr>
<tr name="20072" id="20072">
<td>20072</td><td>      1;</td></tr>
<tr name="20073" id="20073">
<td>20073</td><td>      <a id="20073c7" class="tk">vuint32_t</a> <a id="20073c17" class="tk">DPEF_RE</a><a id="20073c24" class="tk">:</a>1;             <span class="ct">/* DSI Parity Error Request Enable */</span></td></tr>
<tr name="20074" id="20074">
<td>20074</td><td>      <a id="20074c7" class="tk">vuint32_t</a> <a id="20074c17" class="tk">SPEF_RE</a><a id="20074c24" class="tk">:</a>1;             <span class="ct">/* SPI Parity Error Request Enable */</span></td></tr>
<tr name="20075" id="20075">
<td>20075</td><td>      <a id="20075c7" class="tk">vuint32_t</a> <a id="20075c17" class="tk">DDIF_RE</a><a id="20075c24" class="tk">:</a>1;             <span class="ct">/* DSI data received with active bits Request Enable */</span></td></tr>
<tr name="20076" id="20076">
<td>20076</td><td></td></tr>
<tr name="20077" id="20077">
<td>20077</td><td><span class="pp">#ifndef</span> <a id="20077c9" class="tk">USE_FIELD_ALIASES_DSPI</a></td></tr>
<tr name="20078" id="20078">
<td>20078</td><td></td></tr>
<tr name="20079" id="20079">
<td>20079</td><td>      <a id="20079c7" class="tk">vuint32_t</a> <a id="20079c17" class="tk">RFOF_RE</a><a id="20079c24" class="tk">:</a>1;             <span class="ct">/* Receive FIFO overflow Request Enable */</span></td></tr>
<tr name="20080" id="20080">
<td>20080</td><td></td></tr>
<tr name="20081" id="20081">
<td>20081</td><td><span class="pp">#else</span></td></tr>
<tr name="20082" id="20082">
<td>20082</td><td></td></tr>
<tr name="20083" id="20083">
<td>20083</td><td>      <a id="20083c7" class="tk">vuint32_t</a> <a id="20083c17" class="tk">RFOFRE</a><a id="20083c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20084" id="20084">
<td>20084</td><td></td></tr>
<tr name="20085" id="20085">
<td>20085</td><td><span class="pp">#endif</span></td></tr>
<tr name="20086" id="20086">
<td>20086</td><td></td></tr>
<tr name="20087" id="20087">
<td>20087</td><td>     <a id="20087c6" class="tk">vuint32_t</a><a id="20087c15" class="tk">:</a></td></tr>
<tr name="20088" id="20088">
<td>20088</td><td>      1;</td></tr>
<tr name="20089" id="20089">
<td>20089</td><td></td></tr>
<tr name="20090" id="20090">
<td>20090</td><td><span class="pp">#ifndef</span> <a id="20090c9" class="tk">USE_FIELD_ALIASES_DSPI</a></td></tr>
<tr name="20091" id="20091">
<td>20091</td><td></td></tr>
<tr name="20092" id="20092">
<td>20092</td><td>      <a id="20092c7" class="tk">vuint32_t</a> <a id="20092c17" class="tk">RFDF_RE</a><a id="20092c24" class="tk">:</a>1;             <span class="ct">/* Receive FIFO Drain Request Enable */</span></td></tr>
<tr name="20093" id="20093">
<td>20093</td><td></td></tr>
<tr name="20094" id="20094">
<td>20094</td><td><span class="pp">#else</span></td></tr>
<tr name="20095" id="20095">
<td>20095</td><td></td></tr>
<tr name="20096" id="20096">
<td>20096</td><td>      <a id="20096c7" class="tk">vuint32_t</a> <a id="20096c17" class="tk">RFDFRE</a><a id="20096c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20097" id="20097">
<td>20097</td><td></td></tr>
<tr name="20098" id="20098">
<td>20098</td><td><span class="pp">#endif</span></td></tr>
<tr name="20099" id="20099">
<td>20099</td><td></td></tr>
<tr name="20100" id="20100">
<td>20100</td><td><span class="pp">#ifndef</span> <a id="20100c9" class="tk">USE_FIELD_ALIASES_DSPI</a></td></tr>
<tr name="20101" id="20101">
<td>20101</td><td></td></tr>
<tr name="20102" id="20102">
<td>20102</td><td>      <a id="20102c7" class="tk">vuint32_t</a> <a id="20102c17" class="tk">RFDF_DIRS</a><a id="20102c26" class="tk">:</a>1;           <span class="ct">/* Receive FIFO Drain DMA or Interrupt Request Select */</span></td></tr>
<tr name="20103" id="20103">
<td>20103</td><td></td></tr>
<tr name="20104" id="20104">
<td>20104</td><td><span class="pp">#else</span></td></tr>
<tr name="20105" id="20105">
<td>20105</td><td></td></tr>
<tr name="20106" id="20106">
<td>20106</td><td>      <a id="20106c7" class="tk">vuint32_t</a> <a id="20106c17" class="tk">RFDFDIRS</a><a id="20106c25" class="tk">:</a>1;            <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20107" id="20107">
<td>20107</td><td></td></tr>
<tr name="20108" id="20108">
<td>20108</td><td><span class="pp">#endif</span></td></tr>
<tr name="20109" id="20109">
<td>20109</td><td></td></tr>
<tr name="20110" id="20110">
<td>20110</td><td>     <a id="20110c6" class="tk">vuint32_t</a><a id="20110c15" class="tk">:</a></td></tr>
<tr name="20111" id="20111">
<td>20111</td><td>      16;</td></tr>
<tr name="20112" id="20112">
<td>20112</td><td>    <span class="br">}</span> <a id="20112c7" class="tk">B</a>;</td></tr>
<tr name="20113" id="20113">
<td>20113</td><td>  <span class="br">}</span> <a id="20113c5" class="tk">DSPI_RSER_32B_tag</a>;</td></tr>
<tr name="20114" id="20114">
<td>20114</td><td></td></tr>
<tr name="20115" id="20115">
<td>20115</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PUSHR - PUSH TX FIFO Register */</span></td></tr>
<tr name="20116" id="20116">
<td>20116</td><td>    <a id="20116c5" class="tk">vuint32_t</a> <a id="20116c15" class="tk">R</a>;</td></tr>
<tr name="20117" id="20117">
<td>20117</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="20118" id="20118">
<td>20118</td><td>      <a id="20118c7" class="tk">vuint32_t</a> <a id="20118c17" class="tk">CONT</a><a id="20118c21" class="tk">:</a>1;                <span class="ct">/* Continuous Peripheral Chip Select Enable */</span></td></tr>
<tr name="20119" id="20119">
<td>20119</td><td>      <a id="20119c7" class="tk">vuint32_t</a> <a id="20119c17" class="tk">CTAS</a><a id="20119c21" class="tk">:</a>3;                <span class="ct">/* Clock and Transfer Attributes Select */</span></td></tr>
<tr name="20120" id="20120">
<td>20120</td><td>      <a id="20120c7" class="tk">vuint32_t</a> <a id="20120c17" class="tk">EOQ</a><a id="20120c20" class="tk">:</a>1;                 <span class="ct">/* End of Queue */</span></td></tr>
<tr name="20121" id="20121">
<td>20121</td><td>      <a id="20121c7" class="tk">vuint32_t</a> <a id="20121c17" class="tk">CTCNT</a><a id="20121c22" class="tk">:</a>1;               <span class="ct">/* Clear SPI_TCNT */</span></td></tr>
<tr name="20122" id="20122">
<td>20122</td><td>      <a id="20122c7" class="tk">vuint32_t</a> <a id="20122c17" class="tk">PUSHR_PE</a><a id="20122c25" class="tk">:</a>1;            <span class="ct">/* Parity Enable */</span></td></tr>
<tr name="20123" id="20123">
<td>20123</td><td>      <a id="20123c7" class="tk">vuint32_t</a> <a id="20123c17" class="tk">PUSHR_PP</a><a id="20123c25" class="tk">:</a>1;            <span class="ct">/* Parity Polarity */</span></td></tr>
<tr name="20124" id="20124">
<td>20124</td><td>      <a id="20124c7" class="tk">vuint32_t</a> <a id="20124c17" class="tk">PCS7</a><a id="20124c21" class="tk">:</a>1;                <span class="ct">/* Peripheral Chip Select 7 */</span></td></tr>
<tr name="20125" id="20125">
<td>20125</td><td>      <a id="20125c7" class="tk">vuint32_t</a> <a id="20125c17" class="tk">PCS6</a><a id="20125c21" class="tk">:</a>1;                <span class="ct">/* Peripheral Chip Select 6 */</span></td></tr>
<tr name="20126" id="20126">
<td>20126</td><td>      <a id="20126c7" class="tk">vuint32_t</a> <a id="20126c17" class="tk">PCS5</a><a id="20126c21" class="tk">:</a>1;                <span class="ct">/* Peripheral Chip Select 5 */</span></td></tr>
<tr name="20127" id="20127">
<td>20127</td><td>      <a id="20127c7" class="tk">vuint32_t</a> <a id="20127c17" class="tk">PCS4</a><a id="20127c21" class="tk">:</a>1;                <span class="ct">/* Peripheral Chip Select 4 */</span></td></tr>
<tr name="20128" id="20128">
<td>20128</td><td>      <a id="20128c7" class="tk">vuint32_t</a> <a id="20128c17" class="tk">PCS3</a><a id="20128c21" class="tk">:</a>1;                <span class="ct">/* Peripheral Chip Select 3 */</span></td></tr>
<tr name="20129" id="20129">
<td>20129</td><td>      <a id="20129c7" class="tk">vuint32_t</a> <a id="20129c17" class="tk">PCS2</a><a id="20129c21" class="tk">:</a>1;                <span class="ct">/* Peripheral Chip Select 2 */</span></td></tr>
<tr name="20130" id="20130">
<td>20130</td><td>      <a id="20130c7" class="tk">vuint32_t</a> <a id="20130c17" class="tk">PCS1</a><a id="20130c21" class="tk">:</a>1;                <span class="ct">/* Peripheral Chip Select 1 */</span></td></tr>
<tr name="20131" id="20131">
<td>20131</td><td>      <a id="20131c7" class="tk">vuint32_t</a> <a id="20131c17" class="tk">PCS0</a><a id="20131c21" class="tk">:</a>1;                <span class="ct">/* Peripheral Chip Select 0 */</span></td></tr>
<tr name="20132" id="20132">
<td>20132</td><td>      <a id="20132c7" class="tk">vuint32_t</a> <a id="20132c17" class="tk">TXDATA</a><a id="20132c23" class="tk">:</a>16;             <span class="ct">/* Transmit Data */</span></td></tr>
<tr name="20133" id="20133">
<td>20133</td><td>    <span class="br">}</span> <a id="20133c7" class="tk">B</a>;</td></tr>
<tr name="20134" id="20134">
<td>20134</td><td>  <span class="br">}</span> <a id="20134c5" class="tk">DSPI_PUSHR_32B_tag</a>;</td></tr>
<tr name="20135" id="20135">
<td>20135</td><td></td></tr>
<tr name="20136" id="20136">
<td>20136</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* POPR - POP RX FIFO Register */</span></td></tr>
<tr name="20137" id="20137">
<td>20137</td><td>    <a id="20137c5" class="tk">vuint32_t</a> <a id="20137c15" class="tk">R</a>;</td></tr>
<tr name="20138" id="20138">
<td>20138</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="20139" id="20139">
<td>20139</td><td>     <a id="20139c6" class="tk">vuint32_t</a><a id="20139c15" class="tk">:</a></td></tr>
<tr name="20140" id="20140">
<td>20140</td><td>      16;</td></tr>
<tr name="20141" id="20141">
<td>20141</td><td>      <a id="20141c7" class="tk">vuint32_t</a> <a id="20141c17" class="tk">RXDATA</a><a id="20141c23" class="tk">:</a>16;             <span class="ct">/* Receive Data */</span></td></tr>
<tr name="20142" id="20142">
<td>20142</td><td>    <span class="br">}</span> <a id="20142c7" class="tk">B</a>;</td></tr>
<tr name="20143" id="20143">
<td>20143</td><td>  <span class="br">}</span> <a id="20143c5" class="tk">DSPI_POPR_32B_tag</a>;</td></tr>
<tr name="20144" id="20144">
<td>20144</td><td></td></tr>
<tr name="20145" id="20145">
<td>20145</td><td>  <span class="ct">/* Register layout for all registers TXFR ... */</span></td></tr>
<tr name="20146" id="20146">
<td>20146</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Transmit FIFO Registers */</span></td></tr>
<tr name="20147" id="20147">
<td>20147</td><td>    <a id="20147c5" class="tk">vuint32_t</a> <a id="20147c15" class="tk">R</a>;</td></tr>
<tr name="20148" id="20148">
<td>20148</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="20149" id="20149">
<td>20149</td><td></td></tr>
<tr name="20150" id="20150">
<td>20150</td><td><span class="pp">#ifndef</span> <a id="20150c9" class="tk">USE_FIELD_ALIASES_DSPI</a></td></tr>
<tr name="20151" id="20151">
<td>20151</td><td></td></tr>
<tr name="20152" id="20152">
<td>20152</td><td>      <a id="20152c7" class="tk">vuint32_t</a> <a id="20152c17" class="tk">FIFO_TXCMD</a><a id="20152c27" class="tk">:</a>16;         <span class="ct">/* Transmit Command */</span></td></tr>
<tr name="20153" id="20153">
<td>20153</td><td></td></tr>
<tr name="20154" id="20154">
<td>20154</td><td><span class="pp">#else</span></td></tr>
<tr name="20155" id="20155">
<td>20155</td><td></td></tr>
<tr name="20156" id="20156">
<td>20156</td><td>      <a id="20156c7" class="tk">vuint32_t</a> <a id="20156c17" class="tk">TXCMD</a><a id="20156c22" class="tk">:</a>16;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20157" id="20157">
<td>20157</td><td></td></tr>
<tr name="20158" id="20158">
<td>20158</td><td><span class="pp">#endif</span></td></tr>
<tr name="20159" id="20159">
<td>20159</td><td></td></tr>
<tr name="20160" id="20160">
<td>20160</td><td><span class="pp">#ifndef</span> <a id="20160c9" class="tk">USE_FIELD_ALIASES_DSPI</a></td></tr>
<tr name="20161" id="20161">
<td>20161</td><td></td></tr>
<tr name="20162" id="20162">
<td>20162</td><td>      <a id="20162c7" class="tk">vuint32_t</a> <a id="20162c17" class="tk">FIFO_TXDATA</a><a id="20162c28" class="tk">:</a>16;        <span class="ct">/* Transmit Data */</span></td></tr>
<tr name="20163" id="20163">
<td>20163</td><td></td></tr>
<tr name="20164" id="20164">
<td>20164</td><td><span class="pp">#else</span></td></tr>
<tr name="20165" id="20165">
<td>20165</td><td></td></tr>
<tr name="20166" id="20166">
<td>20166</td><td>      <a id="20166c7" class="tk">vuint32_t</a> <a id="20166c17" class="tk">TXDATA</a><a id="20166c23" class="tk">:</a>16;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20167" id="20167">
<td>20167</td><td></td></tr>
<tr name="20168" id="20168">
<td>20168</td><td><span class="pp">#endif</span></td></tr>
<tr name="20169" id="20169">
<td>20169</td><td></td></tr>
<tr name="20170" id="20170">
<td>20170</td><td>    <span class="br">}</span> <a id="20170c7" class="tk">B</a>;</td></tr>
<tr name="20171" id="20171">
<td>20171</td><td>  <span class="br">}</span> <a id="20171c5" class="tk">DSPI_TXFR_32B_tag</a>;</td></tr>
<tr name="20172" id="20172">
<td>20172</td><td></td></tr>
<tr name="20173" id="20173">
<td>20173</td><td>  <span class="ct">/* Register layout for all registers RXFR ... */</span></td></tr>
<tr name="20174" id="20174">
<td>20174</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Receive FIFO Registers */</span></td></tr>
<tr name="20175" id="20175">
<td>20175</td><td>    <a id="20175c5" class="tk">vuint32_t</a> <a id="20175c15" class="tk">R</a>;</td></tr>
<tr name="20176" id="20176">
<td>20176</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="20177" id="20177">
<td>20177</td><td>     <a id="20177c6" class="tk">vuint32_t</a><a id="20177c15" class="tk">:</a></td></tr>
<tr name="20178" id="20178">
<td>20178</td><td>      16;</td></tr>
<tr name="20179" id="20179">
<td>20179</td><td></td></tr>
<tr name="20180" id="20180">
<td>20180</td><td><span class="pp">#ifndef</span> <a id="20180c9" class="tk">USE_FIELD_ALIASES_DSPI</a></td></tr>
<tr name="20181" id="20181">
<td>20181</td><td></td></tr>
<tr name="20182" id="20182">
<td>20182</td><td>      <a id="20182c7" class="tk">vuint32_t</a> <a id="20182c17" class="tk">FIFO_RXDATA</a><a id="20182c28" class="tk">:</a>16;        <span class="ct">/* Transmit Data */</span></td></tr>
<tr name="20183" id="20183">
<td>20183</td><td></td></tr>
<tr name="20184" id="20184">
<td>20184</td><td><span class="pp">#else</span></td></tr>
<tr name="20185" id="20185">
<td>20185</td><td></td></tr>
<tr name="20186" id="20186">
<td>20186</td><td>      <a id="20186c7" class="tk">vuint32_t</a> <a id="20186c17" class="tk">RXDATA</a><a id="20186c23" class="tk">:</a>16;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20187" id="20187">
<td>20187</td><td></td></tr>
<tr name="20188" id="20188">
<td>20188</td><td><span class="pp">#endif</span></td></tr>
<tr name="20189" id="20189">
<td>20189</td><td></td></tr>
<tr name="20190" id="20190">
<td>20190</td><td>    <span class="br">}</span> <a id="20190c7" class="tk">B</a>;</td></tr>
<tr name="20191" id="20191">
<td>20191</td><td>  <span class="br">}</span> <a id="20191c5" class="tk">DSPI_RXFR_32B_tag</a>;</td></tr>
<tr name="20192" id="20192">
<td>20192</td><td></td></tr>
<tr name="20193" id="20193">
<td>20193</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* DSICR - DSI Configuration Register */</span></td></tr>
<tr name="20194" id="20194">
<td>20194</td><td>    <a id="20194c5" class="tk">vuint32_t</a> <a id="20194c15" class="tk">R</a>;</td></tr>
<tr name="20195" id="20195">
<td>20195</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="20196" id="20196">
<td>20196</td><td>      <a id="20196c7" class="tk">vuint32_t</a> <a id="20196c17" class="tk">MTOE</a><a id="20196c21" class="tk">:</a>1;                <span class="ct">/* Multiple Transfer Operation Enable */</span></td></tr>
<tr name="20197" id="20197">
<td>20197</td><td>      <a id="20197c7" class="tk">vuint32_t</a> <a id="20197c17" class="tk">DSI_FMSZ</a><a id="20197c25" class="tk">:</a>1;            <span class="ct">/* MSB of the frame size */</span></td></tr>
<tr name="20198" id="20198">
<td>20198</td><td>      <a id="20198c7" class="tk">vuint32_t</a> <a id="20198c17" class="tk">MTOCNT</a><a id="20198c23" class="tk">:</a>6;              <span class="ct">/* Multiple Transfer Operation Count */</span></td></tr>
<tr name="20199" id="20199">
<td>20199</td><td>     <a id="20199c6" class="tk">vuint32_t</a><a id="20199c15" class="tk">:</a></td></tr>
<tr name="20200" id="20200">
<td>20200</td><td>      3;</td></tr>
<tr name="20201" id="20201">
<td>20201</td><td>      <a id="20201c7" class="tk">vuint32_t</a> <a id="20201c17" class="tk">TSBC</a><a id="20201c21" class="tk">:</a>1;                <span class="ct">/* Timed Serial Bus Configuration */</span></td></tr>
<tr name="20202" id="20202">
<td>20202</td><td>      <a id="20202c7" class="tk">vuint32_t</a> <a id="20202c17" class="tk">TXSS</a><a id="20202c21" class="tk">:</a>1;                <span class="ct">/* Transmit Data Source Select */</span></td></tr>
<tr name="20203" id="20203">
<td>20203</td><td>      <a id="20203c7" class="tk">vuint32_t</a> <a id="20203c17" class="tk">TPOL</a><a id="20203c21" class="tk">:</a>1;                <span class="ct">/* Trigger Polarity */</span></td></tr>
<tr name="20204" id="20204">
<td>20204</td><td>      <a id="20204c7" class="tk">vuint32_t</a> <a id="20204c17" class="tk">TRRE</a><a id="20204c21" class="tk">:</a>1;                <span class="ct">/* Trigger Reception Enable */</span></td></tr>
<tr name="20205" id="20205">
<td>20205</td><td>      <a id="20205c7" class="tk">vuint32_t</a> <a id="20205c17" class="tk">CID</a><a id="20205c20" class="tk">:</a>1;                 <span class="ct">/* Change in Data Transfer Enable */</span></td></tr>
<tr name="20206" id="20206">
<td>20206</td><td>      <a id="20206c7" class="tk">vuint32_t</a> <a id="20206c17" class="tk">DCONT</a><a id="20206c22" class="tk">:</a>1;               <span class="ct">/* DSI Continuous Peripheral Chip Select Enable */</span></td></tr>
<tr name="20207" id="20207">
<td>20207</td><td>      <a id="20207c7" class="tk">vuint32_t</a> <a id="20207c17" class="tk">DSICTAS</a><a id="20207c24" class="tk">:</a>3;             <span class="ct">/* DSI CLock and Transfer Attributes Select */</span></td></tr>
<tr name="20208" id="20208">
<td>20208</td><td>      <a id="20208c7" class="tk">vuint32_t</a> <a id="20208c17" class="tk">DMS</a><a id="20208c20" class="tk">:</a>1;                 <span class="ct">/* Data Match Stop */</span></td></tr>
<tr name="20209" id="20209">
<td>20209</td><td>      <a id="20209c7" class="tk">vuint32_t</a> <a id="20209c17" class="tk">DSI_PES</a><a id="20209c24" class="tk">:</a>1;             <span class="ct">/* Parity Error Stop */</span></td></tr>
<tr name="20210" id="20210">
<td>20210</td><td>      <a id="20210c7" class="tk">vuint32_t</a> <a id="20210c17" class="tk">DSI_PE</a><a id="20210c23" class="tk">:</a>1;              <span class="ct">/* Parity Enable */</span></td></tr>
<tr name="20211" id="20211">
<td>20211</td><td>      <a id="20211c7" class="tk">vuint32_t</a> <a id="20211c17" class="tk">DSI_PP</a><a id="20211c23" class="tk">:</a>1;              <span class="ct">/* Parity Polarity */</span></td></tr>
<tr name="20212" id="20212">
<td>20212</td><td>      <a id="20212c7" class="tk">vuint32_t</a> <a id="20212c17" class="tk">DPCS7</a><a id="20212c22" class="tk">:</a>1;               <span class="ct">/* DSI Peripheral Chip Select 7 */</span></td></tr>
<tr name="20213" id="20213">
<td>20213</td><td>      <a id="20213c7" class="tk">vuint32_t</a> <a id="20213c17" class="tk">DPCS6</a><a id="20213c22" class="tk">:</a>1;               <span class="ct">/* DSI Peripheral Chip Select 6 */</span></td></tr>
<tr name="20214" id="20214">
<td>20214</td><td>      <a id="20214c7" class="tk">vuint32_t</a> <a id="20214c17" class="tk">DPCS5</a><a id="20214c22" class="tk">:</a>1;               <span class="ct">/* DSI Peripheral Chip Select 5 */</span></td></tr>
<tr name="20215" id="20215">
<td>20215</td><td>      <a id="20215c7" class="tk">vuint32_t</a> <a id="20215c17" class="tk">DPCS4</a><a id="20215c22" class="tk">:</a>1;               <span class="ct">/* DSI Peripheral Chip Select 4 */</span></td></tr>
<tr name="20216" id="20216">
<td>20216</td><td>      <a id="20216c7" class="tk">vuint32_t</a> <a id="20216c17" class="tk">DPCS3</a><a id="20216c22" class="tk">:</a>1;               <span class="ct">/* DSI Peripheral Chip Select 3 */</span></td></tr>
<tr name="20217" id="20217">
<td>20217</td><td>      <a id="20217c7" class="tk">vuint32_t</a> <a id="20217c17" class="tk">DPCS2</a><a id="20217c22" class="tk">:</a>1;               <span class="ct">/* DSI Peripheral Chip Select 2 */</span></td></tr>
<tr name="20218" id="20218">
<td>20218</td><td>      <a id="20218c7" class="tk">vuint32_t</a> <a id="20218c17" class="tk">DPCS1</a><a id="20218c22" class="tk">:</a>1;               <span class="ct">/* DSI Peripheral Chip Select 1 */</span></td></tr>
<tr name="20219" id="20219">
<td>20219</td><td>      <a id="20219c7" class="tk">vuint32_t</a> <a id="20219c17" class="tk">DPCS0</a><a id="20219c22" class="tk">:</a>1;               <span class="ct">/* DSI Peripheral Chip Select 0 */</span></td></tr>
<tr name="20220" id="20220">
<td>20220</td><td>    <span class="br">}</span> <a id="20220c7" class="tk">B</a>;</td></tr>
<tr name="20221" id="20221">
<td>20221</td><td>  <span class="br">}</span> <a id="20221c5" class="tk">DSPI_DSICR_32B_tag</a>;</td></tr>
<tr name="20222" id="20222">
<td>20222</td><td></td></tr>
<tr name="20223" id="20223">
<td>20223</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SDR - DSI Serialization Data Register */</span></td></tr>
<tr name="20224" id="20224">
<td>20224</td><td>    <a id="20224c5" class="tk">vuint32_t</a> <a id="20224c15" class="tk">R</a>;</td></tr>
<tr name="20225" id="20225">
<td>20225</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="20226" id="20226">
<td>20226</td><td>     <a id="20226c6" class="tk">vuint32_t</a><a id="20226c15" class="tk">:</a></td></tr>
<tr name="20227" id="20227">
<td>20227</td><td>      16;</td></tr>
<tr name="20228" id="20228">
<td>20228</td><td>      <a id="20228c7" class="tk">vuint32_t</a> <a id="20228c17" class="tk">SER_DATA</a><a id="20228c25" class="tk">:</a>16;           <span class="ct">/* Serialized Data */</span></td></tr>
<tr name="20229" id="20229">
<td>20229</td><td>    <span class="br">}</span> <a id="20229c7" class="tk">B</a>;</td></tr>
<tr name="20230" id="20230">
<td>20230</td><td>  <span class="br">}</span> <a id="20230c5" class="tk">DSPI_SDR_32B_tag</a>;</td></tr>
<tr name="20231" id="20231">
<td>20231</td><td></td></tr>
<tr name="20232" id="20232">
<td>20232</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ASDR - DSI Alternate Serialization Data Register */</span></td></tr>
<tr name="20233" id="20233">
<td>20233</td><td>    <a id="20233c5" class="tk">vuint32_t</a> <a id="20233c15" class="tk">R</a>;</td></tr>
<tr name="20234" id="20234">
<td>20234</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="20235" id="20235">
<td>20235</td><td>     <a id="20235c6" class="tk">vuint32_t</a><a id="20235c15" class="tk">:</a></td></tr>
<tr name="20236" id="20236">
<td>20236</td><td>      16;</td></tr>
<tr name="20237" id="20237">
<td>20237</td><td>      <a id="20237c7" class="tk">vuint32_t</a> <a id="20237c17" class="tk">ASER_DATA</a><a id="20237c26" class="tk">:</a>16;          <span class="ct">/* Alternate Serialized Data */</span></td></tr>
<tr name="20238" id="20238">
<td>20238</td><td>    <span class="br">}</span> <a id="20238c7" class="tk">B</a>;</td></tr>
<tr name="20239" id="20239">
<td>20239</td><td>  <span class="br">}</span> <a id="20239c5" class="tk">DSPI_ASDR_32B_tag</a>;</td></tr>
<tr name="20240" id="20240">
<td>20240</td><td></td></tr>
<tr name="20241" id="20241">
<td>20241</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* COMPR - DSI Transmit Comparison Register */</span></td></tr>
<tr name="20242" id="20242">
<td>20242</td><td>    <a id="20242c5" class="tk">vuint32_t</a> <a id="20242c15" class="tk">R</a>;</td></tr>
<tr name="20243" id="20243">
<td>20243</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="20244" id="20244">
<td>20244</td><td>     <a id="20244c6" class="tk">vuint32_t</a><a id="20244c15" class="tk">:</a></td></tr>
<tr name="20245" id="20245">
<td>20245</td><td>      16;</td></tr>
<tr name="20246" id="20246">
<td>20246</td><td>      <a id="20246c7" class="tk">vuint32_t</a> <a id="20246c17" class="tk">COMP_DATA</a><a id="20246c26" class="tk">:</a>16;          <span class="ct">/* Compare Data */</span></td></tr>
<tr name="20247" id="20247">
<td>20247</td><td>    <span class="br">}</span> <a id="20247c7" class="tk">B</a>;</td></tr>
<tr name="20248" id="20248">
<td>20248</td><td>  <span class="br">}</span> <a id="20248c5" class="tk">DSPI_COMPR_32B_tag</a>;</td></tr>
<tr name="20249" id="20249">
<td>20249</td><td></td></tr>
<tr name="20250" id="20250">
<td>20250</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* DDR - DSI Deserialization Data Register */</span></td></tr>
<tr name="20251" id="20251">
<td>20251</td><td>    <a id="20251c5" class="tk">vuint32_t</a> <a id="20251c15" class="tk">R</a>;</td></tr>
<tr name="20252" id="20252">
<td>20252</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="20253" id="20253">
<td>20253</td><td>     <a id="20253c6" class="tk">vuint32_t</a><a id="20253c15" class="tk">:</a></td></tr>
<tr name="20254" id="20254">
<td>20254</td><td>      16;</td></tr>
<tr name="20255" id="20255">
<td>20255</td><td>      <a id="20255c7" class="tk">vuint32_t</a> <a id="20255c17" class="tk">DESER_DATA</a><a id="20255c27" class="tk">:</a>16;         <span class="ct">/* Deserialized Data */</span></td></tr>
<tr name="20256" id="20256">
<td>20256</td><td>    <span class="br">}</span> <a id="20256c7" class="tk">B</a>;</td></tr>
<tr name="20257" id="20257">
<td>20257</td><td>  <span class="br">}</span> <a id="20257c5" class="tk">DSPI_DDR_32B_tag</a>;</td></tr>
<tr name="20258" id="20258">
<td>20258</td><td></td></tr>
<tr name="20259" id="20259">
<td>20259</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* DSICR1 - DSI Configuration Register 1 */</span></td></tr>
<tr name="20260" id="20260">
<td>20260</td><td>    <a id="20260c5" class="tk">vuint32_t</a> <a id="20260c15" class="tk">R</a>;</td></tr>
<tr name="20261" id="20261">
<td>20261</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="20262" id="20262">
<td>20262</td><td>     <a id="20262c6" class="tk">vuint32_t</a><a id="20262c15" class="tk">:</a></td></tr>
<tr name="20263" id="20263">
<td>20263</td><td>      3;</td></tr>
<tr name="20264" id="20264">
<td>20264</td><td>      <a id="20264c7" class="tk">vuint32_t</a> <a id="20264c17" class="tk">TSBCNT</a><a id="20264c23" class="tk">:</a>5;              <span class="ct">/* Timed Serial Bus Operation Count */</span></td></tr>
<tr name="20265" id="20265">
<td>20265</td><td>     <a id="20265c6" class="tk">vuint32_t</a><a id="20265c15" class="tk">:</a></td></tr>
<tr name="20266" id="20266">
<td>20266</td><td>      6;</td></tr>
<tr name="20267" id="20267">
<td>20267</td><td>      <a id="20267c7" class="tk">vuint32_t</a> <a id="20267c17" class="tk">DSE1</a><a id="20267c21" class="tk">:</a>1;                <span class="ct">/* Data Select Enable1 */</span></td></tr>
<tr name="20268" id="20268">
<td>20268</td><td>      <a id="20268c7" class="tk">vuint32_t</a> <a id="20268c17" class="tk">DSE0</a><a id="20268c21" class="tk">:</a>1;                <span class="ct">/* Data Select Enable0 */</span></td></tr>
<tr name="20269" id="20269">
<td>20269</td><td>     <a id="20269c6" class="tk">vuint32_t</a><a id="20269c15" class="tk">:</a></td></tr>
<tr name="20270" id="20270">
<td>20270</td><td>      8;</td></tr>
<tr name="20271" id="20271">
<td>20271</td><td>      <a id="20271c7" class="tk">vuint32_t</a> <a id="20271c17" class="tk">DPCS1_7</a><a id="20271c24" class="tk">:</a>1;             <span class="ct">/* DSI Peripheral Chip Select 7 */</span></td></tr>
<tr name="20272" id="20272">
<td>20272</td><td>      <a id="20272c7" class="tk">vuint32_t</a> <a id="20272c17" class="tk">DPCS1_6</a><a id="20272c24" class="tk">:</a>1;             <span class="ct">/* DSI Peripheral Chip Select 6 */</span></td></tr>
<tr name="20273" id="20273">
<td>20273</td><td>      <a id="20273c7" class="tk">vuint32_t</a> <a id="20273c17" class="tk">DPCS1_5</a><a id="20273c24" class="tk">:</a>1;             <span class="ct">/* DSI Peripheral Chip Select 5 */</span></td></tr>
<tr name="20274" id="20274">
<td>20274</td><td>      <a id="20274c7" class="tk">vuint32_t</a> <a id="20274c17" class="tk">DPCS1_4</a><a id="20274c24" class="tk">:</a>1;             <span class="ct">/* DSI Peripheral Chip Select 4 */</span></td></tr>
<tr name="20275" id="20275">
<td>20275</td><td>      <a id="20275c7" class="tk">vuint32_t</a> <a id="20275c17" class="tk">DPCS1_3</a><a id="20275c24" class="tk">:</a>1;             <span class="ct">/* DSI Peripheral Chip Select 3 */</span></td></tr>
<tr name="20276" id="20276">
<td>20276</td><td>      <a id="20276c7" class="tk">vuint32_t</a> <a id="20276c17" class="tk">DPCS1_2</a><a id="20276c24" class="tk">:</a>1;             <span class="ct">/* DSI Peripheral Chip Select 2 */</span></td></tr>
<tr name="20277" id="20277">
<td>20277</td><td>      <a id="20277c7" class="tk">vuint32_t</a> <a id="20277c17" class="tk">DPCS1_1</a><a id="20277c24" class="tk">:</a>1;             <span class="ct">/* DSI Peripheral Chip Select 1 */</span></td></tr>
<tr name="20278" id="20278">
<td>20278</td><td>      <a id="20278c7" class="tk">vuint32_t</a> <a id="20278c17" class="tk">DPCS1_0</a><a id="20278c24" class="tk">:</a>1;             <span class="ct">/* DSI Peripheral Chip Select 0 */</span></td></tr>
<tr name="20279" id="20279">
<td>20279</td><td>    <span class="br">}</span> <a id="20279c7" class="tk">B</a>;</td></tr>
<tr name="20280" id="20280">
<td>20280</td><td>  <span class="br">}</span> <a id="20280c5" class="tk">DSPI_DSICR1_32B_tag</a>;</td></tr>
<tr name="20281" id="20281">
<td>20281</td><td></td></tr>
<tr name="20282" id="20282">
<td>20282</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* DSI Serialization Source Select Register */</span></td></tr>
<tr name="20283" id="20283">
<td>20283</td><td>    <a id="20283c5" class="tk">vuint32_t</a> <a id="20283c15" class="tk">R</a>;</td></tr>
<tr name="20284" id="20284">
<td>20284</td><td>  <span class="br">}</span> <a id="20284c5" class="tk">DSPI_SSR_32B_tag</a>;</td></tr>
<tr name="20285" id="20285">
<td>20285</td><td></td></tr>
<tr name="20286" id="20286">
<td>20286</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* DSI Parallel Input Select Register 0 */</span></td></tr>
<tr name="20287" id="20287">
<td>20287</td><td>    <a id="20287c5" class="tk">vuint32_t</a> <a id="20287c15" class="tk">R</a>;</td></tr>
<tr name="20288" id="20288">
<td>20288</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="20289" id="20289">
<td>20289</td><td>      <a id="20289c7" class="tk">vuint32_t</a> <a id="20289c17" class="tk">IPS7</a><a id="20289c21" class="tk">:</a>4;                <span class="ct">/* Input Pin Select 7 */</span></td></tr>
<tr name="20290" id="20290">
<td>20290</td><td>      <a id="20290c7" class="tk">vuint32_t</a> <a id="20290c17" class="tk">IPS6</a><a id="20290c21" class="tk">:</a>4;                <span class="ct">/* Input Pin Select 6 */</span></td></tr>
<tr name="20291" id="20291">
<td>20291</td><td>      <a id="20291c7" class="tk">vuint32_t</a> <a id="20291c17" class="tk">IPS5</a><a id="20291c21" class="tk">:</a>4;                <span class="ct">/* Input Pin Select 5 */</span></td></tr>
<tr name="20292" id="20292">
<td>20292</td><td>      <a id="20292c7" class="tk">vuint32_t</a> <a id="20292c17" class="tk">IPS4</a><a id="20292c21" class="tk">:</a>4;                <span class="ct">/* Input Pin Select 4 */</span></td></tr>
<tr name="20293" id="20293">
<td>20293</td><td>      <a id="20293c7" class="tk">vuint32_t</a> <a id="20293c17" class="tk">IPS3</a><a id="20293c21" class="tk">:</a>4;                <span class="ct">/* Input Pin Select 3 */</span></td></tr>
<tr name="20294" id="20294">
<td>20294</td><td>      <a id="20294c7" class="tk">vuint32_t</a> <a id="20294c17" class="tk">IPS2</a><a id="20294c21" class="tk">:</a>4;                <span class="ct">/* Input Pin Select 2 */</span></td></tr>
<tr name="20295" id="20295">
<td>20295</td><td>      <a id="20295c7" class="tk">vuint32_t</a> <a id="20295c17" class="tk">IPS1</a><a id="20295c21" class="tk">:</a>4;                <span class="ct">/* Input Pin Select 1 */</span></td></tr>
<tr name="20296" id="20296">
<td>20296</td><td>      <a id="20296c7" class="tk">vuint32_t</a> <a id="20296c17" class="tk">IPS0</a><a id="20296c21" class="tk">:</a>4;                <span class="ct">/* Input Pin Select 0 */</span></td></tr>
<tr name="20297" id="20297">
<td>20297</td><td>    <span class="br">}</span> <a id="20297c7" class="tk">B</a>;</td></tr>
<tr name="20298" id="20298">
<td>20298</td><td>  <span class="br">}</span> <a id="20298c5" class="tk">DSPI_PISR0_32B_tag</a>;</td></tr>
<tr name="20299" id="20299">
<td>20299</td><td></td></tr>
<tr name="20300" id="20300">
<td>20300</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* DSI Parallel Input Select Register 1 */</span></td></tr>
<tr name="20301" id="20301">
<td>20301</td><td>    <a id="20301c5" class="tk">vuint32_t</a> <a id="20301c15" class="tk">R</a>;</td></tr>
<tr name="20302" id="20302">
<td>20302</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="20303" id="20303">
<td>20303</td><td>      <a id="20303c7" class="tk">vuint32_t</a> <a id="20303c17" class="tk">IPS15</a><a id="20303c22" class="tk">:</a>4;               <span class="ct">/* Input Pin Select 15 */</span></td></tr>
<tr name="20304" id="20304">
<td>20304</td><td>      <a id="20304c7" class="tk">vuint32_t</a> <a id="20304c17" class="tk">IPS14</a><a id="20304c22" class="tk">:</a>4;               <span class="ct">/* Input Pin Select 14 */</span></td></tr>
<tr name="20305" id="20305">
<td>20305</td><td>      <a id="20305c7" class="tk">vuint32_t</a> <a id="20305c17" class="tk">IPS13</a><a id="20305c22" class="tk">:</a>4;               <span class="ct">/* Input Pin Select 13 */</span></td></tr>
<tr name="20306" id="20306">
<td>20306</td><td>      <a id="20306c7" class="tk">vuint32_t</a> <a id="20306c17" class="tk">IPS12</a><a id="20306c22" class="tk">:</a>4;               <span class="ct">/* Input Pin Select 12 */</span></td></tr>
<tr name="20307" id="20307">
<td>20307</td><td>      <a id="20307c7" class="tk">vuint32_t</a> <a id="20307c17" class="tk">IPS11</a><a id="20307c22" class="tk">:</a>4;               <span class="ct">/* Input Pin Select 11 */</span></td></tr>
<tr name="20308" id="20308">
<td>20308</td><td>      <a id="20308c7" class="tk">vuint32_t</a> <a id="20308c17" class="tk">IPS10</a><a id="20308c22" class="tk">:</a>4;               <span class="ct">/* Input Pin Select 10 */</span></td></tr>
<tr name="20309" id="20309">
<td>20309</td><td>      <a id="20309c7" class="tk">vuint32_t</a> <a id="20309c17" class="tk">IPS9</a><a id="20309c21" class="tk">:</a>4;                <span class="ct">/* Input Pin Select 9 */</span></td></tr>
<tr name="20310" id="20310">
<td>20310</td><td>      <a id="20310c7" class="tk">vuint32_t</a> <a id="20310c17" class="tk">IPS8</a><a id="20310c21" class="tk">:</a>4;                <span class="ct">/* Input Pin Select 8 */</span></td></tr>
<tr name="20311" id="20311">
<td>20311</td><td>    <span class="br">}</span> <a id="20311c7" class="tk">B</a>;</td></tr>
<tr name="20312" id="20312">
<td>20312</td><td>  <span class="br">}</span> <a id="20312c5" class="tk">DSPI_PISR1_32B_tag</a>;</td></tr>
<tr name="20313" id="20313">
<td>20313</td><td></td></tr>
<tr name="20314" id="20314">
<td>20314</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* DSI Parallel Input Select Register 2 */</span></td></tr>
<tr name="20315" id="20315">
<td>20315</td><td>    <a id="20315c5" class="tk">vuint32_t</a> <a id="20315c15" class="tk">R</a>;</td></tr>
<tr name="20316" id="20316">
<td>20316</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="20317" id="20317">
<td>20317</td><td>      <a id="20317c7" class="tk">vuint32_t</a> <a id="20317c17" class="tk">IPS23</a><a id="20317c22" class="tk">:</a>4;               <span class="ct">/* Input Pin Select 23 */</span></td></tr>
<tr name="20318" id="20318">
<td>20318</td><td>      <a id="20318c7" class="tk">vuint32_t</a> <a id="20318c17" class="tk">IPS22</a><a id="20318c22" class="tk">:</a>4;               <span class="ct">/* Input Pin Select 22 */</span></td></tr>
<tr name="20319" id="20319">
<td>20319</td><td>      <a id="20319c7" class="tk">vuint32_t</a> <a id="20319c17" class="tk">IPS21</a><a id="20319c22" class="tk">:</a>4;               <span class="ct">/* Input Pin Select 21 */</span></td></tr>
<tr name="20320" id="20320">
<td>20320</td><td>      <a id="20320c7" class="tk">vuint32_t</a> <a id="20320c17" class="tk">IPS20</a><a id="20320c22" class="tk">:</a>4;               <span class="ct">/* Input Pin Select 20 */</span></td></tr>
<tr name="20321" id="20321">
<td>20321</td><td>      <a id="20321c7" class="tk">vuint32_t</a> <a id="20321c17" class="tk">IPS19</a><a id="20321c22" class="tk">:</a>4;               <span class="ct">/* Input Pin Select 19 */</span></td></tr>
<tr name="20322" id="20322">
<td>20322</td><td>      <a id="20322c7" class="tk">vuint32_t</a> <a id="20322c17" class="tk">IPS18</a><a id="20322c22" class="tk">:</a>4;               <span class="ct">/* Input Pin Select 18 */</span></td></tr>
<tr name="20323" id="20323">
<td>20323</td><td>      <a id="20323c7" class="tk">vuint32_t</a> <a id="20323c17" class="tk">IPS17</a><a id="20323c22" class="tk">:</a>4;               <span class="ct">/* Input Pin Select 17 */</span></td></tr>
<tr name="20324" id="20324">
<td>20324</td><td>      <a id="20324c7" class="tk">vuint32_t</a> <a id="20324c17" class="tk">IPS16</a><a id="20324c22" class="tk">:</a>4;               <span class="ct">/* Input Pin Select 16 */</span></td></tr>
<tr name="20325" id="20325">
<td>20325</td><td>    <span class="br">}</span> <a id="20325c7" class="tk">B</a>;</td></tr>
<tr name="20326" id="20326">
<td>20326</td><td>  <span class="br">}</span> <a id="20326c5" class="tk">DSPI_PISR2_32B_tag</a>;</td></tr>
<tr name="20327" id="20327">
<td>20327</td><td></td></tr>
<tr name="20328" id="20328">
<td>20328</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* DSI Parallel Input Select Register 3 */</span></td></tr>
<tr name="20329" id="20329">
<td>20329</td><td>    <a id="20329c5" class="tk">vuint32_t</a> <a id="20329c15" class="tk">R</a>;</td></tr>
<tr name="20330" id="20330">
<td>20330</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="20331" id="20331">
<td>20331</td><td>      <a id="20331c7" class="tk">vuint32_t</a> <a id="20331c17" class="tk">IPS31</a><a id="20331c22" class="tk">:</a>4;               <span class="ct">/* Input Pin Select 31 */</span></td></tr>
<tr name="20332" id="20332">
<td>20332</td><td>      <a id="20332c7" class="tk">vuint32_t</a> <a id="20332c17" class="tk">IPS30</a><a id="20332c22" class="tk">:</a>4;               <span class="ct">/* Input Pin Select 30 */</span></td></tr>
<tr name="20333" id="20333">
<td>20333</td><td>      <a id="20333c7" class="tk">vuint32_t</a> <a id="20333c17" class="tk">IPS29</a><a id="20333c22" class="tk">:</a>4;               <span class="ct">/* Input Pin Select 29 */</span></td></tr>
<tr name="20334" id="20334">
<td>20334</td><td>      <a id="20334c7" class="tk">vuint32_t</a> <a id="20334c17" class="tk">IPS28</a><a id="20334c22" class="tk">:</a>4;               <span class="ct">/* Input Pin Select 28 */</span></td></tr>
<tr name="20335" id="20335">
<td>20335</td><td>      <a id="20335c7" class="tk">vuint32_t</a> <a id="20335c17" class="tk">IPS27</a><a id="20335c22" class="tk">:</a>4;               <span class="ct">/* Input Pin Select 27 */</span></td></tr>
<tr name="20336" id="20336">
<td>20336</td><td>      <a id="20336c7" class="tk">vuint32_t</a> <a id="20336c17" class="tk">IPS26</a><a id="20336c22" class="tk">:</a>4;               <span class="ct">/* Input Pin Select 26 */</span></td></tr>
<tr name="20337" id="20337">
<td>20337</td><td>      <a id="20337c7" class="tk">vuint32_t</a> <a id="20337c17" class="tk">IPS25</a><a id="20337c22" class="tk">:</a>4;               <span class="ct">/* Input Pin Select 25 */</span></td></tr>
<tr name="20338" id="20338">
<td>20338</td><td>      <a id="20338c7" class="tk">vuint32_t</a> <a id="20338c17" class="tk">IPS24</a><a id="20338c22" class="tk">:</a>4;               <span class="ct">/* Input Pin Select 24 */</span></td></tr>
<tr name="20339" id="20339">
<td>20339</td><td>    <span class="br">}</span> <a id="20339c7" class="tk">B</a>;</td></tr>
<tr name="20340" id="20340">
<td>20340</td><td>  <span class="br">}</span> <a id="20340c5" class="tk">DSPI_PISR3_32B_tag</a>;</td></tr>
<tr name="20341" id="20341">
<td>20341</td><td></td></tr>
<tr name="20342" id="20342">
<td>20342</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* DSI Deserialized Data Interrupt Mask Register */</span></td></tr>
<tr name="20343" id="20343">
<td>20343</td><td>    <a id="20343c5" class="tk">vuint32_t</a> <a id="20343c15" class="tk">R</a>;</td></tr>
<tr name="20344" id="20344">
<td>20344</td><td>  <span class="br">}</span> <a id="20344c5" class="tk">DSPI_DIMR_32B_tag</a>;</td></tr>
<tr name="20345" id="20345">
<td>20345</td><td></td></tr>
<tr name="20346" id="20346">
<td>20346</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* DSI Deserialized Data Polarity Interrupt Register */</span></td></tr>
<tr name="20347" id="20347">
<td>20347</td><td>    <a id="20347c5" class="tk">vuint32_t</a> <a id="20347c15" class="tk">R</a>;</td></tr>
<tr name="20348" id="20348">
<td>20348</td><td>  <span class="br">}</span> <a id="20348c5" class="tk">DSPI_DPIR_32B_tag</a>;</td></tr>
<tr name="20349" id="20349">
<td>20349</td><td></td></tr>
<tr name="20350" id="20350">
<td>20350</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="20350c18" class="tk">DSPI_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="20351" id="20351">
<td>20351</td><td>    <span class="ct">/* MCR - Module Configuration Register */</span></td></tr>
<tr name="20352" id="20352">
<td>20352</td><td>    <a id="20352c5" class="tk">DSPI_MCR_32B_tag</a> <a id="20352c22" class="tk">MCR</a>;              <span class="ct">/* offset: 0x0000 size: 32 bit */</span></td></tr>
<tr name="20353" id="20353">
<td>20353</td><td></td></tr>
<tr name="20354" id="20354">
<td>20354</td><td>    <span class="ct">/* HCR - Hardware Configuration Register */</span></td></tr>
<tr name="20355" id="20355">
<td>20355</td><td>    <a id="20355c5" class="tk">DSPI_HCR_32B_tag</a> <a id="20355c22" class="tk">HCR</a>;              <span class="ct">/* offset: 0x0004 size: 32 bit */</span></td></tr>
<tr name="20356" id="20356">
<td>20356</td><td></td></tr>
<tr name="20357" id="20357">
<td>20357</td><td>    <span class="ct">/* TCR - Transfer Count Register */</span></td></tr>
<tr name="20358" id="20358">
<td>20358</td><td>    <a id="20358c5" class="tk">DSPI_TCR_32B_tag</a> <a id="20358c22" class="tk">TCR</a>;              <span class="ct">/* offset: 0x0008 size: 32 bit */</span></td></tr>
<tr name="20359" id="20359">
<td>20359</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="20360" id="20360">
<td>20360</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="20361" id="20361">
<td>20361</td><td>        <span class="ct">/* CTAR0-1 - Clock and Transfer Attribute Registers (in slave mode) */</span></td></tr>
<tr name="20362" id="20362">
<td>20362</td><td>        <a id="20362c9" class="tk">DSPI_SLAVE_CTAR_32B_tag</a> <a id="20362c33" class="tk">SLAVE_CTAR</a>[2];<span class="ct">/* offset: 0x000C  (0x0004 x 2) */</span></td></tr>
<tr name="20363" id="20363">
<td>20363</td><td>        <a id="20363c9" class="tk">int8_t</a> <a id="20363c16" class="tk">DSPI_reserved_0014_E0</a>[24];</td></tr>
<tr name="20364" id="20364">
<td>20364</td><td>      <span class="br">}</span>;</td></tr>
<tr name="20365" id="20365">
<td>20365</td><td></td></tr>
<tr name="20366" id="20366">
<td>20366</td><td>      <span class="ct">/* CTAR0-7 - Clock and Transfer Attribute Registers */</span></td></tr>
<tr name="20367" id="20367">
<td>20367</td><td>      <a id="20367c7" class="tk">DSPI_CTAR_32B_tag</a> <a id="20367c25" class="tk">CTAR</a>[8];       <span class="ct">/* offset: 0x000C  (0x0004 x 8) */</span></td></tr>
<tr name="20368" id="20368">
<td>20368</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="20369" id="20369">
<td>20369</td><td>        <span class="ct">/* CTAR0-1 - Clock and Transfer Attribute Registers (in slave mode) */</span></td></tr>
<tr name="20370" id="20370">
<td>20370</td><td>        <a id="20370c9" class="tk">DSPI_SLAVE_CTAR_32B_tag</a> <a id="20370c33" class="tk">SLAVE_CTAR0</a>;<span class="ct">/* offset: 0x000C size: 32 bit */</span></td></tr>
<tr name="20371" id="20371">
<td>20371</td><td>        <a id="20371c9" class="tk">DSPI_SLAVE_CTAR_32B_tag</a> <a id="20371c33" class="tk">SLAVE_CTAR1</a>;<span class="ct">/* offset: 0x0010 size: 32 bit */</span></td></tr>
<tr name="20372" id="20372">
<td>20372</td><td>        <a id="20372c9" class="tk">int8_t</a> <a id="20372c16" class="tk">DSPI_reserved_0014_E2</a>[24];</td></tr>
<tr name="20373" id="20373">
<td>20373</td><td>      <span class="br">}</span>;</td></tr>
<tr name="20374" id="20374">
<td>20374</td><td></td></tr>
<tr name="20375" id="20375">
<td>20375</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="20376" id="20376">
<td>20376</td><td>        <span class="ct">/* CTAR0-7 - Clock and Transfer Attribute Registers */</span></td></tr>
<tr name="20377" id="20377">
<td>20377</td><td>        <a id="20377c9" class="tk">DSPI_CTAR_32B_tag</a> <a id="20377c27" class="tk">CTAR0</a>;       <span class="ct">/* offset: 0x000C size: 32 bit */</span></td></tr>
<tr name="20378" id="20378">
<td>20378</td><td>        <a id="20378c9" class="tk">DSPI_CTAR_32B_tag</a> <a id="20378c27" class="tk">CTAR1</a>;       <span class="ct">/* offset: 0x0010 size: 32 bit */</span></td></tr>
<tr name="20379" id="20379">
<td>20379</td><td>        <a id="20379c9" class="tk">DSPI_CTAR_32B_tag</a> <a id="20379c27" class="tk">CTAR2</a>;       <span class="ct">/* offset: 0x0014 size: 32 bit */</span></td></tr>
<tr name="20380" id="20380">
<td>20380</td><td>        <a id="20380c9" class="tk">DSPI_CTAR_32B_tag</a> <a id="20380c27" class="tk">CTAR3</a>;       <span class="ct">/* offset: 0x0018 size: 32 bit */</span></td></tr>
<tr name="20381" id="20381">
<td>20381</td><td>        <a id="20381c9" class="tk">DSPI_CTAR_32B_tag</a> <a id="20381c27" class="tk">CTAR4</a>;       <span class="ct">/* offset: 0x001C size: 32 bit */</span></td></tr>
<tr name="20382" id="20382">
<td>20382</td><td>        <a id="20382c9" class="tk">DSPI_CTAR_32B_tag</a> <a id="20382c27" class="tk">CTAR5</a>;       <span class="ct">/* offset: 0x0020 size: 32 bit */</span></td></tr>
<tr name="20383" id="20383">
<td>20383</td><td>        <a id="20383c9" class="tk">DSPI_CTAR_32B_tag</a> <a id="20383c27" class="tk">CTAR6</a>;       <span class="ct">/* offset: 0x0024 size: 32 bit */</span></td></tr>
<tr name="20384" id="20384">
<td>20384</td><td>        <a id="20384c9" class="tk">DSPI_CTAR_32B_tag</a> <a id="20384c27" class="tk">CTAR7</a>;       <span class="ct">/* offset: 0x0028 size: 32 bit */</span></td></tr>
<tr name="20385" id="20385">
<td>20385</td><td>      <span class="br">}</span>;</td></tr>
<tr name="20386" id="20386">
<td>20386</td><td>    <span class="br">}</span>;</td></tr>
<tr name="20387" id="20387">
<td>20387</td><td></td></tr>
<tr name="20388" id="20388">
<td>20388</td><td>    <span class="ct">/* SR - Status Register */</span></td></tr>
<tr name="20389" id="20389">
<td>20389</td><td>    <a id="20389c5" class="tk">DSPI_SR_32B_tag</a> <a id="20389c21" class="tk">SR</a>;                <span class="ct">/* offset: 0x002C size: 32 bit */</span></td></tr>
<tr name="20390" id="20390">
<td>20390</td><td></td></tr>
<tr name="20391" id="20391">
<td>20391</td><td>    <span class="ct">/* RSER - DMA/Interrupt Request Register */</span></td></tr>
<tr name="20392" id="20392">
<td>20392</td><td>    <a id="20392c5" class="tk">DSPI_RSER_32B_tag</a> <a id="20392c23" class="tk">RSER</a>;            <span class="ct">/* offset: 0x0030 size: 32 bit */</span></td></tr>
<tr name="20393" id="20393">
<td>20393</td><td></td></tr>
<tr name="20394" id="20394">
<td>20394</td><td>    <span class="ct">/* PUSHR - PUSH TX FIFO Register */</span></td></tr>
<tr name="20395" id="20395">
<td>20395</td><td>    <a id="20395c5" class="tk">DSPI_PUSHR_32B_tag</a> <a id="20395c24" class="tk">PUSHR</a>;          <span class="ct">/* offset: 0x0034 size: 32 bit */</span></td></tr>
<tr name="20396" id="20396">
<td>20396</td><td></td></tr>
<tr name="20397" id="20397">
<td>20397</td><td>    <span class="ct">/* POPR - POP RX FIFO Register */</span></td></tr>
<tr name="20398" id="20398">
<td>20398</td><td>    <a id="20398c5" class="tk">DSPI_POPR_32B_tag</a> <a id="20398c23" class="tk">POPR</a>;            <span class="ct">/* offset: 0x0038 size: 32 bit */</span></td></tr>
<tr name="20399" id="20399">
<td>20399</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="20400" id="20400">
<td>20400</td><td>      <span class="ct">/* Transmit FIFO Registers */</span></td></tr>
<tr name="20401" id="20401">
<td>20401</td><td>      <a id="20401c7" class="tk">DSPI_TXFR_32B_tag</a> <a id="20401c25" class="tk">TXFR</a>[5];       <span class="ct">/* offset: 0x003C  (0x0004 x 5) */</span></td></tr>
<tr name="20402" id="20402">
<td>20402</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="20403" id="20403">
<td>20403</td><td>        <span class="ct">/* Transmit FIFO Registers */</span></td></tr>
<tr name="20404" id="20404">
<td>20404</td><td>        <a id="20404c9" class="tk">DSPI_TXFR_32B_tag</a> <a id="20404c27" class="tk">TXFR0</a>;       <span class="ct">/* offset: 0x003C size: 32 bit */</span></td></tr>
<tr name="20405" id="20405">
<td>20405</td><td>        <a id="20405c9" class="tk">DSPI_TXFR_32B_tag</a> <a id="20405c27" class="tk">TXFR1</a>;       <span class="ct">/* offset: 0x0040 size: 32 bit */</span></td></tr>
<tr name="20406" id="20406">
<td>20406</td><td>        <a id="20406c9" class="tk">DSPI_TXFR_32B_tag</a> <a id="20406c27" class="tk">TXFR2</a>;       <span class="ct">/* offset: 0x0044 size: 32 bit */</span></td></tr>
<tr name="20407" id="20407">
<td>20407</td><td>        <a id="20407c9" class="tk">DSPI_TXFR_32B_tag</a> <a id="20407c27" class="tk">TXFR3</a>;       <span class="ct">/* offset: 0x0048 size: 32 bit */</span></td></tr>
<tr name="20408" id="20408">
<td>20408</td><td>        <a id="20408c9" class="tk">DSPI_TXFR_32B_tag</a> <a id="20408c27" class="tk">TXFR4</a>;       <span class="ct">/* offset: 0x004C size: 32 bit */</span></td></tr>
<tr name="20409" id="20409">
<td>20409</td><td>      <span class="br">}</span>;</td></tr>
<tr name="20410" id="20410">
<td>20410</td><td>    <span class="br">}</span>;</td></tr>
<tr name="20411" id="20411">
<td>20411</td><td></td></tr>
<tr name="20412" id="20412">
<td>20412</td><td>    <a id="20412c5" class="tk">int8_t</a> <a id="20412c12" class="tk">DSPI_reserved_0050</a>[44];</td></tr>
<tr name="20413" id="20413">
<td>20413</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="20414" id="20414">
<td>20414</td><td>      <span class="ct">/* Receive FIFO Registers */</span></td></tr>
<tr name="20415" id="20415">
<td>20415</td><td>      <a id="20415c7" class="tk">DSPI_RXFR_32B_tag</a> <a id="20415c25" class="tk">RXFR</a>[5];       <span class="ct">/* offset: 0x007C  (0x0004 x 5) */</span></td></tr>
<tr name="20416" id="20416">
<td>20416</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="20417" id="20417">
<td>20417</td><td>        <span class="ct">/* Receive FIFO Registers */</span></td></tr>
<tr name="20418" id="20418">
<td>20418</td><td>        <a id="20418c9" class="tk">DSPI_RXFR_32B_tag</a> <a id="20418c27" class="tk">RXFR0</a>;       <span class="ct">/* offset: 0x007C size: 32 bit */</span></td></tr>
<tr name="20419" id="20419">
<td>20419</td><td>        <a id="20419c9" class="tk">DSPI_RXFR_32B_tag</a> <a id="20419c27" class="tk">RXFR1</a>;       <span class="ct">/* offset: 0x0080 size: 32 bit */</span></td></tr>
<tr name="20420" id="20420">
<td>20420</td><td>        <a id="20420c9" class="tk">DSPI_RXFR_32B_tag</a> <a id="20420c27" class="tk">RXFR2</a>;       <span class="ct">/* offset: 0x0084 size: 32 bit */</span></td></tr>
<tr name="20421" id="20421">
<td>20421</td><td>        <a id="20421c9" class="tk">DSPI_RXFR_32B_tag</a> <a id="20421c27" class="tk">RXFR3</a>;       <span class="ct">/* offset: 0x0088 size: 32 bit */</span></td></tr>
<tr name="20422" id="20422">
<td>20422</td><td>        <a id="20422c9" class="tk">DSPI_RXFR_32B_tag</a> <a id="20422c27" class="tk">RXFR4</a>;       <span class="ct">/* offset: 0x008C size: 32 bit */</span></td></tr>
<tr name="20423" id="20423">
<td>20423</td><td>      <span class="br">}</span>;</td></tr>
<tr name="20424" id="20424">
<td>20424</td><td>    <span class="br">}</span>;</td></tr>
<tr name="20425" id="20425">
<td>20425</td><td></td></tr>
<tr name="20426" id="20426">
<td>20426</td><td>    <a id="20426c5" class="tk">int8_t</a> <a id="20426c12" class="tk">DSPI_reserved_0090</a>[44];</td></tr>
<tr name="20427" id="20427">
<td>20427</td><td></td></tr>
<tr name="20428" id="20428">
<td>20428</td><td>    <span class="ct">/* DSICR - DSI Configuration Register */</span></td></tr>
<tr name="20429" id="20429">
<td>20429</td><td>    <a id="20429c5" class="tk">DSPI_DSICR_32B_tag</a> <a id="20429c24" class="tk">DSICR</a>;          <span class="ct">/* offset: 0x00BC size: 32 bit */</span></td></tr>
<tr name="20430" id="20430">
<td>20430</td><td></td></tr>
<tr name="20431" id="20431">
<td>20431</td><td>    <span class="ct">/* SDR - DSI Serialization Data Register */</span></td></tr>
<tr name="20432" id="20432">
<td>20432</td><td>    <a id="20432c5" class="tk">DSPI_SDR_32B_tag</a> <a id="20432c22" class="tk">SDR</a>;              <span class="ct">/* offset: 0x00C0 size: 32 bit */</span></td></tr>
<tr name="20433" id="20433">
<td>20433</td><td></td></tr>
<tr name="20434" id="20434">
<td>20434</td><td>    <span class="ct">/* ASDR - DSI Alternate Serialization Data Register */</span></td></tr>
<tr name="20435" id="20435">
<td>20435</td><td>    <a id="20435c5" class="tk">DSPI_ASDR_32B_tag</a> <a id="20435c23" class="tk">ASDR</a>;            <span class="ct">/* offset: 0x00C4 size: 32 bit */</span></td></tr>
<tr name="20436" id="20436">
<td>20436</td><td></td></tr>
<tr name="20437" id="20437">
<td>20437</td><td>    <span class="ct">/* COMPR - DSI Transmit Comparison Register */</span></td></tr>
<tr name="20438" id="20438">
<td>20438</td><td>    <a id="20438c5" class="tk">DSPI_COMPR_32B_tag</a> <a id="20438c24" class="tk">COMPR</a>;          <span class="ct">/* offset: 0x00C8 size: 32 bit */</span></td></tr>
<tr name="20439" id="20439">
<td>20439</td><td></td></tr>
<tr name="20440" id="20440">
<td>20440</td><td>    <span class="ct">/* DDR - DSI Deserialization Data Register */</span></td></tr>
<tr name="20441" id="20441">
<td>20441</td><td>    <a id="20441c5" class="tk">DSPI_DDR_32B_tag</a> <a id="20441c22" class="tk">DDR</a>;              <span class="ct">/* offset: 0x00CC size: 32 bit */</span></td></tr>
<tr name="20442" id="20442">
<td>20442</td><td></td></tr>
<tr name="20443" id="20443">
<td>20443</td><td>    <span class="ct">/* DSICR1 - DSI Configuration Register 1 */</span></td></tr>
<tr name="20444" id="20444">
<td>20444</td><td>    <a id="20444c5" class="tk">DSPI_DSICR1_32B_tag</a> <a id="20444c25" class="tk">DSICR1</a>;        <span class="ct">/* offset: 0x00D0 size: 32 bit */</span></td></tr>
<tr name="20445" id="20445">
<td>20445</td><td></td></tr>
<tr name="20446" id="20446">
<td>20446</td><td>    <span class="ct">/* DSI Serialization Source Select Register */</span></td></tr>
<tr name="20447" id="20447">
<td>20447</td><td>    <a id="20447c5" class="tk">DSPI_SSR_32B_tag</a> <a id="20447c22" class="tk">SSR</a>;              <span class="ct">/* offset: 0x00D4 size: 32 bit */</span></td></tr>
<tr name="20448" id="20448">
<td>20448</td><td></td></tr>
<tr name="20449" id="20449">
<td>20449</td><td>    <span class="ct">/* DSI Parallel Input Select Register 0 */</span></td></tr>
<tr name="20450" id="20450">
<td>20450</td><td>    <a id="20450c5" class="tk">DSPI_PISR0_32B_tag</a> <a id="20450c24" class="tk">PISR0</a>;          <span class="ct">/* offset: 0x00D8 size: 32 bit */</span></td></tr>
<tr name="20451" id="20451">
<td>20451</td><td></td></tr>
<tr name="20452" id="20452">
<td>20452</td><td>    <span class="ct">/* DSI Parallel Input Select Register 1 */</span></td></tr>
<tr name="20453" id="20453">
<td>20453</td><td>    <a id="20453c5" class="tk">DSPI_PISR1_32B_tag</a> <a id="20453c24" class="tk">PISR1</a>;          <span class="ct">/* offset: 0x00DC size: 32 bit */</span></td></tr>
<tr name="20454" id="20454">
<td>20454</td><td></td></tr>
<tr name="20455" id="20455">
<td>20455</td><td>    <span class="ct">/* DSI Parallel Input Select Register 2 */</span></td></tr>
<tr name="20456" id="20456">
<td>20456</td><td>    <a id="20456c5" class="tk">DSPI_PISR2_32B_tag</a> <a id="20456c24" class="tk">PISR2</a>;          <span class="ct">/* offset: 0x00E0 size: 32 bit */</span></td></tr>
<tr name="20457" id="20457">
<td>20457</td><td></td></tr>
<tr name="20458" id="20458">
<td>20458</td><td>    <span class="ct">/* DSI Parallel Input Select Register 3 */</span></td></tr>
<tr name="20459" id="20459">
<td>20459</td><td>    <a id="20459c5" class="tk">DSPI_PISR3_32B_tag</a> <a id="20459c24" class="tk">PISR3</a>;          <span class="ct">/* offset: 0x00E4 size: 32 bit */</span></td></tr>
<tr name="20460" id="20460">
<td>20460</td><td></td></tr>
<tr name="20461" id="20461">
<td>20461</td><td>    <span class="ct">/* DSI Deserialized Data Interrupt Mask Register */</span></td></tr>
<tr name="20462" id="20462">
<td>20462</td><td>    <a id="20462c5" class="tk">DSPI_DIMR_32B_tag</a> <a id="20462c23" class="tk">DIMR</a>;            <span class="ct">/* offset: 0x00E8 size: 32 bit */</span></td></tr>
<tr name="20463" id="20463">
<td>20463</td><td></td></tr>
<tr name="20464" id="20464">
<td>20464</td><td>    <span class="ct">/* DSI Deserialized Data Polarity Interrupt Register */</span></td></tr>
<tr name="20465" id="20465">
<td>20465</td><td>    <a id="20465c5" class="tk">DSPI_DPIR_32B_tag</a> <a id="20465c23" class="tk">DPIR</a>;            <span class="ct">/* offset: 0x00EC size: 32 bit */</span></td></tr>
<tr name="20466" id="20466">
<td>20466</td><td>    <a id="20466c5" class="tk">int8_t</a> <a id="20466c12" class="tk">DSPI_reserved_00F0</a>[16144];</td></tr>
<tr name="20467" id="20467">
<td>20467</td><td>  <span class="br">}</span> <a id="20467c5" class="tk">DSPI_tag</a>;</td></tr>
<tr name="20468" id="20468">
<td>20468</td><td></td></tr>
<tr name="20469" id="20469">
<td>20469</td><td><span class="pp">#define</span> <a id="20469c9" class="tk">DSPI_A</a>                         (<a id="20469c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="20469c52" class="tk">DSPI_tag</a> <a id="20469c61" class="tk">*</a>) 0xFFF90000UL)</td></tr>
<tr name="20470" id="20470">
<td>20470</td><td><span class="pp">#define</span> <a id="20470c9" class="tk">DSPI_B</a>                         (<a id="20470c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="20470c52" class="tk">DSPI_tag</a> <a id="20470c61" class="tk">*</a>) 0xFFF94000UL)</td></tr>
<tr name="20471" id="20471">
<td>20471</td><td><span class="pp">#define</span> <a id="20471c9" class="tk">DSPI_C</a>                         (<a id="20471c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="20471c52" class="tk">DSPI_tag</a> <a id="20471c61" class="tk">*</a>) 0xFFF98000UL)</td></tr>
<tr name="20472" id="20472">
<td>20472</td><td></td></tr>
<tr name="20473" id="20473">
<td>20473</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="20474" id="20474">
<td>20474</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="20475" id="20475">
<td>20475</td><td>  <span class="ct">/* Module: FLEXCAN  */</span></td></tr>
<tr name="20476" id="20476">
<td>20476</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="20477" id="20477">
<td>20477</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="20478" id="20478">
<td>20478</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* MCR - Module Configuration Register */</span></td></tr>
<tr name="20479" id="20479">
<td>20479</td><td>    <a id="20479c5" class="tk">vuint32_t</a> <a id="20479c15" class="tk">R</a>;</td></tr>
<tr name="20480" id="20480">
<td>20480</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="20481" id="20481">
<td>20481</td><td>      <a id="20481c7" class="tk">vuint32_t</a> <a id="20481c17" class="tk">MDIS</a><a id="20481c21" class="tk">:</a>1;                <span class="ct">/* Module Disable */</span></td></tr>
<tr name="20482" id="20482">
<td>20482</td><td>      <a id="20482c7" class="tk">vuint32_t</a> <a id="20482c17" class="tk">FRZ</a><a id="20482c20" class="tk">:</a>1;                 <span class="ct">/* Freeze Enable */</span></td></tr>
<tr name="20483" id="20483">
<td>20483</td><td>      <a id="20483c7" class="tk">vuint32_t</a> <a id="20483c17" class="tk">FEN</a><a id="20483c20" class="tk">:</a>1;                 <span class="ct">/* FIFO Enable */</span></td></tr>
<tr name="20484" id="20484">
<td>20484</td><td>      <a id="20484c7" class="tk">vuint32_t</a> <a id="20484c17" class="tk">HALT</a><a id="20484c21" class="tk">:</a>1;                <span class="ct">/* Halt Flexcan */</span></td></tr>
<tr name="20485" id="20485">
<td>20485</td><td></td></tr>
<tr name="20486" id="20486">
<td>20486</td><td><span class="pp">#ifndef</span> <a id="20486c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20487" id="20487">
<td>20487</td><td></td></tr>
<tr name="20488" id="20488">
<td>20488</td><td>      <a id="20488c7" class="tk">vuint32_t</a> <a id="20488c17" class="tk">NOT_RDY</a><a id="20488c24" class="tk">:</a>1;             <span class="ct">/* Flexcan Not Ready */</span></td></tr>
<tr name="20489" id="20489">
<td>20489</td><td></td></tr>
<tr name="20490" id="20490">
<td>20490</td><td><span class="pp">#else</span></td></tr>
<tr name="20491" id="20491">
<td>20491</td><td></td></tr>
<tr name="20492" id="20492">
<td>20492</td><td>      <a id="20492c7" class="tk">vuint32_t</a> <a id="20492c17" class="tk">NOTRDY</a><a id="20492c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20493" id="20493">
<td>20493</td><td></td></tr>
<tr name="20494" id="20494">
<td>20494</td><td><span class="pp">#endif</span></td></tr>
<tr name="20495" id="20495">
<td>20495</td><td></td></tr>
<tr name="20496" id="20496">
<td>20496</td><td><span class="pp">#ifndef</span> <a id="20496c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20497" id="20497">
<td>20497</td><td></td></tr>
<tr name="20498" id="20498">
<td>20498</td><td>      <a id="20498c7" class="tk">vuint32_t</a> <a id="20498c17" class="tk">WAK_MSK</a><a id="20498c24" class="tk">:</a>1;             <span class="ct">/* Wake Up Interrupt Mask */</span></td></tr>
<tr name="20499" id="20499">
<td>20499</td><td></td></tr>
<tr name="20500" id="20500">
<td>20500</td><td><span class="pp">#else</span></td></tr>
<tr name="20501" id="20501">
<td>20501</td><td></td></tr>
<tr name="20502" id="20502">
<td>20502</td><td>      <a id="20502c7" class="tk">vuint32_t</a> <a id="20502c17" class="tk">WAKMSK</a><a id="20502c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20503" id="20503">
<td>20503</td><td></td></tr>
<tr name="20504" id="20504">
<td>20504</td><td><span class="pp">#endif</span></td></tr>
<tr name="20505" id="20505">
<td>20505</td><td></td></tr>
<tr name="20506" id="20506">
<td>20506</td><td><span class="pp">#ifndef</span> <a id="20506c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20507" id="20507">
<td>20507</td><td></td></tr>
<tr name="20508" id="20508">
<td>20508</td><td>      <a id="20508c7" class="tk">vuint32_t</a> <a id="20508c17" class="tk">SOFT_RST</a><a id="20508c25" class="tk">:</a>1;            <span class="ct">/* Soft Reset */</span></td></tr>
<tr name="20509" id="20509">
<td>20509</td><td></td></tr>
<tr name="20510" id="20510">
<td>20510</td><td><span class="pp">#else</span></td></tr>
<tr name="20511" id="20511">
<td>20511</td><td></td></tr>
<tr name="20512" id="20512">
<td>20512</td><td>      <a id="20512c7" class="tk">vuint32_t</a> <a id="20512c17" class="tk">SOFTRST</a><a id="20512c24" class="tk">:</a>1;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20513" id="20513">
<td>20513</td><td></td></tr>
<tr name="20514" id="20514">
<td>20514</td><td><span class="pp">#endif</span></td></tr>
<tr name="20515" id="20515">
<td>20515</td><td></td></tr>
<tr name="20516" id="20516">
<td>20516</td><td><span class="pp">#ifndef</span> <a id="20516c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20517" id="20517">
<td>20517</td><td></td></tr>
<tr name="20518" id="20518">
<td>20518</td><td>      <a id="20518c7" class="tk">vuint32_t</a> <a id="20518c17" class="tk">FRZ_ACK</a><a id="20518c24" class="tk">:</a>1;             <span class="ct">/* Freeze Mode Acknowledge */</span></td></tr>
<tr name="20519" id="20519">
<td>20519</td><td></td></tr>
<tr name="20520" id="20520">
<td>20520</td><td><span class="pp">#else</span></td></tr>
<tr name="20521" id="20521">
<td>20521</td><td></td></tr>
<tr name="20522" id="20522">
<td>20522</td><td>      <a id="20522c7" class="tk">vuint32_t</a> <a id="20522c17" class="tk">FRZACK</a><a id="20522c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20523" id="20523">
<td>20523</td><td></td></tr>
<tr name="20524" id="20524">
<td>20524</td><td><span class="pp">#endif</span></td></tr>
<tr name="20525" id="20525">
<td>20525</td><td></td></tr>
<tr name="20526" id="20526">
<td>20526</td><td>      <a id="20526c7" class="tk">vuint32_t</a> <a id="20526c17" class="tk">SUPV</a><a id="20526c21" class="tk">:</a>1;                <span class="ct">/* Supervisor Mode */</span></td></tr>
<tr name="20527" id="20527">
<td>20527</td><td></td></tr>
<tr name="20528" id="20528">
<td>20528</td><td><span class="pp">#ifndef</span> <a id="20528c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20529" id="20529">
<td>20529</td><td></td></tr>
<tr name="20530" id="20530">
<td>20530</td><td>      <a id="20530c7" class="tk">vuint32_t</a> <a id="20530c17" class="tk">SLF_WAK</a><a id="20530c24" class="tk">:</a>1;             <span class="ct">/* Self Wake Up */</span></td></tr>
<tr name="20531" id="20531">
<td>20531</td><td></td></tr>
<tr name="20532" id="20532">
<td>20532</td><td><span class="pp">#else</span></td></tr>
<tr name="20533" id="20533">
<td>20533</td><td></td></tr>
<tr name="20534" id="20534">
<td>20534</td><td>      <a id="20534c7" class="tk">vuint32_t</a> <a id="20534c17" class="tk">SLFWAK</a><a id="20534c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20535" id="20535">
<td>20535</td><td></td></tr>
<tr name="20536" id="20536">
<td>20536</td><td><span class="pp">#endif</span></td></tr>
<tr name="20537" id="20537">
<td>20537</td><td></td></tr>
<tr name="20538" id="20538">
<td>20538</td><td><span class="pp">#ifndef</span> <a id="20538c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20539" id="20539">
<td>20539</td><td></td></tr>
<tr name="20540" id="20540">
<td>20540</td><td>      <a id="20540c7" class="tk">vuint32_t</a> <a id="20540c17" class="tk">WRN_EN</a><a id="20540c23" class="tk">:</a>1;              <span class="ct">/* Warning Interrupt Enable */</span></td></tr>
<tr name="20541" id="20541">
<td>20541</td><td></td></tr>
<tr name="20542" id="20542">
<td>20542</td><td><span class="pp">#else</span></td></tr>
<tr name="20543" id="20543">
<td>20543</td><td></td></tr>
<tr name="20544" id="20544">
<td>20544</td><td>      <a id="20544c7" class="tk">vuint32_t</a> <a id="20544c17" class="tk">WRNEN</a><a id="20544c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20545" id="20545">
<td>20545</td><td></td></tr>
<tr name="20546" id="20546">
<td>20546</td><td><span class="pp">#endif</span></td></tr>
<tr name="20547" id="20547">
<td>20547</td><td></td></tr>
<tr name="20548" id="20548">
<td>20548</td><td><span class="pp">#ifndef</span> <a id="20548c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20549" id="20549">
<td>20549</td><td></td></tr>
<tr name="20550" id="20550">
<td>20550</td><td>      <a id="20550c7" class="tk">vuint32_t</a> <a id="20550c17" class="tk">LPM_ACK</a><a id="20550c24" class="tk">:</a>1;             <span class="ct">/* Low Power Mode Acknowledge */</span></td></tr>
<tr name="20551" id="20551">
<td>20551</td><td></td></tr>
<tr name="20552" id="20552">
<td>20552</td><td><span class="pp">#else</span></td></tr>
<tr name="20553" id="20553">
<td>20553</td><td></td></tr>
<tr name="20554" id="20554">
<td>20554</td><td>      <a id="20554c7" class="tk">vuint32_t</a> <a id="20554c17" class="tk">LPMACK</a><a id="20554c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20555" id="20555">
<td>20555</td><td></td></tr>
<tr name="20556" id="20556">
<td>20556</td><td><span class="pp">#endif</span></td></tr>
<tr name="20557" id="20557">
<td>20557</td><td></td></tr>
<tr name="20558" id="20558">
<td>20558</td><td><span class="pp">#ifndef</span> <a id="20558c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20559" id="20559">
<td>20559</td><td></td></tr>
<tr name="20560" id="20560">
<td>20560</td><td>      <a id="20560c7" class="tk">vuint32_t</a> <a id="20560c17" class="tk">WAK_SRC</a><a id="20560c24" class="tk">:</a>1;             <span class="ct">/* Wake Up Source */</span></td></tr>
<tr name="20561" id="20561">
<td>20561</td><td></td></tr>
<tr name="20562" id="20562">
<td>20562</td><td><span class="pp">#else</span></td></tr>
<tr name="20563" id="20563">
<td>20563</td><td></td></tr>
<tr name="20564" id="20564">
<td>20564</td><td>      <a id="20564c7" class="tk">vuint32_t</a> <a id="20564c17" class="tk">WAKSRC</a><a id="20564c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20565" id="20565">
<td>20565</td><td></td></tr>
<tr name="20566" id="20566">
<td>20566</td><td><span class="pp">#endif</span></td></tr>
<tr name="20567" id="20567">
<td>20567</td><td></td></tr>
<tr name="20568" id="20568">
<td>20568</td><td>      <a id="20568c7" class="tk">vuint32_t</a> <a id="20568c17" class="tk">DOZE</a><a id="20568c21" class="tk">:</a>1;                <span class="ct">/* Doze Mode Enable */</span></td></tr>
<tr name="20569" id="20569">
<td>20569</td><td></td></tr>
<tr name="20570" id="20570">
<td>20570</td><td><span class="pp">#ifndef</span> <a id="20570c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20571" id="20571">
<td>20571</td><td></td></tr>
<tr name="20572" id="20572">
<td>20572</td><td>      <a id="20572c7" class="tk">vuint32_t</a> <a id="20572c17" class="tk">SRX_DIS</a><a id="20572c24" class="tk">:</a>1;             <span class="ct">/* Self Reception Disable */</span></td></tr>
<tr name="20573" id="20573">
<td>20573</td><td></td></tr>
<tr name="20574" id="20574">
<td>20574</td><td><span class="pp">#else</span></td></tr>
<tr name="20575" id="20575">
<td>20575</td><td></td></tr>
<tr name="20576" id="20576">
<td>20576</td><td>      <a id="20576c7" class="tk">vuint32_t</a> <a id="20576c17" class="tk">SRXDIS</a><a id="20576c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20577" id="20577">
<td>20577</td><td></td></tr>
<tr name="20578" id="20578">
<td>20578</td><td><span class="pp">#endif</span></td></tr>
<tr name="20579" id="20579">
<td>20579</td><td></td></tr>
<tr name="20580" id="20580">
<td>20580</td><td>      <a id="20580c7" class="tk">vuint32_t</a> <a id="20580c17" class="tk">BCC</a><a id="20580c20" class="tk">:</a>1;                 <span class="ct">/* Backwards Compatibility Configuration */</span></td></tr>
<tr name="20581" id="20581">
<td>20581</td><td>     <a id="20581c6" class="tk">vuint32_t</a><a id="20581c15" class="tk">:</a></td></tr>
<tr name="20582" id="20582">
<td>20582</td><td>      2;</td></tr>
<tr name="20583" id="20583">
<td>20583</td><td>      <a id="20583c7" class="tk">vuint32_t</a> <a id="20583c17" class="tk">LPRIO_EN</a><a id="20583c25" class="tk">:</a>1;            <span class="ct">/* Local Priority Enable */</span></td></tr>
<tr name="20584" id="20584">
<td>20584</td><td>      <a id="20584c7" class="tk">vuint32_t</a> <a id="20584c17" class="tk">AEN</a><a id="20584c20" class="tk">:</a>1;                 <span class="ct">/* Abort Enable */</span></td></tr>
<tr name="20585" id="20585">
<td>20585</td><td>     <a id="20585c6" class="tk">vuint32_t</a><a id="20585c15" class="tk">:</a></td></tr>
<tr name="20586" id="20586">
<td>20586</td><td>      2;</td></tr>
<tr name="20587" id="20587">
<td>20587</td><td>      <a id="20587c7" class="tk">vuint32_t</a> <a id="20587c17" class="tk">IDAM</a><a id="20587c21" class="tk">:</a>2;                <span class="ct">/* ID Acceptance Mode */</span></td></tr>
<tr name="20588" id="20588">
<td>20588</td><td>     <a id="20588c6" class="tk">vuint32_t</a><a id="20588c15" class="tk">:</a></td></tr>
<tr name="20589" id="20589">
<td>20589</td><td>      2;</td></tr>
<tr name="20590" id="20590">
<td>20590</td><td>      <a id="20590c7" class="tk">vuint32_t</a> <a id="20590c17" class="tk">MAXMB</a><a id="20590c22" class="tk">:</a>6;               <span class="ct">/* Maximum Number of Message Buffers */</span></td></tr>
<tr name="20591" id="20591">
<td>20591</td><td>    <span class="br">}</span> <a id="20591c7" class="tk">B</a>;</td></tr>
<tr name="20592" id="20592">
<td>20592</td><td>  <span class="br">}</span> <a id="20592c5" class="tk">FLEXCAN_MCR_32B_tag</a>;</td></tr>
<tr name="20593" id="20593">
<td>20593</td><td></td></tr>
<tr name="20594" id="20594">
<td>20594</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CTRL -  Control Register */</span></td></tr>
<tr name="20595" id="20595">
<td>20595</td><td>    <a id="20595c5" class="tk">vuint32_t</a> <a id="20595c15" class="tk">R</a>;</td></tr>
<tr name="20596" id="20596">
<td>20596</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="20597" id="20597">
<td>20597</td><td>      <a id="20597c7" class="tk">vuint32_t</a> <a id="20597c17" class="tk">PRESDIV</a><a id="20597c24" class="tk">:</a>8;             <span class="ct">/* Prescaler Divsion Factor */</span></td></tr>
<tr name="20598" id="20598">
<td>20598</td><td>      <a id="20598c7" class="tk">vuint32_t</a> <a id="20598c17" class="tk">RJW</a><a id="20598c20" class="tk">:</a>2;                 <span class="ct">/* Resync Jump Width */</span></td></tr>
<tr name="20599" id="20599">
<td>20599</td><td>      <a id="20599c7" class="tk">vuint32_t</a> <a id="20599c17" class="tk">PSEG1</a><a id="20599c22" class="tk">:</a>3;               <span class="ct">/* Phase Segment 1 */</span></td></tr>
<tr name="20600" id="20600">
<td>20600</td><td>      <a id="20600c7" class="tk">vuint32_t</a> <a id="20600c17" class="tk">PSEG2</a><a id="20600c22" class="tk">:</a>3;               <span class="ct">/* Phase Segment 2 */</span></td></tr>
<tr name="20601" id="20601">
<td>20601</td><td></td></tr>
<tr name="20602" id="20602">
<td>20602</td><td><span class="pp">#ifndef</span> <a id="20602c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20603" id="20603">
<td>20603</td><td></td></tr>
<tr name="20604" id="20604">
<td>20604</td><td>      <a id="20604c7" class="tk">vuint32_t</a> <a id="20604c17" class="tk">BOFF_MSK</a><a id="20604c25" class="tk">:</a>1;            <span class="ct">/* Bus Off Mask */</span></td></tr>
<tr name="20605" id="20605">
<td>20605</td><td></td></tr>
<tr name="20606" id="20606">
<td>20606</td><td><span class="pp">#else</span></td></tr>
<tr name="20607" id="20607">
<td>20607</td><td></td></tr>
<tr name="20608" id="20608">
<td>20608</td><td>      <a id="20608c7" class="tk">vuint32_t</a> <a id="20608c17" class="tk">BOFFMSK</a><a id="20608c24" class="tk">:</a>1;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20609" id="20609">
<td>20609</td><td></td></tr>
<tr name="20610" id="20610">
<td>20610</td><td><span class="pp">#endif</span></td></tr>
<tr name="20611" id="20611">
<td>20611</td><td></td></tr>
<tr name="20612" id="20612">
<td>20612</td><td><span class="pp">#ifndef</span> <a id="20612c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20613" id="20613">
<td>20613</td><td></td></tr>
<tr name="20614" id="20614">
<td>20614</td><td>      <a id="20614c7" class="tk">vuint32_t</a> <a id="20614c17" class="tk">ERR_MSK</a><a id="20614c24" class="tk">:</a>1;             <span class="ct">/* Error Mask */</span></td></tr>
<tr name="20615" id="20615">
<td>20615</td><td></td></tr>
<tr name="20616" id="20616">
<td>20616</td><td><span class="pp">#else</span></td></tr>
<tr name="20617" id="20617">
<td>20617</td><td></td></tr>
<tr name="20618" id="20618">
<td>20618</td><td>      <a id="20618c7" class="tk">vuint32_t</a> <a id="20618c17" class="tk">ERRMSK</a><a id="20618c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20619" id="20619">
<td>20619</td><td></td></tr>
<tr name="20620" id="20620">
<td>20620</td><td><span class="pp">#endif</span></td></tr>
<tr name="20621" id="20621">
<td>20621</td><td></td></tr>
<tr name="20622" id="20622">
<td>20622</td><td><span class="pp">#ifndef</span> <a id="20622c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20623" id="20623">
<td>20623</td><td></td></tr>
<tr name="20624" id="20624">
<td>20624</td><td>      <a id="20624c7" class="tk">vuint32_t</a> <a id="20624c17" class="tk">CLK_SRC</a><a id="20624c24" class="tk">:</a>1;             <span class="ct">/* CAN Engine Clock Source */</span></td></tr>
<tr name="20625" id="20625">
<td>20625</td><td></td></tr>
<tr name="20626" id="20626">
<td>20626</td><td><span class="pp">#else</span></td></tr>
<tr name="20627" id="20627">
<td>20627</td><td></td></tr>
<tr name="20628" id="20628">
<td>20628</td><td>      <a id="20628c7" class="tk">vuint32_t</a> <a id="20628c17" class="tk">CLKSRC</a><a id="20628c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20629" id="20629">
<td>20629</td><td></td></tr>
<tr name="20630" id="20630">
<td>20630</td><td><span class="pp">#endif</span></td></tr>
<tr name="20631" id="20631">
<td>20631</td><td></td></tr>
<tr name="20632" id="20632">
<td>20632</td><td>      <a id="20632c7" class="tk">vuint32_t</a> <a id="20632c17" class="tk">LPB</a><a id="20632c20" class="tk">:</a>1;                 <span class="ct">/* Loop Back */</span></td></tr>
<tr name="20633" id="20633">
<td>20633</td><td></td></tr>
<tr name="20634" id="20634">
<td>20634</td><td><span class="pp">#ifndef</span> <a id="20634c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20635" id="20635">
<td>20635</td><td></td></tr>
<tr name="20636" id="20636">
<td>20636</td><td>      <a id="20636c7" class="tk">vuint32_t</a> <a id="20636c17" class="tk">TWRN_MSK</a><a id="20636c25" class="tk">:</a>1;            <span class="ct">/* Tx Warning Interrupt Mask */</span></td></tr>
<tr name="20637" id="20637">
<td>20637</td><td></td></tr>
<tr name="20638" id="20638">
<td>20638</td><td><span class="pp">#else</span></td></tr>
<tr name="20639" id="20639">
<td>20639</td><td></td></tr>
<tr name="20640" id="20640">
<td>20640</td><td>      <a id="20640c7" class="tk">vuint32_t</a> <a id="20640c17" class="tk">TWRNMSK</a><a id="20640c24" class="tk">:</a>1;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20641" id="20641">
<td>20641</td><td></td></tr>
<tr name="20642" id="20642">
<td>20642</td><td><span class="pp">#endif</span></td></tr>
<tr name="20643" id="20643">
<td>20643</td><td></td></tr>
<tr name="20644" id="20644">
<td>20644</td><td><span class="pp">#ifndef</span> <a id="20644c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20645" id="20645">
<td>20645</td><td></td></tr>
<tr name="20646" id="20646">
<td>20646</td><td>      <a id="20646c7" class="tk">vuint32_t</a> <a id="20646c17" class="tk">RWRN_MSK</a><a id="20646c25" class="tk">:</a>1;            <span class="ct">/* Rx Warning Interrupt Mask */</span></td></tr>
<tr name="20647" id="20647">
<td>20647</td><td></td></tr>
<tr name="20648" id="20648">
<td>20648</td><td><span class="pp">#else</span></td></tr>
<tr name="20649" id="20649">
<td>20649</td><td></td></tr>
<tr name="20650" id="20650">
<td>20650</td><td>      <a id="20650c7" class="tk">vuint32_t</a> <a id="20650c17" class="tk">RWRNMSK</a><a id="20650c24" class="tk">:</a>1;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20651" id="20651">
<td>20651</td><td></td></tr>
<tr name="20652" id="20652">
<td>20652</td><td><span class="pp">#endif</span></td></tr>
<tr name="20653" id="20653">
<td>20653</td><td></td></tr>
<tr name="20654" id="20654">
<td>20654</td><td>     <a id="20654c6" class="tk">vuint32_t</a><a id="20654c15" class="tk">:</a></td></tr>
<tr name="20655" id="20655">
<td>20655</td><td>      2;</td></tr>
<tr name="20656" id="20656">
<td>20656</td><td>      <a id="20656c7" class="tk">vuint32_t</a> <a id="20656c17" class="tk">SMP</a><a id="20656c20" class="tk">:</a>1;                 <span class="ct">/* Sampling Mode */</span></td></tr>
<tr name="20657" id="20657">
<td>20657</td><td></td></tr>
<tr name="20658" id="20658">
<td>20658</td><td><span class="pp">#ifndef</span> <a id="20658c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20659" id="20659">
<td>20659</td><td></td></tr>
<tr name="20660" id="20660">
<td>20660</td><td>      <a id="20660c7" class="tk">vuint32_t</a> <a id="20660c17" class="tk">BOFF_REC</a><a id="20660c25" class="tk">:</a>1;            <span class="ct">/* Bus Off Recovery Mode */</span></td></tr>
<tr name="20661" id="20661">
<td>20661</td><td></td></tr>
<tr name="20662" id="20662">
<td>20662</td><td><span class="pp">#else</span></td></tr>
<tr name="20663" id="20663">
<td>20663</td><td></td></tr>
<tr name="20664" id="20664">
<td>20664</td><td>      <a id="20664c7" class="tk">vuint32_t</a> <a id="20664c17" class="tk">BOFFREC</a><a id="20664c24" class="tk">:</a>1;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20665" id="20665">
<td>20665</td><td></td></tr>
<tr name="20666" id="20666">
<td>20666</td><td><span class="pp">#endif</span></td></tr>
<tr name="20667" id="20667">
<td>20667</td><td></td></tr>
<tr name="20668" id="20668">
<td>20668</td><td>      <a id="20668c7" class="tk">vuint32_t</a> <a id="20668c17" class="tk">TSYN</a><a id="20668c21" class="tk">:</a>1;                <span class="ct">/* Timer Sync Mode */</span></td></tr>
<tr name="20669" id="20669">
<td>20669</td><td>      <a id="20669c7" class="tk">vuint32_t</a> <a id="20669c17" class="tk">LBUF</a><a id="20669c21" class="tk">:</a>1;                <span class="ct">/* Lowest Buffer Transmitted First */</span></td></tr>
<tr name="20670" id="20670">
<td>20670</td><td>      <a id="20670c7" class="tk">vuint32_t</a> <a id="20670c17" class="tk">LOM</a><a id="20670c20" class="tk">:</a>1;                 <span class="ct">/* Listen-Only Mode */</span></td></tr>
<tr name="20671" id="20671">
<td>20671</td><td>      <a id="20671c7" class="tk">vuint32_t</a> <a id="20671c17" class="tk">PROPSEG</a><a id="20671c24" class="tk">:</a>3;             <span class="ct">/* Propagation Segment */</span></td></tr>
<tr name="20672" id="20672">
<td>20672</td><td>    <span class="br">}</span> <a id="20672c7" class="tk">B</a>;</td></tr>
<tr name="20673" id="20673">
<td>20673</td><td>  <span class="br">}</span> <a id="20673c5" class="tk">FLEXCAN_CTRL_32B_tag</a>;</td></tr>
<tr name="20674" id="20674">
<td>20674</td><td></td></tr>
<tr name="20675" id="20675">
<td>20675</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* TIMER - Free Running Timer */</span></td></tr>
<tr name="20676" id="20676">
<td>20676</td><td>    <a id="20676c5" class="tk">vuint32_t</a> <a id="20676c15" class="tk">R</a>;</td></tr>
<tr name="20677" id="20677">
<td>20677</td><td>  <span class="br">}</span> <a id="20677c5" class="tk">FLEXCAN_TIMER_32B_tag</a>;</td></tr>
<tr name="20678" id="20678">
<td>20678</td><td></td></tr>
<tr name="20679" id="20679">
<td>20679</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* RXGMASK - Rx Global Mask Register */</span></td></tr>
<tr name="20680" id="20680">
<td>20680</td><td>    <a id="20680c5" class="tk">vuint32_t</a> <a id="20680c15" class="tk">R</a>;</td></tr>
<tr name="20681" id="20681">
<td>20681</td><td></td></tr>
<tr name="20682" id="20682">
<td>20682</td><td><span class="pp">#ifdef</span> <a id="20682c8" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20683" id="20683">
<td>20683</td><td></td></tr>
<tr name="20684" id="20684">
<td>20684</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="20685" id="20685">
<td>20685</td><td>      <a id="20685c7" class="tk">vuint32_t</a> <a id="20685c17" class="tk">MI</a><a id="20685c19" class="tk">:</a>32;                 <span class="ct">/* deprecated field -- do not use */</span></td></tr>
<tr name="20686" id="20686">
<td>20686</td><td>    <span class="br">}</span> <a id="20686c7" class="tk">B</a>;</td></tr>
<tr name="20687" id="20687">
<td>20687</td><td></td></tr>
<tr name="20688" id="20688">
<td>20688</td><td><span class="pp">#endif</span></td></tr>
<tr name="20689" id="20689">
<td>20689</td><td></td></tr>
<tr name="20690" id="20690">
<td>20690</td><td>  <span class="br">}</span> <a id="20690c5" class="tk">FLEXCAN_RXGMASK_32B_tag</a>;</td></tr>
<tr name="20691" id="20691">
<td>20691</td><td></td></tr>
<tr name="20692" id="20692">
<td>20692</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* RX14MASK - Rx 14 Mask Register */</span></td></tr>
<tr name="20693" id="20693">
<td>20693</td><td>    <a id="20693c5" class="tk">vuint32_t</a> <a id="20693c15" class="tk">R</a>;</td></tr>
<tr name="20694" id="20694">
<td>20694</td><td></td></tr>
<tr name="20695" id="20695">
<td>20695</td><td><span class="pp">#ifdef</span> <a id="20695c8" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20696" id="20696">
<td>20696</td><td></td></tr>
<tr name="20697" id="20697">
<td>20697</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="20698" id="20698">
<td>20698</td><td>      <a id="20698c7" class="tk">vuint32_t</a> <a id="20698c17" class="tk">MI</a><a id="20698c19" class="tk">:</a>32;                 <span class="ct">/* deprecated field -- do not use */</span></td></tr>
<tr name="20699" id="20699">
<td>20699</td><td>    <span class="br">}</span> <a id="20699c7" class="tk">B</a>;</td></tr>
<tr name="20700" id="20700">
<td>20700</td><td></td></tr>
<tr name="20701" id="20701">
<td>20701</td><td><span class="pp">#endif</span></td></tr>
<tr name="20702" id="20702">
<td>20702</td><td></td></tr>
<tr name="20703" id="20703">
<td>20703</td><td>  <span class="br">}</span> <a id="20703c5" class="tk">FLEXCAN_RX14MASK_32B_tag</a>;</td></tr>
<tr name="20704" id="20704">
<td>20704</td><td></td></tr>
<tr name="20705" id="20705">
<td>20705</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* RX15MASK - Rx 15 Mask Register */</span></td></tr>
<tr name="20706" id="20706">
<td>20706</td><td>    <a id="20706c5" class="tk">vuint32_t</a> <a id="20706c15" class="tk">R</a>;</td></tr>
<tr name="20707" id="20707">
<td>20707</td><td></td></tr>
<tr name="20708" id="20708">
<td>20708</td><td><span class="pp">#ifdef</span> <a id="20708c8" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20709" id="20709">
<td>20709</td><td></td></tr>
<tr name="20710" id="20710">
<td>20710</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="20711" id="20711">
<td>20711</td><td>      <a id="20711c7" class="tk">vuint32_t</a> <a id="20711c17" class="tk">MI</a><a id="20711c19" class="tk">:</a>32;                 <span class="ct">/* deprecated field -- do not use */</span></td></tr>
<tr name="20712" id="20712">
<td>20712</td><td>    <span class="br">}</span> <a id="20712c7" class="tk">B</a>;</td></tr>
<tr name="20713" id="20713">
<td>20713</td><td></td></tr>
<tr name="20714" id="20714">
<td>20714</td><td><span class="pp">#endif</span></td></tr>
<tr name="20715" id="20715">
<td>20715</td><td></td></tr>
<tr name="20716" id="20716">
<td>20716</td><td>  <span class="br">}</span> <a id="20716c5" class="tk">FLEXCAN_RX15MASK_32B_tag</a>;</td></tr>
<tr name="20717" id="20717">
<td>20717</td><td></td></tr>
<tr name="20718" id="20718">
<td>20718</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ECR - Error Counter Register */</span></td></tr>
<tr name="20719" id="20719">
<td>20719</td><td>    <a id="20719c5" class="tk">vuint32_t</a> <a id="20719c15" class="tk">R</a>;</td></tr>
<tr name="20720" id="20720">
<td>20720</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="20721" id="20721">
<td>20721</td><td>     <a id="20721c6" class="tk">vuint32_t</a><a id="20721c15" class="tk">:</a></td></tr>
<tr name="20722" id="20722">
<td>20722</td><td>      16;</td></tr>
<tr name="20723" id="20723">
<td>20723</td><td></td></tr>
<tr name="20724" id="20724">
<td>20724</td><td><span class="pp">#ifndef</span> <a id="20724c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20725" id="20725">
<td>20725</td><td></td></tr>
<tr name="20726" id="20726">
<td>20726</td><td>      <a id="20726c7" class="tk">vuint32_t</a> <a id="20726c17" class="tk">RX_ERR_COUNTER</a><a id="20726c31" class="tk">:</a>8;      <span class="ct">/* Rx Error Counter */</span></td></tr>
<tr name="20727" id="20727">
<td>20727</td><td></td></tr>
<tr name="20728" id="20728">
<td>20728</td><td><span class="pp">#else</span></td></tr>
<tr name="20729" id="20729">
<td>20729</td><td></td></tr>
<tr name="20730" id="20730">
<td>20730</td><td>      <a id="20730c7" class="tk">vuint32_t</a> <a id="20730c17" class="tk">RXECNT</a><a id="20730c23" class="tk">:</a>8;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20731" id="20731">
<td>20731</td><td></td></tr>
<tr name="20732" id="20732">
<td>20732</td><td><span class="pp">#endif</span></td></tr>
<tr name="20733" id="20733">
<td>20733</td><td></td></tr>
<tr name="20734" id="20734">
<td>20734</td><td><span class="pp">#ifndef</span> <a id="20734c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20735" id="20735">
<td>20735</td><td></td></tr>
<tr name="20736" id="20736">
<td>20736</td><td>      <a id="20736c7" class="tk">vuint32_t</a> <a id="20736c17" class="tk">TX_ERR_COUNTER</a><a id="20736c31" class="tk">:</a>8;      <span class="ct">/* Tx Error Counter */</span></td></tr>
<tr name="20737" id="20737">
<td>20737</td><td></td></tr>
<tr name="20738" id="20738">
<td>20738</td><td><span class="pp">#else</span></td></tr>
<tr name="20739" id="20739">
<td>20739</td><td></td></tr>
<tr name="20740" id="20740">
<td>20740</td><td>      <a id="20740c7" class="tk">vuint32_t</a> <a id="20740c17" class="tk">TXECNT</a><a id="20740c23" class="tk">:</a>8;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20741" id="20741">
<td>20741</td><td></td></tr>
<tr name="20742" id="20742">
<td>20742</td><td><span class="pp">#endif</span></td></tr>
<tr name="20743" id="20743">
<td>20743</td><td></td></tr>
<tr name="20744" id="20744">
<td>20744</td><td>    <span class="br">}</span> <a id="20744c7" class="tk">B</a>;</td></tr>
<tr name="20745" id="20745">
<td>20745</td><td>  <span class="br">}</span> <a id="20745c5" class="tk">FLEXCAN_ECR_32B_tag</a>;</td></tr>
<tr name="20746" id="20746">
<td>20746</td><td></td></tr>
<tr name="20747" id="20747">
<td>20747</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ESR - Error and Status Register */</span></td></tr>
<tr name="20748" id="20748">
<td>20748</td><td>    <a id="20748c5" class="tk">vuint32_t</a> <a id="20748c15" class="tk">R</a>;</td></tr>
<tr name="20749" id="20749">
<td>20749</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="20750" id="20750">
<td>20750</td><td>     <a id="20750c6" class="tk">vuint32_t</a><a id="20750c15" class="tk">:</a></td></tr>
<tr name="20751" id="20751">
<td>20751</td><td>      14;</td></tr>
<tr name="20752" id="20752">
<td>20752</td><td></td></tr>
<tr name="20753" id="20753">
<td>20753</td><td><span class="pp">#ifndef</span> <a id="20753c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20754" id="20754">
<td>20754</td><td></td></tr>
<tr name="20755" id="20755">
<td>20755</td><td>      <a id="20755c7" class="tk">vuint32_t</a> <a id="20755c17" class="tk">TWRN_INT</a><a id="20755c25" class="tk">:</a>1;            <span class="ct">/* Tx Warning Interrupt Flag */</span></td></tr>
<tr name="20756" id="20756">
<td>20756</td><td></td></tr>
<tr name="20757" id="20757">
<td>20757</td><td><span class="pp">#else</span></td></tr>
<tr name="20758" id="20758">
<td>20758</td><td></td></tr>
<tr name="20759" id="20759">
<td>20759</td><td>      <a id="20759c7" class="tk">vuint32_t</a> <a id="20759c17" class="tk">TWRNINT</a><a id="20759c24" class="tk">:</a>1;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20760" id="20760">
<td>20760</td><td></td></tr>
<tr name="20761" id="20761">
<td>20761</td><td><span class="pp">#endif</span></td></tr>
<tr name="20762" id="20762">
<td>20762</td><td></td></tr>
<tr name="20763" id="20763">
<td>20763</td><td><span class="pp">#ifndef</span> <a id="20763c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20764" id="20764">
<td>20764</td><td></td></tr>
<tr name="20765" id="20765">
<td>20765</td><td>      <a id="20765c7" class="tk">vuint32_t</a> <a id="20765c17" class="tk">RWRN_INT</a><a id="20765c25" class="tk">:</a>1;            <span class="ct">/* Rx Warning Interrupt Flag */</span></td></tr>
<tr name="20766" id="20766">
<td>20766</td><td></td></tr>
<tr name="20767" id="20767">
<td>20767</td><td><span class="pp">#else</span></td></tr>
<tr name="20768" id="20768">
<td>20768</td><td></td></tr>
<tr name="20769" id="20769">
<td>20769</td><td>      <a id="20769c7" class="tk">vuint32_t</a> <a id="20769c17" class="tk">RWRNINT</a><a id="20769c24" class="tk">:</a>1;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20770" id="20770">
<td>20770</td><td></td></tr>
<tr name="20771" id="20771">
<td>20771</td><td><span class="pp">#endif</span></td></tr>
<tr name="20772" id="20772">
<td>20772</td><td></td></tr>
<tr name="20773" id="20773">
<td>20773</td><td><span class="pp">#ifndef</span> <a id="20773c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20774" id="20774">
<td>20774</td><td></td></tr>
<tr name="20775" id="20775">
<td>20775</td><td>      <a id="20775c7" class="tk">vuint32_t</a> <a id="20775c17" class="tk">BIT1_ERR</a><a id="20775c25" class="tk">:</a>1;            <span class="ct">/* Bit 1 Error */</span></td></tr>
<tr name="20776" id="20776">
<td>20776</td><td></td></tr>
<tr name="20777" id="20777">
<td>20777</td><td><span class="pp">#else</span></td></tr>
<tr name="20778" id="20778">
<td>20778</td><td></td></tr>
<tr name="20779" id="20779">
<td>20779</td><td>      <a id="20779c7" class="tk">vuint32_t</a> <a id="20779c17" class="tk">BIT1ERR</a><a id="20779c24" class="tk">:</a>1;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20780" id="20780">
<td>20780</td><td></td></tr>
<tr name="20781" id="20781">
<td>20781</td><td><span class="pp">#endif</span></td></tr>
<tr name="20782" id="20782">
<td>20782</td><td></td></tr>
<tr name="20783" id="20783">
<td>20783</td><td><span class="pp">#ifndef</span> <a id="20783c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20784" id="20784">
<td>20784</td><td></td></tr>
<tr name="20785" id="20785">
<td>20785</td><td>      <a id="20785c7" class="tk">vuint32_t</a> <a id="20785c17" class="tk">BIT0_ERR</a><a id="20785c25" class="tk">:</a>1;            <span class="ct">/* Bit 0 Error */</span></td></tr>
<tr name="20786" id="20786">
<td>20786</td><td></td></tr>
<tr name="20787" id="20787">
<td>20787</td><td><span class="pp">#else</span></td></tr>
<tr name="20788" id="20788">
<td>20788</td><td></td></tr>
<tr name="20789" id="20789">
<td>20789</td><td>      <a id="20789c7" class="tk">vuint32_t</a> <a id="20789c17" class="tk">BIT0ERR</a><a id="20789c24" class="tk">:</a>1;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20790" id="20790">
<td>20790</td><td></td></tr>
<tr name="20791" id="20791">
<td>20791</td><td><span class="pp">#endif</span></td></tr>
<tr name="20792" id="20792">
<td>20792</td><td></td></tr>
<tr name="20793" id="20793">
<td>20793</td><td><span class="pp">#ifndef</span> <a id="20793c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20794" id="20794">
<td>20794</td><td></td></tr>
<tr name="20795" id="20795">
<td>20795</td><td>      <a id="20795c7" class="tk">vuint32_t</a> <a id="20795c17" class="tk">ACK_ERR</a><a id="20795c24" class="tk">:</a>1;             <span class="ct">/* Acknowledge Error */</span></td></tr>
<tr name="20796" id="20796">
<td>20796</td><td></td></tr>
<tr name="20797" id="20797">
<td>20797</td><td><span class="pp">#else</span></td></tr>
<tr name="20798" id="20798">
<td>20798</td><td></td></tr>
<tr name="20799" id="20799">
<td>20799</td><td>      <a id="20799c7" class="tk">vuint32_t</a> <a id="20799c17" class="tk">ACKERR</a><a id="20799c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20800" id="20800">
<td>20800</td><td></td></tr>
<tr name="20801" id="20801">
<td>20801</td><td><span class="pp">#endif</span></td></tr>
<tr name="20802" id="20802">
<td>20802</td><td></td></tr>
<tr name="20803" id="20803">
<td>20803</td><td><span class="pp">#ifndef</span> <a id="20803c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20804" id="20804">
<td>20804</td><td></td></tr>
<tr name="20805" id="20805">
<td>20805</td><td>      <a id="20805c7" class="tk">vuint32_t</a> <a id="20805c17" class="tk">CRC_ERR</a><a id="20805c24" class="tk">:</a>1;             <span class="ct">/* Cyclic Redundancy Check Error */</span></td></tr>
<tr name="20806" id="20806">
<td>20806</td><td></td></tr>
<tr name="20807" id="20807">
<td>20807</td><td><span class="pp">#else</span></td></tr>
<tr name="20808" id="20808">
<td>20808</td><td></td></tr>
<tr name="20809" id="20809">
<td>20809</td><td>      <a id="20809c7" class="tk">vuint32_t</a> <a id="20809c17" class="tk">CRCERR</a><a id="20809c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20810" id="20810">
<td>20810</td><td></td></tr>
<tr name="20811" id="20811">
<td>20811</td><td><span class="pp">#endif</span></td></tr>
<tr name="20812" id="20812">
<td>20812</td><td></td></tr>
<tr name="20813" id="20813">
<td>20813</td><td><span class="pp">#ifndef</span> <a id="20813c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20814" id="20814">
<td>20814</td><td></td></tr>
<tr name="20815" id="20815">
<td>20815</td><td>      <a id="20815c7" class="tk">vuint32_t</a> <a id="20815c17" class="tk">FRM_ERR</a><a id="20815c24" class="tk">:</a>1;             <span class="ct">/* Form Error */</span></td></tr>
<tr name="20816" id="20816">
<td>20816</td><td></td></tr>
<tr name="20817" id="20817">
<td>20817</td><td><span class="pp">#else</span></td></tr>
<tr name="20818" id="20818">
<td>20818</td><td></td></tr>
<tr name="20819" id="20819">
<td>20819</td><td>      <a id="20819c7" class="tk">vuint32_t</a> <a id="20819c17" class="tk">FRMERR</a><a id="20819c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20820" id="20820">
<td>20820</td><td></td></tr>
<tr name="20821" id="20821">
<td>20821</td><td><span class="pp">#endif</span></td></tr>
<tr name="20822" id="20822">
<td>20822</td><td></td></tr>
<tr name="20823" id="20823">
<td>20823</td><td><span class="pp">#ifndef</span> <a id="20823c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20824" id="20824">
<td>20824</td><td></td></tr>
<tr name="20825" id="20825">
<td>20825</td><td>      <a id="20825c7" class="tk">vuint32_t</a> <a id="20825c17" class="tk">STF_ERR</a><a id="20825c24" class="tk">:</a>1;             <span class="ct">/* Stuffing Error */</span></td></tr>
<tr name="20826" id="20826">
<td>20826</td><td></td></tr>
<tr name="20827" id="20827">
<td>20827</td><td><span class="pp">#else</span></td></tr>
<tr name="20828" id="20828">
<td>20828</td><td></td></tr>
<tr name="20829" id="20829">
<td>20829</td><td>      <a id="20829c7" class="tk">vuint32_t</a> <a id="20829c17" class="tk">STFERR</a><a id="20829c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20830" id="20830">
<td>20830</td><td></td></tr>
<tr name="20831" id="20831">
<td>20831</td><td><span class="pp">#endif</span></td></tr>
<tr name="20832" id="20832">
<td>20832</td><td></td></tr>
<tr name="20833" id="20833">
<td>20833</td><td><span class="pp">#ifndef</span> <a id="20833c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20834" id="20834">
<td>20834</td><td></td></tr>
<tr name="20835" id="20835">
<td>20835</td><td>      <a id="20835c7" class="tk">vuint32_t</a> <a id="20835c17" class="tk">TX_WRN</a><a id="20835c23" class="tk">:</a>1;              <span class="ct">/* Tx Error Counter */</span></td></tr>
<tr name="20836" id="20836">
<td>20836</td><td></td></tr>
<tr name="20837" id="20837">
<td>20837</td><td><span class="pp">#else</span></td></tr>
<tr name="20838" id="20838">
<td>20838</td><td></td></tr>
<tr name="20839" id="20839">
<td>20839</td><td>      <a id="20839c7" class="tk">vuint32_t</a> <a id="20839c17" class="tk">TXWRN</a><a id="20839c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20840" id="20840">
<td>20840</td><td></td></tr>
<tr name="20841" id="20841">
<td>20841</td><td><span class="pp">#endif</span></td></tr>
<tr name="20842" id="20842">
<td>20842</td><td></td></tr>
<tr name="20843" id="20843">
<td>20843</td><td><span class="pp">#ifndef</span> <a id="20843c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20844" id="20844">
<td>20844</td><td></td></tr>
<tr name="20845" id="20845">
<td>20845</td><td>      <a id="20845c7" class="tk">vuint32_t</a> <a id="20845c17" class="tk">RX_WRN</a><a id="20845c23" class="tk">:</a>1;              <span class="ct">/* Rx Error Counter */</span></td></tr>
<tr name="20846" id="20846">
<td>20846</td><td></td></tr>
<tr name="20847" id="20847">
<td>20847</td><td><span class="pp">#else</span></td></tr>
<tr name="20848" id="20848">
<td>20848</td><td></td></tr>
<tr name="20849" id="20849">
<td>20849</td><td>      <a id="20849c7" class="tk">vuint32_t</a> <a id="20849c17" class="tk">RXWRN</a><a id="20849c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20850" id="20850">
<td>20850</td><td></td></tr>
<tr name="20851" id="20851">
<td>20851</td><td><span class="pp">#endif</span></td></tr>
<tr name="20852" id="20852">
<td>20852</td><td></td></tr>
<tr name="20853" id="20853">
<td>20853</td><td>      <a id="20853c7" class="tk">vuint32_t</a> <a id="20853c17" class="tk">IDLE</a><a id="20853c21" class="tk">:</a>1;                <span class="ct">/* CAN bus Idle State */</span></td></tr>
<tr name="20854" id="20854">
<td>20854</td><td>      <a id="20854c7" class="tk">vuint32_t</a> <a id="20854c17" class="tk">TXRX</a><a id="20854c21" class="tk">:</a>1;                <span class="ct">/* Current Flexcan Status */</span></td></tr>
<tr name="20855" id="20855">
<td>20855</td><td></td></tr>
<tr name="20856" id="20856">
<td>20856</td><td><span class="pp">#ifndef</span> <a id="20856c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20857" id="20857">
<td>20857</td><td></td></tr>
<tr name="20858" id="20858">
<td>20858</td><td>      <a id="20858c7" class="tk">vuint32_t</a> <a id="20858c17" class="tk">FLT_CONF</a><a id="20858c25" class="tk">:</a>2;            <span class="ct">/* Fault Confinement State */</span></td></tr>
<tr name="20859" id="20859">
<td>20859</td><td></td></tr>
<tr name="20860" id="20860">
<td>20860</td><td><span class="pp">#else</span></td></tr>
<tr name="20861" id="20861">
<td>20861</td><td></td></tr>
<tr name="20862" id="20862">
<td>20862</td><td>      <a id="20862c7" class="tk">vuint32_t</a> <a id="20862c17" class="tk">FLTCONF</a><a id="20862c24" class="tk">:</a>2;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20863" id="20863">
<td>20863</td><td></td></tr>
<tr name="20864" id="20864">
<td>20864</td><td><span class="pp">#endif</span></td></tr>
<tr name="20865" id="20865">
<td>20865</td><td></td></tr>
<tr name="20866" id="20866">
<td>20866</td><td>     <a id="20866c6" class="tk">vuint32_t</a><a id="20866c15" class="tk">:</a></td></tr>
<tr name="20867" id="20867">
<td>20867</td><td>      1;</td></tr>
<tr name="20868" id="20868">
<td>20868</td><td></td></tr>
<tr name="20869" id="20869">
<td>20869</td><td><span class="pp">#ifndef</span> <a id="20869c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20870" id="20870">
<td>20870</td><td></td></tr>
<tr name="20871" id="20871">
<td>20871</td><td>      <a id="20871c7" class="tk">vuint32_t</a> <a id="20871c17" class="tk">BOFF_INT</a><a id="20871c25" class="tk">:</a>1;            <span class="ct">/* Bus Off Interrupt */</span></td></tr>
<tr name="20872" id="20872">
<td>20872</td><td></td></tr>
<tr name="20873" id="20873">
<td>20873</td><td><span class="pp">#else</span></td></tr>
<tr name="20874" id="20874">
<td>20874</td><td></td></tr>
<tr name="20875" id="20875">
<td>20875</td><td>      <a id="20875c7" class="tk">vuint32_t</a> <a id="20875c17" class="tk">BOFFINT</a><a id="20875c24" class="tk">:</a>1;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20876" id="20876">
<td>20876</td><td></td></tr>
<tr name="20877" id="20877">
<td>20877</td><td><span class="pp">#endif</span></td></tr>
<tr name="20878" id="20878">
<td>20878</td><td></td></tr>
<tr name="20879" id="20879">
<td>20879</td><td><span class="pp">#ifndef</span> <a id="20879c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20880" id="20880">
<td>20880</td><td></td></tr>
<tr name="20881" id="20881">
<td>20881</td><td>      <a id="20881c7" class="tk">vuint32_t</a> <a id="20881c17" class="tk">ERR_INT</a><a id="20881c24" class="tk">:</a>1;             <span class="ct">/* Error Interrupt */</span></td></tr>
<tr name="20882" id="20882">
<td>20882</td><td></td></tr>
<tr name="20883" id="20883">
<td>20883</td><td><span class="pp">#else</span></td></tr>
<tr name="20884" id="20884">
<td>20884</td><td></td></tr>
<tr name="20885" id="20885">
<td>20885</td><td>      <a id="20885c7" class="tk">vuint32_t</a> <a id="20885c17" class="tk">ERRINT</a><a id="20885c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20886" id="20886">
<td>20886</td><td></td></tr>
<tr name="20887" id="20887">
<td>20887</td><td><span class="pp">#endif</span></td></tr>
<tr name="20888" id="20888">
<td>20888</td><td></td></tr>
<tr name="20889" id="20889">
<td>20889</td><td><span class="pp">#ifndef</span> <a id="20889c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20890" id="20890">
<td>20890</td><td></td></tr>
<tr name="20891" id="20891">
<td>20891</td><td>      <a id="20891c7" class="tk">vuint32_t</a> <a id="20891c17" class="tk">WAK_INT</a><a id="20891c24" class="tk">:</a>1;             <span class="ct">/* Wake-Up Interrupt */</span></td></tr>
<tr name="20892" id="20892">
<td>20892</td><td></td></tr>
<tr name="20893" id="20893">
<td>20893</td><td><span class="pp">#else</span></td></tr>
<tr name="20894" id="20894">
<td>20894</td><td></td></tr>
<tr name="20895" id="20895">
<td>20895</td><td>      <a id="20895c7" class="tk">vuint32_t</a> <a id="20895c17" class="tk">WAKINT</a><a id="20895c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20896" id="20896">
<td>20896</td><td></td></tr>
<tr name="20897" id="20897">
<td>20897</td><td><span class="pp">#endif</span></td></tr>
<tr name="20898" id="20898">
<td>20898</td><td></td></tr>
<tr name="20899" id="20899">
<td>20899</td><td>    <span class="br">}</span> <a id="20899c7" class="tk">B</a>;</td></tr>
<tr name="20900" id="20900">
<td>20900</td><td>  <span class="br">}</span> <a id="20900c5" class="tk">FLEXCAN_ESR_32B_tag</a>;</td></tr>
<tr name="20901" id="20901">
<td>20901</td><td></td></tr>
<tr name="20902" id="20902">
<td>20902</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* IMASK2 - Interrupt Masks 2 Register */</span></td></tr>
<tr name="20903" id="20903">
<td>20903</td><td>    <a id="20903c5" class="tk">vuint32_t</a> <a id="20903c15" class="tk">R</a>;</td></tr>
<tr name="20904" id="20904">
<td>20904</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="20905" id="20905">
<td>20905</td><td>      <a id="20905c7" class="tk">vuint32_t</a> <a id="20905c17" class="tk">BUF63M</a><a id="20905c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 63 Bit */</span></td></tr>
<tr name="20906" id="20906">
<td>20906</td><td>      <a id="20906c7" class="tk">vuint32_t</a> <a id="20906c17" class="tk">BUF62M</a><a id="20906c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 62 Bit */</span></td></tr>
<tr name="20907" id="20907">
<td>20907</td><td>      <a id="20907c7" class="tk">vuint32_t</a> <a id="20907c17" class="tk">BUF61M</a><a id="20907c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 61 Bit */</span></td></tr>
<tr name="20908" id="20908">
<td>20908</td><td>      <a id="20908c7" class="tk">vuint32_t</a> <a id="20908c17" class="tk">BUF60M</a><a id="20908c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 60 Bit */</span></td></tr>
<tr name="20909" id="20909">
<td>20909</td><td>      <a id="20909c7" class="tk">vuint32_t</a> <a id="20909c17" class="tk">BUF59M</a><a id="20909c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 59 Bit */</span></td></tr>
<tr name="20910" id="20910">
<td>20910</td><td>      <a id="20910c7" class="tk">vuint32_t</a> <a id="20910c17" class="tk">BUF58M</a><a id="20910c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 58 Bit */</span></td></tr>
<tr name="20911" id="20911">
<td>20911</td><td>      <a id="20911c7" class="tk">vuint32_t</a> <a id="20911c17" class="tk">BUF57M</a><a id="20911c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 57 Bit */</span></td></tr>
<tr name="20912" id="20912">
<td>20912</td><td>      <a id="20912c7" class="tk">vuint32_t</a> <a id="20912c17" class="tk">BUF56M</a><a id="20912c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 56 Bit */</span></td></tr>
<tr name="20913" id="20913">
<td>20913</td><td>      <a id="20913c7" class="tk">vuint32_t</a> <a id="20913c17" class="tk">BUF55M</a><a id="20913c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 55 Bit */</span></td></tr>
<tr name="20914" id="20914">
<td>20914</td><td>      <a id="20914c7" class="tk">vuint32_t</a> <a id="20914c17" class="tk">BUF54M</a><a id="20914c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 54 Bit */</span></td></tr>
<tr name="20915" id="20915">
<td>20915</td><td>      <a id="20915c7" class="tk">vuint32_t</a> <a id="20915c17" class="tk">BUF53M</a><a id="20915c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 53 Bit */</span></td></tr>
<tr name="20916" id="20916">
<td>20916</td><td>      <a id="20916c7" class="tk">vuint32_t</a> <a id="20916c17" class="tk">BUF52M</a><a id="20916c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 52 Bit */</span></td></tr>
<tr name="20917" id="20917">
<td>20917</td><td>      <a id="20917c7" class="tk">vuint32_t</a> <a id="20917c17" class="tk">BUF51M</a><a id="20917c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 51 Bit */</span></td></tr>
<tr name="20918" id="20918">
<td>20918</td><td>      <a id="20918c7" class="tk">vuint32_t</a> <a id="20918c17" class="tk">BUF50M</a><a id="20918c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 50 Bit */</span></td></tr>
<tr name="20919" id="20919">
<td>20919</td><td>      <a id="20919c7" class="tk">vuint32_t</a> <a id="20919c17" class="tk">BUF49M</a><a id="20919c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 49 Bit */</span></td></tr>
<tr name="20920" id="20920">
<td>20920</td><td>      <a id="20920c7" class="tk">vuint32_t</a> <a id="20920c17" class="tk">BUF48M</a><a id="20920c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 48 Bit */</span></td></tr>
<tr name="20921" id="20921">
<td>20921</td><td>      <a id="20921c7" class="tk">vuint32_t</a> <a id="20921c17" class="tk">BUF47M</a><a id="20921c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 47 Bit */</span></td></tr>
<tr name="20922" id="20922">
<td>20922</td><td>      <a id="20922c7" class="tk">vuint32_t</a> <a id="20922c17" class="tk">BUF46M</a><a id="20922c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 46 Bit */</span></td></tr>
<tr name="20923" id="20923">
<td>20923</td><td>      <a id="20923c7" class="tk">vuint32_t</a> <a id="20923c17" class="tk">BUF45M</a><a id="20923c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 45 Bit */</span></td></tr>
<tr name="20924" id="20924">
<td>20924</td><td>      <a id="20924c7" class="tk">vuint32_t</a> <a id="20924c17" class="tk">BUF44M</a><a id="20924c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 44 Bit */</span></td></tr>
<tr name="20925" id="20925">
<td>20925</td><td>      <a id="20925c7" class="tk">vuint32_t</a> <a id="20925c17" class="tk">BUF43M</a><a id="20925c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 43 Bit */</span></td></tr>
<tr name="20926" id="20926">
<td>20926</td><td>      <a id="20926c7" class="tk">vuint32_t</a> <a id="20926c17" class="tk">BUF42M</a><a id="20926c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 42 Bit */</span></td></tr>
<tr name="20927" id="20927">
<td>20927</td><td>      <a id="20927c7" class="tk">vuint32_t</a> <a id="20927c17" class="tk">BUF41M</a><a id="20927c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 41 Bit */</span></td></tr>
<tr name="20928" id="20928">
<td>20928</td><td>      <a id="20928c7" class="tk">vuint32_t</a> <a id="20928c17" class="tk">BUF40M</a><a id="20928c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 40 Bit */</span></td></tr>
<tr name="20929" id="20929">
<td>20929</td><td>      <a id="20929c7" class="tk">vuint32_t</a> <a id="20929c17" class="tk">BUF39M</a><a id="20929c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 39 Bit */</span></td></tr>
<tr name="20930" id="20930">
<td>20930</td><td>      <a id="20930c7" class="tk">vuint32_t</a> <a id="20930c17" class="tk">BUF38M</a><a id="20930c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 38 Bit */</span></td></tr>
<tr name="20931" id="20931">
<td>20931</td><td>      <a id="20931c7" class="tk">vuint32_t</a> <a id="20931c17" class="tk">BUF37M</a><a id="20931c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 37 Bit */</span></td></tr>
<tr name="20932" id="20932">
<td>20932</td><td>      <a id="20932c7" class="tk">vuint32_t</a> <a id="20932c17" class="tk">BUF36M</a><a id="20932c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 36 Bit */</span></td></tr>
<tr name="20933" id="20933">
<td>20933</td><td>      <a id="20933c7" class="tk">vuint32_t</a> <a id="20933c17" class="tk">BUF35M</a><a id="20933c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 35 Bit */</span></td></tr>
<tr name="20934" id="20934">
<td>20934</td><td>      <a id="20934c7" class="tk">vuint32_t</a> <a id="20934c17" class="tk">BUF34M</a><a id="20934c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 34 Bit */</span></td></tr>
<tr name="20935" id="20935">
<td>20935</td><td>      <a id="20935c7" class="tk">vuint32_t</a> <a id="20935c17" class="tk">BUF33M</a><a id="20935c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 33 Bit */</span></td></tr>
<tr name="20936" id="20936">
<td>20936</td><td>      <a id="20936c7" class="tk">vuint32_t</a> <a id="20936c17" class="tk">BUF32M</a><a id="20936c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 32 Bit */</span></td></tr>
<tr name="20937" id="20937">
<td>20937</td><td>    <span class="br">}</span> <a id="20937c7" class="tk">B</a>;</td></tr>
<tr name="20938" id="20938">
<td>20938</td><td>  <span class="br">}</span> <a id="20938c5" class="tk">FLEXCAN_IMASK2_32B_tag</a>;</td></tr>
<tr name="20939" id="20939">
<td>20939</td><td></td></tr>
<tr name="20940" id="20940">
<td>20940</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* IMASK1 - Interrupt Masks 1 Register */</span></td></tr>
<tr name="20941" id="20941">
<td>20941</td><td>    <a id="20941c5" class="tk">vuint32_t</a> <a id="20941c15" class="tk">R</a>;</td></tr>
<tr name="20942" id="20942">
<td>20942</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="20943" id="20943">
<td>20943</td><td>      <a id="20943c7" class="tk">vuint32_t</a> <a id="20943c17" class="tk">BUF31M</a><a id="20943c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 31 Bit */</span></td></tr>
<tr name="20944" id="20944">
<td>20944</td><td>      <a id="20944c7" class="tk">vuint32_t</a> <a id="20944c17" class="tk">BUF30M</a><a id="20944c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 30 Bit */</span></td></tr>
<tr name="20945" id="20945">
<td>20945</td><td>      <a id="20945c7" class="tk">vuint32_t</a> <a id="20945c17" class="tk">BUF29M</a><a id="20945c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 29 Bit */</span></td></tr>
<tr name="20946" id="20946">
<td>20946</td><td>      <a id="20946c7" class="tk">vuint32_t</a> <a id="20946c17" class="tk">BUF28M</a><a id="20946c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 28 Bit */</span></td></tr>
<tr name="20947" id="20947">
<td>20947</td><td>      <a id="20947c7" class="tk">vuint32_t</a> <a id="20947c17" class="tk">BUF27M</a><a id="20947c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 27 Bit */</span></td></tr>
<tr name="20948" id="20948">
<td>20948</td><td>      <a id="20948c7" class="tk">vuint32_t</a> <a id="20948c17" class="tk">BUF26M</a><a id="20948c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 26 Bit */</span></td></tr>
<tr name="20949" id="20949">
<td>20949</td><td>      <a id="20949c7" class="tk">vuint32_t</a> <a id="20949c17" class="tk">BUF25M</a><a id="20949c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 25 Bit */</span></td></tr>
<tr name="20950" id="20950">
<td>20950</td><td>      <a id="20950c7" class="tk">vuint32_t</a> <a id="20950c17" class="tk">BUF24M</a><a id="20950c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 24 Bit */</span></td></tr>
<tr name="20951" id="20951">
<td>20951</td><td>      <a id="20951c7" class="tk">vuint32_t</a> <a id="20951c17" class="tk">BUF23M</a><a id="20951c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 23 Bit */</span></td></tr>
<tr name="20952" id="20952">
<td>20952</td><td>      <a id="20952c7" class="tk">vuint32_t</a> <a id="20952c17" class="tk">BUF22M</a><a id="20952c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 22 Bit */</span></td></tr>
<tr name="20953" id="20953">
<td>20953</td><td>      <a id="20953c7" class="tk">vuint32_t</a> <a id="20953c17" class="tk">BUF21M</a><a id="20953c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 21 Bit */</span></td></tr>
<tr name="20954" id="20954">
<td>20954</td><td>      <a id="20954c7" class="tk">vuint32_t</a> <a id="20954c17" class="tk">BUF20M</a><a id="20954c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 20 Bit */</span></td></tr>
<tr name="20955" id="20955">
<td>20955</td><td>      <a id="20955c7" class="tk">vuint32_t</a> <a id="20955c17" class="tk">BUF19M</a><a id="20955c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 19 Bit */</span></td></tr>
<tr name="20956" id="20956">
<td>20956</td><td>      <a id="20956c7" class="tk">vuint32_t</a> <a id="20956c17" class="tk">BUF18M</a><a id="20956c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 18 Bit */</span></td></tr>
<tr name="20957" id="20957">
<td>20957</td><td>      <a id="20957c7" class="tk">vuint32_t</a> <a id="20957c17" class="tk">BUF17M</a><a id="20957c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 17 Bit */</span></td></tr>
<tr name="20958" id="20958">
<td>20958</td><td>      <a id="20958c7" class="tk">vuint32_t</a> <a id="20958c17" class="tk">BUF16M</a><a id="20958c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 16 Bit */</span></td></tr>
<tr name="20959" id="20959">
<td>20959</td><td>      <a id="20959c7" class="tk">vuint32_t</a> <a id="20959c17" class="tk">BUF15M</a><a id="20959c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 15 Bit */</span></td></tr>
<tr name="20960" id="20960">
<td>20960</td><td>      <a id="20960c7" class="tk">vuint32_t</a> <a id="20960c17" class="tk">BUF14M</a><a id="20960c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 14 Bit */</span></td></tr>
<tr name="20961" id="20961">
<td>20961</td><td>      <a id="20961c7" class="tk">vuint32_t</a> <a id="20961c17" class="tk">BUF13M</a><a id="20961c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 13 Bit */</span></td></tr>
<tr name="20962" id="20962">
<td>20962</td><td>      <a id="20962c7" class="tk">vuint32_t</a> <a id="20962c17" class="tk">BUF12M</a><a id="20962c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 12 Bit */</span></td></tr>
<tr name="20963" id="20963">
<td>20963</td><td>      <a id="20963c7" class="tk">vuint32_t</a> <a id="20963c17" class="tk">BUF11M</a><a id="20963c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 11 Bit */</span></td></tr>
<tr name="20964" id="20964">
<td>20964</td><td>      <a id="20964c7" class="tk">vuint32_t</a> <a id="20964c17" class="tk">BUF10M</a><a id="20964c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Mask 10 Bit */</span></td></tr>
<tr name="20965" id="20965">
<td>20965</td><td></td></tr>
<tr name="20966" id="20966">
<td>20966</td><td><span class="pp">#ifndef</span> <a id="20966c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20967" id="20967">
<td>20967</td><td></td></tr>
<tr name="20968" id="20968">
<td>20968</td><td>      <a id="20968c7" class="tk">vuint32_t</a> <a id="20968c17" class="tk">BUF9M</a><a id="20968c22" class="tk">:</a>1;               <span class="ct">/* Buffer MB Mask 9 Bit */</span></td></tr>
<tr name="20969" id="20969">
<td>20969</td><td></td></tr>
<tr name="20970" id="20970">
<td>20970</td><td><span class="pp">#else</span></td></tr>
<tr name="20971" id="20971">
<td>20971</td><td></td></tr>
<tr name="20972" id="20972">
<td>20972</td><td>      <a id="20972c7" class="tk">vuint32_t</a> <a id="20972c17" class="tk">BUF09M</a><a id="20972c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20973" id="20973">
<td>20973</td><td></td></tr>
<tr name="20974" id="20974">
<td>20974</td><td><span class="pp">#endif</span></td></tr>
<tr name="20975" id="20975">
<td>20975</td><td></td></tr>
<tr name="20976" id="20976">
<td>20976</td><td><span class="pp">#ifndef</span> <a id="20976c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20977" id="20977">
<td>20977</td><td></td></tr>
<tr name="20978" id="20978">
<td>20978</td><td>      <a id="20978c7" class="tk">vuint32_t</a> <a id="20978c17" class="tk">BUF8M</a><a id="20978c22" class="tk">:</a>1;               <span class="ct">/* Buffer MB Mask 8 Bit */</span></td></tr>
<tr name="20979" id="20979">
<td>20979</td><td></td></tr>
<tr name="20980" id="20980">
<td>20980</td><td><span class="pp">#else</span></td></tr>
<tr name="20981" id="20981">
<td>20981</td><td></td></tr>
<tr name="20982" id="20982">
<td>20982</td><td>      <a id="20982c7" class="tk">vuint32_t</a> <a id="20982c17" class="tk">BUF08M</a><a id="20982c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20983" id="20983">
<td>20983</td><td></td></tr>
<tr name="20984" id="20984">
<td>20984</td><td><span class="pp">#endif</span></td></tr>
<tr name="20985" id="20985">
<td>20985</td><td></td></tr>
<tr name="20986" id="20986">
<td>20986</td><td><span class="pp">#ifndef</span> <a id="20986c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20987" id="20987">
<td>20987</td><td></td></tr>
<tr name="20988" id="20988">
<td>20988</td><td>      <a id="20988c7" class="tk">vuint32_t</a> <a id="20988c17" class="tk">BUF7M</a><a id="20988c22" class="tk">:</a>1;               <span class="ct">/* Buffer MB Mask 7 Bit */</span></td></tr>
<tr name="20989" id="20989">
<td>20989</td><td></td></tr>
<tr name="20990" id="20990">
<td>20990</td><td><span class="pp">#else</span></td></tr>
<tr name="20991" id="20991">
<td>20991</td><td></td></tr>
<tr name="20992" id="20992">
<td>20992</td><td>      <a id="20992c7" class="tk">vuint32_t</a> <a id="20992c17" class="tk">BUF07M</a><a id="20992c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="20993" id="20993">
<td>20993</td><td></td></tr>
<tr name="20994" id="20994">
<td>20994</td><td><span class="pp">#endif</span></td></tr>
<tr name="20995" id="20995">
<td>20995</td><td></td></tr>
<tr name="20996" id="20996">
<td>20996</td><td><span class="pp">#ifndef</span> <a id="20996c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="20997" id="20997">
<td>20997</td><td></td></tr>
<tr name="20998" id="20998">
<td>20998</td><td>      <a id="20998c7" class="tk">vuint32_t</a> <a id="20998c17" class="tk">BUF6M</a><a id="20998c22" class="tk">:</a>1;               <span class="ct">/* Buffer MB Mask 6 Bit */</span></td></tr>
<tr name="20999" id="20999">
<td>20999</td><td></td></tr>
<tr name="21000" id="21000">
<td>21000</td><td><span class="pp">#else</span></td></tr>
<tr name="21001" id="21001">
<td>21001</td><td></td></tr>
<tr name="21002" id="21002">
<td>21002</td><td>      <a id="21002c7" class="tk">vuint32_t</a> <a id="21002c17" class="tk">BUF06M</a><a id="21002c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="21003" id="21003">
<td>21003</td><td></td></tr>
<tr name="21004" id="21004">
<td>21004</td><td><span class="pp">#endif</span></td></tr>
<tr name="21005" id="21005">
<td>21005</td><td></td></tr>
<tr name="21006" id="21006">
<td>21006</td><td><span class="pp">#ifndef</span> <a id="21006c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="21007" id="21007">
<td>21007</td><td></td></tr>
<tr name="21008" id="21008">
<td>21008</td><td>      <a id="21008c7" class="tk">vuint32_t</a> <a id="21008c17" class="tk">BUF5M</a><a id="21008c22" class="tk">:</a>1;               <span class="ct">/* Buffer MB Mask 5 Bit */</span></td></tr>
<tr name="21009" id="21009">
<td>21009</td><td></td></tr>
<tr name="21010" id="21010">
<td>21010</td><td><span class="pp">#else</span></td></tr>
<tr name="21011" id="21011">
<td>21011</td><td></td></tr>
<tr name="21012" id="21012">
<td>21012</td><td>      <a id="21012c7" class="tk">vuint32_t</a> <a id="21012c17" class="tk">BUF05M</a><a id="21012c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="21013" id="21013">
<td>21013</td><td></td></tr>
<tr name="21014" id="21014">
<td>21014</td><td><span class="pp">#endif</span></td></tr>
<tr name="21015" id="21015">
<td>21015</td><td></td></tr>
<tr name="21016" id="21016">
<td>21016</td><td><span class="pp">#ifndef</span> <a id="21016c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="21017" id="21017">
<td>21017</td><td></td></tr>
<tr name="21018" id="21018">
<td>21018</td><td>      <a id="21018c7" class="tk">vuint32_t</a> <a id="21018c17" class="tk">BUF4M</a><a id="21018c22" class="tk">:</a>1;               <span class="ct">/* Buffer MB Mask 4 Bit */</span></td></tr>
<tr name="21019" id="21019">
<td>21019</td><td></td></tr>
<tr name="21020" id="21020">
<td>21020</td><td><span class="pp">#else</span></td></tr>
<tr name="21021" id="21021">
<td>21021</td><td></td></tr>
<tr name="21022" id="21022">
<td>21022</td><td>      <a id="21022c7" class="tk">vuint32_t</a> <a id="21022c17" class="tk">BUF04M</a><a id="21022c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="21023" id="21023">
<td>21023</td><td></td></tr>
<tr name="21024" id="21024">
<td>21024</td><td><span class="pp">#endif</span></td></tr>
<tr name="21025" id="21025">
<td>21025</td><td></td></tr>
<tr name="21026" id="21026">
<td>21026</td><td><span class="pp">#ifndef</span> <a id="21026c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="21027" id="21027">
<td>21027</td><td></td></tr>
<tr name="21028" id="21028">
<td>21028</td><td>      <a id="21028c7" class="tk">vuint32_t</a> <a id="21028c17" class="tk">BUF3M</a><a id="21028c22" class="tk">:</a>1;               <span class="ct">/* Buffer MB Mask 3 Bit */</span></td></tr>
<tr name="21029" id="21029">
<td>21029</td><td></td></tr>
<tr name="21030" id="21030">
<td>21030</td><td><span class="pp">#else</span></td></tr>
<tr name="21031" id="21031">
<td>21031</td><td></td></tr>
<tr name="21032" id="21032">
<td>21032</td><td>      <a id="21032c7" class="tk">vuint32_t</a> <a id="21032c17" class="tk">BUF03M</a><a id="21032c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="21033" id="21033">
<td>21033</td><td></td></tr>
<tr name="21034" id="21034">
<td>21034</td><td><span class="pp">#endif</span></td></tr>
<tr name="21035" id="21035">
<td>21035</td><td></td></tr>
<tr name="21036" id="21036">
<td>21036</td><td><span class="pp">#ifndef</span> <a id="21036c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="21037" id="21037">
<td>21037</td><td></td></tr>
<tr name="21038" id="21038">
<td>21038</td><td>      <a id="21038c7" class="tk">vuint32_t</a> <a id="21038c17" class="tk">BUF2M</a><a id="21038c22" class="tk">:</a>1;               <span class="ct">/* Buffer MB Mask 2 Bit */</span></td></tr>
<tr name="21039" id="21039">
<td>21039</td><td></td></tr>
<tr name="21040" id="21040">
<td>21040</td><td><span class="pp">#else</span></td></tr>
<tr name="21041" id="21041">
<td>21041</td><td></td></tr>
<tr name="21042" id="21042">
<td>21042</td><td>      <a id="21042c7" class="tk">vuint32_t</a> <a id="21042c17" class="tk">BUF02M</a><a id="21042c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="21043" id="21043">
<td>21043</td><td></td></tr>
<tr name="21044" id="21044">
<td>21044</td><td><span class="pp">#endif</span></td></tr>
<tr name="21045" id="21045">
<td>21045</td><td></td></tr>
<tr name="21046" id="21046">
<td>21046</td><td><span class="pp">#ifndef</span> <a id="21046c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="21047" id="21047">
<td>21047</td><td></td></tr>
<tr name="21048" id="21048">
<td>21048</td><td>      <a id="21048c7" class="tk">vuint32_t</a> <a id="21048c17" class="tk">BUF1M</a><a id="21048c22" class="tk">:</a>1;               <span class="ct">/* Buffer MB Mask 1 Bit */</span></td></tr>
<tr name="21049" id="21049">
<td>21049</td><td></td></tr>
<tr name="21050" id="21050">
<td>21050</td><td><span class="pp">#else</span></td></tr>
<tr name="21051" id="21051">
<td>21051</td><td></td></tr>
<tr name="21052" id="21052">
<td>21052</td><td>      <a id="21052c7" class="tk">vuint32_t</a> <a id="21052c17" class="tk">BUF01M</a><a id="21052c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="21053" id="21053">
<td>21053</td><td></td></tr>
<tr name="21054" id="21054">
<td>21054</td><td><span class="pp">#endif</span></td></tr>
<tr name="21055" id="21055">
<td>21055</td><td></td></tr>
<tr name="21056" id="21056">
<td>21056</td><td><span class="pp">#ifndef</span> <a id="21056c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="21057" id="21057">
<td>21057</td><td></td></tr>
<tr name="21058" id="21058">
<td>21058</td><td>      <a id="21058c7" class="tk">vuint32_t</a> <a id="21058c17" class="tk">BUF0M</a><a id="21058c22" class="tk">:</a>1;               <span class="ct">/* Buffer MB Mask 0 Bit */</span></td></tr>
<tr name="21059" id="21059">
<td>21059</td><td></td></tr>
<tr name="21060" id="21060">
<td>21060</td><td><span class="pp">#else</span></td></tr>
<tr name="21061" id="21061">
<td>21061</td><td></td></tr>
<tr name="21062" id="21062">
<td>21062</td><td>      <a id="21062c7" class="tk">vuint32_t</a> <a id="21062c17" class="tk">BUF00M</a><a id="21062c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="21063" id="21063">
<td>21063</td><td></td></tr>
<tr name="21064" id="21064">
<td>21064</td><td><span class="pp">#endif</span></td></tr>
<tr name="21065" id="21065">
<td>21065</td><td></td></tr>
<tr name="21066" id="21066">
<td>21066</td><td>    <span class="br">}</span> <a id="21066c7" class="tk">B</a>;</td></tr>
<tr name="21067" id="21067">
<td>21067</td><td>  <span class="br">}</span> <a id="21067c5" class="tk">FLEXCAN_IMASK1_32B_tag</a>;</td></tr>
<tr name="21068" id="21068">
<td>21068</td><td></td></tr>
<tr name="21069" id="21069">
<td>21069</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* IFLAG2 - Interrupt Flags 2 Register */</span></td></tr>
<tr name="21070" id="21070">
<td>21070</td><td>    <a id="21070c5" class="tk">vuint32_t</a> <a id="21070c15" class="tk">R</a>;</td></tr>
<tr name="21071" id="21071">
<td>21071</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="21072" id="21072">
<td>21072</td><td>      <a id="21072c7" class="tk">vuint32_t</a> <a id="21072c17" class="tk">BUF63I</a><a id="21072c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 63 Bit */</span></td></tr>
<tr name="21073" id="21073">
<td>21073</td><td>      <a id="21073c7" class="tk">vuint32_t</a> <a id="21073c17" class="tk">BUF62I</a><a id="21073c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 62 Bit */</span></td></tr>
<tr name="21074" id="21074">
<td>21074</td><td>      <a id="21074c7" class="tk">vuint32_t</a> <a id="21074c17" class="tk">BUF61I</a><a id="21074c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 61 Bit */</span></td></tr>
<tr name="21075" id="21075">
<td>21075</td><td>      <a id="21075c7" class="tk">vuint32_t</a> <a id="21075c17" class="tk">BUF60I</a><a id="21075c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 60 Bit */</span></td></tr>
<tr name="21076" id="21076">
<td>21076</td><td>      <a id="21076c7" class="tk">vuint32_t</a> <a id="21076c17" class="tk">BUF59I</a><a id="21076c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 59 Bit */</span></td></tr>
<tr name="21077" id="21077">
<td>21077</td><td>      <a id="21077c7" class="tk">vuint32_t</a> <a id="21077c17" class="tk">BUF58I</a><a id="21077c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 58 Bit */</span></td></tr>
<tr name="21078" id="21078">
<td>21078</td><td>      <a id="21078c7" class="tk">vuint32_t</a> <a id="21078c17" class="tk">BUF57I</a><a id="21078c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 57 Bit */</span></td></tr>
<tr name="21079" id="21079">
<td>21079</td><td>      <a id="21079c7" class="tk">vuint32_t</a> <a id="21079c17" class="tk">BUF56I</a><a id="21079c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 56 Bit */</span></td></tr>
<tr name="21080" id="21080">
<td>21080</td><td>      <a id="21080c7" class="tk">vuint32_t</a> <a id="21080c17" class="tk">BUF55I</a><a id="21080c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 55 Bit */</span></td></tr>
<tr name="21081" id="21081">
<td>21081</td><td>      <a id="21081c7" class="tk">vuint32_t</a> <a id="21081c17" class="tk">BUF54I</a><a id="21081c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 54 Bit */</span></td></tr>
<tr name="21082" id="21082">
<td>21082</td><td>      <a id="21082c7" class="tk">vuint32_t</a> <a id="21082c17" class="tk">BUF53I</a><a id="21082c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 53 Bit */</span></td></tr>
<tr name="21083" id="21083">
<td>21083</td><td>      <a id="21083c7" class="tk">vuint32_t</a> <a id="21083c17" class="tk">BUF52I</a><a id="21083c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 52 Bit */</span></td></tr>
<tr name="21084" id="21084">
<td>21084</td><td>      <a id="21084c7" class="tk">vuint32_t</a> <a id="21084c17" class="tk">BUF51I</a><a id="21084c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 51 Bit */</span></td></tr>
<tr name="21085" id="21085">
<td>21085</td><td>      <a id="21085c7" class="tk">vuint32_t</a> <a id="21085c17" class="tk">BUF50I</a><a id="21085c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 50 Bit */</span></td></tr>
<tr name="21086" id="21086">
<td>21086</td><td>      <a id="21086c7" class="tk">vuint32_t</a> <a id="21086c17" class="tk">BUF49I</a><a id="21086c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 49 Bit */</span></td></tr>
<tr name="21087" id="21087">
<td>21087</td><td>      <a id="21087c7" class="tk">vuint32_t</a> <a id="21087c17" class="tk">BUF48I</a><a id="21087c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 48 Bit */</span></td></tr>
<tr name="21088" id="21088">
<td>21088</td><td>      <a id="21088c7" class="tk">vuint32_t</a> <a id="21088c17" class="tk">BUF47I</a><a id="21088c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 47 Bit */</span></td></tr>
<tr name="21089" id="21089">
<td>21089</td><td>      <a id="21089c7" class="tk">vuint32_t</a> <a id="21089c17" class="tk">BUF46I</a><a id="21089c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 46 Bit */</span></td></tr>
<tr name="21090" id="21090">
<td>21090</td><td>      <a id="21090c7" class="tk">vuint32_t</a> <a id="21090c17" class="tk">BUF45I</a><a id="21090c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 45 Bit */</span></td></tr>
<tr name="21091" id="21091">
<td>21091</td><td>      <a id="21091c7" class="tk">vuint32_t</a> <a id="21091c17" class="tk">BUF44I</a><a id="21091c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 44 Bit */</span></td></tr>
<tr name="21092" id="21092">
<td>21092</td><td>      <a id="21092c7" class="tk">vuint32_t</a> <a id="21092c17" class="tk">BUF43I</a><a id="21092c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 43 Bit */</span></td></tr>
<tr name="21093" id="21093">
<td>21093</td><td>      <a id="21093c7" class="tk">vuint32_t</a> <a id="21093c17" class="tk">BUF42I</a><a id="21093c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 42 Bit */</span></td></tr>
<tr name="21094" id="21094">
<td>21094</td><td>      <a id="21094c7" class="tk">vuint32_t</a> <a id="21094c17" class="tk">BUF41I</a><a id="21094c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 41 Bit */</span></td></tr>
<tr name="21095" id="21095">
<td>21095</td><td>      <a id="21095c7" class="tk">vuint32_t</a> <a id="21095c17" class="tk">BUF40I</a><a id="21095c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 40 Bit */</span></td></tr>
<tr name="21096" id="21096">
<td>21096</td><td>      <a id="21096c7" class="tk">vuint32_t</a> <a id="21096c17" class="tk">BUF39I</a><a id="21096c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 39 Bit */</span></td></tr>
<tr name="21097" id="21097">
<td>21097</td><td>      <a id="21097c7" class="tk">vuint32_t</a> <a id="21097c17" class="tk">BUF38I</a><a id="21097c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 38 Bit */</span></td></tr>
<tr name="21098" id="21098">
<td>21098</td><td>      <a id="21098c7" class="tk">vuint32_t</a> <a id="21098c17" class="tk">BUF37I</a><a id="21098c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 37 Bit */</span></td></tr>
<tr name="21099" id="21099">
<td>21099</td><td>      <a id="21099c7" class="tk">vuint32_t</a> <a id="21099c17" class="tk">BUF36I</a><a id="21099c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 36 Bit */</span></td></tr>
<tr name="21100" id="21100">
<td>21100</td><td>      <a id="21100c7" class="tk">vuint32_t</a> <a id="21100c17" class="tk">BUF35I</a><a id="21100c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 35 Bit */</span></td></tr>
<tr name="21101" id="21101">
<td>21101</td><td>      <a id="21101c7" class="tk">vuint32_t</a> <a id="21101c17" class="tk">BUF34I</a><a id="21101c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 34 Bit */</span></td></tr>
<tr name="21102" id="21102">
<td>21102</td><td>      <a id="21102c7" class="tk">vuint32_t</a> <a id="21102c17" class="tk">BUF33I</a><a id="21102c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 33 Bit */</span></td></tr>
<tr name="21103" id="21103">
<td>21103</td><td>      <a id="21103c7" class="tk">vuint32_t</a> <a id="21103c17" class="tk">BUF32I</a><a id="21103c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 32 Bit */</span></td></tr>
<tr name="21104" id="21104">
<td>21104</td><td>    <span class="br">}</span> <a id="21104c7" class="tk">B</a>;</td></tr>
<tr name="21105" id="21105">
<td>21105</td><td>  <span class="br">}</span> <a id="21105c5" class="tk">FLEXCAN_IFLAG2_32B_tag</a>;</td></tr>
<tr name="21106" id="21106">
<td>21106</td><td></td></tr>
<tr name="21107" id="21107">
<td>21107</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* IFLAG1 - Interrupt Flags 1 Register */</span></td></tr>
<tr name="21108" id="21108">
<td>21108</td><td>    <a id="21108c5" class="tk">vuint32_t</a> <a id="21108c15" class="tk">R</a>;</td></tr>
<tr name="21109" id="21109">
<td>21109</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="21110" id="21110">
<td>21110</td><td>      <a id="21110c7" class="tk">vuint32_t</a> <a id="21110c17" class="tk">BUF31I</a><a id="21110c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 31 Bit */</span></td></tr>
<tr name="21111" id="21111">
<td>21111</td><td>      <a id="21111c7" class="tk">vuint32_t</a> <a id="21111c17" class="tk">BUF30I</a><a id="21111c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 30 Bit */</span></td></tr>
<tr name="21112" id="21112">
<td>21112</td><td>      <a id="21112c7" class="tk">vuint32_t</a> <a id="21112c17" class="tk">BUF29I</a><a id="21112c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 29 Bit */</span></td></tr>
<tr name="21113" id="21113">
<td>21113</td><td>      <a id="21113c7" class="tk">vuint32_t</a> <a id="21113c17" class="tk">BUF28I</a><a id="21113c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 28 Bit */</span></td></tr>
<tr name="21114" id="21114">
<td>21114</td><td>      <a id="21114c7" class="tk">vuint32_t</a> <a id="21114c17" class="tk">BUF27I</a><a id="21114c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 27 Bit */</span></td></tr>
<tr name="21115" id="21115">
<td>21115</td><td>      <a id="21115c7" class="tk">vuint32_t</a> <a id="21115c17" class="tk">BUF26I</a><a id="21115c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 26 Bit */</span></td></tr>
<tr name="21116" id="21116">
<td>21116</td><td>      <a id="21116c7" class="tk">vuint32_t</a> <a id="21116c17" class="tk">BUF25I</a><a id="21116c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 25 Bit */</span></td></tr>
<tr name="21117" id="21117">
<td>21117</td><td>      <a id="21117c7" class="tk">vuint32_t</a> <a id="21117c17" class="tk">BUF24I</a><a id="21117c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 24 Bit */</span></td></tr>
<tr name="21118" id="21118">
<td>21118</td><td>      <a id="21118c7" class="tk">vuint32_t</a> <a id="21118c17" class="tk">BUF23I</a><a id="21118c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 23 Bit */</span></td></tr>
<tr name="21119" id="21119">
<td>21119</td><td>      <a id="21119c7" class="tk">vuint32_t</a> <a id="21119c17" class="tk">BUF22I</a><a id="21119c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 22 Bit */</span></td></tr>
<tr name="21120" id="21120">
<td>21120</td><td>      <a id="21120c7" class="tk">vuint32_t</a> <a id="21120c17" class="tk">BUF21I</a><a id="21120c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 21 Bit */</span></td></tr>
<tr name="21121" id="21121">
<td>21121</td><td>      <a id="21121c7" class="tk">vuint32_t</a> <a id="21121c17" class="tk">BUF20I</a><a id="21121c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 20 Bit */</span></td></tr>
<tr name="21122" id="21122">
<td>21122</td><td>      <a id="21122c7" class="tk">vuint32_t</a> <a id="21122c17" class="tk">BUF19I</a><a id="21122c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 19 Bit */</span></td></tr>
<tr name="21123" id="21123">
<td>21123</td><td>      <a id="21123c7" class="tk">vuint32_t</a> <a id="21123c17" class="tk">BUF18I</a><a id="21123c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 18 Bit */</span></td></tr>
<tr name="21124" id="21124">
<td>21124</td><td>      <a id="21124c7" class="tk">vuint32_t</a> <a id="21124c17" class="tk">BUF17I</a><a id="21124c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 17 Bit */</span></td></tr>
<tr name="21125" id="21125">
<td>21125</td><td>      <a id="21125c7" class="tk">vuint32_t</a> <a id="21125c17" class="tk">BUF16I</a><a id="21125c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 16 Bit */</span></td></tr>
<tr name="21126" id="21126">
<td>21126</td><td>      <a id="21126c7" class="tk">vuint32_t</a> <a id="21126c17" class="tk">BUF15I</a><a id="21126c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 15 Bit */</span></td></tr>
<tr name="21127" id="21127">
<td>21127</td><td>      <a id="21127c7" class="tk">vuint32_t</a> <a id="21127c17" class="tk">BUF14I</a><a id="21127c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 14 Bit */</span></td></tr>
<tr name="21128" id="21128">
<td>21128</td><td>      <a id="21128c7" class="tk">vuint32_t</a> <a id="21128c17" class="tk">BUF13I</a><a id="21128c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 13 Bit */</span></td></tr>
<tr name="21129" id="21129">
<td>21129</td><td>      <a id="21129c7" class="tk">vuint32_t</a> <a id="21129c17" class="tk">BUF12I</a><a id="21129c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 12 Bit */</span></td></tr>
<tr name="21130" id="21130">
<td>21130</td><td>      <a id="21130c7" class="tk">vuint32_t</a> <a id="21130c17" class="tk">BUF11I</a><a id="21130c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 11 Bit */</span></td></tr>
<tr name="21131" id="21131">
<td>21131</td><td>      <a id="21131c7" class="tk">vuint32_t</a> <a id="21131c17" class="tk">BUF10I</a><a id="21131c23" class="tk">:</a>1;              <span class="ct">/* Buffer MB Interrupt 10 Bit */</span></td></tr>
<tr name="21132" id="21132">
<td>21132</td><td></td></tr>
<tr name="21133" id="21133">
<td>21133</td><td><span class="pp">#ifndef</span> <a id="21133c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="21134" id="21134">
<td>21134</td><td></td></tr>
<tr name="21135" id="21135">
<td>21135</td><td>      <a id="21135c7" class="tk">vuint32_t</a> <a id="21135c17" class="tk">BUF9I</a><a id="21135c22" class="tk">:</a>1;               <span class="ct">/* Buffer MB Interrupt 9 Bit */</span></td></tr>
<tr name="21136" id="21136">
<td>21136</td><td></td></tr>
<tr name="21137" id="21137">
<td>21137</td><td><span class="pp">#else</span></td></tr>
<tr name="21138" id="21138">
<td>21138</td><td></td></tr>
<tr name="21139" id="21139">
<td>21139</td><td>      <a id="21139c7" class="tk">vuint32_t</a> <a id="21139c17" class="tk">BUF09I</a><a id="21139c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="21140" id="21140">
<td>21140</td><td></td></tr>
<tr name="21141" id="21141">
<td>21141</td><td><span class="pp">#endif</span></td></tr>
<tr name="21142" id="21142">
<td>21142</td><td></td></tr>
<tr name="21143" id="21143">
<td>21143</td><td><span class="pp">#ifndef</span> <a id="21143c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="21144" id="21144">
<td>21144</td><td></td></tr>
<tr name="21145" id="21145">
<td>21145</td><td>      <a id="21145c7" class="tk">vuint32_t</a> <a id="21145c17" class="tk">BUF8I</a><a id="21145c22" class="tk">:</a>1;               <span class="ct">/* Buffer MB Interrupt 8 Bit */</span></td></tr>
<tr name="21146" id="21146">
<td>21146</td><td></td></tr>
<tr name="21147" id="21147">
<td>21147</td><td><span class="pp">#else</span></td></tr>
<tr name="21148" id="21148">
<td>21148</td><td></td></tr>
<tr name="21149" id="21149">
<td>21149</td><td>      <a id="21149c7" class="tk">vuint32_t</a> <a id="21149c17" class="tk">BUF08I</a><a id="21149c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="21150" id="21150">
<td>21150</td><td></td></tr>
<tr name="21151" id="21151">
<td>21151</td><td><span class="pp">#endif</span></td></tr>
<tr name="21152" id="21152">
<td>21152</td><td></td></tr>
<tr name="21153" id="21153">
<td>21153</td><td><span class="pp">#ifndef</span> <a id="21153c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="21154" id="21154">
<td>21154</td><td></td></tr>
<tr name="21155" id="21155">
<td>21155</td><td>      <a id="21155c7" class="tk">vuint32_t</a> <a id="21155c17" class="tk">BUF7I</a><a id="21155c22" class="tk">:</a>1;               <span class="ct">/* Buffer MB Interrupt 7 Bit */</span></td></tr>
<tr name="21156" id="21156">
<td>21156</td><td></td></tr>
<tr name="21157" id="21157">
<td>21157</td><td><span class="pp">#else</span></td></tr>
<tr name="21158" id="21158">
<td>21158</td><td></td></tr>
<tr name="21159" id="21159">
<td>21159</td><td>      <a id="21159c7" class="tk">vuint32_t</a> <a id="21159c17" class="tk">BUF07I</a><a id="21159c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="21160" id="21160">
<td>21160</td><td></td></tr>
<tr name="21161" id="21161">
<td>21161</td><td><span class="pp">#endif</span></td></tr>
<tr name="21162" id="21162">
<td>21162</td><td></td></tr>
<tr name="21163" id="21163">
<td>21163</td><td><span class="pp">#ifndef</span> <a id="21163c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="21164" id="21164">
<td>21164</td><td></td></tr>
<tr name="21165" id="21165">
<td>21165</td><td>      <a id="21165c7" class="tk">vuint32_t</a> <a id="21165c17" class="tk">BUF6I</a><a id="21165c22" class="tk">:</a>1;               <span class="ct">/* Buffer MB Interrupt 6 Bit */</span></td></tr>
<tr name="21166" id="21166">
<td>21166</td><td></td></tr>
<tr name="21167" id="21167">
<td>21167</td><td><span class="pp">#else</span></td></tr>
<tr name="21168" id="21168">
<td>21168</td><td></td></tr>
<tr name="21169" id="21169">
<td>21169</td><td>      <a id="21169c7" class="tk">vuint32_t</a> <a id="21169c17" class="tk">BUF06I</a><a id="21169c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="21170" id="21170">
<td>21170</td><td></td></tr>
<tr name="21171" id="21171">
<td>21171</td><td><span class="pp">#endif</span></td></tr>
<tr name="21172" id="21172">
<td>21172</td><td></td></tr>
<tr name="21173" id="21173">
<td>21173</td><td><span class="pp">#ifndef</span> <a id="21173c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="21174" id="21174">
<td>21174</td><td></td></tr>
<tr name="21175" id="21175">
<td>21175</td><td>      <a id="21175c7" class="tk">vuint32_t</a> <a id="21175c17" class="tk">BUF5I</a><a id="21175c22" class="tk">:</a>1;               <span class="ct">/* Buffer MB Interrupt 5 Bit */</span></td></tr>
<tr name="21176" id="21176">
<td>21176</td><td></td></tr>
<tr name="21177" id="21177">
<td>21177</td><td><span class="pp">#else</span></td></tr>
<tr name="21178" id="21178">
<td>21178</td><td></td></tr>
<tr name="21179" id="21179">
<td>21179</td><td>      <a id="21179c7" class="tk">vuint32_t</a> <a id="21179c17" class="tk">BUF05I</a><a id="21179c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="21180" id="21180">
<td>21180</td><td></td></tr>
<tr name="21181" id="21181">
<td>21181</td><td><span class="pp">#endif</span></td></tr>
<tr name="21182" id="21182">
<td>21182</td><td></td></tr>
<tr name="21183" id="21183">
<td>21183</td><td><span class="pp">#ifndef</span> <a id="21183c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="21184" id="21184">
<td>21184</td><td></td></tr>
<tr name="21185" id="21185">
<td>21185</td><td>      <a id="21185c7" class="tk">vuint32_t</a> <a id="21185c17" class="tk">BUF4I</a><a id="21185c22" class="tk">:</a>1;               <span class="ct">/* Buffer MB Interrupt 4 Bit */</span></td></tr>
<tr name="21186" id="21186">
<td>21186</td><td></td></tr>
<tr name="21187" id="21187">
<td>21187</td><td><span class="pp">#else</span></td></tr>
<tr name="21188" id="21188">
<td>21188</td><td></td></tr>
<tr name="21189" id="21189">
<td>21189</td><td>      <a id="21189c7" class="tk">vuint32_t</a> <a id="21189c17" class="tk">BUF04I</a><a id="21189c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="21190" id="21190">
<td>21190</td><td></td></tr>
<tr name="21191" id="21191">
<td>21191</td><td><span class="pp">#endif</span></td></tr>
<tr name="21192" id="21192">
<td>21192</td><td></td></tr>
<tr name="21193" id="21193">
<td>21193</td><td><span class="pp">#ifndef</span> <a id="21193c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="21194" id="21194">
<td>21194</td><td></td></tr>
<tr name="21195" id="21195">
<td>21195</td><td>      <a id="21195c7" class="tk">vuint32_t</a> <a id="21195c17" class="tk">BUF3I</a><a id="21195c22" class="tk">:</a>1;               <span class="ct">/* Buffer MB Interrupt 3 Bit */</span></td></tr>
<tr name="21196" id="21196">
<td>21196</td><td></td></tr>
<tr name="21197" id="21197">
<td>21197</td><td><span class="pp">#else</span></td></tr>
<tr name="21198" id="21198">
<td>21198</td><td></td></tr>
<tr name="21199" id="21199">
<td>21199</td><td>      <a id="21199c7" class="tk">vuint32_t</a> <a id="21199c17" class="tk">BUF03I</a><a id="21199c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="21200" id="21200">
<td>21200</td><td></td></tr>
<tr name="21201" id="21201">
<td>21201</td><td><span class="pp">#endif</span></td></tr>
<tr name="21202" id="21202">
<td>21202</td><td></td></tr>
<tr name="21203" id="21203">
<td>21203</td><td><span class="pp">#ifndef</span> <a id="21203c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="21204" id="21204">
<td>21204</td><td></td></tr>
<tr name="21205" id="21205">
<td>21205</td><td>      <a id="21205c7" class="tk">vuint32_t</a> <a id="21205c17" class="tk">BUF2I</a><a id="21205c22" class="tk">:</a>1;               <span class="ct">/* Buffer MB Interrupt 2 Bit */</span></td></tr>
<tr name="21206" id="21206">
<td>21206</td><td></td></tr>
<tr name="21207" id="21207">
<td>21207</td><td><span class="pp">#else</span></td></tr>
<tr name="21208" id="21208">
<td>21208</td><td></td></tr>
<tr name="21209" id="21209">
<td>21209</td><td>      <a id="21209c7" class="tk">vuint32_t</a> <a id="21209c17" class="tk">BUF02I</a><a id="21209c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="21210" id="21210">
<td>21210</td><td></td></tr>
<tr name="21211" id="21211">
<td>21211</td><td><span class="pp">#endif</span></td></tr>
<tr name="21212" id="21212">
<td>21212</td><td></td></tr>
<tr name="21213" id="21213">
<td>21213</td><td><span class="pp">#ifndef</span> <a id="21213c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="21214" id="21214">
<td>21214</td><td></td></tr>
<tr name="21215" id="21215">
<td>21215</td><td>      <a id="21215c7" class="tk">vuint32_t</a> <a id="21215c17" class="tk">BUF1I</a><a id="21215c22" class="tk">:</a>1;               <span class="ct">/* Buffer MB Interrupt 1 Bit */</span></td></tr>
<tr name="21216" id="21216">
<td>21216</td><td></td></tr>
<tr name="21217" id="21217">
<td>21217</td><td><span class="pp">#else</span></td></tr>
<tr name="21218" id="21218">
<td>21218</td><td></td></tr>
<tr name="21219" id="21219">
<td>21219</td><td>      <a id="21219c7" class="tk">vuint32_t</a> <a id="21219c17" class="tk">BUF01I</a><a id="21219c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="21220" id="21220">
<td>21220</td><td></td></tr>
<tr name="21221" id="21221">
<td>21221</td><td><span class="pp">#endif</span></td></tr>
<tr name="21222" id="21222">
<td>21222</td><td></td></tr>
<tr name="21223" id="21223">
<td>21223</td><td><span class="pp">#ifndef</span> <a id="21223c9" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="21224" id="21224">
<td>21224</td><td></td></tr>
<tr name="21225" id="21225">
<td>21225</td><td>      <a id="21225c7" class="tk">vuint32_t</a> <a id="21225c17" class="tk">BUF0I</a><a id="21225c22" class="tk">:</a>1;               <span class="ct">/* Buffer MB Interrupt 0 Bit */</span></td></tr>
<tr name="21226" id="21226">
<td>21226</td><td></td></tr>
<tr name="21227" id="21227">
<td>21227</td><td><span class="pp">#else</span></td></tr>
<tr name="21228" id="21228">
<td>21228</td><td></td></tr>
<tr name="21229" id="21229">
<td>21229</td><td>      <a id="21229c7" class="tk">vuint32_t</a> <a id="21229c17" class="tk">BUF00I</a><a id="21229c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="21230" id="21230">
<td>21230</td><td></td></tr>
<tr name="21231" id="21231">
<td>21231</td><td><span class="pp">#endif</span></td></tr>
<tr name="21232" id="21232">
<td>21232</td><td></td></tr>
<tr name="21233" id="21233">
<td>21233</td><td>    <span class="br">}</span> <a id="21233c7" class="tk">B</a>;</td></tr>
<tr name="21234" id="21234">
<td>21234</td><td>  <span class="br">}</span> <a id="21234c5" class="tk">FLEXCAN_IFLAG1_32B_tag</a>;</td></tr>
<tr name="21235" id="21235">
<td>21235</td><td></td></tr>
<tr name="21236" id="21236">
<td>21236</td><td>  <span class="ct">/* Register layout for all registers MSG_CS ... */</span></td></tr>
<tr name="21237" id="21237">
<td>21237</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21238" id="21238">
<td>21238</td><td>    <a id="21238c5" class="tk">vuint32_t</a> <a id="21238c15" class="tk">R</a>;</td></tr>
<tr name="21239" id="21239">
<td>21239</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="21240" id="21240">
<td>21240</td><td>     <a id="21240c6" class="tk">vuint32_t</a><a id="21240c15" class="tk">:</a></td></tr>
<tr name="21241" id="21241">
<td>21241</td><td>      4;</td></tr>
<tr name="21242" id="21242">
<td>21242</td><td>      <a id="21242c7" class="tk">vuint32_t</a> <a id="21242c17" class="tk">CODE</a><a id="21242c21" class="tk">:</a>4;                <span class="ct">/* Message Buffer Code */</span></td></tr>
<tr name="21243" id="21243">
<td>21243</td><td>     <a id="21243c6" class="tk">vuint32_t</a><a id="21243c15" class="tk">:</a></td></tr>
<tr name="21244" id="21244">
<td>21244</td><td>      1;</td></tr>
<tr name="21245" id="21245">
<td>21245</td><td>      <a id="21245c7" class="tk">vuint32_t</a> <a id="21245c17" class="tk">SRR</a><a id="21245c20" class="tk">:</a>1;                 <span class="ct">/* Substitute Remote Request */</span></td></tr>
<tr name="21246" id="21246">
<td>21246</td><td>      <a id="21246c7" class="tk">vuint32_t</a> <a id="21246c17" class="tk">IDE</a><a id="21246c20" class="tk">:</a>1;                 <span class="ct">/* ID Extended Bit */</span></td></tr>
<tr name="21247" id="21247">
<td>21247</td><td>      <a id="21247c7" class="tk">vuint32_t</a> <a id="21247c17" class="tk">RTR</a><a id="21247c20" class="tk">:</a>1;                 <span class="ct">/* Remote Transmission Request */</span></td></tr>
<tr name="21248" id="21248">
<td>21248</td><td>      <a id="21248c7" class="tk">vuint32_t</a> <a id="21248c17" class="tk">LENGTH</a><a id="21248c23" class="tk">:</a>4;              <span class="ct">/* Length of Data in Bytes */</span></td></tr>
<tr name="21249" id="21249">
<td>21249</td><td>      <a id="21249c7" class="tk">vuint32_t</a> <a id="21249c17" class="tk">TIMESTAMP</a><a id="21249c26" class="tk">:</a>16;          <span class="ct">/* Free-Running Counter Time Stamp */</span></td></tr>
<tr name="21250" id="21250">
<td>21250</td><td>    <span class="br">}</span> <a id="21250c7" class="tk">B</a>;</td></tr>
<tr name="21251" id="21251">
<td>21251</td><td>  <span class="br">}</span> <a id="21251c5" class="tk">FLEXCAN_MSG_CS_32B_tag</a>;</td></tr>
<tr name="21252" id="21252">
<td>21252</td><td></td></tr>
<tr name="21253" id="21253">
<td>21253</td><td>  <span class="ct">/* Register layout for all registers MSG_ID ... */</span></td></tr>
<tr name="21254" id="21254">
<td>21254</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21255" id="21255">
<td>21255</td><td>    <a id="21255c5" class="tk">vuint32_t</a> <a id="21255c15" class="tk">R</a>;</td></tr>
<tr name="21256" id="21256">
<td>21256</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="21257" id="21257">
<td>21257</td><td>      <a id="21257c7" class="tk">vuint32_t</a> <a id="21257c17" class="tk">PRIO</a><a id="21257c21" class="tk">:</a>3;                <span class="ct">/* Local Priority */</span></td></tr>
<tr name="21258" id="21258">
<td>21258</td><td></td></tr>
<tr name="21259" id="21259">
<td>21259</td><td><span class="pp">#if</span> 0</td></tr>
<tr name="21260" id="21260">
<td>21260</td><td></td></tr>
<tr name="21261" id="21261">
<td>21261</td><td>      <span class="ct">/* MJR Edited */</span></td></tr>
<tr name="21262" id="21262">
<td>21262</td><td>      <a id="21262c7" class="tk">vuint32_t</a> <a id="21262c17" class="tk">ID</a><a id="21262c19" class="tk">:</a>29;                 <span class="ct">/* Frame Identifier */</span></td></tr>
<tr name="21263" id="21263">
<td>21263</td><td></td></tr>
<tr name="21264" id="21264">
<td>21264</td><td><span class="pp">#else</span></td></tr>
<tr name="21265" id="21265">
<td>21265</td><td></td></tr>
<tr name="21266" id="21266">
<td>21266</td><td>      <a id="21266c7" class="tk">vuint32_t</a> <a id="21266c17" class="tk">STD_ID</a><a id="21266c23" class="tk">:</a>11;</td></tr>
<tr name="21267" id="21267">
<td>21267</td><td>      <a id="21267c7" class="tk">vuint32_t</a> <a id="21267c17" class="tk">EXT_ID</a><a id="21267c23" class="tk">:</a>18;</td></tr>
<tr name="21268" id="21268">
<td>21268</td><td></td></tr>
<tr name="21269" id="21269">
<td>21269</td><td><span class="pp">#endif</span></td></tr>
<tr name="21270" id="21270">
<td>21270</td><td></td></tr>
<tr name="21271" id="21271">
<td>21271</td><td>    <span class="br">}</span> <a id="21271c7" class="tk">B</a>;</td></tr>
<tr name="21272" id="21272">
<td>21272</td><td>  <span class="br">}</span> <a id="21272c5" class="tk">FLEXCAN_MSG_ID_32B_tag</a>;</td></tr>
<tr name="21273" id="21273">
<td>21273</td><td></td></tr>
<tr name="21274" id="21274">
<td>21274</td><td>  <span class="ct">/* Register layout for all registers MSG_BYTE0_3 ... */</span></td></tr>
<tr name="21275" id="21275">
<td>21275</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21276" id="21276">
<td>21276</td><td>    <a id="21276c5" class="tk">vuint32_t</a> <a id="21276c15" class="tk">R</a>;</td></tr>
<tr name="21277" id="21277">
<td>21277</td><td>    <a id="21277c5" class="tk">vuint8_t</a> <a id="21277c14" class="tk">BYTE</a>[4];                  <span class="ct">/* individual bytes can be accessed */</span></td></tr>
<tr name="21278" id="21278">
<td>21278</td><td>    <a id="21278c5" class="tk">vuint32_t</a> <a id="21278c15" class="tk">WORD</a>;                    <span class="ct">/* individual words can be accessed */</span></td></tr>
<tr name="21279" id="21279">
<td>21279</td><td>  <span class="br">}</span> <a id="21279c5" class="tk">FLEXCAN_MSG_DATA_32B_tag</a>;</td></tr>
<tr name="21280" id="21280">
<td>21280</td><td></td></tr>
<tr name="21281" id="21281">
<td>21281</td><td>  <span class="ct">/* Register layout for all registers MSG_BYTE4_7 matches MSG_DATA */</span></td></tr>
<tr name="21282" id="21282">
<td>21282</td><td><span class="pp">#if</span> 1</td></tr>
<tr name="21283" id="21283">
<td>21283</td><td></td></tr>
<tr name="21284" id="21284">
<td>21284</td><td>  <span class="ct">/* MJR Edited */</span></td></tr>
<tr name="21285" id="21285">
<td>21285</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="21286" id="21286">
<td>21286</td><td>    <a id="21286c5" class="tk">vuint8_t</a> <a id="21286c14" class="tk">B</a>[8];                     <span class="ct">/* Data buffer in Bytes (8 bits) */</span></td></tr>
<tr name="21287" id="21287">
<td>21287</td><td>    <a id="21287c5" class="tk">vuint16_t</a> <a id="21287c15" class="tk">H</a>[4];                    <span class="ct">/* Data buffer in Half-words (16 bits) */</span></td></tr>
<tr name="21288" id="21288">
<td>21288</td><td>    <a id="21288c5" class="tk">vuint32_t</a> <a id="21288c15" class="tk">W</a>[2];                    <span class="ct">/* Data buffer in words (32 bits) */</span></td></tr>
<tr name="21289" id="21289">
<td>21289</td><td>    <a id="21289c5" class="tk">vuint32_t</a> <a id="21289c15" class="tk">R</a>[2];                    <span class="ct">/* Data buffer in words (32 bits) */</span></td></tr>
<tr name="21290" id="21290">
<td>21290</td><td>  <span class="br">}</span> <a id="21290c5" class="tk">FLEXCAN_MSG_DATA2_32B_tag</a>;</td></tr>
<tr name="21291" id="21291">
<td>21291</td><td></td></tr>
<tr name="21292" id="21292">
<td>21292</td><td><span class="pp">#endif</span></td></tr>
<tr name="21293" id="21293">
<td>21293</td><td></td></tr>
<tr name="21294" id="21294">
<td>21294</td><td>  <span class="ct">/* Register layout for all registers RXIMR ... */</span></td></tr>
<tr name="21295" id="21295">
<td>21295</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* FLEXCAN_RXIMR0 - FLEXCAN_RXIMR63 - RX Individual Mask Registers */</span></td></tr>
<tr name="21296" id="21296">
<td>21296</td><td>    <a id="21296c5" class="tk">vuint32_t</a> <a id="21296c15" class="tk">R</a>;</td></tr>
<tr name="21297" id="21297">
<td>21297</td><td></td></tr>
<tr name="21298" id="21298">
<td>21298</td><td><span class="pp">#ifdef</span> <a id="21298c8" class="tk">USE_FIELD_ALIASES_FLEXCAN</a></td></tr>
<tr name="21299" id="21299">
<td>21299</td><td></td></tr>
<tr name="21300" id="21300">
<td>21300</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="21301" id="21301">
<td>21301</td><td>      <a id="21301c7" class="tk">vuint32_t</a> <a id="21301c17" class="tk">MI</a><a id="21301c19" class="tk">:</a>32;                 <span class="ct">/* deprecated field -- do not use */</span></td></tr>
<tr name="21302" id="21302">
<td>21302</td><td>    <span class="br">}</span> <a id="21302c7" class="tk">B</a>;</td></tr>
<tr name="21303" id="21303">
<td>21303</td><td></td></tr>
<tr name="21304" id="21304">
<td>21304</td><td><span class="pp">#endif</span></td></tr>
<tr name="21305" id="21305">
<td>21305</td><td></td></tr>
<tr name="21306" id="21306">
<td>21306</td><td>  <span class="br">}</span> <a id="21306c5" class="tk">FLEXCAN_RXIMR_32B_tag</a>;</td></tr>
<tr name="21307" id="21307">
<td>21307</td><td></td></tr>
<tr name="21308" id="21308">
<td>21308</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="21308c18" class="tk">FLEXCAN_MB_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="21309" id="21309">
<td>21309</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="21310" id="21310">
<td>21310</td><td>      <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21311" id="21311">
<td>21311</td><td>      <a id="21311c7" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21311c30" class="tk">MSG_CS</a>;   <span class="ct">/* relative offset: 0x0000 */</span></td></tr>
<tr name="21312" id="21312">
<td>21312</td><td>      <a id="21312c7" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21312c30" class="tk">CS</a>;       <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="21313" id="21313">
<td>21313</td><td>    <span class="br">}</span>;</td></tr>
<tr name="21314" id="21314">
<td>21314</td><td></td></tr>
<tr name="21315" id="21315">
<td>21315</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="21316" id="21316">
<td>21316</td><td>      <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21317" id="21317">
<td>21317</td><td>      <a id="21317c7" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21317c30" class="tk">MSG_ID</a>;   <span class="ct">/* relative offset: 0x0004 */</span></td></tr>
<tr name="21318" id="21318">
<td>21318</td><td>      <a id="21318c7" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21318c30" class="tk">ID</a>;       <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="21319" id="21319">
<td>21319</td><td>    <span class="br">}</span>;</td></tr>
<tr name="21320" id="21320">
<td>21320</td><td></td></tr>
<tr name="21321" id="21321">
<td>21321</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="21322" id="21322">
<td>21322</td><td></td></tr>
<tr name="21323" id="21323">
<td>21323</td><td><span class="pp">#if</span> 0</td></tr>
<tr name="21324" id="21324">
<td>21324</td><td></td></tr>
<tr name="21325" id="21325">
<td>21325</td><td>      <span class="ct">/* MJR Edited */</span></td></tr>
<tr name="21326" id="21326">
<td>21326</td><td>      <a id="21326c7" class="tk">FLEXCAN_W_32B_tag</a> <a id="21326c25" class="tk">W</a>[2];          <span class="ct">/* relative offset: 0x0008 */</span></td></tr>
<tr name="21327" id="21327">
<td>21327</td><td>      <a id="21327c7" class="tk">FLEXCAN_H_16B_tag</a> <a id="21327c25" class="tk">H</a>[4];          <span class="ct">/* relative offset: 0x0008 */</span></td></tr>
<tr name="21328" id="21328">
<td>21328</td><td>      <a id="21328c7" class="tk">FLEXCAN_B_8B_tag</a> <a id="21328c24" class="tk">B</a>[8];           <span class="ct">/* relative offset: 0x0008 */</span></td></tr>
<tr name="21329" id="21329">
<td>21329</td><td></td></tr>
<tr name="21330" id="21330">
<td>21330</td><td><span class="pp">#else</span></td></tr>
<tr name="21331" id="21331">
<td>21331</td><td></td></tr>
<tr name="21332" id="21332">
<td>21332</td><td>      <a id="21332c7" class="tk">FLEXCAN_MSG_DATA2_32B_tag</a> <a id="21332c33" class="tk">DATA</a>;  <span class="ct">/* relative offset: 0x0008 */</span></td></tr>
<tr name="21333" id="21333">
<td>21333</td><td></td></tr>
<tr name="21334" id="21334">
<td>21334</td><td><span class="pp">#endif</span></td></tr>
<tr name="21335" id="21335">
<td>21335</td><td></td></tr>
<tr name="21336" id="21336">
<td>21336</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="21337" id="21337">
<td>21337</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21338" id="21338">
<td>21338</td><td>        <a id="21338c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21338c34" class="tk">BYTE0_3</a>;<span class="ct">/* relative offset: 0x0008 */</span></td></tr>
<tr name="21339" id="21339">
<td>21339</td><td>        <a id="21339c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21339c34" class="tk">BYTE4_7</a>;<span class="ct">/* relative offset: 0x000C */</span></td></tr>
<tr name="21340" id="21340">
<td>21340</td><td>      <span class="br">}</span> <a id="21340c9" class="tk">MSG_DATA</a>;</td></tr>
<tr name="21341" id="21341">
<td>21341</td><td>    <span class="br">}</span>;</td></tr>
<tr name="21342" id="21342">
<td>21342</td><td>  <span class="br">}</span> <a id="21342c5" class="tk">FLEXCAN_MB_tag</a>;</td></tr>
<tr name="21343" id="21343">
<td>21343</td><td></td></tr>
<tr name="21344" id="21344">
<td>21344</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="21344c18" class="tk">FLEXCAN_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="21345" id="21345">
<td>21345</td><td>    <span class="ct">/* MCR - Module Configuration Register */</span></td></tr>
<tr name="21346" id="21346">
<td>21346</td><td>    <a id="21346c5" class="tk">FLEXCAN_MCR_32B_tag</a> <a id="21346c25" class="tk">MCR</a>;           <span class="ct">/* offset: 0x0000 size: 32 bit */</span></td></tr>
<tr name="21347" id="21347">
<td>21347</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="21348" id="21348">
<td>21348</td><td>      <span class="ct">/* CTRL -  Control Register */</span></td></tr>
<tr name="21349" id="21349">
<td>21349</td><td>      <a id="21349c7" class="tk">FLEXCAN_CTRL_32B_tag</a> <a id="21349c28" class="tk">CTRL</a>;       <span class="ct">/* offset: 0x0004 size: 32 bit */</span></td></tr>
<tr name="21350" id="21350">
<td>21350</td><td>      <a id="21350c7" class="tk">FLEXCAN_CTRL_32B_tag</a> <a id="21350c28" class="tk">CR</a>;         <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="21351" id="21351">
<td>21351</td><td>    <span class="br">}</span>;</td></tr>
<tr name="21352" id="21352">
<td>21352</td><td></td></tr>
<tr name="21353" id="21353">
<td>21353</td><td>    <span class="ct">/* TIMER - Free Running Timer */</span></td></tr>
<tr name="21354" id="21354">
<td>21354</td><td>    <a id="21354c5" class="tk">FLEXCAN_TIMER_32B_tag</a> <a id="21354c27" class="tk">TIMER</a>;       <span class="ct">/* offset: 0x0008 size: 32 bit */</span></td></tr>
<tr name="21355" id="21355">
<td>21355</td><td>    <a id="21355c5" class="tk">int8_t</a> <a id="21355c12" class="tk">FLEXCAN_reserved_000C</a>[4];</td></tr>
<tr name="21356" id="21356">
<td>21356</td><td></td></tr>
<tr name="21357" id="21357">
<td>21357</td><td>    <span class="ct">/* RXGMASK - Rx Global Mask Register */</span></td></tr>
<tr name="21358" id="21358">
<td>21358</td><td>    <a id="21358c5" class="tk">FLEXCAN_RXGMASK_32B_tag</a> <a id="21358c29" class="tk">RXGMASK</a>;   <span class="ct">/* offset: 0x0010 size: 32 bit */</span></td></tr>
<tr name="21359" id="21359">
<td>21359</td><td></td></tr>
<tr name="21360" id="21360">
<td>21360</td><td>    <span class="ct">/* RX14MASK - Rx 14 Mask Register */</span></td></tr>
<tr name="21361" id="21361">
<td>21361</td><td>    <a id="21361c5" class="tk">FLEXCAN_RX14MASK_32B_tag</a> <a id="21361c30" class="tk">RX14MASK</a>; <span class="ct">/* offset: 0x0014 size: 32 bit */</span></td></tr>
<tr name="21362" id="21362">
<td>21362</td><td></td></tr>
<tr name="21363" id="21363">
<td>21363</td><td>    <span class="ct">/* RX15MASK - Rx 15 Mask Register */</span></td></tr>
<tr name="21364" id="21364">
<td>21364</td><td>    <a id="21364c5" class="tk">FLEXCAN_RX15MASK_32B_tag</a> <a id="21364c30" class="tk">RX15MASK</a>; <span class="ct">/* offset: 0x0018 size: 32 bit */</span></td></tr>
<tr name="21365" id="21365">
<td>21365</td><td></td></tr>
<tr name="21366" id="21366">
<td>21366</td><td>    <span class="ct">/* ECR - Error Counter Register */</span></td></tr>
<tr name="21367" id="21367">
<td>21367</td><td>    <a id="21367c5" class="tk">FLEXCAN_ECR_32B_tag</a> <a id="21367c25" class="tk">ECR</a>;           <span class="ct">/* offset: 0x001C size: 32 bit */</span></td></tr>
<tr name="21368" id="21368">
<td>21368</td><td></td></tr>
<tr name="21369" id="21369">
<td>21369</td><td>    <span class="ct">/* ESR - Error and Status Register */</span></td></tr>
<tr name="21370" id="21370">
<td>21370</td><td>    <a id="21370c5" class="tk">FLEXCAN_ESR_32B_tag</a> <a id="21370c25" class="tk">ESR</a>;           <span class="ct">/* offset: 0x0020 size: 32 bit */</span></td></tr>
<tr name="21371" id="21371">
<td>21371</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="21372" id="21372">
<td>21372</td><td>      <span class="ct">/* IMASK2 - Interrupt Masks 2 Register */</span></td></tr>
<tr name="21373" id="21373">
<td>21373</td><td>      <a id="21373c7" class="tk">FLEXCAN_IMASK2_32B_tag</a> <a id="21373c30" class="tk">IMASK2</a>;   <span class="ct">/* offset: 0x0024 size: 32 bit */</span></td></tr>
<tr name="21374" id="21374">
<td>21374</td><td>      <a id="21374c7" class="tk">FLEXCAN_IMASK2_32B_tag</a> <a id="21374c30" class="tk">IMRH</a>;     <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="21375" id="21375">
<td>21375</td><td>    <span class="br">}</span>;</td></tr>
<tr name="21376" id="21376">
<td>21376</td><td></td></tr>
<tr name="21377" id="21377">
<td>21377</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="21378" id="21378">
<td>21378</td><td>      <span class="ct">/* IMASK1 - Interrupt Masks 1 Register */</span></td></tr>
<tr name="21379" id="21379">
<td>21379</td><td>      <a id="21379c7" class="tk">FLEXCAN_IMASK1_32B_tag</a> <a id="21379c30" class="tk">IMASK1</a>;   <span class="ct">/* offset: 0x0028 size: 32 bit */</span></td></tr>
<tr name="21380" id="21380">
<td>21380</td><td>      <a id="21380c7" class="tk">FLEXCAN_IMASK1_32B_tag</a> <a id="21380c30" class="tk">IMRL</a>;     <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="21381" id="21381">
<td>21381</td><td>    <span class="br">}</span>;</td></tr>
<tr name="21382" id="21382">
<td>21382</td><td></td></tr>
<tr name="21383" id="21383">
<td>21383</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="21384" id="21384">
<td>21384</td><td>      <span class="ct">/* IFLAG2 - Interrupt Flags 2 Register */</span></td></tr>
<tr name="21385" id="21385">
<td>21385</td><td>      <a id="21385c7" class="tk">FLEXCAN_IFLAG2_32B_tag</a> <a id="21385c30" class="tk">IFLAG2</a>;   <span class="ct">/* offset: 0x002C size: 32 bit */</span></td></tr>
<tr name="21386" id="21386">
<td>21386</td><td>      <a id="21386c7" class="tk">FLEXCAN_IFLAG2_32B_tag</a> <a id="21386c30" class="tk">IFRH</a>;     <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="21387" id="21387">
<td>21387</td><td>    <span class="br">}</span>;</td></tr>
<tr name="21388" id="21388">
<td>21388</td><td></td></tr>
<tr name="21389" id="21389">
<td>21389</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="21390" id="21390">
<td>21390</td><td>      <span class="ct">/* IFLAG1 - Interrupt Flags 1 Register */</span></td></tr>
<tr name="21391" id="21391">
<td>21391</td><td>      <a id="21391c7" class="tk">FLEXCAN_IFLAG1_32B_tag</a> <a id="21391c30" class="tk">IFLAG1</a>;   <span class="ct">/* offset: 0x0030 size: 32 bit */</span></td></tr>
<tr name="21392" id="21392">
<td>21392</td><td>      <a id="21392c7" class="tk">FLEXCAN_IFLAG1_32B_tag</a> <a id="21392c30" class="tk">IFRL</a>;     <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="21393" id="21393">
<td>21393</td><td>    <span class="br">}</span>;</td></tr>
<tr name="21394" id="21394">
<td>21394</td><td></td></tr>
<tr name="21395" id="21395">
<td>21395</td><td>    <a id="21395c5" class="tk">int8_t</a> <a id="21395c12" class="tk">FLEXCAN_reserved_0034</a>[76];</td></tr>
<tr name="21396" id="21396">
<td>21396</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="21397" id="21397">
<td>21397</td><td>      <span class="ct">/*  Register set MB */</span></td></tr>
<tr name="21398" id="21398">
<td>21398</td><td>      <a id="21398c7" class="tk">FLEXCAN_MB_tag</a> <a id="21398c22" class="tk">MB</a>[64];           <span class="ct">/* offset: 0x0080  (0x0010 x 64) */</span></td></tr>
<tr name="21399" id="21399">
<td>21399</td><td></td></tr>
<tr name="21400" id="21400">
<td>21400</td><td>      <span class="ct">/*  Alias name for MB */</span></td></tr>
<tr name="21401" id="21401">
<td>21401</td><td>      <a id="21401c7" class="tk">FLEXCAN_MB_tag</a> <a id="21401c22" class="tk">BUF</a>[64];          <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="21402" id="21402">
<td>21402</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="21403" id="21403">
<td>21403</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21404" id="21404">
<td>21404</td><td>        <a id="21404c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21404c32" class="tk">MSG0_CS</a>;<span class="ct">/* offset: 0x0080 size: 32 bit */</span></td></tr>
<tr name="21405" id="21405">
<td>21405</td><td></td></tr>
<tr name="21406" id="21406">
<td>21406</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21407" id="21407">
<td>21407</td><td>        <a id="21407c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21407c32" class="tk">MSG0_ID</a>;<span class="ct">/* offset: 0x0084 size: 32 bit */</span></td></tr>
<tr name="21408" id="21408">
<td>21408</td><td></td></tr>
<tr name="21409" id="21409">
<td>21409</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21410" id="21410">
<td>21410</td><td>        <a id="21410c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21410c34" class="tk">MSG0_BYTE0_3</a>;<span class="ct">/* offset: 0x0088 size: 32 bit */</span></td></tr>
<tr name="21411" id="21411">
<td>21411</td><td></td></tr>
<tr name="21412" id="21412">
<td>21412</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21413" id="21413">
<td>21413</td><td>        <a id="21413c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21413c34" class="tk">MSG0_BYTE4_7</a>;<span class="ct">/* offset: 0x008C size: 32 bit */</span></td></tr>
<tr name="21414" id="21414">
<td>21414</td><td></td></tr>
<tr name="21415" id="21415">
<td>21415</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21416" id="21416">
<td>21416</td><td>        <a id="21416c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21416c32" class="tk">MSG1_CS</a>;<span class="ct">/* offset: 0x0090 size: 32 bit */</span></td></tr>
<tr name="21417" id="21417">
<td>21417</td><td></td></tr>
<tr name="21418" id="21418">
<td>21418</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21419" id="21419">
<td>21419</td><td>        <a id="21419c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21419c32" class="tk">MSG1_ID</a>;<span class="ct">/* offset: 0x0094 size: 32 bit */</span></td></tr>
<tr name="21420" id="21420">
<td>21420</td><td></td></tr>
<tr name="21421" id="21421">
<td>21421</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21422" id="21422">
<td>21422</td><td>        <a id="21422c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21422c34" class="tk">MSG1_BYTE0_3</a>;<span class="ct">/* offset: 0x0098 size: 32 bit */</span></td></tr>
<tr name="21423" id="21423">
<td>21423</td><td></td></tr>
<tr name="21424" id="21424">
<td>21424</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21425" id="21425">
<td>21425</td><td>        <a id="21425c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21425c34" class="tk">MSG1_BYTE4_7</a>;<span class="ct">/* offset: 0x009C size: 32 bit */</span></td></tr>
<tr name="21426" id="21426">
<td>21426</td><td></td></tr>
<tr name="21427" id="21427">
<td>21427</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21428" id="21428">
<td>21428</td><td>        <a id="21428c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21428c32" class="tk">MSG2_CS</a>;<span class="ct">/* offset: 0x00A0 size: 32 bit */</span></td></tr>
<tr name="21429" id="21429">
<td>21429</td><td></td></tr>
<tr name="21430" id="21430">
<td>21430</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21431" id="21431">
<td>21431</td><td>        <a id="21431c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21431c32" class="tk">MSG2_ID</a>;<span class="ct">/* offset: 0x00A4 size: 32 bit */</span></td></tr>
<tr name="21432" id="21432">
<td>21432</td><td></td></tr>
<tr name="21433" id="21433">
<td>21433</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21434" id="21434">
<td>21434</td><td>        <a id="21434c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21434c34" class="tk">MSG2_BYTE0_3</a>;<span class="ct">/* offset: 0x00A8 size: 32 bit */</span></td></tr>
<tr name="21435" id="21435">
<td>21435</td><td></td></tr>
<tr name="21436" id="21436">
<td>21436</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21437" id="21437">
<td>21437</td><td>        <a id="21437c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21437c34" class="tk">MSG2_BYTE4_7</a>;<span class="ct">/* offset: 0x00AC size: 32 bit */</span></td></tr>
<tr name="21438" id="21438">
<td>21438</td><td></td></tr>
<tr name="21439" id="21439">
<td>21439</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21440" id="21440">
<td>21440</td><td>        <a id="21440c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21440c32" class="tk">MSG3_CS</a>;<span class="ct">/* offset: 0x00B0 size: 32 bit */</span></td></tr>
<tr name="21441" id="21441">
<td>21441</td><td></td></tr>
<tr name="21442" id="21442">
<td>21442</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21443" id="21443">
<td>21443</td><td>        <a id="21443c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21443c32" class="tk">MSG3_ID</a>;<span class="ct">/* offset: 0x00B4 size: 32 bit */</span></td></tr>
<tr name="21444" id="21444">
<td>21444</td><td></td></tr>
<tr name="21445" id="21445">
<td>21445</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21446" id="21446">
<td>21446</td><td>        <a id="21446c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21446c34" class="tk">MSG3_BYTE0_3</a>;<span class="ct">/* offset: 0x00B8 size: 32 bit */</span></td></tr>
<tr name="21447" id="21447">
<td>21447</td><td></td></tr>
<tr name="21448" id="21448">
<td>21448</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21449" id="21449">
<td>21449</td><td>        <a id="21449c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21449c34" class="tk">MSG3_BYTE4_7</a>;<span class="ct">/* offset: 0x00BC size: 32 bit */</span></td></tr>
<tr name="21450" id="21450">
<td>21450</td><td></td></tr>
<tr name="21451" id="21451">
<td>21451</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21452" id="21452">
<td>21452</td><td>        <a id="21452c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21452c32" class="tk">MSG4_CS</a>;<span class="ct">/* offset: 0x00C0 size: 32 bit */</span></td></tr>
<tr name="21453" id="21453">
<td>21453</td><td></td></tr>
<tr name="21454" id="21454">
<td>21454</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21455" id="21455">
<td>21455</td><td>        <a id="21455c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21455c32" class="tk">MSG4_ID</a>;<span class="ct">/* offset: 0x00C4 size: 32 bit */</span></td></tr>
<tr name="21456" id="21456">
<td>21456</td><td></td></tr>
<tr name="21457" id="21457">
<td>21457</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21458" id="21458">
<td>21458</td><td>        <a id="21458c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21458c34" class="tk">MSG4_BYTE0_3</a>;<span class="ct">/* offset: 0x00C8 size: 32 bit */</span></td></tr>
<tr name="21459" id="21459">
<td>21459</td><td></td></tr>
<tr name="21460" id="21460">
<td>21460</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21461" id="21461">
<td>21461</td><td>        <a id="21461c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21461c34" class="tk">MSG4_BYTE4_7</a>;<span class="ct">/* offset: 0x00CC size: 32 bit */</span></td></tr>
<tr name="21462" id="21462">
<td>21462</td><td></td></tr>
<tr name="21463" id="21463">
<td>21463</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21464" id="21464">
<td>21464</td><td>        <a id="21464c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21464c32" class="tk">MSG5_CS</a>;<span class="ct">/* offset: 0x00D0 size: 32 bit */</span></td></tr>
<tr name="21465" id="21465">
<td>21465</td><td></td></tr>
<tr name="21466" id="21466">
<td>21466</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21467" id="21467">
<td>21467</td><td>        <a id="21467c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21467c32" class="tk">MSG5_ID</a>;<span class="ct">/* offset: 0x00D4 size: 32 bit */</span></td></tr>
<tr name="21468" id="21468">
<td>21468</td><td></td></tr>
<tr name="21469" id="21469">
<td>21469</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21470" id="21470">
<td>21470</td><td>        <a id="21470c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21470c34" class="tk">MSG5_BYTE0_3</a>;<span class="ct">/* offset: 0x00D8 size: 32 bit */</span></td></tr>
<tr name="21471" id="21471">
<td>21471</td><td></td></tr>
<tr name="21472" id="21472">
<td>21472</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21473" id="21473">
<td>21473</td><td>        <a id="21473c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21473c34" class="tk">MSG5_BYTE4_7</a>;<span class="ct">/* offset: 0x00DC size: 32 bit */</span></td></tr>
<tr name="21474" id="21474">
<td>21474</td><td></td></tr>
<tr name="21475" id="21475">
<td>21475</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21476" id="21476">
<td>21476</td><td>        <a id="21476c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21476c32" class="tk">MSG6_CS</a>;<span class="ct">/* offset: 0x00E0 size: 32 bit */</span></td></tr>
<tr name="21477" id="21477">
<td>21477</td><td></td></tr>
<tr name="21478" id="21478">
<td>21478</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21479" id="21479">
<td>21479</td><td>        <a id="21479c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21479c32" class="tk">MSG6_ID</a>;<span class="ct">/* offset: 0x00E4 size: 32 bit */</span></td></tr>
<tr name="21480" id="21480">
<td>21480</td><td></td></tr>
<tr name="21481" id="21481">
<td>21481</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21482" id="21482">
<td>21482</td><td>        <a id="21482c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21482c34" class="tk">MSG6_BYTE0_3</a>;<span class="ct">/* offset: 0x00E8 size: 32 bit */</span></td></tr>
<tr name="21483" id="21483">
<td>21483</td><td></td></tr>
<tr name="21484" id="21484">
<td>21484</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21485" id="21485">
<td>21485</td><td>        <a id="21485c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21485c34" class="tk">MSG6_BYTE4_7</a>;<span class="ct">/* offset: 0x00EC size: 32 bit */</span></td></tr>
<tr name="21486" id="21486">
<td>21486</td><td></td></tr>
<tr name="21487" id="21487">
<td>21487</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21488" id="21488">
<td>21488</td><td>        <a id="21488c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21488c32" class="tk">MSG7_CS</a>;<span class="ct">/* offset: 0x00F0 size: 32 bit */</span></td></tr>
<tr name="21489" id="21489">
<td>21489</td><td></td></tr>
<tr name="21490" id="21490">
<td>21490</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21491" id="21491">
<td>21491</td><td>        <a id="21491c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21491c32" class="tk">MSG7_ID</a>;<span class="ct">/* offset: 0x00F4 size: 32 bit */</span></td></tr>
<tr name="21492" id="21492">
<td>21492</td><td></td></tr>
<tr name="21493" id="21493">
<td>21493</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21494" id="21494">
<td>21494</td><td>        <a id="21494c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21494c34" class="tk">MSG7_BYTE0_3</a>;<span class="ct">/* offset: 0x00F8 size: 32 bit */</span></td></tr>
<tr name="21495" id="21495">
<td>21495</td><td></td></tr>
<tr name="21496" id="21496">
<td>21496</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21497" id="21497">
<td>21497</td><td>        <a id="21497c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21497c34" class="tk">MSG7_BYTE4_7</a>;<span class="ct">/* offset: 0x00FC size: 32 bit */</span></td></tr>
<tr name="21498" id="21498">
<td>21498</td><td></td></tr>
<tr name="21499" id="21499">
<td>21499</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21500" id="21500">
<td>21500</td><td>        <a id="21500c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21500c32" class="tk">MSG8_CS</a>;<span class="ct">/* offset: 0x0100 size: 32 bit */</span></td></tr>
<tr name="21501" id="21501">
<td>21501</td><td></td></tr>
<tr name="21502" id="21502">
<td>21502</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21503" id="21503">
<td>21503</td><td>        <a id="21503c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21503c32" class="tk">MSG8_ID</a>;<span class="ct">/* offset: 0x0104 size: 32 bit */</span></td></tr>
<tr name="21504" id="21504">
<td>21504</td><td></td></tr>
<tr name="21505" id="21505">
<td>21505</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21506" id="21506">
<td>21506</td><td>        <a id="21506c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21506c34" class="tk">MSG8_BYTE0_3</a>;<span class="ct">/* offset: 0x0108 size: 32 bit */</span></td></tr>
<tr name="21507" id="21507">
<td>21507</td><td></td></tr>
<tr name="21508" id="21508">
<td>21508</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21509" id="21509">
<td>21509</td><td>        <a id="21509c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21509c34" class="tk">MSG8_BYTE4_7</a>;<span class="ct">/* offset: 0x010C size: 32 bit */</span></td></tr>
<tr name="21510" id="21510">
<td>21510</td><td></td></tr>
<tr name="21511" id="21511">
<td>21511</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21512" id="21512">
<td>21512</td><td>        <a id="21512c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21512c32" class="tk">MSG9_CS</a>;<span class="ct">/* offset: 0x0110 size: 32 bit */</span></td></tr>
<tr name="21513" id="21513">
<td>21513</td><td></td></tr>
<tr name="21514" id="21514">
<td>21514</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21515" id="21515">
<td>21515</td><td>        <a id="21515c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21515c32" class="tk">MSG9_ID</a>;<span class="ct">/* offset: 0x0114 size: 32 bit */</span></td></tr>
<tr name="21516" id="21516">
<td>21516</td><td></td></tr>
<tr name="21517" id="21517">
<td>21517</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21518" id="21518">
<td>21518</td><td>        <a id="21518c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21518c34" class="tk">MSG9_BYTE0_3</a>;<span class="ct">/* offset: 0x0118 size: 32 bit */</span></td></tr>
<tr name="21519" id="21519">
<td>21519</td><td></td></tr>
<tr name="21520" id="21520">
<td>21520</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21521" id="21521">
<td>21521</td><td>        <a id="21521c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21521c34" class="tk">MSG9_BYTE4_7</a>;<span class="ct">/* offset: 0x011C size: 32 bit */</span></td></tr>
<tr name="21522" id="21522">
<td>21522</td><td></td></tr>
<tr name="21523" id="21523">
<td>21523</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21524" id="21524">
<td>21524</td><td>        <a id="21524c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21524c32" class="tk">MSG10_CS</a>;<span class="ct">/* offset: 0x0120 size: 32 bit */</span></td></tr>
<tr name="21525" id="21525">
<td>21525</td><td></td></tr>
<tr name="21526" id="21526">
<td>21526</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21527" id="21527">
<td>21527</td><td>        <a id="21527c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21527c32" class="tk">MSG10_ID</a>;<span class="ct">/* offset: 0x0124 size: 32 bit */</span></td></tr>
<tr name="21528" id="21528">
<td>21528</td><td></td></tr>
<tr name="21529" id="21529">
<td>21529</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21530" id="21530">
<td>21530</td><td>        <a id="21530c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21530c34" class="tk">MSG10_BYTE0_3</a>;<span class="ct">/* offset: 0x0128 size: 32 bit */</span></td></tr>
<tr name="21531" id="21531">
<td>21531</td><td></td></tr>
<tr name="21532" id="21532">
<td>21532</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21533" id="21533">
<td>21533</td><td>        <a id="21533c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21533c34" class="tk">MSG10_BYTE4_7</a>;<span class="ct">/* offset: 0x012C size: 32 bit */</span></td></tr>
<tr name="21534" id="21534">
<td>21534</td><td></td></tr>
<tr name="21535" id="21535">
<td>21535</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21536" id="21536">
<td>21536</td><td>        <a id="21536c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21536c32" class="tk">MSG11_CS</a>;<span class="ct">/* offset: 0x0130 size: 32 bit */</span></td></tr>
<tr name="21537" id="21537">
<td>21537</td><td></td></tr>
<tr name="21538" id="21538">
<td>21538</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21539" id="21539">
<td>21539</td><td>        <a id="21539c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21539c32" class="tk">MSG11_ID</a>;<span class="ct">/* offset: 0x0134 size: 32 bit */</span></td></tr>
<tr name="21540" id="21540">
<td>21540</td><td></td></tr>
<tr name="21541" id="21541">
<td>21541</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21542" id="21542">
<td>21542</td><td>        <a id="21542c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21542c34" class="tk">MSG11_BYTE0_3</a>;<span class="ct">/* offset: 0x0138 size: 32 bit */</span></td></tr>
<tr name="21543" id="21543">
<td>21543</td><td></td></tr>
<tr name="21544" id="21544">
<td>21544</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21545" id="21545">
<td>21545</td><td>        <a id="21545c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21545c34" class="tk">MSG11_BYTE4_7</a>;<span class="ct">/* offset: 0x013C size: 32 bit */</span></td></tr>
<tr name="21546" id="21546">
<td>21546</td><td></td></tr>
<tr name="21547" id="21547">
<td>21547</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21548" id="21548">
<td>21548</td><td>        <a id="21548c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21548c32" class="tk">MSG12_CS</a>;<span class="ct">/* offset: 0x0140 size: 32 bit */</span></td></tr>
<tr name="21549" id="21549">
<td>21549</td><td></td></tr>
<tr name="21550" id="21550">
<td>21550</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21551" id="21551">
<td>21551</td><td>        <a id="21551c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21551c32" class="tk">MSG12_ID</a>;<span class="ct">/* offset: 0x0144 size: 32 bit */</span></td></tr>
<tr name="21552" id="21552">
<td>21552</td><td></td></tr>
<tr name="21553" id="21553">
<td>21553</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21554" id="21554">
<td>21554</td><td>        <a id="21554c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21554c34" class="tk">MSG12_BYTE0_3</a>;<span class="ct">/* offset: 0x0148 size: 32 bit */</span></td></tr>
<tr name="21555" id="21555">
<td>21555</td><td></td></tr>
<tr name="21556" id="21556">
<td>21556</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21557" id="21557">
<td>21557</td><td>        <a id="21557c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21557c34" class="tk">MSG12_BYTE4_7</a>;<span class="ct">/* offset: 0x014C size: 32 bit */</span></td></tr>
<tr name="21558" id="21558">
<td>21558</td><td></td></tr>
<tr name="21559" id="21559">
<td>21559</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21560" id="21560">
<td>21560</td><td>        <a id="21560c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21560c32" class="tk">MSG13_CS</a>;<span class="ct">/* offset: 0x0150 size: 32 bit */</span></td></tr>
<tr name="21561" id="21561">
<td>21561</td><td></td></tr>
<tr name="21562" id="21562">
<td>21562</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21563" id="21563">
<td>21563</td><td>        <a id="21563c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21563c32" class="tk">MSG13_ID</a>;<span class="ct">/* offset: 0x0154 size: 32 bit */</span></td></tr>
<tr name="21564" id="21564">
<td>21564</td><td></td></tr>
<tr name="21565" id="21565">
<td>21565</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21566" id="21566">
<td>21566</td><td>        <a id="21566c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21566c34" class="tk">MSG13_BYTE0_3</a>;<span class="ct">/* offset: 0x0158 size: 32 bit */</span></td></tr>
<tr name="21567" id="21567">
<td>21567</td><td></td></tr>
<tr name="21568" id="21568">
<td>21568</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21569" id="21569">
<td>21569</td><td>        <a id="21569c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21569c34" class="tk">MSG13_BYTE4_7</a>;<span class="ct">/* offset: 0x015C size: 32 bit */</span></td></tr>
<tr name="21570" id="21570">
<td>21570</td><td></td></tr>
<tr name="21571" id="21571">
<td>21571</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21572" id="21572">
<td>21572</td><td>        <a id="21572c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21572c32" class="tk">MSG14_CS</a>;<span class="ct">/* offset: 0x0160 size: 32 bit */</span></td></tr>
<tr name="21573" id="21573">
<td>21573</td><td></td></tr>
<tr name="21574" id="21574">
<td>21574</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21575" id="21575">
<td>21575</td><td>        <a id="21575c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21575c32" class="tk">MSG14_ID</a>;<span class="ct">/* offset: 0x0164 size: 32 bit */</span></td></tr>
<tr name="21576" id="21576">
<td>21576</td><td></td></tr>
<tr name="21577" id="21577">
<td>21577</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21578" id="21578">
<td>21578</td><td>        <a id="21578c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21578c34" class="tk">MSG14_BYTE0_3</a>;<span class="ct">/* offset: 0x0168 size: 32 bit */</span></td></tr>
<tr name="21579" id="21579">
<td>21579</td><td></td></tr>
<tr name="21580" id="21580">
<td>21580</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21581" id="21581">
<td>21581</td><td>        <a id="21581c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21581c34" class="tk">MSG14_BYTE4_7</a>;<span class="ct">/* offset: 0x016C size: 32 bit */</span></td></tr>
<tr name="21582" id="21582">
<td>21582</td><td></td></tr>
<tr name="21583" id="21583">
<td>21583</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21584" id="21584">
<td>21584</td><td>        <a id="21584c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21584c32" class="tk">MSG15_CS</a>;<span class="ct">/* offset: 0x0170 size: 32 bit */</span></td></tr>
<tr name="21585" id="21585">
<td>21585</td><td></td></tr>
<tr name="21586" id="21586">
<td>21586</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21587" id="21587">
<td>21587</td><td>        <a id="21587c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21587c32" class="tk">MSG15_ID</a>;<span class="ct">/* offset: 0x0174 size: 32 bit */</span></td></tr>
<tr name="21588" id="21588">
<td>21588</td><td></td></tr>
<tr name="21589" id="21589">
<td>21589</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21590" id="21590">
<td>21590</td><td>        <a id="21590c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21590c34" class="tk">MSG15_BYTE0_3</a>;<span class="ct">/* offset: 0x0178 size: 32 bit */</span></td></tr>
<tr name="21591" id="21591">
<td>21591</td><td></td></tr>
<tr name="21592" id="21592">
<td>21592</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21593" id="21593">
<td>21593</td><td>        <a id="21593c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21593c34" class="tk">MSG15_BYTE4_7</a>;<span class="ct">/* offset: 0x017C size: 32 bit */</span></td></tr>
<tr name="21594" id="21594">
<td>21594</td><td></td></tr>
<tr name="21595" id="21595">
<td>21595</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21596" id="21596">
<td>21596</td><td>        <a id="21596c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21596c32" class="tk">MSG16_CS</a>;<span class="ct">/* offset: 0x0180 size: 32 bit */</span></td></tr>
<tr name="21597" id="21597">
<td>21597</td><td></td></tr>
<tr name="21598" id="21598">
<td>21598</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21599" id="21599">
<td>21599</td><td>        <a id="21599c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21599c32" class="tk">MSG16_ID</a>;<span class="ct">/* offset: 0x0184 size: 32 bit */</span></td></tr>
<tr name="21600" id="21600">
<td>21600</td><td></td></tr>
<tr name="21601" id="21601">
<td>21601</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21602" id="21602">
<td>21602</td><td>        <a id="21602c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21602c34" class="tk">MSG16_BYTE0_3</a>;<span class="ct">/* offset: 0x0188 size: 32 bit */</span></td></tr>
<tr name="21603" id="21603">
<td>21603</td><td></td></tr>
<tr name="21604" id="21604">
<td>21604</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21605" id="21605">
<td>21605</td><td>        <a id="21605c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21605c34" class="tk">MSG16_BYTE4_7</a>;<span class="ct">/* offset: 0x018C size: 32 bit */</span></td></tr>
<tr name="21606" id="21606">
<td>21606</td><td></td></tr>
<tr name="21607" id="21607">
<td>21607</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21608" id="21608">
<td>21608</td><td>        <a id="21608c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21608c32" class="tk">MSG17_CS</a>;<span class="ct">/* offset: 0x0190 size: 32 bit */</span></td></tr>
<tr name="21609" id="21609">
<td>21609</td><td></td></tr>
<tr name="21610" id="21610">
<td>21610</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21611" id="21611">
<td>21611</td><td>        <a id="21611c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21611c32" class="tk">MSG17_ID</a>;<span class="ct">/* offset: 0x0194 size: 32 bit */</span></td></tr>
<tr name="21612" id="21612">
<td>21612</td><td></td></tr>
<tr name="21613" id="21613">
<td>21613</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21614" id="21614">
<td>21614</td><td>        <a id="21614c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21614c34" class="tk">MSG17_BYTE0_3</a>;<span class="ct">/* offset: 0x0198 size: 32 bit */</span></td></tr>
<tr name="21615" id="21615">
<td>21615</td><td></td></tr>
<tr name="21616" id="21616">
<td>21616</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21617" id="21617">
<td>21617</td><td>        <a id="21617c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21617c34" class="tk">MSG17_BYTE4_7</a>;<span class="ct">/* offset: 0x019C size: 32 bit */</span></td></tr>
<tr name="21618" id="21618">
<td>21618</td><td></td></tr>
<tr name="21619" id="21619">
<td>21619</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21620" id="21620">
<td>21620</td><td>        <a id="21620c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21620c32" class="tk">MSG18_CS</a>;<span class="ct">/* offset: 0x01A0 size: 32 bit */</span></td></tr>
<tr name="21621" id="21621">
<td>21621</td><td></td></tr>
<tr name="21622" id="21622">
<td>21622</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21623" id="21623">
<td>21623</td><td>        <a id="21623c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21623c32" class="tk">MSG18_ID</a>;<span class="ct">/* offset: 0x01A4 size: 32 bit */</span></td></tr>
<tr name="21624" id="21624">
<td>21624</td><td></td></tr>
<tr name="21625" id="21625">
<td>21625</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21626" id="21626">
<td>21626</td><td>        <a id="21626c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21626c34" class="tk">MSG18_BYTE0_3</a>;<span class="ct">/* offset: 0x01A8 size: 32 bit */</span></td></tr>
<tr name="21627" id="21627">
<td>21627</td><td></td></tr>
<tr name="21628" id="21628">
<td>21628</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21629" id="21629">
<td>21629</td><td>        <a id="21629c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21629c34" class="tk">MSG18_BYTE4_7</a>;<span class="ct">/* offset: 0x01AC size: 32 bit */</span></td></tr>
<tr name="21630" id="21630">
<td>21630</td><td></td></tr>
<tr name="21631" id="21631">
<td>21631</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21632" id="21632">
<td>21632</td><td>        <a id="21632c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21632c32" class="tk">MSG19_CS</a>;<span class="ct">/* offset: 0x01B0 size: 32 bit */</span></td></tr>
<tr name="21633" id="21633">
<td>21633</td><td></td></tr>
<tr name="21634" id="21634">
<td>21634</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21635" id="21635">
<td>21635</td><td>        <a id="21635c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21635c32" class="tk">MSG19_ID</a>;<span class="ct">/* offset: 0x01B4 size: 32 bit */</span></td></tr>
<tr name="21636" id="21636">
<td>21636</td><td></td></tr>
<tr name="21637" id="21637">
<td>21637</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21638" id="21638">
<td>21638</td><td>        <a id="21638c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21638c34" class="tk">MSG19_BYTE0_3</a>;<span class="ct">/* offset: 0x01B8 size: 32 bit */</span></td></tr>
<tr name="21639" id="21639">
<td>21639</td><td></td></tr>
<tr name="21640" id="21640">
<td>21640</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21641" id="21641">
<td>21641</td><td>        <a id="21641c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21641c34" class="tk">MSG19_BYTE4_7</a>;<span class="ct">/* offset: 0x01BC size: 32 bit */</span></td></tr>
<tr name="21642" id="21642">
<td>21642</td><td></td></tr>
<tr name="21643" id="21643">
<td>21643</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21644" id="21644">
<td>21644</td><td>        <a id="21644c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21644c32" class="tk">MSG20_CS</a>;<span class="ct">/* offset: 0x01C0 size: 32 bit */</span></td></tr>
<tr name="21645" id="21645">
<td>21645</td><td></td></tr>
<tr name="21646" id="21646">
<td>21646</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21647" id="21647">
<td>21647</td><td>        <a id="21647c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21647c32" class="tk">MSG20_ID</a>;<span class="ct">/* offset: 0x01C4 size: 32 bit */</span></td></tr>
<tr name="21648" id="21648">
<td>21648</td><td></td></tr>
<tr name="21649" id="21649">
<td>21649</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21650" id="21650">
<td>21650</td><td>        <a id="21650c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21650c34" class="tk">MSG20_BYTE0_3</a>;<span class="ct">/* offset: 0x01C8 size: 32 bit */</span></td></tr>
<tr name="21651" id="21651">
<td>21651</td><td></td></tr>
<tr name="21652" id="21652">
<td>21652</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21653" id="21653">
<td>21653</td><td>        <a id="21653c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21653c34" class="tk">MSG20_BYTE4_7</a>;<span class="ct">/* offset: 0x01CC size: 32 bit */</span></td></tr>
<tr name="21654" id="21654">
<td>21654</td><td></td></tr>
<tr name="21655" id="21655">
<td>21655</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21656" id="21656">
<td>21656</td><td>        <a id="21656c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21656c32" class="tk">MSG21_CS</a>;<span class="ct">/* offset: 0x01D0 size: 32 bit */</span></td></tr>
<tr name="21657" id="21657">
<td>21657</td><td></td></tr>
<tr name="21658" id="21658">
<td>21658</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21659" id="21659">
<td>21659</td><td>        <a id="21659c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21659c32" class="tk">MSG21_ID</a>;<span class="ct">/* offset: 0x01D4 size: 32 bit */</span></td></tr>
<tr name="21660" id="21660">
<td>21660</td><td></td></tr>
<tr name="21661" id="21661">
<td>21661</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21662" id="21662">
<td>21662</td><td>        <a id="21662c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21662c34" class="tk">MSG21_BYTE0_3</a>;<span class="ct">/* offset: 0x01D8 size: 32 bit */</span></td></tr>
<tr name="21663" id="21663">
<td>21663</td><td></td></tr>
<tr name="21664" id="21664">
<td>21664</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21665" id="21665">
<td>21665</td><td>        <a id="21665c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21665c34" class="tk">MSG21_BYTE4_7</a>;<span class="ct">/* offset: 0x01DC size: 32 bit */</span></td></tr>
<tr name="21666" id="21666">
<td>21666</td><td></td></tr>
<tr name="21667" id="21667">
<td>21667</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21668" id="21668">
<td>21668</td><td>        <a id="21668c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21668c32" class="tk">MSG22_CS</a>;<span class="ct">/* offset: 0x01E0 size: 32 bit */</span></td></tr>
<tr name="21669" id="21669">
<td>21669</td><td></td></tr>
<tr name="21670" id="21670">
<td>21670</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21671" id="21671">
<td>21671</td><td>        <a id="21671c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21671c32" class="tk">MSG22_ID</a>;<span class="ct">/* offset: 0x01E4 size: 32 bit */</span></td></tr>
<tr name="21672" id="21672">
<td>21672</td><td></td></tr>
<tr name="21673" id="21673">
<td>21673</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21674" id="21674">
<td>21674</td><td>        <a id="21674c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21674c34" class="tk">MSG22_BYTE0_3</a>;<span class="ct">/* offset: 0x01E8 size: 32 bit */</span></td></tr>
<tr name="21675" id="21675">
<td>21675</td><td></td></tr>
<tr name="21676" id="21676">
<td>21676</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21677" id="21677">
<td>21677</td><td>        <a id="21677c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21677c34" class="tk">MSG22_BYTE4_7</a>;<span class="ct">/* offset: 0x01EC size: 32 bit */</span></td></tr>
<tr name="21678" id="21678">
<td>21678</td><td></td></tr>
<tr name="21679" id="21679">
<td>21679</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21680" id="21680">
<td>21680</td><td>        <a id="21680c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21680c32" class="tk">MSG23_CS</a>;<span class="ct">/* offset: 0x01F0 size: 32 bit */</span></td></tr>
<tr name="21681" id="21681">
<td>21681</td><td></td></tr>
<tr name="21682" id="21682">
<td>21682</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21683" id="21683">
<td>21683</td><td>        <a id="21683c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21683c32" class="tk">MSG23_ID</a>;<span class="ct">/* offset: 0x01F4 size: 32 bit */</span></td></tr>
<tr name="21684" id="21684">
<td>21684</td><td></td></tr>
<tr name="21685" id="21685">
<td>21685</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21686" id="21686">
<td>21686</td><td>        <a id="21686c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21686c34" class="tk">MSG23_BYTE0_3</a>;<span class="ct">/* offset: 0x01F8 size: 32 bit */</span></td></tr>
<tr name="21687" id="21687">
<td>21687</td><td></td></tr>
<tr name="21688" id="21688">
<td>21688</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21689" id="21689">
<td>21689</td><td>        <a id="21689c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21689c34" class="tk">MSG23_BYTE4_7</a>;<span class="ct">/* offset: 0x01FC size: 32 bit */</span></td></tr>
<tr name="21690" id="21690">
<td>21690</td><td></td></tr>
<tr name="21691" id="21691">
<td>21691</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21692" id="21692">
<td>21692</td><td>        <a id="21692c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21692c32" class="tk">MSG24_CS</a>;<span class="ct">/* offset: 0x0200 size: 32 bit */</span></td></tr>
<tr name="21693" id="21693">
<td>21693</td><td></td></tr>
<tr name="21694" id="21694">
<td>21694</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21695" id="21695">
<td>21695</td><td>        <a id="21695c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21695c32" class="tk">MSG24_ID</a>;<span class="ct">/* offset: 0x0204 size: 32 bit */</span></td></tr>
<tr name="21696" id="21696">
<td>21696</td><td></td></tr>
<tr name="21697" id="21697">
<td>21697</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21698" id="21698">
<td>21698</td><td>        <a id="21698c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21698c34" class="tk">MSG24_BYTE0_3</a>;<span class="ct">/* offset: 0x0208 size: 32 bit */</span></td></tr>
<tr name="21699" id="21699">
<td>21699</td><td></td></tr>
<tr name="21700" id="21700">
<td>21700</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21701" id="21701">
<td>21701</td><td>        <a id="21701c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21701c34" class="tk">MSG24_BYTE4_7</a>;<span class="ct">/* offset: 0x020C size: 32 bit */</span></td></tr>
<tr name="21702" id="21702">
<td>21702</td><td></td></tr>
<tr name="21703" id="21703">
<td>21703</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21704" id="21704">
<td>21704</td><td>        <a id="21704c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21704c32" class="tk">MSG25_CS</a>;<span class="ct">/* offset: 0x0210 size: 32 bit */</span></td></tr>
<tr name="21705" id="21705">
<td>21705</td><td></td></tr>
<tr name="21706" id="21706">
<td>21706</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21707" id="21707">
<td>21707</td><td>        <a id="21707c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21707c32" class="tk">MSG25_ID</a>;<span class="ct">/* offset: 0x0214 size: 32 bit */</span></td></tr>
<tr name="21708" id="21708">
<td>21708</td><td></td></tr>
<tr name="21709" id="21709">
<td>21709</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21710" id="21710">
<td>21710</td><td>        <a id="21710c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21710c34" class="tk">MSG25_BYTE0_3</a>;<span class="ct">/* offset: 0x0218 size: 32 bit */</span></td></tr>
<tr name="21711" id="21711">
<td>21711</td><td></td></tr>
<tr name="21712" id="21712">
<td>21712</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21713" id="21713">
<td>21713</td><td>        <a id="21713c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21713c34" class="tk">MSG25_BYTE4_7</a>;<span class="ct">/* offset: 0x021C size: 32 bit */</span></td></tr>
<tr name="21714" id="21714">
<td>21714</td><td></td></tr>
<tr name="21715" id="21715">
<td>21715</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21716" id="21716">
<td>21716</td><td>        <a id="21716c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21716c32" class="tk">MSG26_CS</a>;<span class="ct">/* offset: 0x0220 size: 32 bit */</span></td></tr>
<tr name="21717" id="21717">
<td>21717</td><td></td></tr>
<tr name="21718" id="21718">
<td>21718</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21719" id="21719">
<td>21719</td><td>        <a id="21719c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21719c32" class="tk">MSG26_ID</a>;<span class="ct">/* offset: 0x0224 size: 32 bit */</span></td></tr>
<tr name="21720" id="21720">
<td>21720</td><td></td></tr>
<tr name="21721" id="21721">
<td>21721</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21722" id="21722">
<td>21722</td><td>        <a id="21722c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21722c34" class="tk">MSG26_BYTE0_3</a>;<span class="ct">/* offset: 0x0228 size: 32 bit */</span></td></tr>
<tr name="21723" id="21723">
<td>21723</td><td></td></tr>
<tr name="21724" id="21724">
<td>21724</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21725" id="21725">
<td>21725</td><td>        <a id="21725c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21725c34" class="tk">MSG26_BYTE4_7</a>;<span class="ct">/* offset: 0x022C size: 32 bit */</span></td></tr>
<tr name="21726" id="21726">
<td>21726</td><td></td></tr>
<tr name="21727" id="21727">
<td>21727</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21728" id="21728">
<td>21728</td><td>        <a id="21728c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21728c32" class="tk">MSG27_CS</a>;<span class="ct">/* offset: 0x0230 size: 32 bit */</span></td></tr>
<tr name="21729" id="21729">
<td>21729</td><td></td></tr>
<tr name="21730" id="21730">
<td>21730</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21731" id="21731">
<td>21731</td><td>        <a id="21731c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21731c32" class="tk">MSG27_ID</a>;<span class="ct">/* offset: 0x0234 size: 32 bit */</span></td></tr>
<tr name="21732" id="21732">
<td>21732</td><td></td></tr>
<tr name="21733" id="21733">
<td>21733</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21734" id="21734">
<td>21734</td><td>        <a id="21734c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21734c34" class="tk">MSG27_BYTE0_3</a>;<span class="ct">/* offset: 0x0238 size: 32 bit */</span></td></tr>
<tr name="21735" id="21735">
<td>21735</td><td></td></tr>
<tr name="21736" id="21736">
<td>21736</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21737" id="21737">
<td>21737</td><td>        <a id="21737c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21737c34" class="tk">MSG27_BYTE4_7</a>;<span class="ct">/* offset: 0x023C size: 32 bit */</span></td></tr>
<tr name="21738" id="21738">
<td>21738</td><td></td></tr>
<tr name="21739" id="21739">
<td>21739</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21740" id="21740">
<td>21740</td><td>        <a id="21740c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21740c32" class="tk">MSG28_CS</a>;<span class="ct">/* offset: 0x0240 size: 32 bit */</span></td></tr>
<tr name="21741" id="21741">
<td>21741</td><td></td></tr>
<tr name="21742" id="21742">
<td>21742</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21743" id="21743">
<td>21743</td><td>        <a id="21743c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21743c32" class="tk">MSG28_ID</a>;<span class="ct">/* offset: 0x0244 size: 32 bit */</span></td></tr>
<tr name="21744" id="21744">
<td>21744</td><td></td></tr>
<tr name="21745" id="21745">
<td>21745</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21746" id="21746">
<td>21746</td><td>        <a id="21746c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21746c34" class="tk">MSG28_BYTE0_3</a>;<span class="ct">/* offset: 0x0248 size: 32 bit */</span></td></tr>
<tr name="21747" id="21747">
<td>21747</td><td></td></tr>
<tr name="21748" id="21748">
<td>21748</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21749" id="21749">
<td>21749</td><td>        <a id="21749c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21749c34" class="tk">MSG28_BYTE4_7</a>;<span class="ct">/* offset: 0x024C size: 32 bit */</span></td></tr>
<tr name="21750" id="21750">
<td>21750</td><td></td></tr>
<tr name="21751" id="21751">
<td>21751</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21752" id="21752">
<td>21752</td><td>        <a id="21752c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21752c32" class="tk">MSG29_CS</a>;<span class="ct">/* offset: 0x0250 size: 32 bit */</span></td></tr>
<tr name="21753" id="21753">
<td>21753</td><td></td></tr>
<tr name="21754" id="21754">
<td>21754</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21755" id="21755">
<td>21755</td><td>        <a id="21755c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21755c32" class="tk">MSG29_ID</a>;<span class="ct">/* offset: 0x0254 size: 32 bit */</span></td></tr>
<tr name="21756" id="21756">
<td>21756</td><td></td></tr>
<tr name="21757" id="21757">
<td>21757</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21758" id="21758">
<td>21758</td><td>        <a id="21758c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21758c34" class="tk">MSG29_BYTE0_3</a>;<span class="ct">/* offset: 0x0258 size: 32 bit */</span></td></tr>
<tr name="21759" id="21759">
<td>21759</td><td></td></tr>
<tr name="21760" id="21760">
<td>21760</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21761" id="21761">
<td>21761</td><td>        <a id="21761c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21761c34" class="tk">MSG29_BYTE4_7</a>;<span class="ct">/* offset: 0x025C size: 32 bit */</span></td></tr>
<tr name="21762" id="21762">
<td>21762</td><td></td></tr>
<tr name="21763" id="21763">
<td>21763</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21764" id="21764">
<td>21764</td><td>        <a id="21764c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21764c32" class="tk">MSG30_CS</a>;<span class="ct">/* offset: 0x0260 size: 32 bit */</span></td></tr>
<tr name="21765" id="21765">
<td>21765</td><td></td></tr>
<tr name="21766" id="21766">
<td>21766</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21767" id="21767">
<td>21767</td><td>        <a id="21767c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21767c32" class="tk">MSG30_ID</a>;<span class="ct">/* offset: 0x0264 size: 32 bit */</span></td></tr>
<tr name="21768" id="21768">
<td>21768</td><td></td></tr>
<tr name="21769" id="21769">
<td>21769</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21770" id="21770">
<td>21770</td><td>        <a id="21770c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21770c34" class="tk">MSG30_BYTE0_3</a>;<span class="ct">/* offset: 0x0268 size: 32 bit */</span></td></tr>
<tr name="21771" id="21771">
<td>21771</td><td></td></tr>
<tr name="21772" id="21772">
<td>21772</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21773" id="21773">
<td>21773</td><td>        <a id="21773c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21773c34" class="tk">MSG30_BYTE4_7</a>;<span class="ct">/* offset: 0x026C size: 32 bit */</span></td></tr>
<tr name="21774" id="21774">
<td>21774</td><td></td></tr>
<tr name="21775" id="21775">
<td>21775</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21776" id="21776">
<td>21776</td><td>        <a id="21776c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21776c32" class="tk">MSG31_CS</a>;<span class="ct">/* offset: 0x0270 size: 32 bit */</span></td></tr>
<tr name="21777" id="21777">
<td>21777</td><td></td></tr>
<tr name="21778" id="21778">
<td>21778</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21779" id="21779">
<td>21779</td><td>        <a id="21779c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21779c32" class="tk">MSG31_ID</a>;<span class="ct">/* offset: 0x0274 size: 32 bit */</span></td></tr>
<tr name="21780" id="21780">
<td>21780</td><td></td></tr>
<tr name="21781" id="21781">
<td>21781</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21782" id="21782">
<td>21782</td><td>        <a id="21782c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21782c34" class="tk">MSG31_BYTE0_3</a>;<span class="ct">/* offset: 0x0278 size: 32 bit */</span></td></tr>
<tr name="21783" id="21783">
<td>21783</td><td></td></tr>
<tr name="21784" id="21784">
<td>21784</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21785" id="21785">
<td>21785</td><td>        <a id="21785c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21785c34" class="tk">MSG31_BYTE4_7</a>;<span class="ct">/* offset: 0x027C size: 32 bit */</span></td></tr>
<tr name="21786" id="21786">
<td>21786</td><td></td></tr>
<tr name="21787" id="21787">
<td>21787</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21788" id="21788">
<td>21788</td><td>        <a id="21788c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21788c32" class="tk">MSG32_CS</a>;<span class="ct">/* offset: 0x0280 size: 32 bit */</span></td></tr>
<tr name="21789" id="21789">
<td>21789</td><td></td></tr>
<tr name="21790" id="21790">
<td>21790</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21791" id="21791">
<td>21791</td><td>        <a id="21791c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21791c32" class="tk">MSG32_ID</a>;<span class="ct">/* offset: 0x0284 size: 32 bit */</span></td></tr>
<tr name="21792" id="21792">
<td>21792</td><td></td></tr>
<tr name="21793" id="21793">
<td>21793</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21794" id="21794">
<td>21794</td><td>        <a id="21794c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21794c34" class="tk">MSG32_BYTE0_3</a>;<span class="ct">/* offset: 0x0288 size: 32 bit */</span></td></tr>
<tr name="21795" id="21795">
<td>21795</td><td></td></tr>
<tr name="21796" id="21796">
<td>21796</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21797" id="21797">
<td>21797</td><td>        <a id="21797c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21797c34" class="tk">MSG32_BYTE4_7</a>;<span class="ct">/* offset: 0x028C size: 32 bit */</span></td></tr>
<tr name="21798" id="21798">
<td>21798</td><td></td></tr>
<tr name="21799" id="21799">
<td>21799</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21800" id="21800">
<td>21800</td><td>        <a id="21800c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21800c32" class="tk">MSG33_CS</a>;<span class="ct">/* offset: 0x0290 size: 32 bit */</span></td></tr>
<tr name="21801" id="21801">
<td>21801</td><td></td></tr>
<tr name="21802" id="21802">
<td>21802</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21803" id="21803">
<td>21803</td><td>        <a id="21803c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21803c32" class="tk">MSG33_ID</a>;<span class="ct">/* offset: 0x0294 size: 32 bit */</span></td></tr>
<tr name="21804" id="21804">
<td>21804</td><td></td></tr>
<tr name="21805" id="21805">
<td>21805</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21806" id="21806">
<td>21806</td><td>        <a id="21806c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21806c34" class="tk">MSG33_BYTE0_3</a>;<span class="ct">/* offset: 0x0298 size: 32 bit */</span></td></tr>
<tr name="21807" id="21807">
<td>21807</td><td></td></tr>
<tr name="21808" id="21808">
<td>21808</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21809" id="21809">
<td>21809</td><td>        <a id="21809c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21809c34" class="tk">MSG33_BYTE4_7</a>;<span class="ct">/* offset: 0x029C size: 32 bit */</span></td></tr>
<tr name="21810" id="21810">
<td>21810</td><td></td></tr>
<tr name="21811" id="21811">
<td>21811</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21812" id="21812">
<td>21812</td><td>        <a id="21812c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21812c32" class="tk">MSG34_CS</a>;<span class="ct">/* offset: 0x02A0 size: 32 bit */</span></td></tr>
<tr name="21813" id="21813">
<td>21813</td><td></td></tr>
<tr name="21814" id="21814">
<td>21814</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21815" id="21815">
<td>21815</td><td>        <a id="21815c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21815c32" class="tk">MSG34_ID</a>;<span class="ct">/* offset: 0x02A4 size: 32 bit */</span></td></tr>
<tr name="21816" id="21816">
<td>21816</td><td></td></tr>
<tr name="21817" id="21817">
<td>21817</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21818" id="21818">
<td>21818</td><td>        <a id="21818c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21818c34" class="tk">MSG34_BYTE0_3</a>;<span class="ct">/* offset: 0x02A8 size: 32 bit */</span></td></tr>
<tr name="21819" id="21819">
<td>21819</td><td></td></tr>
<tr name="21820" id="21820">
<td>21820</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21821" id="21821">
<td>21821</td><td>        <a id="21821c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21821c34" class="tk">MSG34_BYTE4_7</a>;<span class="ct">/* offset: 0x02AC size: 32 bit */</span></td></tr>
<tr name="21822" id="21822">
<td>21822</td><td></td></tr>
<tr name="21823" id="21823">
<td>21823</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21824" id="21824">
<td>21824</td><td>        <a id="21824c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21824c32" class="tk">MSG35_CS</a>;<span class="ct">/* offset: 0x02B0 size: 32 bit */</span></td></tr>
<tr name="21825" id="21825">
<td>21825</td><td></td></tr>
<tr name="21826" id="21826">
<td>21826</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21827" id="21827">
<td>21827</td><td>        <a id="21827c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21827c32" class="tk">MSG35_ID</a>;<span class="ct">/* offset: 0x02B4 size: 32 bit */</span></td></tr>
<tr name="21828" id="21828">
<td>21828</td><td></td></tr>
<tr name="21829" id="21829">
<td>21829</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21830" id="21830">
<td>21830</td><td>        <a id="21830c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21830c34" class="tk">MSG35_BYTE0_3</a>;<span class="ct">/* offset: 0x02B8 size: 32 bit */</span></td></tr>
<tr name="21831" id="21831">
<td>21831</td><td></td></tr>
<tr name="21832" id="21832">
<td>21832</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21833" id="21833">
<td>21833</td><td>        <a id="21833c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21833c34" class="tk">MSG35_BYTE4_7</a>;<span class="ct">/* offset: 0x02BC size: 32 bit */</span></td></tr>
<tr name="21834" id="21834">
<td>21834</td><td></td></tr>
<tr name="21835" id="21835">
<td>21835</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21836" id="21836">
<td>21836</td><td>        <a id="21836c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21836c32" class="tk">MSG36_CS</a>;<span class="ct">/* offset: 0x02C0 size: 32 bit */</span></td></tr>
<tr name="21837" id="21837">
<td>21837</td><td></td></tr>
<tr name="21838" id="21838">
<td>21838</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21839" id="21839">
<td>21839</td><td>        <a id="21839c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21839c32" class="tk">MSG36_ID</a>;<span class="ct">/* offset: 0x02C4 size: 32 bit */</span></td></tr>
<tr name="21840" id="21840">
<td>21840</td><td></td></tr>
<tr name="21841" id="21841">
<td>21841</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21842" id="21842">
<td>21842</td><td>        <a id="21842c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21842c34" class="tk">MSG36_BYTE0_3</a>;<span class="ct">/* offset: 0x02C8 size: 32 bit */</span></td></tr>
<tr name="21843" id="21843">
<td>21843</td><td></td></tr>
<tr name="21844" id="21844">
<td>21844</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21845" id="21845">
<td>21845</td><td>        <a id="21845c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21845c34" class="tk">MSG36_BYTE4_7</a>;<span class="ct">/* offset: 0x02CC size: 32 bit */</span></td></tr>
<tr name="21846" id="21846">
<td>21846</td><td></td></tr>
<tr name="21847" id="21847">
<td>21847</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21848" id="21848">
<td>21848</td><td>        <a id="21848c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21848c32" class="tk">MSG37_CS</a>;<span class="ct">/* offset: 0x02D0 size: 32 bit */</span></td></tr>
<tr name="21849" id="21849">
<td>21849</td><td></td></tr>
<tr name="21850" id="21850">
<td>21850</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21851" id="21851">
<td>21851</td><td>        <a id="21851c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21851c32" class="tk">MSG37_ID</a>;<span class="ct">/* offset: 0x02D4 size: 32 bit */</span></td></tr>
<tr name="21852" id="21852">
<td>21852</td><td></td></tr>
<tr name="21853" id="21853">
<td>21853</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21854" id="21854">
<td>21854</td><td>        <a id="21854c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21854c34" class="tk">MSG37_BYTE0_3</a>;<span class="ct">/* offset: 0x02D8 size: 32 bit */</span></td></tr>
<tr name="21855" id="21855">
<td>21855</td><td></td></tr>
<tr name="21856" id="21856">
<td>21856</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21857" id="21857">
<td>21857</td><td>        <a id="21857c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21857c34" class="tk">MSG37_BYTE4_7</a>;<span class="ct">/* offset: 0x02DC size: 32 bit */</span></td></tr>
<tr name="21858" id="21858">
<td>21858</td><td></td></tr>
<tr name="21859" id="21859">
<td>21859</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21860" id="21860">
<td>21860</td><td>        <a id="21860c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21860c32" class="tk">MSG38_CS</a>;<span class="ct">/* offset: 0x02E0 size: 32 bit */</span></td></tr>
<tr name="21861" id="21861">
<td>21861</td><td></td></tr>
<tr name="21862" id="21862">
<td>21862</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21863" id="21863">
<td>21863</td><td>        <a id="21863c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21863c32" class="tk">MSG38_ID</a>;<span class="ct">/* offset: 0x02E4 size: 32 bit */</span></td></tr>
<tr name="21864" id="21864">
<td>21864</td><td></td></tr>
<tr name="21865" id="21865">
<td>21865</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21866" id="21866">
<td>21866</td><td>        <a id="21866c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21866c34" class="tk">MSG38_BYTE0_3</a>;<span class="ct">/* offset: 0x02E8 size: 32 bit */</span></td></tr>
<tr name="21867" id="21867">
<td>21867</td><td></td></tr>
<tr name="21868" id="21868">
<td>21868</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21869" id="21869">
<td>21869</td><td>        <a id="21869c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21869c34" class="tk">MSG38_BYTE4_7</a>;<span class="ct">/* offset: 0x02EC size: 32 bit */</span></td></tr>
<tr name="21870" id="21870">
<td>21870</td><td></td></tr>
<tr name="21871" id="21871">
<td>21871</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21872" id="21872">
<td>21872</td><td>        <a id="21872c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21872c32" class="tk">MSG39_CS</a>;<span class="ct">/* offset: 0x02F0 size: 32 bit */</span></td></tr>
<tr name="21873" id="21873">
<td>21873</td><td></td></tr>
<tr name="21874" id="21874">
<td>21874</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21875" id="21875">
<td>21875</td><td>        <a id="21875c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21875c32" class="tk">MSG39_ID</a>;<span class="ct">/* offset: 0x02F4 size: 32 bit */</span></td></tr>
<tr name="21876" id="21876">
<td>21876</td><td></td></tr>
<tr name="21877" id="21877">
<td>21877</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21878" id="21878">
<td>21878</td><td>        <a id="21878c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21878c34" class="tk">MSG39_BYTE0_3</a>;<span class="ct">/* offset: 0x02F8 size: 32 bit */</span></td></tr>
<tr name="21879" id="21879">
<td>21879</td><td></td></tr>
<tr name="21880" id="21880">
<td>21880</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21881" id="21881">
<td>21881</td><td>        <a id="21881c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21881c34" class="tk">MSG39_BYTE4_7</a>;<span class="ct">/* offset: 0x02FC size: 32 bit */</span></td></tr>
<tr name="21882" id="21882">
<td>21882</td><td></td></tr>
<tr name="21883" id="21883">
<td>21883</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21884" id="21884">
<td>21884</td><td>        <a id="21884c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21884c32" class="tk">MSG40_CS</a>;<span class="ct">/* offset: 0x0300 size: 32 bit */</span></td></tr>
<tr name="21885" id="21885">
<td>21885</td><td></td></tr>
<tr name="21886" id="21886">
<td>21886</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21887" id="21887">
<td>21887</td><td>        <a id="21887c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21887c32" class="tk">MSG40_ID</a>;<span class="ct">/* offset: 0x0304 size: 32 bit */</span></td></tr>
<tr name="21888" id="21888">
<td>21888</td><td></td></tr>
<tr name="21889" id="21889">
<td>21889</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21890" id="21890">
<td>21890</td><td>        <a id="21890c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21890c34" class="tk">MSG40_BYTE0_3</a>;<span class="ct">/* offset: 0x0308 size: 32 bit */</span></td></tr>
<tr name="21891" id="21891">
<td>21891</td><td></td></tr>
<tr name="21892" id="21892">
<td>21892</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21893" id="21893">
<td>21893</td><td>        <a id="21893c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21893c34" class="tk">MSG40_BYTE4_7</a>;<span class="ct">/* offset: 0x030C size: 32 bit */</span></td></tr>
<tr name="21894" id="21894">
<td>21894</td><td></td></tr>
<tr name="21895" id="21895">
<td>21895</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21896" id="21896">
<td>21896</td><td>        <a id="21896c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21896c32" class="tk">MSG41_CS</a>;<span class="ct">/* offset: 0x0310 size: 32 bit */</span></td></tr>
<tr name="21897" id="21897">
<td>21897</td><td></td></tr>
<tr name="21898" id="21898">
<td>21898</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21899" id="21899">
<td>21899</td><td>        <a id="21899c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21899c32" class="tk">MSG41_ID</a>;<span class="ct">/* offset: 0x0314 size: 32 bit */</span></td></tr>
<tr name="21900" id="21900">
<td>21900</td><td></td></tr>
<tr name="21901" id="21901">
<td>21901</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21902" id="21902">
<td>21902</td><td>        <a id="21902c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21902c34" class="tk">MSG41_BYTE0_3</a>;<span class="ct">/* offset: 0x0318 size: 32 bit */</span></td></tr>
<tr name="21903" id="21903">
<td>21903</td><td></td></tr>
<tr name="21904" id="21904">
<td>21904</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21905" id="21905">
<td>21905</td><td>        <a id="21905c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21905c34" class="tk">MSG41_BYTE4_7</a>;<span class="ct">/* offset: 0x031C size: 32 bit */</span></td></tr>
<tr name="21906" id="21906">
<td>21906</td><td></td></tr>
<tr name="21907" id="21907">
<td>21907</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21908" id="21908">
<td>21908</td><td>        <a id="21908c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21908c32" class="tk">MSG42_CS</a>;<span class="ct">/* offset: 0x0320 size: 32 bit */</span></td></tr>
<tr name="21909" id="21909">
<td>21909</td><td></td></tr>
<tr name="21910" id="21910">
<td>21910</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21911" id="21911">
<td>21911</td><td>        <a id="21911c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21911c32" class="tk">MSG42_ID</a>;<span class="ct">/* offset: 0x0324 size: 32 bit */</span></td></tr>
<tr name="21912" id="21912">
<td>21912</td><td></td></tr>
<tr name="21913" id="21913">
<td>21913</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21914" id="21914">
<td>21914</td><td>        <a id="21914c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21914c34" class="tk">MSG42_BYTE0_3</a>;<span class="ct">/* offset: 0x0328 size: 32 bit */</span></td></tr>
<tr name="21915" id="21915">
<td>21915</td><td></td></tr>
<tr name="21916" id="21916">
<td>21916</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21917" id="21917">
<td>21917</td><td>        <a id="21917c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21917c34" class="tk">MSG42_BYTE4_7</a>;<span class="ct">/* offset: 0x032C size: 32 bit */</span></td></tr>
<tr name="21918" id="21918">
<td>21918</td><td></td></tr>
<tr name="21919" id="21919">
<td>21919</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21920" id="21920">
<td>21920</td><td>        <a id="21920c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21920c32" class="tk">MSG43_CS</a>;<span class="ct">/* offset: 0x0330 size: 32 bit */</span></td></tr>
<tr name="21921" id="21921">
<td>21921</td><td></td></tr>
<tr name="21922" id="21922">
<td>21922</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21923" id="21923">
<td>21923</td><td>        <a id="21923c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21923c32" class="tk">MSG43_ID</a>;<span class="ct">/* offset: 0x0334 size: 32 bit */</span></td></tr>
<tr name="21924" id="21924">
<td>21924</td><td></td></tr>
<tr name="21925" id="21925">
<td>21925</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21926" id="21926">
<td>21926</td><td>        <a id="21926c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21926c34" class="tk">MSG43_BYTE0_3</a>;<span class="ct">/* offset: 0x0338 size: 32 bit */</span></td></tr>
<tr name="21927" id="21927">
<td>21927</td><td></td></tr>
<tr name="21928" id="21928">
<td>21928</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21929" id="21929">
<td>21929</td><td>        <a id="21929c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21929c34" class="tk">MSG43_BYTE4_7</a>;<span class="ct">/* offset: 0x033C size: 32 bit */</span></td></tr>
<tr name="21930" id="21930">
<td>21930</td><td></td></tr>
<tr name="21931" id="21931">
<td>21931</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21932" id="21932">
<td>21932</td><td>        <a id="21932c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21932c32" class="tk">MSG44_CS</a>;<span class="ct">/* offset: 0x0340 size: 32 bit */</span></td></tr>
<tr name="21933" id="21933">
<td>21933</td><td></td></tr>
<tr name="21934" id="21934">
<td>21934</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21935" id="21935">
<td>21935</td><td>        <a id="21935c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21935c32" class="tk">MSG44_ID</a>;<span class="ct">/* offset: 0x0344 size: 32 bit */</span></td></tr>
<tr name="21936" id="21936">
<td>21936</td><td></td></tr>
<tr name="21937" id="21937">
<td>21937</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21938" id="21938">
<td>21938</td><td>        <a id="21938c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21938c34" class="tk">MSG44_BYTE0_3</a>;<span class="ct">/* offset: 0x0348 size: 32 bit */</span></td></tr>
<tr name="21939" id="21939">
<td>21939</td><td></td></tr>
<tr name="21940" id="21940">
<td>21940</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21941" id="21941">
<td>21941</td><td>        <a id="21941c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21941c34" class="tk">MSG44_BYTE4_7</a>;<span class="ct">/* offset: 0x034C size: 32 bit */</span></td></tr>
<tr name="21942" id="21942">
<td>21942</td><td></td></tr>
<tr name="21943" id="21943">
<td>21943</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21944" id="21944">
<td>21944</td><td>        <a id="21944c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21944c32" class="tk">MSG45_CS</a>;<span class="ct">/* offset: 0x0350 size: 32 bit */</span></td></tr>
<tr name="21945" id="21945">
<td>21945</td><td></td></tr>
<tr name="21946" id="21946">
<td>21946</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21947" id="21947">
<td>21947</td><td>        <a id="21947c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21947c32" class="tk">MSG45_ID</a>;<span class="ct">/* offset: 0x0354 size: 32 bit */</span></td></tr>
<tr name="21948" id="21948">
<td>21948</td><td></td></tr>
<tr name="21949" id="21949">
<td>21949</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21950" id="21950">
<td>21950</td><td>        <a id="21950c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21950c34" class="tk">MSG45_BYTE0_3</a>;<span class="ct">/* offset: 0x0358 size: 32 bit */</span></td></tr>
<tr name="21951" id="21951">
<td>21951</td><td></td></tr>
<tr name="21952" id="21952">
<td>21952</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21953" id="21953">
<td>21953</td><td>        <a id="21953c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21953c34" class="tk">MSG45_BYTE4_7</a>;<span class="ct">/* offset: 0x035C size: 32 bit */</span></td></tr>
<tr name="21954" id="21954">
<td>21954</td><td></td></tr>
<tr name="21955" id="21955">
<td>21955</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21956" id="21956">
<td>21956</td><td>        <a id="21956c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21956c32" class="tk">MSG46_CS</a>;<span class="ct">/* offset: 0x0360 size: 32 bit */</span></td></tr>
<tr name="21957" id="21957">
<td>21957</td><td></td></tr>
<tr name="21958" id="21958">
<td>21958</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21959" id="21959">
<td>21959</td><td>        <a id="21959c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21959c32" class="tk">MSG46_ID</a>;<span class="ct">/* offset: 0x0364 size: 32 bit */</span></td></tr>
<tr name="21960" id="21960">
<td>21960</td><td></td></tr>
<tr name="21961" id="21961">
<td>21961</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21962" id="21962">
<td>21962</td><td>        <a id="21962c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21962c34" class="tk">MSG46_BYTE0_3</a>;<span class="ct">/* offset: 0x0368 size: 32 bit */</span></td></tr>
<tr name="21963" id="21963">
<td>21963</td><td></td></tr>
<tr name="21964" id="21964">
<td>21964</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21965" id="21965">
<td>21965</td><td>        <a id="21965c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21965c34" class="tk">MSG46_BYTE4_7</a>;<span class="ct">/* offset: 0x036C size: 32 bit */</span></td></tr>
<tr name="21966" id="21966">
<td>21966</td><td></td></tr>
<tr name="21967" id="21967">
<td>21967</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21968" id="21968">
<td>21968</td><td>        <a id="21968c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21968c32" class="tk">MSG47_CS</a>;<span class="ct">/* offset: 0x0370 size: 32 bit */</span></td></tr>
<tr name="21969" id="21969">
<td>21969</td><td></td></tr>
<tr name="21970" id="21970">
<td>21970</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21971" id="21971">
<td>21971</td><td>        <a id="21971c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21971c32" class="tk">MSG47_ID</a>;<span class="ct">/* offset: 0x0374 size: 32 bit */</span></td></tr>
<tr name="21972" id="21972">
<td>21972</td><td></td></tr>
<tr name="21973" id="21973">
<td>21973</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21974" id="21974">
<td>21974</td><td>        <a id="21974c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21974c34" class="tk">MSG47_BYTE0_3</a>;<span class="ct">/* offset: 0x0378 size: 32 bit */</span></td></tr>
<tr name="21975" id="21975">
<td>21975</td><td></td></tr>
<tr name="21976" id="21976">
<td>21976</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21977" id="21977">
<td>21977</td><td>        <a id="21977c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21977c34" class="tk">MSG47_BYTE4_7</a>;<span class="ct">/* offset: 0x037C size: 32 bit */</span></td></tr>
<tr name="21978" id="21978">
<td>21978</td><td></td></tr>
<tr name="21979" id="21979">
<td>21979</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21980" id="21980">
<td>21980</td><td>        <a id="21980c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21980c32" class="tk">MSG48_CS</a>;<span class="ct">/* offset: 0x0380 size: 32 bit */</span></td></tr>
<tr name="21981" id="21981">
<td>21981</td><td></td></tr>
<tr name="21982" id="21982">
<td>21982</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21983" id="21983">
<td>21983</td><td>        <a id="21983c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21983c32" class="tk">MSG48_ID</a>;<span class="ct">/* offset: 0x0384 size: 32 bit */</span></td></tr>
<tr name="21984" id="21984">
<td>21984</td><td></td></tr>
<tr name="21985" id="21985">
<td>21985</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21986" id="21986">
<td>21986</td><td>        <a id="21986c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21986c34" class="tk">MSG48_BYTE0_3</a>;<span class="ct">/* offset: 0x0388 size: 32 bit */</span></td></tr>
<tr name="21987" id="21987">
<td>21987</td><td></td></tr>
<tr name="21988" id="21988">
<td>21988</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21989" id="21989">
<td>21989</td><td>        <a id="21989c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21989c34" class="tk">MSG48_BYTE4_7</a>;<span class="ct">/* offset: 0x038C size: 32 bit */</span></td></tr>
<tr name="21990" id="21990">
<td>21990</td><td></td></tr>
<tr name="21991" id="21991">
<td>21991</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="21992" id="21992">
<td>21992</td><td>        <a id="21992c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="21992c32" class="tk">MSG49_CS</a>;<span class="ct">/* offset: 0x0390 size: 32 bit */</span></td></tr>
<tr name="21993" id="21993">
<td>21993</td><td></td></tr>
<tr name="21994" id="21994">
<td>21994</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="21995" id="21995">
<td>21995</td><td>        <a id="21995c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="21995c32" class="tk">MSG49_ID</a>;<span class="ct">/* offset: 0x0394 size: 32 bit */</span></td></tr>
<tr name="21996" id="21996">
<td>21996</td><td></td></tr>
<tr name="21997" id="21997">
<td>21997</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="21998" id="21998">
<td>21998</td><td>        <a id="21998c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="21998c34" class="tk">MSG49_BYTE0_3</a>;<span class="ct">/* offset: 0x0398 size: 32 bit */</span></td></tr>
<tr name="21999" id="21999">
<td>21999</td><td></td></tr>
<tr name="22000" id="22000">
<td>22000</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="22001" id="22001">
<td>22001</td><td>        <a id="22001c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="22001c34" class="tk">MSG49_BYTE4_7</a>;<span class="ct">/* offset: 0x039C size: 32 bit */</span></td></tr>
<tr name="22002" id="22002">
<td>22002</td><td></td></tr>
<tr name="22003" id="22003">
<td>22003</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="22004" id="22004">
<td>22004</td><td>        <a id="22004c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="22004c32" class="tk">MSG50_CS</a>;<span class="ct">/* offset: 0x03A0 size: 32 bit */</span></td></tr>
<tr name="22005" id="22005">
<td>22005</td><td></td></tr>
<tr name="22006" id="22006">
<td>22006</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="22007" id="22007">
<td>22007</td><td>        <a id="22007c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="22007c32" class="tk">MSG50_ID</a>;<span class="ct">/* offset: 0x03A4 size: 32 bit */</span></td></tr>
<tr name="22008" id="22008">
<td>22008</td><td></td></tr>
<tr name="22009" id="22009">
<td>22009</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="22010" id="22010">
<td>22010</td><td>        <a id="22010c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="22010c34" class="tk">MSG50_BYTE0_3</a>;<span class="ct">/* offset: 0x03A8 size: 32 bit */</span></td></tr>
<tr name="22011" id="22011">
<td>22011</td><td></td></tr>
<tr name="22012" id="22012">
<td>22012</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="22013" id="22013">
<td>22013</td><td>        <a id="22013c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="22013c34" class="tk">MSG50_BYTE4_7</a>;<span class="ct">/* offset: 0x03AC size: 32 bit */</span></td></tr>
<tr name="22014" id="22014">
<td>22014</td><td></td></tr>
<tr name="22015" id="22015">
<td>22015</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="22016" id="22016">
<td>22016</td><td>        <a id="22016c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="22016c32" class="tk">MSG51_CS</a>;<span class="ct">/* offset: 0x03B0 size: 32 bit */</span></td></tr>
<tr name="22017" id="22017">
<td>22017</td><td></td></tr>
<tr name="22018" id="22018">
<td>22018</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="22019" id="22019">
<td>22019</td><td>        <a id="22019c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="22019c32" class="tk">MSG51_ID</a>;<span class="ct">/* offset: 0x03B4 size: 32 bit */</span></td></tr>
<tr name="22020" id="22020">
<td>22020</td><td></td></tr>
<tr name="22021" id="22021">
<td>22021</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="22022" id="22022">
<td>22022</td><td>        <a id="22022c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="22022c34" class="tk">MSG51_BYTE0_3</a>;<span class="ct">/* offset: 0x03B8 size: 32 bit */</span></td></tr>
<tr name="22023" id="22023">
<td>22023</td><td></td></tr>
<tr name="22024" id="22024">
<td>22024</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="22025" id="22025">
<td>22025</td><td>        <a id="22025c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="22025c34" class="tk">MSG51_BYTE4_7</a>;<span class="ct">/* offset: 0x03BC size: 32 bit */</span></td></tr>
<tr name="22026" id="22026">
<td>22026</td><td></td></tr>
<tr name="22027" id="22027">
<td>22027</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="22028" id="22028">
<td>22028</td><td>        <a id="22028c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="22028c32" class="tk">MSG52_CS</a>;<span class="ct">/* offset: 0x03C0 size: 32 bit */</span></td></tr>
<tr name="22029" id="22029">
<td>22029</td><td></td></tr>
<tr name="22030" id="22030">
<td>22030</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="22031" id="22031">
<td>22031</td><td>        <a id="22031c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="22031c32" class="tk">MSG52_ID</a>;<span class="ct">/* offset: 0x03C4 size: 32 bit */</span></td></tr>
<tr name="22032" id="22032">
<td>22032</td><td></td></tr>
<tr name="22033" id="22033">
<td>22033</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="22034" id="22034">
<td>22034</td><td>        <a id="22034c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="22034c34" class="tk">MSG52_BYTE0_3</a>;<span class="ct">/* offset: 0x03C8 size: 32 bit */</span></td></tr>
<tr name="22035" id="22035">
<td>22035</td><td></td></tr>
<tr name="22036" id="22036">
<td>22036</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="22037" id="22037">
<td>22037</td><td>        <a id="22037c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="22037c34" class="tk">MSG52_BYTE4_7</a>;<span class="ct">/* offset: 0x03CC size: 32 bit */</span></td></tr>
<tr name="22038" id="22038">
<td>22038</td><td></td></tr>
<tr name="22039" id="22039">
<td>22039</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="22040" id="22040">
<td>22040</td><td>        <a id="22040c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="22040c32" class="tk">MSG53_CS</a>;<span class="ct">/* offset: 0x03D0 size: 32 bit */</span></td></tr>
<tr name="22041" id="22041">
<td>22041</td><td></td></tr>
<tr name="22042" id="22042">
<td>22042</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="22043" id="22043">
<td>22043</td><td>        <a id="22043c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="22043c32" class="tk">MSG53_ID</a>;<span class="ct">/* offset: 0x03D4 size: 32 bit */</span></td></tr>
<tr name="22044" id="22044">
<td>22044</td><td></td></tr>
<tr name="22045" id="22045">
<td>22045</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="22046" id="22046">
<td>22046</td><td>        <a id="22046c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="22046c34" class="tk">MSG53_BYTE0_3</a>;<span class="ct">/* offset: 0x03D8 size: 32 bit */</span></td></tr>
<tr name="22047" id="22047">
<td>22047</td><td></td></tr>
<tr name="22048" id="22048">
<td>22048</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="22049" id="22049">
<td>22049</td><td>        <a id="22049c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="22049c34" class="tk">MSG53_BYTE4_7</a>;<span class="ct">/* offset: 0x03DC size: 32 bit */</span></td></tr>
<tr name="22050" id="22050">
<td>22050</td><td></td></tr>
<tr name="22051" id="22051">
<td>22051</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="22052" id="22052">
<td>22052</td><td>        <a id="22052c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="22052c32" class="tk">MSG54_CS</a>;<span class="ct">/* offset: 0x03E0 size: 32 bit */</span></td></tr>
<tr name="22053" id="22053">
<td>22053</td><td></td></tr>
<tr name="22054" id="22054">
<td>22054</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="22055" id="22055">
<td>22055</td><td>        <a id="22055c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="22055c32" class="tk">MSG54_ID</a>;<span class="ct">/* offset: 0x03E4 size: 32 bit */</span></td></tr>
<tr name="22056" id="22056">
<td>22056</td><td></td></tr>
<tr name="22057" id="22057">
<td>22057</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="22058" id="22058">
<td>22058</td><td>        <a id="22058c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="22058c34" class="tk">MSG54_BYTE0_3</a>;<span class="ct">/* offset: 0x03E8 size: 32 bit */</span></td></tr>
<tr name="22059" id="22059">
<td>22059</td><td></td></tr>
<tr name="22060" id="22060">
<td>22060</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="22061" id="22061">
<td>22061</td><td>        <a id="22061c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="22061c34" class="tk">MSG54_BYTE4_7</a>;<span class="ct">/* offset: 0x03EC size: 32 bit */</span></td></tr>
<tr name="22062" id="22062">
<td>22062</td><td></td></tr>
<tr name="22063" id="22063">
<td>22063</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="22064" id="22064">
<td>22064</td><td>        <a id="22064c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="22064c32" class="tk">MSG55_CS</a>;<span class="ct">/* offset: 0x03F0 size: 32 bit */</span></td></tr>
<tr name="22065" id="22065">
<td>22065</td><td></td></tr>
<tr name="22066" id="22066">
<td>22066</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="22067" id="22067">
<td>22067</td><td>        <a id="22067c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="22067c32" class="tk">MSG55_ID</a>;<span class="ct">/* offset: 0x03F4 size: 32 bit */</span></td></tr>
<tr name="22068" id="22068">
<td>22068</td><td></td></tr>
<tr name="22069" id="22069">
<td>22069</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="22070" id="22070">
<td>22070</td><td>        <a id="22070c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="22070c34" class="tk">MSG55_BYTE0_3</a>;<span class="ct">/* offset: 0x03F8 size: 32 bit */</span></td></tr>
<tr name="22071" id="22071">
<td>22071</td><td></td></tr>
<tr name="22072" id="22072">
<td>22072</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="22073" id="22073">
<td>22073</td><td>        <a id="22073c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="22073c34" class="tk">MSG55_BYTE4_7</a>;<span class="ct">/* offset: 0x03FC size: 32 bit */</span></td></tr>
<tr name="22074" id="22074">
<td>22074</td><td></td></tr>
<tr name="22075" id="22075">
<td>22075</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="22076" id="22076">
<td>22076</td><td>        <a id="22076c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="22076c32" class="tk">MSG56_CS</a>;<span class="ct">/* offset: 0x0400 size: 32 bit */</span></td></tr>
<tr name="22077" id="22077">
<td>22077</td><td></td></tr>
<tr name="22078" id="22078">
<td>22078</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="22079" id="22079">
<td>22079</td><td>        <a id="22079c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="22079c32" class="tk">MSG56_ID</a>;<span class="ct">/* offset: 0x0404 size: 32 bit */</span></td></tr>
<tr name="22080" id="22080">
<td>22080</td><td></td></tr>
<tr name="22081" id="22081">
<td>22081</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="22082" id="22082">
<td>22082</td><td>        <a id="22082c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="22082c34" class="tk">MSG56_BYTE0_3</a>;<span class="ct">/* offset: 0x0408 size: 32 bit */</span></td></tr>
<tr name="22083" id="22083">
<td>22083</td><td></td></tr>
<tr name="22084" id="22084">
<td>22084</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="22085" id="22085">
<td>22085</td><td>        <a id="22085c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="22085c34" class="tk">MSG56_BYTE4_7</a>;<span class="ct">/* offset: 0x040C size: 32 bit */</span></td></tr>
<tr name="22086" id="22086">
<td>22086</td><td></td></tr>
<tr name="22087" id="22087">
<td>22087</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="22088" id="22088">
<td>22088</td><td>        <a id="22088c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="22088c32" class="tk">MSG57_CS</a>;<span class="ct">/* offset: 0x0410 size: 32 bit */</span></td></tr>
<tr name="22089" id="22089">
<td>22089</td><td></td></tr>
<tr name="22090" id="22090">
<td>22090</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="22091" id="22091">
<td>22091</td><td>        <a id="22091c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="22091c32" class="tk">MSG57_ID</a>;<span class="ct">/* offset: 0x0414 size: 32 bit */</span></td></tr>
<tr name="22092" id="22092">
<td>22092</td><td></td></tr>
<tr name="22093" id="22093">
<td>22093</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="22094" id="22094">
<td>22094</td><td>        <a id="22094c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="22094c34" class="tk">MSG57_BYTE0_3</a>;<span class="ct">/* offset: 0x0418 size: 32 bit */</span></td></tr>
<tr name="22095" id="22095">
<td>22095</td><td></td></tr>
<tr name="22096" id="22096">
<td>22096</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="22097" id="22097">
<td>22097</td><td>        <a id="22097c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="22097c34" class="tk">MSG57_BYTE4_7</a>;<span class="ct">/* offset: 0x041C size: 32 bit */</span></td></tr>
<tr name="22098" id="22098">
<td>22098</td><td></td></tr>
<tr name="22099" id="22099">
<td>22099</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="22100" id="22100">
<td>22100</td><td>        <a id="22100c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="22100c32" class="tk">MSG58_CS</a>;<span class="ct">/* offset: 0x0420 size: 32 bit */</span></td></tr>
<tr name="22101" id="22101">
<td>22101</td><td></td></tr>
<tr name="22102" id="22102">
<td>22102</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="22103" id="22103">
<td>22103</td><td>        <a id="22103c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="22103c32" class="tk">MSG58_ID</a>;<span class="ct">/* offset: 0x0424 size: 32 bit */</span></td></tr>
<tr name="22104" id="22104">
<td>22104</td><td></td></tr>
<tr name="22105" id="22105">
<td>22105</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="22106" id="22106">
<td>22106</td><td>        <a id="22106c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="22106c34" class="tk">MSG58_BYTE0_3</a>;<span class="ct">/* offset: 0x0428 size: 32 bit */</span></td></tr>
<tr name="22107" id="22107">
<td>22107</td><td></td></tr>
<tr name="22108" id="22108">
<td>22108</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="22109" id="22109">
<td>22109</td><td>        <a id="22109c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="22109c34" class="tk">MSG58_BYTE4_7</a>;<span class="ct">/* offset: 0x042C size: 32 bit */</span></td></tr>
<tr name="22110" id="22110">
<td>22110</td><td></td></tr>
<tr name="22111" id="22111">
<td>22111</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="22112" id="22112">
<td>22112</td><td>        <a id="22112c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="22112c32" class="tk">MSG59_CS</a>;<span class="ct">/* offset: 0x0430 size: 32 bit */</span></td></tr>
<tr name="22113" id="22113">
<td>22113</td><td></td></tr>
<tr name="22114" id="22114">
<td>22114</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="22115" id="22115">
<td>22115</td><td>        <a id="22115c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="22115c32" class="tk">MSG59_ID</a>;<span class="ct">/* offset: 0x0434 size: 32 bit */</span></td></tr>
<tr name="22116" id="22116">
<td>22116</td><td></td></tr>
<tr name="22117" id="22117">
<td>22117</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="22118" id="22118">
<td>22118</td><td>        <a id="22118c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="22118c34" class="tk">MSG59_BYTE0_3</a>;<span class="ct">/* offset: 0x0438 size: 32 bit */</span></td></tr>
<tr name="22119" id="22119">
<td>22119</td><td></td></tr>
<tr name="22120" id="22120">
<td>22120</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="22121" id="22121">
<td>22121</td><td>        <a id="22121c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="22121c34" class="tk">MSG59_BYTE4_7</a>;<span class="ct">/* offset: 0x043C size: 32 bit */</span></td></tr>
<tr name="22122" id="22122">
<td>22122</td><td></td></tr>
<tr name="22123" id="22123">
<td>22123</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="22124" id="22124">
<td>22124</td><td>        <a id="22124c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="22124c32" class="tk">MSG60_CS</a>;<span class="ct">/* offset: 0x0440 size: 32 bit */</span></td></tr>
<tr name="22125" id="22125">
<td>22125</td><td></td></tr>
<tr name="22126" id="22126">
<td>22126</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="22127" id="22127">
<td>22127</td><td>        <a id="22127c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="22127c32" class="tk">MSG60_ID</a>;<span class="ct">/* offset: 0x0444 size: 32 bit */</span></td></tr>
<tr name="22128" id="22128">
<td>22128</td><td></td></tr>
<tr name="22129" id="22129">
<td>22129</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="22130" id="22130">
<td>22130</td><td>        <a id="22130c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="22130c34" class="tk">MSG60_BYTE0_3</a>;<span class="ct">/* offset: 0x0448 size: 32 bit */</span></td></tr>
<tr name="22131" id="22131">
<td>22131</td><td></td></tr>
<tr name="22132" id="22132">
<td>22132</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="22133" id="22133">
<td>22133</td><td>        <a id="22133c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="22133c34" class="tk">MSG60_BYTE4_7</a>;<span class="ct">/* offset: 0x044C size: 32 bit */</span></td></tr>
<tr name="22134" id="22134">
<td>22134</td><td></td></tr>
<tr name="22135" id="22135">
<td>22135</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="22136" id="22136">
<td>22136</td><td>        <a id="22136c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="22136c32" class="tk">MSG61_CS</a>;<span class="ct">/* offset: 0x0450 size: 32 bit */</span></td></tr>
<tr name="22137" id="22137">
<td>22137</td><td></td></tr>
<tr name="22138" id="22138">
<td>22138</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="22139" id="22139">
<td>22139</td><td>        <a id="22139c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="22139c32" class="tk">MSG61_ID</a>;<span class="ct">/* offset: 0x0454 size: 32 bit */</span></td></tr>
<tr name="22140" id="22140">
<td>22140</td><td></td></tr>
<tr name="22141" id="22141">
<td>22141</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="22142" id="22142">
<td>22142</td><td>        <a id="22142c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="22142c34" class="tk">MSG61_BYTE0_3</a>;<span class="ct">/* offset: 0x0458 size: 32 bit */</span></td></tr>
<tr name="22143" id="22143">
<td>22143</td><td></td></tr>
<tr name="22144" id="22144">
<td>22144</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="22145" id="22145">
<td>22145</td><td>        <a id="22145c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="22145c34" class="tk">MSG61_BYTE4_7</a>;<span class="ct">/* offset: 0x045C size: 32 bit */</span></td></tr>
<tr name="22146" id="22146">
<td>22146</td><td></td></tr>
<tr name="22147" id="22147">
<td>22147</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="22148" id="22148">
<td>22148</td><td>        <a id="22148c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="22148c32" class="tk">MSG62_CS</a>;<span class="ct">/* offset: 0x0460 size: 32 bit */</span></td></tr>
<tr name="22149" id="22149">
<td>22149</td><td></td></tr>
<tr name="22150" id="22150">
<td>22150</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="22151" id="22151">
<td>22151</td><td>        <a id="22151c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="22151c32" class="tk">MSG62_ID</a>;<span class="ct">/* offset: 0x0464 size: 32 bit */</span></td></tr>
<tr name="22152" id="22152">
<td>22152</td><td></td></tr>
<tr name="22153" id="22153">
<td>22153</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="22154" id="22154">
<td>22154</td><td>        <a id="22154c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="22154c34" class="tk">MSG62_BYTE0_3</a>;<span class="ct">/* offset: 0x0468 size: 32 bit */</span></td></tr>
<tr name="22155" id="22155">
<td>22155</td><td></td></tr>
<tr name="22156" id="22156">
<td>22156</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="22157" id="22157">
<td>22157</td><td>        <a id="22157c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="22157c34" class="tk">MSG62_BYTE4_7</a>;<span class="ct">/* offset: 0x046C size: 32 bit */</span></td></tr>
<tr name="22158" id="22158">
<td>22158</td><td></td></tr>
<tr name="22159" id="22159">
<td>22159</td><td>        <span class="ct">/* Message Buffer Control and Status */</span></td></tr>
<tr name="22160" id="22160">
<td>22160</td><td>        <a id="22160c9" class="tk">FLEXCAN_MSG_CS_32B_tag</a> <a id="22160c32" class="tk">MSG63_CS</a>;<span class="ct">/* offset: 0x0470 size: 32 bit */</span></td></tr>
<tr name="22161" id="22161">
<td>22161</td><td></td></tr>
<tr name="22162" id="22162">
<td>22162</td><td>        <span class="ct">/* Message Buffer Identifier Field */</span></td></tr>
<tr name="22163" id="22163">
<td>22163</td><td>        <a id="22163c9" class="tk">FLEXCAN_MSG_ID_32B_tag</a> <a id="22163c32" class="tk">MSG63_ID</a>;<span class="ct">/* offset: 0x0474 size: 32 bit */</span></td></tr>
<tr name="22164" id="22164">
<td>22164</td><td></td></tr>
<tr name="22165" id="22165">
<td>22165</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="22166" id="22166">
<td>22166</td><td>        <a id="22166c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="22166c34" class="tk">MSG63_BYTE0_3</a>;<span class="ct">/* offset: 0x0478 size: 32 bit */</span></td></tr>
<tr name="22167" id="22167">
<td>22167</td><td></td></tr>
<tr name="22168" id="22168">
<td>22168</td><td>        <span class="ct">/* Message Buffer Data Register */</span></td></tr>
<tr name="22169" id="22169">
<td>22169</td><td>        <a id="22169c9" class="tk">FLEXCAN_MSG_DATA_32B_tag</a> <a id="22169c34" class="tk">MSG63_BYTE4_7</a>;<span class="ct">/* offset: 0x047C size: 32 bit */</span></td></tr>
<tr name="22170" id="22170">
<td>22170</td><td>      <span class="br">}</span>;</td></tr>
<tr name="22171" id="22171">
<td>22171</td><td>    <span class="br">}</span>;</td></tr>
<tr name="22172" id="22172">
<td>22172</td><td></td></tr>
<tr name="22173" id="22173">
<td>22173</td><td>    <a id="22173c5" class="tk">int8_t</a> <a id="22173c12" class="tk">FLEXCAN_reserved_0480</a>[1024];</td></tr>
<tr name="22174" id="22174">
<td>22174</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="22175" id="22175">
<td>22175</td><td>      <span class="ct">/* FLEXCAN_RXIMR0 - FLEXCAN_RXIMR63 - RX Individual Mask Registers */</span></td></tr>
<tr name="22176" id="22176">
<td>22176</td><td>      <a id="22176c7" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22176c29" class="tk">RXIMR</a>[64]; <span class="ct">/* offset: 0x0880  (0x0004 x 64) */</span></td></tr>
<tr name="22177" id="22177">
<td>22177</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="22178" id="22178">
<td>22178</td><td>        <span class="ct">/* FLEXCAN_RXIMR0 - FLEXCAN_RXIMR63 - RX Individual Mask Registers */</span></td></tr>
<tr name="22179" id="22179">
<td>22179</td><td>        <a id="22179c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22179c31" class="tk">RXIMR0</a>;  <span class="ct">/* offset: 0x0880 size: 32 bit */</span></td></tr>
<tr name="22180" id="22180">
<td>22180</td><td>        <a id="22180c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22180c31" class="tk">RXIMR1</a>;  <span class="ct">/* offset: 0x0884 size: 32 bit */</span></td></tr>
<tr name="22181" id="22181">
<td>22181</td><td>        <a id="22181c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22181c31" class="tk">RXIMR2</a>;  <span class="ct">/* offset: 0x0888 size: 32 bit */</span></td></tr>
<tr name="22182" id="22182">
<td>22182</td><td>        <a id="22182c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22182c31" class="tk">RXIMR3</a>;  <span class="ct">/* offset: 0x088C size: 32 bit */</span></td></tr>
<tr name="22183" id="22183">
<td>22183</td><td>        <a id="22183c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22183c31" class="tk">RXIMR4</a>;  <span class="ct">/* offset: 0x0890 size: 32 bit */</span></td></tr>
<tr name="22184" id="22184">
<td>22184</td><td>        <a id="22184c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22184c31" class="tk">RXIMR5</a>;  <span class="ct">/* offset: 0x0894 size: 32 bit */</span></td></tr>
<tr name="22185" id="22185">
<td>22185</td><td>        <a id="22185c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22185c31" class="tk">RXIMR6</a>;  <span class="ct">/* offset: 0x0898 size: 32 bit */</span></td></tr>
<tr name="22186" id="22186">
<td>22186</td><td>        <a id="22186c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22186c31" class="tk">RXIMR7</a>;  <span class="ct">/* offset: 0x089C size: 32 bit */</span></td></tr>
<tr name="22187" id="22187">
<td>22187</td><td>        <a id="22187c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22187c31" class="tk">RXIMR8</a>;  <span class="ct">/* offset: 0x08A0 size: 32 bit */</span></td></tr>
<tr name="22188" id="22188">
<td>22188</td><td>        <a id="22188c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22188c31" class="tk">RXIMR9</a>;  <span class="ct">/* offset: 0x08A4 size: 32 bit */</span></td></tr>
<tr name="22189" id="22189">
<td>22189</td><td>        <a id="22189c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22189c31" class="tk">RXIMR10</a>; <span class="ct">/* offset: 0x08A8 size: 32 bit */</span></td></tr>
<tr name="22190" id="22190">
<td>22190</td><td>        <a id="22190c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22190c31" class="tk">RXIMR11</a>; <span class="ct">/* offset: 0x08AC size: 32 bit */</span></td></tr>
<tr name="22191" id="22191">
<td>22191</td><td>        <a id="22191c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22191c31" class="tk">RXIMR12</a>; <span class="ct">/* offset: 0x08B0 size: 32 bit */</span></td></tr>
<tr name="22192" id="22192">
<td>22192</td><td>        <a id="22192c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22192c31" class="tk">RXIMR13</a>; <span class="ct">/* offset: 0x08B4 size: 32 bit */</span></td></tr>
<tr name="22193" id="22193">
<td>22193</td><td>        <a id="22193c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22193c31" class="tk">RXIMR14</a>; <span class="ct">/* offset: 0x08B8 size: 32 bit */</span></td></tr>
<tr name="22194" id="22194">
<td>22194</td><td>        <a id="22194c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22194c31" class="tk">RXIMR15</a>; <span class="ct">/* offset: 0x08BC size: 32 bit */</span></td></tr>
<tr name="22195" id="22195">
<td>22195</td><td>        <a id="22195c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22195c31" class="tk">RXIMR16</a>; <span class="ct">/* offset: 0x08C0 size: 32 bit */</span></td></tr>
<tr name="22196" id="22196">
<td>22196</td><td>        <a id="22196c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22196c31" class="tk">RXIMR17</a>; <span class="ct">/* offset: 0x08C4 size: 32 bit */</span></td></tr>
<tr name="22197" id="22197">
<td>22197</td><td>        <a id="22197c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22197c31" class="tk">RXIMR18</a>; <span class="ct">/* offset: 0x08C8 size: 32 bit */</span></td></tr>
<tr name="22198" id="22198">
<td>22198</td><td>        <a id="22198c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22198c31" class="tk">RXIMR19</a>; <span class="ct">/* offset: 0x08CC size: 32 bit */</span></td></tr>
<tr name="22199" id="22199">
<td>22199</td><td>        <a id="22199c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22199c31" class="tk">RXIMR20</a>; <span class="ct">/* offset: 0x08D0 size: 32 bit */</span></td></tr>
<tr name="22200" id="22200">
<td>22200</td><td>        <a id="22200c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22200c31" class="tk">RXIMR21</a>; <span class="ct">/* offset: 0x08D4 size: 32 bit */</span></td></tr>
<tr name="22201" id="22201">
<td>22201</td><td>        <a id="22201c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22201c31" class="tk">RXIMR22</a>; <span class="ct">/* offset: 0x08D8 size: 32 bit */</span></td></tr>
<tr name="22202" id="22202">
<td>22202</td><td>        <a id="22202c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22202c31" class="tk">RXIMR23</a>; <span class="ct">/* offset: 0x08DC size: 32 bit */</span></td></tr>
<tr name="22203" id="22203">
<td>22203</td><td>        <a id="22203c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22203c31" class="tk">RXIMR24</a>; <span class="ct">/* offset: 0x08E0 size: 32 bit */</span></td></tr>
<tr name="22204" id="22204">
<td>22204</td><td>        <a id="22204c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22204c31" class="tk">RXIMR25</a>; <span class="ct">/* offset: 0x08E4 size: 32 bit */</span></td></tr>
<tr name="22205" id="22205">
<td>22205</td><td>        <a id="22205c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22205c31" class="tk">RXIMR26</a>; <span class="ct">/* offset: 0x08E8 size: 32 bit */</span></td></tr>
<tr name="22206" id="22206">
<td>22206</td><td>        <a id="22206c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22206c31" class="tk">RXIMR27</a>; <span class="ct">/* offset: 0x08EC size: 32 bit */</span></td></tr>
<tr name="22207" id="22207">
<td>22207</td><td>        <a id="22207c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22207c31" class="tk">RXIMR28</a>; <span class="ct">/* offset: 0x08F0 size: 32 bit */</span></td></tr>
<tr name="22208" id="22208">
<td>22208</td><td>        <a id="22208c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22208c31" class="tk">RXIMR29</a>; <span class="ct">/* offset: 0x08F4 size: 32 bit */</span></td></tr>
<tr name="22209" id="22209">
<td>22209</td><td>        <a id="22209c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22209c31" class="tk">RXIMR30</a>; <span class="ct">/* offset: 0x08F8 size: 32 bit */</span></td></tr>
<tr name="22210" id="22210">
<td>22210</td><td>        <a id="22210c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22210c31" class="tk">RXIMR31</a>; <span class="ct">/* offset: 0x08FC size: 32 bit */</span></td></tr>
<tr name="22211" id="22211">
<td>22211</td><td>        <a id="22211c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22211c31" class="tk">RXIMR32</a>; <span class="ct">/* offset: 0x0900 size: 32 bit */</span></td></tr>
<tr name="22212" id="22212">
<td>22212</td><td>        <a id="22212c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22212c31" class="tk">RXIMR33</a>; <span class="ct">/* offset: 0x0904 size: 32 bit */</span></td></tr>
<tr name="22213" id="22213">
<td>22213</td><td>        <a id="22213c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22213c31" class="tk">RXIMR34</a>; <span class="ct">/* offset: 0x0908 size: 32 bit */</span></td></tr>
<tr name="22214" id="22214">
<td>22214</td><td>        <a id="22214c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22214c31" class="tk">RXIMR35</a>; <span class="ct">/* offset: 0x090C size: 32 bit */</span></td></tr>
<tr name="22215" id="22215">
<td>22215</td><td>        <a id="22215c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22215c31" class="tk">RXIMR36</a>; <span class="ct">/* offset: 0x0910 size: 32 bit */</span></td></tr>
<tr name="22216" id="22216">
<td>22216</td><td>        <a id="22216c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22216c31" class="tk">RXIMR37</a>; <span class="ct">/* offset: 0x0914 size: 32 bit */</span></td></tr>
<tr name="22217" id="22217">
<td>22217</td><td>        <a id="22217c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22217c31" class="tk">RXIMR38</a>; <span class="ct">/* offset: 0x0918 size: 32 bit */</span></td></tr>
<tr name="22218" id="22218">
<td>22218</td><td>        <a id="22218c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22218c31" class="tk">RXIMR39</a>; <span class="ct">/* offset: 0x091C size: 32 bit */</span></td></tr>
<tr name="22219" id="22219">
<td>22219</td><td>        <a id="22219c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22219c31" class="tk">RXIMR40</a>; <span class="ct">/* offset: 0x0920 size: 32 bit */</span></td></tr>
<tr name="22220" id="22220">
<td>22220</td><td>        <a id="22220c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22220c31" class="tk">RXIMR41</a>; <span class="ct">/* offset: 0x0924 size: 32 bit */</span></td></tr>
<tr name="22221" id="22221">
<td>22221</td><td>        <a id="22221c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22221c31" class="tk">RXIMR42</a>; <span class="ct">/* offset: 0x0928 size: 32 bit */</span></td></tr>
<tr name="22222" id="22222">
<td>22222</td><td>        <a id="22222c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22222c31" class="tk">RXIMR43</a>; <span class="ct">/* offset: 0x092C size: 32 bit */</span></td></tr>
<tr name="22223" id="22223">
<td>22223</td><td>        <a id="22223c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22223c31" class="tk">RXIMR44</a>; <span class="ct">/* offset: 0x0930 size: 32 bit */</span></td></tr>
<tr name="22224" id="22224">
<td>22224</td><td>        <a id="22224c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22224c31" class="tk">RXIMR45</a>; <span class="ct">/* offset: 0x0934 size: 32 bit */</span></td></tr>
<tr name="22225" id="22225">
<td>22225</td><td>        <a id="22225c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22225c31" class="tk">RXIMR46</a>; <span class="ct">/* offset: 0x0938 size: 32 bit */</span></td></tr>
<tr name="22226" id="22226">
<td>22226</td><td>        <a id="22226c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22226c31" class="tk">RXIMR47</a>; <span class="ct">/* offset: 0x093C size: 32 bit */</span></td></tr>
<tr name="22227" id="22227">
<td>22227</td><td>        <a id="22227c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22227c31" class="tk">RXIMR48</a>; <span class="ct">/* offset: 0x0940 size: 32 bit */</span></td></tr>
<tr name="22228" id="22228">
<td>22228</td><td>        <a id="22228c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22228c31" class="tk">RXIMR49</a>; <span class="ct">/* offset: 0x0944 size: 32 bit */</span></td></tr>
<tr name="22229" id="22229">
<td>22229</td><td>        <a id="22229c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22229c31" class="tk">RXIMR50</a>; <span class="ct">/* offset: 0x0948 size: 32 bit */</span></td></tr>
<tr name="22230" id="22230">
<td>22230</td><td>        <a id="22230c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22230c31" class="tk">RXIMR51</a>; <span class="ct">/* offset: 0x094C size: 32 bit */</span></td></tr>
<tr name="22231" id="22231">
<td>22231</td><td>        <a id="22231c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22231c31" class="tk">RXIMR52</a>; <span class="ct">/* offset: 0x0950 size: 32 bit */</span></td></tr>
<tr name="22232" id="22232">
<td>22232</td><td>        <a id="22232c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22232c31" class="tk">RXIMR53</a>; <span class="ct">/* offset: 0x0954 size: 32 bit */</span></td></tr>
<tr name="22233" id="22233">
<td>22233</td><td>        <a id="22233c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22233c31" class="tk">RXIMR54</a>; <span class="ct">/* offset: 0x0958 size: 32 bit */</span></td></tr>
<tr name="22234" id="22234">
<td>22234</td><td>        <a id="22234c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22234c31" class="tk">RXIMR55</a>; <span class="ct">/* offset: 0x095C size: 32 bit */</span></td></tr>
<tr name="22235" id="22235">
<td>22235</td><td>        <a id="22235c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22235c31" class="tk">RXIMR56</a>; <span class="ct">/* offset: 0x0960 size: 32 bit */</span></td></tr>
<tr name="22236" id="22236">
<td>22236</td><td>        <a id="22236c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22236c31" class="tk">RXIMR57</a>; <span class="ct">/* offset: 0x0964 size: 32 bit */</span></td></tr>
<tr name="22237" id="22237">
<td>22237</td><td>        <a id="22237c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22237c31" class="tk">RXIMR58</a>; <span class="ct">/* offset: 0x0968 size: 32 bit */</span></td></tr>
<tr name="22238" id="22238">
<td>22238</td><td>        <a id="22238c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22238c31" class="tk">RXIMR59</a>; <span class="ct">/* offset: 0x096C size: 32 bit */</span></td></tr>
<tr name="22239" id="22239">
<td>22239</td><td>        <a id="22239c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22239c31" class="tk">RXIMR60</a>; <span class="ct">/* offset: 0x0970 size: 32 bit */</span></td></tr>
<tr name="22240" id="22240">
<td>22240</td><td>        <a id="22240c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22240c31" class="tk">RXIMR61</a>; <span class="ct">/* offset: 0x0974 size: 32 bit */</span></td></tr>
<tr name="22241" id="22241">
<td>22241</td><td>        <a id="22241c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22241c31" class="tk">RXIMR62</a>; <span class="ct">/* offset: 0x0978 size: 32 bit */</span></td></tr>
<tr name="22242" id="22242">
<td>22242</td><td>        <a id="22242c9" class="tk">FLEXCAN_RXIMR_32B_tag</a> <a id="22242c31" class="tk">RXIMR63</a>; <span class="ct">/* offset: 0x097C size: 32 bit */</span></td></tr>
<tr name="22243" id="22243">
<td>22243</td><td>      <span class="br">}</span>;</td></tr>
<tr name="22244" id="22244">
<td>22244</td><td>    <span class="br">}</span>;</td></tr>
<tr name="22245" id="22245">
<td>22245</td><td></td></tr>
<tr name="22246" id="22246">
<td>22246</td><td>    <a id="22246c5" class="tk">int8_t</a> <a id="22246c12" class="tk">FLEXCAN_reserved_0980</a>[13952];</td></tr>
<tr name="22247" id="22247">
<td>22247</td><td>  <span class="br">}</span> <a id="22247c5" class="tk">FLEXCAN_tag</a>;</td></tr>
<tr name="22248" id="22248">
<td>22248</td><td></td></tr>
<tr name="22249" id="22249">
<td>22249</td><td><span class="pp">#define</span> <a id="22249c9" class="tk">FLEXCAN_A</a>                      (<a id="22249c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="22249c52" class="tk">FLEXCAN_tag</a> <a id="22249c64" class="tk">*</a>) 0xFFFC0000UL)</td></tr>
<tr name="22250" id="22250">
<td>22250</td><td><span class="pp">#define</span> <a id="22250c9" class="tk">FLEXCAN_B</a>                      (<a id="22250c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="22250c52" class="tk">FLEXCAN_tag</a> <a id="22250c64" class="tk">*</a>) 0xFFFC4000UL)</td></tr>
<tr name="22251" id="22251">
<td>22251</td><td></td></tr>
<tr name="22252" id="22252">
<td>22252</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="22253" id="22253">
<td>22253</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="22254" id="22254">
<td>22254</td><td>  <span class="ct">/* Module: DMA_CH_MUX  */</span></td></tr>
<tr name="22255" id="22255">
<td>22255</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="22256" id="22256">
<td>22256</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="22257" id="22257">
<td>22257</td><td></td></tr>
<tr name="22258" id="22258">
<td>22258</td><td>  <span class="ct">/* Register layout for all registers CHCONFIG ... */</span></td></tr>
<tr name="22259" id="22259">
<td>22259</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CHCONFIG[0-15] - Channel Configuration Registers */</span></td></tr>
<tr name="22260" id="22260">
<td>22260</td><td>    <a id="22260c5" class="tk">vuint8_t</a> <a id="22260c14" class="tk">R</a>;</td></tr>
<tr name="22261" id="22261">
<td>22261</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="22262" id="22262">
<td>22262</td><td>      <a id="22262c7" class="tk">vuint8_t</a> <a id="22262c16" class="tk">ENBL</a><a id="22262c20" class="tk">:</a>1;                 <span class="ct">/* DMA Channel Enable */</span></td></tr>
<tr name="22263" id="22263">
<td>22263</td><td>      <a id="22263c7" class="tk">vuint8_t</a> <a id="22263c16" class="tk">TRIG</a><a id="22263c20" class="tk">:</a>1;                 <span class="ct">/* DMA Channel Trigger Enable */</span></td></tr>
<tr name="22264" id="22264">
<td>22264</td><td>      <a id="22264c7" class="tk">vuint8_t</a> <a id="22264c16" class="tk">SOURCE</a><a id="22264c22" class="tk">:</a>6;               <span class="ct">/* DMA Channel Source */</span></td></tr>
<tr name="22265" id="22265">
<td>22265</td><td>    <span class="br">}</span> <a id="22265c7" class="tk">B</a>;</td></tr>
<tr name="22266" id="22266">
<td>22266</td><td>  <span class="br">}</span> <a id="22266c5" class="tk">DMA_CH_MUX_CHCONFIG_8B_tag</a>;</td></tr>
<tr name="22267" id="22267">
<td>22267</td><td></td></tr>
<tr name="22268" id="22268">
<td>22268</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="22268c18" class="tk">DMA_CH_MUX_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="22269" id="22269">
<td>22269</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="22270" id="22270">
<td>22270</td><td>      <span class="ct">/* CHCONFIG[0-15] - Channel Configuration Registers */</span></td></tr>
<tr name="22271" id="22271">
<td>22271</td><td>      <a id="22271c7" class="tk">DMA_CH_MUX_CHCONFIG_8B_tag</a> <a id="22271c34" class="tk">CHCONFIG</a>[16];<span class="ct">/* offset: 0x0000  (0x0001 x 16) */</span></td></tr>
<tr name="22272" id="22272">
<td>22272</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="22273" id="22273">
<td>22273</td><td>        <span class="ct">/* CHCONFIG[0-15] - Channel Configuration Registers */</span></td></tr>
<tr name="22274" id="22274">
<td>22274</td><td>        <a id="22274c9" class="tk">DMA_CH_MUX_CHCONFIG_8B_tag</a> <a id="22274c36" class="tk">CHCONFIG0</a>;<span class="ct">/* offset: 0x0000 size: 8 bit */</span></td></tr>
<tr name="22275" id="22275">
<td>22275</td><td>        <a id="22275c9" class="tk">DMA_CH_MUX_CHCONFIG_8B_tag</a> <a id="22275c36" class="tk">CHCONFIG1</a>;<span class="ct">/* offset: 0x0001 size: 8 bit */</span></td></tr>
<tr name="22276" id="22276">
<td>22276</td><td>        <a id="22276c9" class="tk">DMA_CH_MUX_CHCONFIG_8B_tag</a> <a id="22276c36" class="tk">CHCONFIG2</a>;<span class="ct">/* offset: 0x0002 size: 8 bit */</span></td></tr>
<tr name="22277" id="22277">
<td>22277</td><td>        <a id="22277c9" class="tk">DMA_CH_MUX_CHCONFIG_8B_tag</a> <a id="22277c36" class="tk">CHCONFIG3</a>;<span class="ct">/* offset: 0x0003 size: 8 bit */</span></td></tr>
<tr name="22278" id="22278">
<td>22278</td><td>        <a id="22278c9" class="tk">DMA_CH_MUX_CHCONFIG_8B_tag</a> <a id="22278c36" class="tk">CHCONFIG4</a>;<span class="ct">/* offset: 0x0004 size: 8 bit */</span></td></tr>
<tr name="22279" id="22279">
<td>22279</td><td>        <a id="22279c9" class="tk">DMA_CH_MUX_CHCONFIG_8B_tag</a> <a id="22279c36" class="tk">CHCONFIG5</a>;<span class="ct">/* offset: 0x0005 size: 8 bit */</span></td></tr>
<tr name="22280" id="22280">
<td>22280</td><td>        <a id="22280c9" class="tk">DMA_CH_MUX_CHCONFIG_8B_tag</a> <a id="22280c36" class="tk">CHCONFIG6</a>;<span class="ct">/* offset: 0x0006 size: 8 bit */</span></td></tr>
<tr name="22281" id="22281">
<td>22281</td><td>        <a id="22281c9" class="tk">DMA_CH_MUX_CHCONFIG_8B_tag</a> <a id="22281c36" class="tk">CHCONFIG7</a>;<span class="ct">/* offset: 0x0007 size: 8 bit */</span></td></tr>
<tr name="22282" id="22282">
<td>22282</td><td>        <a id="22282c9" class="tk">DMA_CH_MUX_CHCONFIG_8B_tag</a> <a id="22282c36" class="tk">CHCONFIG8</a>;<span class="ct">/* offset: 0x0008 size: 8 bit */</span></td></tr>
<tr name="22283" id="22283">
<td>22283</td><td>        <a id="22283c9" class="tk">DMA_CH_MUX_CHCONFIG_8B_tag</a> <a id="22283c36" class="tk">CHCONFIG9</a>;<span class="ct">/* offset: 0x0009 size: 8 bit */</span></td></tr>
<tr name="22284" id="22284">
<td>22284</td><td>        <a id="22284c9" class="tk">DMA_CH_MUX_CHCONFIG_8B_tag</a> <a id="22284c36" class="tk">CHCONFIG10</a>;<span class="ct">/* offset: 0x000A size: 8 bit */</span></td></tr>
<tr name="22285" id="22285">
<td>22285</td><td>        <a id="22285c9" class="tk">DMA_CH_MUX_CHCONFIG_8B_tag</a> <a id="22285c36" class="tk">CHCONFIG11</a>;<span class="ct">/* offset: 0x000B size: 8 bit */</span></td></tr>
<tr name="22286" id="22286">
<td>22286</td><td>        <a id="22286c9" class="tk">DMA_CH_MUX_CHCONFIG_8B_tag</a> <a id="22286c36" class="tk">CHCONFIG12</a>;<span class="ct">/* offset: 0x000C size: 8 bit */</span></td></tr>
<tr name="22287" id="22287">
<td>22287</td><td>        <a id="22287c9" class="tk">DMA_CH_MUX_CHCONFIG_8B_tag</a> <a id="22287c36" class="tk">CHCONFIG13</a>;<span class="ct">/* offset: 0x000D size: 8 bit */</span></td></tr>
<tr name="22288" id="22288">
<td>22288</td><td>        <a id="22288c9" class="tk">DMA_CH_MUX_CHCONFIG_8B_tag</a> <a id="22288c36" class="tk">CHCONFIG14</a>;<span class="ct">/* offset: 0x000E size: 8 bit */</span></td></tr>
<tr name="22289" id="22289">
<td>22289</td><td>        <a id="22289c9" class="tk">DMA_CH_MUX_CHCONFIG_8B_tag</a> <a id="22289c36" class="tk">CHCONFIG15</a>;<span class="ct">/* offset: 0x000F size: 8 bit */</span></td></tr>
<tr name="22290" id="22290">
<td>22290</td><td>      <span class="br">}</span>;</td></tr>
<tr name="22291" id="22291">
<td>22291</td><td>    <span class="br">}</span>;</td></tr>
<tr name="22292" id="22292">
<td>22292</td><td></td></tr>
<tr name="22293" id="22293">
<td>22293</td><td>    <a id="22293c5" class="tk">int8_t</a> <a id="22293c12" class="tk">DMA_CH_MUX_reserved_0010</a>[16368];</td></tr>
<tr name="22294" id="22294">
<td>22294</td><td>  <span class="br">}</span> <a id="22294c5" class="tk">DMA_CH_MUX_tag</a>;</td></tr>
<tr name="22295" id="22295">
<td>22295</td><td></td></tr>
<tr name="22296" id="22296">
<td>22296</td><td><span class="pp">#define</span> <a id="22296c9" class="tk">DMA_CH_MUX</a>                     (<a id="22296c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="22296c52" class="tk">DMA_CH_MUX_tag</a> <a id="22296c67" class="tk">*</a>) 0xFFFDC000UL)</td></tr>
<tr name="22297" id="22297">
<td>22297</td><td></td></tr>
<tr name="22298" id="22298">
<td>22298</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="22299" id="22299">
<td>22299</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="22300" id="22300">
<td>22300</td><td>  <span class="ct">/* Module: FR  */</span></td></tr>
<tr name="22301" id="22301">
<td>22301</td><td>  <span class="ct">/*                                                              */</span></td></tr>
<tr name="22302" id="22302">
<td>22302</td><td>  <span class="ct">/****************************************************************/</span></td></tr>
<tr name="22303" id="22303">
<td>22303</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Module Version Number */</span></td></tr>
<tr name="22304" id="22304">
<td>22304</td><td>    <a id="22304c5" class="tk">vuint16_t</a> <a id="22304c15" class="tk">R</a>;</td></tr>
<tr name="22305" id="22305">
<td>22305</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="22306" id="22306">
<td>22306</td><td>      <a id="22306c7" class="tk">vuint16_t</a> <a id="22306c17" class="tk">CHIVER</a><a id="22306c23" class="tk">:</a>8;              <span class="ct">/* VERSION NUMBER OF CHI */</span></td></tr>
<tr name="22307" id="22307">
<td>22307</td><td>      <a id="22307c7" class="tk">vuint16_t</a> <a id="22307c17" class="tk">PEVER</a><a id="22307c22" class="tk">:</a>8;               <span class="ct">/* VERSION NUMBER OF PE */</span></td></tr>
<tr name="22308" id="22308">
<td>22308</td><td>    <span class="br">}</span> <a id="22308c7" class="tk">B</a>;</td></tr>
<tr name="22309" id="22309">
<td>22309</td><td>  <span class="br">}</span> <a id="22309c5" class="tk">FR_MVR_16B_tag</a>;</td></tr>
<tr name="22310" id="22310">
<td>22310</td><td></td></tr>
<tr name="22311" id="22311">
<td>22311</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Module Configuration Register */</span></td></tr>
<tr name="22312" id="22312">
<td>22312</td><td>    <a id="22312c5" class="tk">vuint16_t</a> <a id="22312c15" class="tk">R</a>;</td></tr>
<tr name="22313" id="22313">
<td>22313</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="22314" id="22314">
<td>22314</td><td>      <a id="22314c7" class="tk">vuint16_t</a> <a id="22314c17" class="tk">MEN</a><a id="22314c20" class="tk">:</a>1;                 <span class="ct">/* Module Enable */</span></td></tr>
<tr name="22315" id="22315">
<td>22315</td><td>      <a id="22315c7" class="tk">vuint16_t</a> <a id="22315c17" class="tk">SBFF</a><a id="22315c21" class="tk">:</a>1;                <span class="ct">/* System Bus Failure Freeze */</span></td></tr>
<tr name="22316" id="22316">
<td>22316</td><td></td></tr>
<tr name="22317" id="22317">
<td>22317</td><td><span class="pp">#ifndef</span> <a id="22317c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22318" id="22318">
<td>22318</td><td></td></tr>
<tr name="22319" id="22319">
<td>22319</td><td>      <a id="22319c7" class="tk">vuint16_t</a> <a id="22319c17" class="tk">SCM</a><a id="22319c20" class="tk">:</a>1;                 <span class="ct">/* single channel device mode */</span></td></tr>
<tr name="22320" id="22320">
<td>22320</td><td></td></tr>
<tr name="22321" id="22321">
<td>22321</td><td><span class="pp">#else</span></td></tr>
<tr name="22322" id="22322">
<td>22322</td><td></td></tr>
<tr name="22323" id="22323">
<td>22323</td><td>      <a id="22323c7" class="tk">vuint16_t</a> <a id="22323c17" class="tk">SCMD</a><a id="22323c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22324" id="22324">
<td>22324</td><td></td></tr>
<tr name="22325" id="22325">
<td>22325</td><td><span class="pp">#endif</span></td></tr>
<tr name="22326" id="22326">
<td>22326</td><td></td></tr>
<tr name="22327" id="22327">
<td>22327</td><td>      <a id="22327c7" class="tk">vuint16_t</a> <a id="22327c17" class="tk">CHB</a><a id="22327c20" class="tk">:</a>1;                 <span class="ct">/* Channel B enable */</span></td></tr>
<tr name="22328" id="22328">
<td>22328</td><td>      <a id="22328c7" class="tk">vuint16_t</a> <a id="22328c17" class="tk">CHA</a><a id="22328c20" class="tk">:</a>1;                 <span class="ct">/* channel A enable */</span></td></tr>
<tr name="22329" id="22329">
<td>22329</td><td>      <a id="22329c7" class="tk">vuint16_t</a> <a id="22329c17" class="tk">SFFE</a><a id="22329c21" class="tk">:</a>1;                <span class="ct">/* Sync. frame filter Enable */</span></td></tr>
<tr name="22330" id="22330">
<td>22330</td><td>      <a id="22330c7" class="tk">vuint16_t</a> <a id="22330c17" class="tk">ECCE</a><a id="22330c21" class="tk">:</a>1;                <span class="ct">/* ECC Functionlity Enable */</span></td></tr>
<tr name="22331" id="22331">
<td>22331</td><td>      <a id="22331c7" class="tk">vuint16_t</a> <a id="22331c17" class="tk">TMODER</a><a id="22331c23" class="tk">:</a>1;              <span class="ct">/* Functional Test mode */</span></td></tr>
<tr name="22332" id="22332">
<td>22332</td><td>      <a id="22332c7" class="tk">vuint16_t</a> <a id="22332c17" class="tk">FUM</a><a id="22332c20" class="tk">:</a>1;                 <span class="ct">/* FIFO Update Mode */</span></td></tr>
<tr name="22333" id="22333">
<td>22333</td><td>      <a id="22333c7" class="tk">vuint16_t</a> <a id="22333c17" class="tk">FAM</a><a id="22333c20" class="tk">:</a>1;                 <span class="ct">/* FIFO Address Mode */</span></td></tr>
<tr name="22334" id="22334">
<td>22334</td><td>     <a id="22334c6" class="tk">vuint16_t</a><a id="22334c15" class="tk">:</a></td></tr>
<tr name="22335" id="22335">
<td>22335</td><td>      1;</td></tr>
<tr name="22336" id="22336">
<td>22336</td><td>      <a id="22336c7" class="tk">vuint16_t</a> <a id="22336c17" class="tk">CLKSEL</a><a id="22336c23" class="tk">:</a>1;              <span class="ct">/* Protocol Engine clock source select */</span></td></tr>
<tr name="22337" id="22337">
<td>22337</td><td>      <a id="22337c7" class="tk">vuint16_t</a> <a id="22337c17" class="tk">BITRATE</a><a id="22337c24" class="tk">:</a>3;             <span class="ct">/* Bus bit rate */</span></td></tr>
<tr name="22338" id="22338">
<td>22338</td><td>     <a id="22338c6" class="tk">vuint16_t</a><a id="22338c15" class="tk">:</a></td></tr>
<tr name="22339" id="22339">
<td>22339</td><td>      1;</td></tr>
<tr name="22340" id="22340">
<td>22340</td><td>    <span class="br">}</span> <a id="22340c7" class="tk">B</a>;</td></tr>
<tr name="22341" id="22341">
<td>22341</td><td>  <span class="br">}</span> <a id="22341c5" class="tk">FR_MCR_16B_tag</a>;</td></tr>
<tr name="22342" id="22342">
<td>22342</td><td></td></tr>
<tr name="22343" id="22343">
<td>22343</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SYSTEM MEMORY BASE ADD HIGH REG */</span></td></tr>
<tr name="22344" id="22344">
<td>22344</td><td>    <a id="22344c5" class="tk">vuint16_t</a> <a id="22344c15" class="tk">R</a>;</td></tr>
<tr name="22345" id="22345">
<td>22345</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="22346" id="22346">
<td>22346</td><td>      <a id="22346c7" class="tk">vuint16_t</a> <a id="22346c17" class="tk">SMBA_31_16</a><a id="22346c27" class="tk">:</a>16;         <span class="ct">/* SYS_MEM_BASE_ADDR[31:16] */</span></td></tr>
<tr name="22347" id="22347">
<td>22347</td><td>    <span class="br">}</span> <a id="22347c7" class="tk">B</a>;</td></tr>
<tr name="22348" id="22348">
<td>22348</td><td>  <span class="br">}</span> <a id="22348c5" class="tk">FR_SYMBADHR_16B_tag</a>;</td></tr>
<tr name="22349" id="22349">
<td>22349</td><td></td></tr>
<tr name="22350" id="22350">
<td>22350</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* SYSTEM MEMORY BASE ADD LOW  REG */</span></td></tr>
<tr name="22351" id="22351">
<td>22351</td><td>    <a id="22351c5" class="tk">vuint16_t</a> <a id="22351c15" class="tk">R</a>;</td></tr>
<tr name="22352" id="22352">
<td>22352</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="22353" id="22353">
<td>22353</td><td>      <a id="22353c7" class="tk">vuint16_t</a> <a id="22353c17" class="tk">SMBA_15_4</a><a id="22353c26" class="tk">:</a>12;          <span class="ct">/* SYS_MEM_BASE_ADDR[15:4] */</span></td></tr>
<tr name="22354" id="22354">
<td>22354</td><td>     <a id="22354c6" class="tk">vuint16_t</a><a id="22354c15" class="tk">:</a></td></tr>
<tr name="22355" id="22355">
<td>22355</td><td>      4;</td></tr>
<tr name="22356" id="22356">
<td>22356</td><td>    <span class="br">}</span> <a id="22356c7" class="tk">B</a>;</td></tr>
<tr name="22357" id="22357">
<td>22357</td><td>  <span class="br">}</span> <a id="22357c5" class="tk">FR_SYMBADLR_16B_tag</a>;</td></tr>
<tr name="22358" id="22358">
<td>22358</td><td></td></tr>
<tr name="22359" id="22359">
<td>22359</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* STROBE SIGNAL CONTROL REGISTER */</span></td></tr>
<tr name="22360" id="22360">
<td>22360</td><td>    <a id="22360c5" class="tk">vuint16_t</a> <a id="22360c15" class="tk">R</a>;</td></tr>
<tr name="22361" id="22361">
<td>22361</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="22362" id="22362">
<td>22362</td><td>      <a id="22362c7" class="tk">vuint16_t</a> <a id="22362c17" class="tk">WMD</a><a id="22362c20" class="tk">:</a>1;                 <span class="ct">/* DEFINES WRITE MODE OF REG */</span></td></tr>
<tr name="22363" id="22363">
<td>22363</td><td>     <a id="22363c6" class="tk">vuint16_t</a><a id="22363c15" class="tk">:</a></td></tr>
<tr name="22364" id="22364">
<td>22364</td><td>      3;</td></tr>
<tr name="22365" id="22365">
<td>22365</td><td>      <a id="22365c7" class="tk">vuint16_t</a> <a id="22365c17" class="tk">SEL</a><a id="22365c20" class="tk">:</a>4;                 <span class="ct">/* STROBE SIGNSL SELECT */</span></td></tr>
<tr name="22366" id="22366">
<td>22366</td><td>     <a id="22366c6" class="tk">vuint16_t</a><a id="22366c15" class="tk">:</a></td></tr>
<tr name="22367" id="22367">
<td>22367</td><td>      3;</td></tr>
<tr name="22368" id="22368">
<td>22368</td><td>      <a id="22368c7" class="tk">vuint16_t</a> <a id="22368c17" class="tk">ENB</a><a id="22368c20" class="tk">:</a>1;                 <span class="ct">/* STROBE SIGNAL ENABLE */</span></td></tr>
<tr name="22369" id="22369">
<td>22369</td><td>     <a id="22369c6" class="tk">vuint16_t</a><a id="22369c15" class="tk">:</a></td></tr>
<tr name="22370" id="22370">
<td>22370</td><td>      2;</td></tr>
<tr name="22371" id="22371">
<td>22371</td><td>      <a id="22371c7" class="tk">vuint16_t</a> <a id="22371c17" class="tk">STBPSEL</a><a id="22371c24" class="tk">:</a>2;             <span class="ct">/* STROBE PORT SELECT */</span></td></tr>
<tr name="22372" id="22372">
<td>22372</td><td>    <span class="br">}</span> <a id="22372c7" class="tk">B</a>;</td></tr>
<tr name="22373" id="22373">
<td>22373</td><td>  <span class="br">}</span> <a id="22373c5" class="tk">FR_STBSCR_16B_tag</a>;</td></tr>
<tr name="22374" id="22374">
<td>22374</td><td></td></tr>
<tr name="22375" id="22375">
<td>22375</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* MESSAGE BUFFER DATA SIZE REGISTER */</span></td></tr>
<tr name="22376" id="22376">
<td>22376</td><td>    <a id="22376c5" class="tk">vuint16_t</a> <a id="22376c15" class="tk">R</a>;</td></tr>
<tr name="22377" id="22377">
<td>22377</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="22378" id="22378">
<td>22378</td><td>     <a id="22378c6" class="tk">vuint16_t</a><a id="22378c15" class="tk">:</a></td></tr>
<tr name="22379" id="22379">
<td>22379</td><td>      1;</td></tr>
<tr name="22380" id="22380">
<td>22380</td><td>      <a id="22380c7" class="tk">vuint16_t</a> <a id="22380c17" class="tk">MBSEG2DS</a><a id="22380c25" class="tk">:</a>7;            <span class="ct">/* MESSAGE BUFFER SEGMENT 2 DATA SIZE */</span></td></tr>
<tr name="22381" id="22381">
<td>22381</td><td>     <a id="22381c6" class="tk">vuint16_t</a><a id="22381c15" class="tk">:</a></td></tr>
<tr name="22382" id="22382">
<td>22382</td><td>      1;</td></tr>
<tr name="22383" id="22383">
<td>22383</td><td>      <a id="22383c7" class="tk">vuint16_t</a> <a id="22383c17" class="tk">MBSEG1DS</a><a id="22383c25" class="tk">:</a>7;            <span class="ct">/* MESSAGE BUFFER SEGMENT 1 DATA SIZE */</span></td></tr>
<tr name="22384" id="22384">
<td>22384</td><td>    <span class="br">}</span> <a id="22384c7" class="tk">B</a>;</td></tr>
<tr name="22385" id="22385">
<td>22385</td><td>  <span class="br">}</span> <a id="22385c5" class="tk">FR_MBDSR_16B_tag</a>;</td></tr>
<tr name="22386" id="22386">
<td>22386</td><td></td></tr>
<tr name="22387" id="22387">
<td>22387</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* MESS. BUFFER SEG. SIZE &amp; UTILISATION REG */</span></td></tr>
<tr name="22388" id="22388">
<td>22388</td><td>    <a id="22388c5" class="tk">vuint16_t</a> <a id="22388c15" class="tk">R</a>;</td></tr>
<tr name="22389" id="22389">
<td>22389</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="22390" id="22390">
<td>22390</td><td>     <a id="22390c6" class="tk">vuint16_t</a><a id="22390c15" class="tk">:</a></td></tr>
<tr name="22391" id="22391">
<td>22391</td><td>      2;</td></tr>
<tr name="22392" id="22392">
<td>22392</td><td>      <a id="22392c7" class="tk">vuint16_t</a> <a id="22392c17" class="tk">LAST_MB_SEG1</a><a id="22392c29" class="tk">:</a>6;        <span class="ct">/* LAST MESS BUFFER IN SEG 1 */</span></td></tr>
<tr name="22393" id="22393">
<td>22393</td><td>     <a id="22393c6" class="tk">vuint16_t</a><a id="22393c15" class="tk">:</a></td></tr>
<tr name="22394" id="22394">
<td>22394</td><td>      2;</td></tr>
<tr name="22395" id="22395">
<td>22395</td><td>      <a id="22395c7" class="tk">vuint16_t</a> <a id="22395c17" class="tk">LAST_MB_UTIL</a><a id="22395c29" class="tk">:</a>6;        <span class="ct">/* LAST MESSAGE BUFFER UTILISED */</span></td></tr>
<tr name="22396" id="22396">
<td>22396</td><td>    <span class="br">}</span> <a id="22396c7" class="tk">B</a>;</td></tr>
<tr name="22397" id="22397">
<td>22397</td><td>  <span class="br">}</span> <a id="22397c5" class="tk">FR_MBSSUTR_16B_tag</a>;</td></tr>
<tr name="22398" id="22398">
<td>22398</td><td></td></tr>
<tr name="22399" id="22399">
<td>22399</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PE DRAM ACCESS REGISTER */</span></td></tr>
<tr name="22400" id="22400">
<td>22400</td><td>    <a id="22400c5" class="tk">vuint16_t</a> <a id="22400c15" class="tk">R</a>;</td></tr>
<tr name="22401" id="22401">
<td>22401</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="22402" id="22402">
<td>22402</td><td>      <a id="22402c7" class="tk">vuint16_t</a> <a id="22402c17" class="tk">INST</a><a id="22402c21" class="tk">:</a>4;                <span class="ct">/* PE DRAM ACCESS INSTRUCTION */</span></td></tr>
<tr name="22403" id="22403">
<td>22403</td><td>      <a id="22403c7" class="tk">vuint16_t</a> <a id="22403c17" class="tk">ADDR</a><a id="22403c21" class="tk">:</a>11;               <span class="ct">/* PE DRAM ACCESS ADDRESS */</span></td></tr>
<tr name="22404" id="22404">
<td>22404</td><td>      <a id="22404c7" class="tk">vuint16_t</a> <a id="22404c17" class="tk">DAD</a><a id="22404c20" class="tk">:</a>1;                 <span class="ct">/* PE DRAM ACCESS DONE */</span></td></tr>
<tr name="22405" id="22405">
<td>22405</td><td>    <span class="br">}</span> <a id="22405c7" class="tk">B</a>;</td></tr>
<tr name="22406" id="22406">
<td>22406</td><td>  <span class="br">}</span> <a id="22406c5" class="tk">FR_PEDRAR_16B_tag</a>;</td></tr>
<tr name="22407" id="22407">
<td>22407</td><td></td></tr>
<tr name="22408" id="22408">
<td>22408</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PE DRAM DATA REGISTER */</span></td></tr>
<tr name="22409" id="22409">
<td>22409</td><td>    <a id="22409c5" class="tk">vuint16_t</a> <a id="22409c15" class="tk">R</a>;</td></tr>
<tr name="22410" id="22410">
<td>22410</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="22411" id="22411">
<td>22411</td><td>      <a id="22411c7" class="tk">vuint16_t</a> <a id="22411c17" class="tk">DATA</a><a id="22411c21" class="tk">:</a>16;               <span class="ct">/* DATA TO BE READ OR WRITTEN */</span></td></tr>
<tr name="22412" id="22412">
<td>22412</td><td>    <span class="br">}</span> <a id="22412c7" class="tk">B</a>;</td></tr>
<tr name="22413" id="22413">
<td>22413</td><td>  <span class="br">}</span> <a id="22413c5" class="tk">FR_PEDRDR_16B_tag</a>;</td></tr>
<tr name="22414" id="22414">
<td>22414</td><td></td></tr>
<tr name="22415" id="22415">
<td>22415</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PROTOCOL OPERATION CONTROL REG */</span></td></tr>
<tr name="22416" id="22416">
<td>22416</td><td>    <a id="22416c5" class="tk">vuint16_t</a> <a id="22416c15" class="tk">R</a>;</td></tr>
<tr name="22417" id="22417">
<td>22417</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="22418" id="22418">
<td>22418</td><td>      <a id="22418c7" class="tk">vuint16_t</a> <a id="22418c17" class="tk">WME</a><a id="22418c20" class="tk">:</a>1;                 <span class="ct">/* WRITE MODE EXTERNAL CORRECTION */</span></td></tr>
<tr name="22419" id="22419">
<td>22419</td><td>     <a id="22419c6" class="tk">vuint16_t</a><a id="22419c15" class="tk">:</a></td></tr>
<tr name="22420" id="22420">
<td>22420</td><td>      3;</td></tr>
<tr name="22421" id="22421">
<td>22421</td><td>      <a id="22421c7" class="tk">vuint16_t</a> <a id="22421c17" class="tk">EOC_AP</a><a id="22421c23" class="tk">:</a>2;              <span class="ct">/* EXTERNAL OFFSET CORRECTION APPLICATION */</span></td></tr>
<tr name="22422" id="22422">
<td>22422</td><td>      <a id="22422c7" class="tk">vuint16_t</a> <a id="22422c17" class="tk">ERC_AP</a><a id="22422c23" class="tk">:</a>2;              <span class="ct">/* EXTERNAL RATE CORRECTION APPLICATION */</span></td></tr>
<tr name="22423" id="22423">
<td>22423</td><td>      <a id="22423c7" class="tk">vuint16_t</a> <a id="22423c17" class="tk">BSY</a><a id="22423c20" class="tk">:</a>1;                 <span class="ct">/* PROTOCOL CONTROL COMMAND WRITE BUSY */</span></td></tr>
<tr name="22424" id="22424">
<td>22424</td><td>     <a id="22424c6" class="tk">vuint16_t</a><a id="22424c15" class="tk">:</a></td></tr>
<tr name="22425" id="22425">
<td>22425</td><td>      3;</td></tr>
<tr name="22426" id="22426">
<td>22426</td><td>      <a id="22426c7" class="tk">vuint16_t</a> <a id="22426c17" class="tk">POCCMD</a><a id="22426c23" class="tk">:</a>4;              <span class="ct">/* PROTOCOL CONTROL COMMAND */</span></td></tr>
<tr name="22427" id="22427">
<td>22427</td><td>    <span class="br">}</span> <a id="22427c7" class="tk">B</a>;</td></tr>
<tr name="22428" id="22428">
<td>22428</td><td>  <span class="br">}</span> <a id="22428c5" class="tk">FR_POCR_16B_tag</a>;</td></tr>
<tr name="22429" id="22429">
<td>22429</td><td></td></tr>
<tr name="22430" id="22430">
<td>22430</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* GLOBAL INTERRUPT FLAG &amp; ENABLE REG */</span></td></tr>
<tr name="22431" id="22431">
<td>22431</td><td>    <a id="22431c5" class="tk">vuint16_t</a> <a id="22431c15" class="tk">R</a>;</td></tr>
<tr name="22432" id="22432">
<td>22432</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="22433" id="22433">
<td>22433</td><td>      <a id="22433c7" class="tk">vuint16_t</a> <a id="22433c17" class="tk">MIF</a><a id="22433c20" class="tk">:</a>1;                 <span class="ct">/* MODULE INTERRUPT FLAG */</span></td></tr>
<tr name="22434" id="22434">
<td>22434</td><td>      <a id="22434c7" class="tk">vuint16_t</a> <a id="22434c17" class="tk">PRIF</a><a id="22434c21" class="tk">:</a>1;                <span class="ct">/* PROTOCOL INTERRUPT FLAG */</span></td></tr>
<tr name="22435" id="22435">
<td>22435</td><td>      <a id="22435c7" class="tk">vuint16_t</a> <a id="22435c17" class="tk">CHIF</a><a id="22435c21" class="tk">:</a>1;                <span class="ct">/* CHI INTERRUPT FLAG */</span></td></tr>
<tr name="22436" id="22436">
<td>22436</td><td></td></tr>
<tr name="22437" id="22437">
<td>22437</td><td><span class="pp">#ifndef</span> <a id="22437c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22438" id="22438">
<td>22438</td><td></td></tr>
<tr name="22439" id="22439">
<td>22439</td><td>      <a id="22439c7" class="tk">vuint16_t</a> <a id="22439c17" class="tk">WUPIF</a><a id="22439c22" class="tk">:</a>1;               <span class="ct">/* WAKEUP INTERRUPT FLAG */</span></td></tr>
<tr name="22440" id="22440">
<td>22440</td><td></td></tr>
<tr name="22441" id="22441">
<td>22441</td><td><span class="pp">#else</span></td></tr>
<tr name="22442" id="22442">
<td>22442</td><td></td></tr>
<tr name="22443" id="22443">
<td>22443</td><td>      <a id="22443c7" class="tk">vuint16_t</a> <a id="22443c17" class="tk">WKUPIF</a><a id="22443c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22444" id="22444">
<td>22444</td><td></td></tr>
<tr name="22445" id="22445">
<td>22445</td><td><span class="pp">#endif</span></td></tr>
<tr name="22446" id="22446">
<td>22446</td><td></td></tr>
<tr name="22447" id="22447">
<td>22447</td><td><span class="pp">#ifndef</span> <a id="22447c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22448" id="22448">
<td>22448</td><td></td></tr>
<tr name="22449" id="22449">
<td>22449</td><td>      <a id="22449c7" class="tk">vuint16_t</a> <a id="22449c17" class="tk">FAFBIF</a><a id="22449c23" class="tk">:</a>1;              <span class="ct">/* RECEIVE FIFO CHANNEL B ALMOST FULL INTERRUPT FLAG */</span></td></tr>
<tr name="22450" id="22450">
<td>22450</td><td></td></tr>
<tr name="22451" id="22451">
<td>22451</td><td><span class="pp">#else</span></td></tr>
<tr name="22452" id="22452">
<td>22452</td><td></td></tr>
<tr name="22453" id="22453">
<td>22453</td><td>      <a id="22453c7" class="tk">vuint16_t</a> <a id="22453c17" class="tk">FNEBIF</a><a id="22453c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22454" id="22454">
<td>22454</td><td></td></tr>
<tr name="22455" id="22455">
<td>22455</td><td><span class="pp">#endif</span></td></tr>
<tr name="22456" id="22456">
<td>22456</td><td></td></tr>
<tr name="22457" id="22457">
<td>22457</td><td><span class="pp">#ifndef</span> <a id="22457c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22458" id="22458">
<td>22458</td><td></td></tr>
<tr name="22459" id="22459">
<td>22459</td><td>      <a id="22459c7" class="tk">vuint16_t</a> <a id="22459c17" class="tk">FAFAIF</a><a id="22459c23" class="tk">:</a>1;              <span class="ct">/* RECEIVE FIFO CHANNEL A ALMOST FULL INTERRUPT FLAG */</span></td></tr>
<tr name="22460" id="22460">
<td>22460</td><td></td></tr>
<tr name="22461" id="22461">
<td>22461</td><td><span class="pp">#else</span></td></tr>
<tr name="22462" id="22462">
<td>22462</td><td></td></tr>
<tr name="22463" id="22463">
<td>22463</td><td>      <a id="22463c7" class="tk">vuint16_t</a> <a id="22463c17" class="tk">FNEAIF</a><a id="22463c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22464" id="22464">
<td>22464</td><td></td></tr>
<tr name="22465" id="22465">
<td>22465</td><td><span class="pp">#endif</span></td></tr>
<tr name="22466" id="22466">
<td>22466</td><td></td></tr>
<tr name="22467" id="22467">
<td>22467</td><td>      <a id="22467c7" class="tk">vuint16_t</a> <a id="22467c17" class="tk">RBIF</a><a id="22467c21" class="tk">:</a>1;                <span class="ct">/* RECEIVE MESSAGE BUFFER INTERRUPT FLAG */</span></td></tr>
<tr name="22468" id="22468">
<td>22468</td><td>      <a id="22468c7" class="tk">vuint16_t</a> <a id="22468c17" class="tk">TBIF</a><a id="22468c21" class="tk">:</a>1;                <span class="ct">/* TRANSMIT BUFFER INTERRUPT FLAG */</span></td></tr>
<tr name="22469" id="22469">
<td>22469</td><td>      <a id="22469c7" class="tk">vuint16_t</a> <a id="22469c17" class="tk">MIE</a><a id="22469c20" class="tk">:</a>1;                 <span class="ct">/* MODULE INTERRUPT ENABLE */</span></td></tr>
<tr name="22470" id="22470">
<td>22470</td><td>      <a id="22470c7" class="tk">vuint16_t</a> <a id="22470c17" class="tk">PRIE</a><a id="22470c21" class="tk">:</a>1;                <span class="ct">/* PROTOCOL INTERRUPT ENABLE */</span></td></tr>
<tr name="22471" id="22471">
<td>22471</td><td>      <a id="22471c7" class="tk">vuint16_t</a> <a id="22471c17" class="tk">CHIE</a><a id="22471c21" class="tk">:</a>1;                <span class="ct">/* CHI INTERRUPT ENABLE */</span></td></tr>
<tr name="22472" id="22472">
<td>22472</td><td></td></tr>
<tr name="22473" id="22473">
<td>22473</td><td><span class="pp">#ifndef</span> <a id="22473c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22474" id="22474">
<td>22474</td><td></td></tr>
<tr name="22475" id="22475">
<td>22475</td><td>      <a id="22475c7" class="tk">vuint16_t</a> <a id="22475c17" class="tk">WUPIE</a><a id="22475c22" class="tk">:</a>1;               <span class="ct">/* WAKEUP INTERRUPT ENABLE */</span></td></tr>
<tr name="22476" id="22476">
<td>22476</td><td></td></tr>
<tr name="22477" id="22477">
<td>22477</td><td><span class="pp">#else</span></td></tr>
<tr name="22478" id="22478">
<td>22478</td><td></td></tr>
<tr name="22479" id="22479">
<td>22479</td><td>      <a id="22479c7" class="tk">vuint16_t</a> <a id="22479c17" class="tk">WKUPIE</a><a id="22479c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22480" id="22480">
<td>22480</td><td></td></tr>
<tr name="22481" id="22481">
<td>22481</td><td><span class="pp">#endif</span></td></tr>
<tr name="22482" id="22482">
<td>22482</td><td></td></tr>
<tr name="22483" id="22483">
<td>22483</td><td>      <a id="22483c7" class="tk">vuint16_t</a> <a id="22483c17" class="tk">FNEBIE</a><a id="22483c23" class="tk">:</a>1;              <span class="ct">/* RECEIVE FIFO CHANNEL B NOT EMPTY INTERRUPT ENABLE */</span></td></tr>
<tr name="22484" id="22484">
<td>22484</td><td>      <a id="22484c7" class="tk">vuint16_t</a> <a id="22484c17" class="tk">FNEAIE</a><a id="22484c23" class="tk">:</a>1;              <span class="ct">/* RECEIVE FIFO CHANNEL A NOT EMPTY INTERRUPT ENABLE */</span></td></tr>
<tr name="22485" id="22485">
<td>22485</td><td>      <a id="22485c7" class="tk">vuint16_t</a> <a id="22485c17" class="tk">RBIE</a><a id="22485c21" class="tk">:</a>1;                <span class="ct">/* RECEIVE BUFFER INTERRUPT ENABLE */</span></td></tr>
<tr name="22486" id="22486">
<td>22486</td><td>      <a id="22486c7" class="tk">vuint16_t</a> <a id="22486c17" class="tk">TBIE</a><a id="22486c21" class="tk">:</a>1;                <span class="ct">/* TRANSMIT BUFFER INTERRUPT ENABLE */</span></td></tr>
<tr name="22487" id="22487">
<td>22487</td><td>    <span class="br">}</span> <a id="22487c7" class="tk">B</a>;</td></tr>
<tr name="22488" id="22488">
<td>22488</td><td>  <span class="br">}</span> <a id="22488c5" class="tk">FR_GIFER_16B_tag</a>;</td></tr>
<tr name="22489" id="22489">
<td>22489</td><td></td></tr>
<tr name="22490" id="22490">
<td>22490</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PROTOCOL INTERRUPT FLAG REGISTER 0 */</span></td></tr>
<tr name="22491" id="22491">
<td>22491</td><td>    <a id="22491c5" class="tk">vuint16_t</a> <a id="22491c15" class="tk">R</a>;</td></tr>
<tr name="22492" id="22492">
<td>22492</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="22493" id="22493">
<td>22493</td><td></td></tr>
<tr name="22494" id="22494">
<td>22494</td><td><span class="pp">#ifndef</span> <a id="22494c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22495" id="22495">
<td>22495</td><td></td></tr>
<tr name="22496" id="22496">
<td>22496</td><td>      <a id="22496c7" class="tk">vuint16_t</a> <a id="22496c17" class="tk">FATL_IF</a><a id="22496c24" class="tk">:</a>1;             <span class="ct">/* FATAL PROTOCOL ERROR INTERRUPT FLAG */</span></td></tr>
<tr name="22497" id="22497">
<td>22497</td><td></td></tr>
<tr name="22498" id="22498">
<td>22498</td><td><span class="pp">#else</span></td></tr>
<tr name="22499" id="22499">
<td>22499</td><td></td></tr>
<tr name="22500" id="22500">
<td>22500</td><td>      <a id="22500c7" class="tk">vuint16_t</a> <a id="22500c17" class="tk">FATLIF</a><a id="22500c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22501" id="22501">
<td>22501</td><td></td></tr>
<tr name="22502" id="22502">
<td>22502</td><td><span class="pp">#endif</span></td></tr>
<tr name="22503" id="22503">
<td>22503</td><td></td></tr>
<tr name="22504" id="22504">
<td>22504</td><td><span class="pp">#ifndef</span> <a id="22504c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22505" id="22505">
<td>22505</td><td></td></tr>
<tr name="22506" id="22506">
<td>22506</td><td>      <a id="22506c7" class="tk">vuint16_t</a> <a id="22506c17" class="tk">INTL_IF</a><a id="22506c24" class="tk">:</a>1;             <span class="ct">/* INTERNAL PROTOCOL ERROR INTERRUPT FLAG */</span></td></tr>
<tr name="22507" id="22507">
<td>22507</td><td></td></tr>
<tr name="22508" id="22508">
<td>22508</td><td><span class="pp">#else</span></td></tr>
<tr name="22509" id="22509">
<td>22509</td><td></td></tr>
<tr name="22510" id="22510">
<td>22510</td><td>      <a id="22510c7" class="tk">vuint16_t</a> <a id="22510c17" class="tk">INTLIF</a><a id="22510c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22511" id="22511">
<td>22511</td><td></td></tr>
<tr name="22512" id="22512">
<td>22512</td><td><span class="pp">#endif</span></td></tr>
<tr name="22513" id="22513">
<td>22513</td><td></td></tr>
<tr name="22514" id="22514">
<td>22514</td><td><span class="pp">#ifndef</span> <a id="22514c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22515" id="22515">
<td>22515</td><td></td></tr>
<tr name="22516" id="22516">
<td>22516</td><td>      <a id="22516c7" class="tk">vuint16_t</a> <a id="22516c17" class="tk">ILCF_IF</a><a id="22516c24" class="tk">:</a>1;             <span class="ct">/* ILLEGAL PROTOCOL CONFIGURATION INTERRUPT FLAG */</span></td></tr>
<tr name="22517" id="22517">
<td>22517</td><td></td></tr>
<tr name="22518" id="22518">
<td>22518</td><td><span class="pp">#else</span></td></tr>
<tr name="22519" id="22519">
<td>22519</td><td></td></tr>
<tr name="22520" id="22520">
<td>22520</td><td>      <a id="22520c7" class="tk">vuint16_t</a> <a id="22520c17" class="tk">ILCFIF</a><a id="22520c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22521" id="22521">
<td>22521</td><td></td></tr>
<tr name="22522" id="22522">
<td>22522</td><td><span class="pp">#endif</span></td></tr>
<tr name="22523" id="22523">
<td>22523</td><td></td></tr>
<tr name="22524" id="22524">
<td>22524</td><td><span class="pp">#ifndef</span> <a id="22524c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22525" id="22525">
<td>22525</td><td></td></tr>
<tr name="22526" id="22526">
<td>22526</td><td>      <a id="22526c7" class="tk">vuint16_t</a> <a id="22526c17" class="tk">CSA_IF</a><a id="22526c23" class="tk">:</a>1;              <span class="ct">/* COLDSTART ABORT INTERRUPT FLAG */</span></td></tr>
<tr name="22527" id="22527">
<td>22527</td><td></td></tr>
<tr name="22528" id="22528">
<td>22528</td><td><span class="pp">#else</span></td></tr>
<tr name="22529" id="22529">
<td>22529</td><td></td></tr>
<tr name="22530" id="22530">
<td>22530</td><td>      <a id="22530c7" class="tk">vuint16_t</a> <a id="22530c17" class="tk">CSAIF</a><a id="22530c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22531" id="22531">
<td>22531</td><td></td></tr>
<tr name="22532" id="22532">
<td>22532</td><td><span class="pp">#endif</span></td></tr>
<tr name="22533" id="22533">
<td>22533</td><td></td></tr>
<tr name="22534" id="22534">
<td>22534</td><td><span class="pp">#ifndef</span> <a id="22534c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22535" id="22535">
<td>22535</td><td></td></tr>
<tr name="22536" id="22536">
<td>22536</td><td>      <a id="22536c7" class="tk">vuint16_t</a> <a id="22536c17" class="tk">MRC_IF</a><a id="22536c23" class="tk">:</a>1;              <span class="ct">/* MISSING RATE CORRECTION INTERRUPT FLAG */</span></td></tr>
<tr name="22537" id="22537">
<td>22537</td><td></td></tr>
<tr name="22538" id="22538">
<td>22538</td><td><span class="pp">#else</span></td></tr>
<tr name="22539" id="22539">
<td>22539</td><td></td></tr>
<tr name="22540" id="22540">
<td>22540</td><td>      <a id="22540c7" class="tk">vuint16_t</a> <a id="22540c17" class="tk">MRCIF</a><a id="22540c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22541" id="22541">
<td>22541</td><td></td></tr>
<tr name="22542" id="22542">
<td>22542</td><td><span class="pp">#endif</span></td></tr>
<tr name="22543" id="22543">
<td>22543</td><td></td></tr>
<tr name="22544" id="22544">
<td>22544</td><td><span class="pp">#ifndef</span> <a id="22544c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22545" id="22545">
<td>22545</td><td></td></tr>
<tr name="22546" id="22546">
<td>22546</td><td>      <a id="22546c7" class="tk">vuint16_t</a> <a id="22546c17" class="tk">MOC_IF</a><a id="22546c23" class="tk">:</a>1;              <span class="ct">/* MISSING OFFSET CORRECTION INTERRUPT FLAG */</span></td></tr>
<tr name="22547" id="22547">
<td>22547</td><td></td></tr>
<tr name="22548" id="22548">
<td>22548</td><td><span class="pp">#else</span></td></tr>
<tr name="22549" id="22549">
<td>22549</td><td></td></tr>
<tr name="22550" id="22550">
<td>22550</td><td>      <a id="22550c7" class="tk">vuint16_t</a> <a id="22550c17" class="tk">MOCIF</a><a id="22550c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22551" id="22551">
<td>22551</td><td></td></tr>
<tr name="22552" id="22552">
<td>22552</td><td><span class="pp">#endif</span></td></tr>
<tr name="22553" id="22553">
<td>22553</td><td></td></tr>
<tr name="22554" id="22554">
<td>22554</td><td><span class="pp">#ifndef</span> <a id="22554c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22555" id="22555">
<td>22555</td><td></td></tr>
<tr name="22556" id="22556">
<td>22556</td><td>      <a id="22556c7" class="tk">vuint16_t</a> <a id="22556c17" class="tk">CCL_IF</a><a id="22556c23" class="tk">:</a>1;              <span class="ct">/* CLOCK CORRECTION LIMIT REACHED INTERRUPT FLAG */</span></td></tr>
<tr name="22557" id="22557">
<td>22557</td><td></td></tr>
<tr name="22558" id="22558">
<td>22558</td><td><span class="pp">#else</span></td></tr>
<tr name="22559" id="22559">
<td>22559</td><td></td></tr>
<tr name="22560" id="22560">
<td>22560</td><td>      <a id="22560c7" class="tk">vuint16_t</a> <a id="22560c17" class="tk">CCLIF</a><a id="22560c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22561" id="22561">
<td>22561</td><td></td></tr>
<tr name="22562" id="22562">
<td>22562</td><td><span class="pp">#endif</span></td></tr>
<tr name="22563" id="22563">
<td>22563</td><td></td></tr>
<tr name="22564" id="22564">
<td>22564</td><td><span class="pp">#ifndef</span> <a id="22564c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22565" id="22565">
<td>22565</td><td></td></tr>
<tr name="22566" id="22566">
<td>22566</td><td>      <a id="22566c7" class="tk">vuint16_t</a> <a id="22566c17" class="tk">MXS_IF</a><a id="22566c23" class="tk">:</a>1;              <span class="ct">/* MAX SYNC FRAMES DETECTED INTERRUPT FLAG */</span></td></tr>
<tr name="22567" id="22567">
<td>22567</td><td></td></tr>
<tr name="22568" id="22568">
<td>22568</td><td><span class="pp">#else</span></td></tr>
<tr name="22569" id="22569">
<td>22569</td><td></td></tr>
<tr name="22570" id="22570">
<td>22570</td><td>      <a id="22570c7" class="tk">vuint16_t</a> <a id="22570c17" class="tk">MXSIF</a><a id="22570c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22571" id="22571">
<td>22571</td><td></td></tr>
<tr name="22572" id="22572">
<td>22572</td><td><span class="pp">#endif</span></td></tr>
<tr name="22573" id="22573">
<td>22573</td><td></td></tr>
<tr name="22574" id="22574">
<td>22574</td><td><span class="pp">#ifndef</span> <a id="22574c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22575" id="22575">
<td>22575</td><td></td></tr>
<tr name="22576" id="22576">
<td>22576</td><td>      <a id="22576c7" class="tk">vuint16_t</a> <a id="22576c17" class="tk">MTX_IF</a><a id="22576c23" class="tk">:</a>1;              <span class="ct">/* MEDIA ACCESS TEST SYMBOL RECEIVED INTERRUPT FLAG */</span></td></tr>
<tr name="22577" id="22577">
<td>22577</td><td></td></tr>
<tr name="22578" id="22578">
<td>22578</td><td><span class="pp">#else</span></td></tr>
<tr name="22579" id="22579">
<td>22579</td><td></td></tr>
<tr name="22580" id="22580">
<td>22580</td><td>      <a id="22580c7" class="tk">vuint16_t</a> <a id="22580c17" class="tk">MTXIF</a><a id="22580c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22581" id="22581">
<td>22581</td><td></td></tr>
<tr name="22582" id="22582">
<td>22582</td><td><span class="pp">#endif</span></td></tr>
<tr name="22583" id="22583">
<td>22583</td><td></td></tr>
<tr name="22584" id="22584">
<td>22584</td><td><span class="pp">#ifndef</span> <a id="22584c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22585" id="22585">
<td>22585</td><td></td></tr>
<tr name="22586" id="22586">
<td>22586</td><td>      <a id="22586c7" class="tk">vuint16_t</a> <a id="22586c17" class="tk">LTXB_IF</a><a id="22586c24" class="tk">:</a>1;             <span class="ct">/* pLATESTTX VIOLATION ON CHANNEL B INTERRUPT FLAG */</span></td></tr>
<tr name="22587" id="22587">
<td>22587</td><td></td></tr>
<tr name="22588" id="22588">
<td>22588</td><td><span class="pp">#else</span></td></tr>
<tr name="22589" id="22589">
<td>22589</td><td></td></tr>
<tr name="22590" id="22590">
<td>22590</td><td>      <a id="22590c7" class="tk">vuint16_t</a> <a id="22590c17" class="tk">LTXBIF</a><a id="22590c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22591" id="22591">
<td>22591</td><td></td></tr>
<tr name="22592" id="22592">
<td>22592</td><td><span class="pp">#endif</span></td></tr>
<tr name="22593" id="22593">
<td>22593</td><td></td></tr>
<tr name="22594" id="22594">
<td>22594</td><td><span class="pp">#ifndef</span> <a id="22594c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22595" id="22595">
<td>22595</td><td></td></tr>
<tr name="22596" id="22596">
<td>22596</td><td>      <a id="22596c7" class="tk">vuint16_t</a> <a id="22596c17" class="tk">LTXA_IF</a><a id="22596c24" class="tk">:</a>1;             <span class="ct">/* pLATESTTX VIOLATION ON CHANNEL A INTERRUPT FLAG */</span></td></tr>
<tr name="22597" id="22597">
<td>22597</td><td></td></tr>
<tr name="22598" id="22598">
<td>22598</td><td><span class="pp">#else</span></td></tr>
<tr name="22599" id="22599">
<td>22599</td><td></td></tr>
<tr name="22600" id="22600">
<td>22600</td><td>      <a id="22600c7" class="tk">vuint16_t</a> <a id="22600c17" class="tk">LTXAIF</a><a id="22600c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22601" id="22601">
<td>22601</td><td></td></tr>
<tr name="22602" id="22602">
<td>22602</td><td><span class="pp">#endif</span></td></tr>
<tr name="22603" id="22603">
<td>22603</td><td></td></tr>
<tr name="22604" id="22604">
<td>22604</td><td><span class="pp">#ifndef</span> <a id="22604c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22605" id="22605">
<td>22605</td><td></td></tr>
<tr name="22606" id="22606">
<td>22606</td><td>      <a id="22606c7" class="tk">vuint16_t</a> <a id="22606c17" class="tk">TBVB_IF</a><a id="22606c24" class="tk">:</a>1;             <span class="ct">/* TRANSMISSION ACROSS BOUNDARY ON CHANNEL B INTERRUPT FLAG */</span></td></tr>
<tr name="22607" id="22607">
<td>22607</td><td></td></tr>
<tr name="22608" id="22608">
<td>22608</td><td><span class="pp">#else</span></td></tr>
<tr name="22609" id="22609">
<td>22609</td><td></td></tr>
<tr name="22610" id="22610">
<td>22610</td><td>      <a id="22610c7" class="tk">vuint16_t</a> <a id="22610c17" class="tk">TBVBIF</a><a id="22610c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22611" id="22611">
<td>22611</td><td></td></tr>
<tr name="22612" id="22612">
<td>22612</td><td><span class="pp">#endif</span></td></tr>
<tr name="22613" id="22613">
<td>22613</td><td></td></tr>
<tr name="22614" id="22614">
<td>22614</td><td><span class="pp">#ifndef</span> <a id="22614c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22615" id="22615">
<td>22615</td><td></td></tr>
<tr name="22616" id="22616">
<td>22616</td><td>      <a id="22616c7" class="tk">vuint16_t</a> <a id="22616c17" class="tk">TBVA_IF</a><a id="22616c24" class="tk">:</a>1;             <span class="ct">/* TRANSMISSION ACROSS BOUNDARY ON CHANNEL A INTERRUPT FLAG */</span></td></tr>
<tr name="22617" id="22617">
<td>22617</td><td></td></tr>
<tr name="22618" id="22618">
<td>22618</td><td><span class="pp">#else</span></td></tr>
<tr name="22619" id="22619">
<td>22619</td><td></td></tr>
<tr name="22620" id="22620">
<td>22620</td><td>      <a id="22620c7" class="tk">vuint16_t</a> <a id="22620c17" class="tk">TBVAIF</a><a id="22620c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22621" id="22621">
<td>22621</td><td></td></tr>
<tr name="22622" id="22622">
<td>22622</td><td><span class="pp">#endif</span></td></tr>
<tr name="22623" id="22623">
<td>22623</td><td></td></tr>
<tr name="22624" id="22624">
<td>22624</td><td><span class="pp">#ifndef</span> <a id="22624c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22625" id="22625">
<td>22625</td><td></td></tr>
<tr name="22626" id="22626">
<td>22626</td><td>      <a id="22626c7" class="tk">vuint16_t</a> <a id="22626c17" class="tk">TI2_IF</a><a id="22626c23" class="tk">:</a>1;              <span class="ct">/* TIMER 2 EXPIRED INTERRUPT FLAG */</span></td></tr>
<tr name="22627" id="22627">
<td>22627</td><td></td></tr>
<tr name="22628" id="22628">
<td>22628</td><td><span class="pp">#else</span></td></tr>
<tr name="22629" id="22629">
<td>22629</td><td></td></tr>
<tr name="22630" id="22630">
<td>22630</td><td>      <a id="22630c7" class="tk">vuint16_t</a> <a id="22630c17" class="tk">TI2IF</a><a id="22630c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22631" id="22631">
<td>22631</td><td></td></tr>
<tr name="22632" id="22632">
<td>22632</td><td><span class="pp">#endif</span></td></tr>
<tr name="22633" id="22633">
<td>22633</td><td></td></tr>
<tr name="22634" id="22634">
<td>22634</td><td><span class="pp">#ifndef</span> <a id="22634c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22635" id="22635">
<td>22635</td><td></td></tr>
<tr name="22636" id="22636">
<td>22636</td><td>      <a id="22636c7" class="tk">vuint16_t</a> <a id="22636c17" class="tk">TI1_IF</a><a id="22636c23" class="tk">:</a>1;              <span class="ct">/* TIMER 1 EXPIRED INTERRUPT FLAG */</span></td></tr>
<tr name="22637" id="22637">
<td>22637</td><td></td></tr>
<tr name="22638" id="22638">
<td>22638</td><td><span class="pp">#else</span></td></tr>
<tr name="22639" id="22639">
<td>22639</td><td></td></tr>
<tr name="22640" id="22640">
<td>22640</td><td>      <a id="22640c7" class="tk">vuint16_t</a> <a id="22640c17" class="tk">TI1IF</a><a id="22640c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22641" id="22641">
<td>22641</td><td></td></tr>
<tr name="22642" id="22642">
<td>22642</td><td><span class="pp">#endif</span></td></tr>
<tr name="22643" id="22643">
<td>22643</td><td></td></tr>
<tr name="22644" id="22644">
<td>22644</td><td><span class="pp">#ifndef</span> <a id="22644c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22645" id="22645">
<td>22645</td><td></td></tr>
<tr name="22646" id="22646">
<td>22646</td><td>      <a id="22646c7" class="tk">vuint16_t</a> <a id="22646c17" class="tk">CYS_IF</a><a id="22646c23" class="tk">:</a>1;              <span class="ct">/* CYCLE START INTERRUPT FLAG */</span></td></tr>
<tr name="22647" id="22647">
<td>22647</td><td></td></tr>
<tr name="22648" id="22648">
<td>22648</td><td><span class="pp">#else</span></td></tr>
<tr name="22649" id="22649">
<td>22649</td><td></td></tr>
<tr name="22650" id="22650">
<td>22650</td><td>      <a id="22650c7" class="tk">vuint16_t</a> <a id="22650c17" class="tk">CYSIF</a><a id="22650c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22651" id="22651">
<td>22651</td><td></td></tr>
<tr name="22652" id="22652">
<td>22652</td><td><span class="pp">#endif</span></td></tr>
<tr name="22653" id="22653">
<td>22653</td><td></td></tr>
<tr name="22654" id="22654">
<td>22654</td><td>    <span class="br">}</span> <a id="22654c7" class="tk">B</a>;</td></tr>
<tr name="22655" id="22655">
<td>22655</td><td>  <span class="br">}</span> <a id="22655c5" class="tk">FR_PIFR0_16B_tag</a>;</td></tr>
<tr name="22656" id="22656">
<td>22656</td><td></td></tr>
<tr name="22657" id="22657">
<td>22657</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PROTOCOL INTERRUPT FLAG REGISTER 1 */</span></td></tr>
<tr name="22658" id="22658">
<td>22658</td><td>    <a id="22658c5" class="tk">vuint16_t</a> <a id="22658c15" class="tk">R</a>;</td></tr>
<tr name="22659" id="22659">
<td>22659</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="22660" id="22660">
<td>22660</td><td></td></tr>
<tr name="22661" id="22661">
<td>22661</td><td><span class="pp">#ifndef</span> <a id="22661c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22662" id="22662">
<td>22662</td><td></td></tr>
<tr name="22663" id="22663">
<td>22663</td><td>      <a id="22663c7" class="tk">vuint16_t</a> <a id="22663c17" class="tk">EMC_IF</a><a id="22663c23" class="tk">:</a>1;              <span class="ct">/* ERROR MODE CHANGED INTERRUPT FLAG */</span></td></tr>
<tr name="22664" id="22664">
<td>22664</td><td></td></tr>
<tr name="22665" id="22665">
<td>22665</td><td><span class="pp">#else</span></td></tr>
<tr name="22666" id="22666">
<td>22666</td><td></td></tr>
<tr name="22667" id="22667">
<td>22667</td><td>      <a id="22667c7" class="tk">vuint16_t</a> <a id="22667c17" class="tk">EMCIF</a><a id="22667c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22668" id="22668">
<td>22668</td><td></td></tr>
<tr name="22669" id="22669">
<td>22669</td><td><span class="pp">#endif</span></td></tr>
<tr name="22670" id="22670">
<td>22670</td><td></td></tr>
<tr name="22671" id="22671">
<td>22671</td><td><span class="pp">#ifndef</span> <a id="22671c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22672" id="22672">
<td>22672</td><td></td></tr>
<tr name="22673" id="22673">
<td>22673</td><td>      <a id="22673c7" class="tk">vuint16_t</a> <a id="22673c17" class="tk">IPC_IF</a><a id="22673c23" class="tk">:</a>1;              <span class="ct">/* ILLEGAL PROTOCOL CONTROL COMMAND INTERRUPT FLAG */</span></td></tr>
<tr name="22674" id="22674">
<td>22674</td><td></td></tr>
<tr name="22675" id="22675">
<td>22675</td><td><span class="pp">#else</span></td></tr>
<tr name="22676" id="22676">
<td>22676</td><td></td></tr>
<tr name="22677" id="22677">
<td>22677</td><td>      <a id="22677c7" class="tk">vuint16_t</a> <a id="22677c17" class="tk">IPCIF</a><a id="22677c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22678" id="22678">
<td>22678</td><td></td></tr>
<tr name="22679" id="22679">
<td>22679</td><td><span class="pp">#endif</span></td></tr>
<tr name="22680" id="22680">
<td>22680</td><td></td></tr>
<tr name="22681" id="22681">
<td>22681</td><td><span class="pp">#ifndef</span> <a id="22681c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22682" id="22682">
<td>22682</td><td></td></tr>
<tr name="22683" id="22683">
<td>22683</td><td>      <a id="22683c7" class="tk">vuint16_t</a> <a id="22683c17" class="tk">PECF_IF</a><a id="22683c24" class="tk">:</a>1;             <span class="ct">/* PROTOCOL ENGINE COMMUNICATION FAILURE INTERRUPT FLAG */</span></td></tr>
<tr name="22684" id="22684">
<td>22684</td><td></td></tr>
<tr name="22685" id="22685">
<td>22685</td><td><span class="pp">#else</span></td></tr>
<tr name="22686" id="22686">
<td>22686</td><td></td></tr>
<tr name="22687" id="22687">
<td>22687</td><td>      <a id="22687c7" class="tk">vuint16_t</a> <a id="22687c17" class="tk">PECFIF</a><a id="22687c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22688" id="22688">
<td>22688</td><td></td></tr>
<tr name="22689" id="22689">
<td>22689</td><td><span class="pp">#endif</span></td></tr>
<tr name="22690" id="22690">
<td>22690</td><td></td></tr>
<tr name="22691" id="22691">
<td>22691</td><td><span class="pp">#ifndef</span> <a id="22691c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22692" id="22692">
<td>22692</td><td></td></tr>
<tr name="22693" id="22693">
<td>22693</td><td>      <a id="22693c7" class="tk">vuint16_t</a> <a id="22693c17" class="tk">PSC_IF</a><a id="22693c23" class="tk">:</a>1;              <span class="ct">/* PROTOCOL STATE CHANGED INTERRUPT FLAG */</span></td></tr>
<tr name="22694" id="22694">
<td>22694</td><td></td></tr>
<tr name="22695" id="22695">
<td>22695</td><td><span class="pp">#else</span></td></tr>
<tr name="22696" id="22696">
<td>22696</td><td></td></tr>
<tr name="22697" id="22697">
<td>22697</td><td>      <a id="22697c7" class="tk">vuint16_t</a> <a id="22697c17" class="tk">PSCIF</a><a id="22697c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22698" id="22698">
<td>22698</td><td></td></tr>
<tr name="22699" id="22699">
<td>22699</td><td><span class="pp">#endif</span></td></tr>
<tr name="22700" id="22700">
<td>22700</td><td></td></tr>
<tr name="22701" id="22701">
<td>22701</td><td><span class="pp">#ifndef</span> <a id="22701c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22702" id="22702">
<td>22702</td><td></td></tr>
<tr name="22703" id="22703">
<td>22703</td><td>      <a id="22703c7" class="tk">vuint16_t</a> <a id="22703c17" class="tk">SSI3_IF</a><a id="22703c24" class="tk">:</a>1;             <span class="ct">/* SLOT STATUS COUNTER 3 INCREMENTED INTERRUPT FLAG */</span></td></tr>
<tr name="22704" id="22704">
<td>22704</td><td></td></tr>
<tr name="22705" id="22705">
<td>22705</td><td><span class="pp">#else</span></td></tr>
<tr name="22706" id="22706">
<td>22706</td><td></td></tr>
<tr name="22707" id="22707">
<td>22707</td><td>      <a id="22707c7" class="tk">vuint16_t</a> <a id="22707c17" class="tk">SSI3IF</a><a id="22707c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22708" id="22708">
<td>22708</td><td></td></tr>
<tr name="22709" id="22709">
<td>22709</td><td><span class="pp">#endif</span></td></tr>
<tr name="22710" id="22710">
<td>22710</td><td></td></tr>
<tr name="22711" id="22711">
<td>22711</td><td><span class="pp">#ifndef</span> <a id="22711c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22712" id="22712">
<td>22712</td><td></td></tr>
<tr name="22713" id="22713">
<td>22713</td><td>      <a id="22713c7" class="tk">vuint16_t</a> <a id="22713c17" class="tk">SSI2_IF</a><a id="22713c24" class="tk">:</a>1;             <span class="ct">/* SLOT STATUS COUNTER 2 INCREMENTED INTERRUPT FLAG */</span></td></tr>
<tr name="22714" id="22714">
<td>22714</td><td></td></tr>
<tr name="22715" id="22715">
<td>22715</td><td><span class="pp">#else</span></td></tr>
<tr name="22716" id="22716">
<td>22716</td><td></td></tr>
<tr name="22717" id="22717">
<td>22717</td><td>      <a id="22717c7" class="tk">vuint16_t</a> <a id="22717c17" class="tk">SSI2IF</a><a id="22717c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22718" id="22718">
<td>22718</td><td></td></tr>
<tr name="22719" id="22719">
<td>22719</td><td><span class="pp">#endif</span></td></tr>
<tr name="22720" id="22720">
<td>22720</td><td></td></tr>
<tr name="22721" id="22721">
<td>22721</td><td><span class="pp">#ifndef</span> <a id="22721c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22722" id="22722">
<td>22722</td><td></td></tr>
<tr name="22723" id="22723">
<td>22723</td><td>      <a id="22723c7" class="tk">vuint16_t</a> <a id="22723c17" class="tk">SSI1_IF</a><a id="22723c24" class="tk">:</a>1;             <span class="ct">/* SLOT STATUS COUNTER 1 INCREMENTED INTERRUPT FLAG */</span></td></tr>
<tr name="22724" id="22724">
<td>22724</td><td></td></tr>
<tr name="22725" id="22725">
<td>22725</td><td><span class="pp">#else</span></td></tr>
<tr name="22726" id="22726">
<td>22726</td><td></td></tr>
<tr name="22727" id="22727">
<td>22727</td><td>      <a id="22727c7" class="tk">vuint16_t</a> <a id="22727c17" class="tk">SSI1IF</a><a id="22727c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22728" id="22728">
<td>22728</td><td></td></tr>
<tr name="22729" id="22729">
<td>22729</td><td><span class="pp">#endif</span></td></tr>
<tr name="22730" id="22730">
<td>22730</td><td></td></tr>
<tr name="22731" id="22731">
<td>22731</td><td><span class="pp">#ifndef</span> <a id="22731c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22732" id="22732">
<td>22732</td><td></td></tr>
<tr name="22733" id="22733">
<td>22733</td><td>      <a id="22733c7" class="tk">vuint16_t</a> <a id="22733c17" class="tk">SSI0_IF</a><a id="22733c24" class="tk">:</a>1;             <span class="ct">/* SLOT STATUS COUNTER 0 INCREMENTED INTERRUPT FLAG */</span></td></tr>
<tr name="22734" id="22734">
<td>22734</td><td></td></tr>
<tr name="22735" id="22735">
<td>22735</td><td><span class="pp">#else</span></td></tr>
<tr name="22736" id="22736">
<td>22736</td><td></td></tr>
<tr name="22737" id="22737">
<td>22737</td><td>      <a id="22737c7" class="tk">vuint16_t</a> <a id="22737c17" class="tk">SSI0IF</a><a id="22737c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22738" id="22738">
<td>22738</td><td></td></tr>
<tr name="22739" id="22739">
<td>22739</td><td><span class="pp">#endif</span></td></tr>
<tr name="22740" id="22740">
<td>22740</td><td></td></tr>
<tr name="22741" id="22741">
<td>22741</td><td>     <a id="22741c6" class="tk">vuint16_t</a><a id="22741c15" class="tk">:</a></td></tr>
<tr name="22742" id="22742">
<td>22742</td><td>      2;</td></tr>
<tr name="22743" id="22743">
<td>22743</td><td></td></tr>
<tr name="22744" id="22744">
<td>22744</td><td><span class="pp">#ifndef</span> <a id="22744c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22745" id="22745">
<td>22745</td><td></td></tr>
<tr name="22746" id="22746">
<td>22746</td><td>      <a id="22746c7" class="tk">vuint16_t</a> <a id="22746c17" class="tk">EVT_IF</a><a id="22746c23" class="tk">:</a>1;              <span class="ct">/* EVEN CYCLE TABLE WRITTEN INTERRUPT FLAG */</span></td></tr>
<tr name="22747" id="22747">
<td>22747</td><td></td></tr>
<tr name="22748" id="22748">
<td>22748</td><td><span class="pp">#else</span></td></tr>
<tr name="22749" id="22749">
<td>22749</td><td></td></tr>
<tr name="22750" id="22750">
<td>22750</td><td>      <a id="22750c7" class="tk">vuint16_t</a> <a id="22750c17" class="tk">EVTIF</a><a id="22750c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22751" id="22751">
<td>22751</td><td></td></tr>
<tr name="22752" id="22752">
<td>22752</td><td><span class="pp">#endif</span></td></tr>
<tr name="22753" id="22753">
<td>22753</td><td></td></tr>
<tr name="22754" id="22754">
<td>22754</td><td><span class="pp">#ifndef</span> <a id="22754c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22755" id="22755">
<td>22755</td><td></td></tr>
<tr name="22756" id="22756">
<td>22756</td><td>      <a id="22756c7" class="tk">vuint16_t</a> <a id="22756c17" class="tk">ODT_IF</a><a id="22756c23" class="tk">:</a>1;              <span class="ct">/* ODD CYCLE TABLE WRITTEN INTERRUPT FLAG */</span></td></tr>
<tr name="22757" id="22757">
<td>22757</td><td></td></tr>
<tr name="22758" id="22758">
<td>22758</td><td><span class="pp">#else</span></td></tr>
<tr name="22759" id="22759">
<td>22759</td><td></td></tr>
<tr name="22760" id="22760">
<td>22760</td><td>      <a id="22760c7" class="tk">vuint16_t</a> <a id="22760c17" class="tk">ODTIF</a><a id="22760c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22761" id="22761">
<td>22761</td><td></td></tr>
<tr name="22762" id="22762">
<td>22762</td><td><span class="pp">#endif</span></td></tr>
<tr name="22763" id="22763">
<td>22763</td><td></td></tr>
<tr name="22764" id="22764">
<td>22764</td><td>     <a id="22764c6" class="tk">vuint16_t</a><a id="22764c15" class="tk">:</a></td></tr>
<tr name="22765" id="22765">
<td>22765</td><td>      4;</td></tr>
<tr name="22766" id="22766">
<td>22766</td><td>    <span class="br">}</span> <a id="22766c7" class="tk">B</a>;</td></tr>
<tr name="22767" id="22767">
<td>22767</td><td>  <span class="br">}</span> <a id="22767c5" class="tk">FR_PIFR1_16B_tag</a>;</td></tr>
<tr name="22768" id="22768">
<td>22768</td><td></td></tr>
<tr name="22769" id="22769">
<td>22769</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PROTOCOL INTERRUPT ENABLE REGISTER 0 */</span></td></tr>
<tr name="22770" id="22770">
<td>22770</td><td>    <a id="22770c5" class="tk">vuint16_t</a> <a id="22770c15" class="tk">R</a>;</td></tr>
<tr name="22771" id="22771">
<td>22771</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="22772" id="22772">
<td>22772</td><td></td></tr>
<tr name="22773" id="22773">
<td>22773</td><td><span class="pp">#ifndef</span> <a id="22773c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22774" id="22774">
<td>22774</td><td></td></tr>
<tr name="22775" id="22775">
<td>22775</td><td>      <a id="22775c7" class="tk">vuint16_t</a> <a id="22775c17" class="tk">FATL_IE</a><a id="22775c24" class="tk">:</a>1;             <span class="ct">/* FATAL PROTOCOL ERROR INTERRUPT ENABLE */</span></td></tr>
<tr name="22776" id="22776">
<td>22776</td><td></td></tr>
<tr name="22777" id="22777">
<td>22777</td><td><span class="pp">#else</span></td></tr>
<tr name="22778" id="22778">
<td>22778</td><td></td></tr>
<tr name="22779" id="22779">
<td>22779</td><td>      <a id="22779c7" class="tk">vuint16_t</a> <a id="22779c17" class="tk">FATLIE</a><a id="22779c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22780" id="22780">
<td>22780</td><td></td></tr>
<tr name="22781" id="22781">
<td>22781</td><td><span class="pp">#endif</span></td></tr>
<tr name="22782" id="22782">
<td>22782</td><td></td></tr>
<tr name="22783" id="22783">
<td>22783</td><td><span class="pp">#ifndef</span> <a id="22783c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22784" id="22784">
<td>22784</td><td></td></tr>
<tr name="22785" id="22785">
<td>22785</td><td>      <a id="22785c7" class="tk">vuint16_t</a> <a id="22785c17" class="tk">INTL_IE</a><a id="22785c24" class="tk">:</a>1;             <span class="ct">/* INTERNAL PROTOCOL ERROR INTERRUPT ENABLE */</span></td></tr>
<tr name="22786" id="22786">
<td>22786</td><td></td></tr>
<tr name="22787" id="22787">
<td>22787</td><td><span class="pp">#else</span></td></tr>
<tr name="22788" id="22788">
<td>22788</td><td></td></tr>
<tr name="22789" id="22789">
<td>22789</td><td>      <a id="22789c7" class="tk">vuint16_t</a> <a id="22789c17" class="tk">INTLIE</a><a id="22789c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22790" id="22790">
<td>22790</td><td></td></tr>
<tr name="22791" id="22791">
<td>22791</td><td><span class="pp">#endif</span></td></tr>
<tr name="22792" id="22792">
<td>22792</td><td></td></tr>
<tr name="22793" id="22793">
<td>22793</td><td><span class="pp">#ifndef</span> <a id="22793c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22794" id="22794">
<td>22794</td><td></td></tr>
<tr name="22795" id="22795">
<td>22795</td><td>      <a id="22795c7" class="tk">vuint16_t</a> <a id="22795c17" class="tk">ILCF_IE</a><a id="22795c24" class="tk">:</a>1;             <span class="ct">/* ILLEGAL PROTOCOL CONFIGURATION INTERRUPT ENABLE */</span></td></tr>
<tr name="22796" id="22796">
<td>22796</td><td></td></tr>
<tr name="22797" id="22797">
<td>22797</td><td><span class="pp">#else</span></td></tr>
<tr name="22798" id="22798">
<td>22798</td><td></td></tr>
<tr name="22799" id="22799">
<td>22799</td><td>      <a id="22799c7" class="tk">vuint16_t</a> <a id="22799c17" class="tk">ILCFIE</a><a id="22799c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22800" id="22800">
<td>22800</td><td></td></tr>
<tr name="22801" id="22801">
<td>22801</td><td><span class="pp">#endif</span></td></tr>
<tr name="22802" id="22802">
<td>22802</td><td></td></tr>
<tr name="22803" id="22803">
<td>22803</td><td><span class="pp">#ifndef</span> <a id="22803c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22804" id="22804">
<td>22804</td><td></td></tr>
<tr name="22805" id="22805">
<td>22805</td><td>      <a id="22805c7" class="tk">vuint16_t</a> <a id="22805c17" class="tk">CSA_IE</a><a id="22805c23" class="tk">:</a>1;              <span class="ct">/* COLDSTART ABORT INTERRUPT ENABLE */</span></td></tr>
<tr name="22806" id="22806">
<td>22806</td><td></td></tr>
<tr name="22807" id="22807">
<td>22807</td><td><span class="pp">#else</span></td></tr>
<tr name="22808" id="22808">
<td>22808</td><td></td></tr>
<tr name="22809" id="22809">
<td>22809</td><td>      <a id="22809c7" class="tk">vuint16_t</a> <a id="22809c17" class="tk">CSAIE</a><a id="22809c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22810" id="22810">
<td>22810</td><td></td></tr>
<tr name="22811" id="22811">
<td>22811</td><td><span class="pp">#endif</span></td></tr>
<tr name="22812" id="22812">
<td>22812</td><td></td></tr>
<tr name="22813" id="22813">
<td>22813</td><td><span class="pp">#ifndef</span> <a id="22813c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22814" id="22814">
<td>22814</td><td></td></tr>
<tr name="22815" id="22815">
<td>22815</td><td>      <a id="22815c7" class="tk">vuint16_t</a> <a id="22815c17" class="tk">MRC_IE</a><a id="22815c23" class="tk">:</a>1;              <span class="ct">/* MISSING RATE CORRECTION INTERRUPT ENABLE */</span></td></tr>
<tr name="22816" id="22816">
<td>22816</td><td></td></tr>
<tr name="22817" id="22817">
<td>22817</td><td><span class="pp">#else</span></td></tr>
<tr name="22818" id="22818">
<td>22818</td><td></td></tr>
<tr name="22819" id="22819">
<td>22819</td><td>      <a id="22819c7" class="tk">vuint16_t</a> <a id="22819c17" class="tk">MRCIE</a><a id="22819c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22820" id="22820">
<td>22820</td><td></td></tr>
<tr name="22821" id="22821">
<td>22821</td><td><span class="pp">#endif</span></td></tr>
<tr name="22822" id="22822">
<td>22822</td><td></td></tr>
<tr name="22823" id="22823">
<td>22823</td><td><span class="pp">#ifndef</span> <a id="22823c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22824" id="22824">
<td>22824</td><td></td></tr>
<tr name="22825" id="22825">
<td>22825</td><td>      <a id="22825c7" class="tk">vuint16_t</a> <a id="22825c17" class="tk">MOC_IE</a><a id="22825c23" class="tk">:</a>1;              <span class="ct">/* MISSING OFFSET CORRECTION INTERRUPT ENABLE */</span></td></tr>
<tr name="22826" id="22826">
<td>22826</td><td></td></tr>
<tr name="22827" id="22827">
<td>22827</td><td><span class="pp">#else</span></td></tr>
<tr name="22828" id="22828">
<td>22828</td><td></td></tr>
<tr name="22829" id="22829">
<td>22829</td><td>      <a id="22829c7" class="tk">vuint16_t</a> <a id="22829c17" class="tk">MOCIE</a><a id="22829c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22830" id="22830">
<td>22830</td><td></td></tr>
<tr name="22831" id="22831">
<td>22831</td><td><span class="pp">#endif</span></td></tr>
<tr name="22832" id="22832">
<td>22832</td><td></td></tr>
<tr name="22833" id="22833">
<td>22833</td><td><span class="pp">#ifndef</span> <a id="22833c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22834" id="22834">
<td>22834</td><td></td></tr>
<tr name="22835" id="22835">
<td>22835</td><td>      <a id="22835c7" class="tk">vuint16_t</a> <a id="22835c17" class="tk">CCL_IE</a><a id="22835c23" class="tk">:</a>1;              <span class="ct">/* CLOCK CORRECTION LIMIT REACHED */</span></td></tr>
<tr name="22836" id="22836">
<td>22836</td><td></td></tr>
<tr name="22837" id="22837">
<td>22837</td><td><span class="pp">#else</span></td></tr>
<tr name="22838" id="22838">
<td>22838</td><td></td></tr>
<tr name="22839" id="22839">
<td>22839</td><td>      <a id="22839c7" class="tk">vuint16_t</a> <a id="22839c17" class="tk">CCLIE</a><a id="22839c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22840" id="22840">
<td>22840</td><td></td></tr>
<tr name="22841" id="22841">
<td>22841</td><td><span class="pp">#endif</span></td></tr>
<tr name="22842" id="22842">
<td>22842</td><td></td></tr>
<tr name="22843" id="22843">
<td>22843</td><td><span class="pp">#ifndef</span> <a id="22843c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22844" id="22844">
<td>22844</td><td></td></tr>
<tr name="22845" id="22845">
<td>22845</td><td>      <a id="22845c7" class="tk">vuint16_t</a> <a id="22845c17" class="tk">MXS_IE</a><a id="22845c23" class="tk">:</a>1;              <span class="ct">/* MAX SYNC FRAMES DETECTED INTERRUPT ENABLE */</span></td></tr>
<tr name="22846" id="22846">
<td>22846</td><td></td></tr>
<tr name="22847" id="22847">
<td>22847</td><td><span class="pp">#else</span></td></tr>
<tr name="22848" id="22848">
<td>22848</td><td></td></tr>
<tr name="22849" id="22849">
<td>22849</td><td>      <a id="22849c7" class="tk">vuint16_t</a> <a id="22849c17" class="tk">MXSIE</a><a id="22849c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22850" id="22850">
<td>22850</td><td></td></tr>
<tr name="22851" id="22851">
<td>22851</td><td><span class="pp">#endif</span></td></tr>
<tr name="22852" id="22852">
<td>22852</td><td></td></tr>
<tr name="22853" id="22853">
<td>22853</td><td><span class="pp">#ifndef</span> <a id="22853c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22854" id="22854">
<td>22854</td><td></td></tr>
<tr name="22855" id="22855">
<td>22855</td><td>      <a id="22855c7" class="tk">vuint16_t</a> <a id="22855c17" class="tk">MTX_IE</a><a id="22855c23" class="tk">:</a>1;              <span class="ct">/* MEDIA ACCESS TEST SYMBOL RECEIVED INTERRUPT ENABLE */</span></td></tr>
<tr name="22856" id="22856">
<td>22856</td><td></td></tr>
<tr name="22857" id="22857">
<td>22857</td><td><span class="pp">#else</span></td></tr>
<tr name="22858" id="22858">
<td>22858</td><td></td></tr>
<tr name="22859" id="22859">
<td>22859</td><td>      <a id="22859c7" class="tk">vuint16_t</a> <a id="22859c17" class="tk">MTXIE</a><a id="22859c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22860" id="22860">
<td>22860</td><td></td></tr>
<tr name="22861" id="22861">
<td>22861</td><td><span class="pp">#endif</span></td></tr>
<tr name="22862" id="22862">
<td>22862</td><td></td></tr>
<tr name="22863" id="22863">
<td>22863</td><td><span class="pp">#ifndef</span> <a id="22863c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22864" id="22864">
<td>22864</td><td></td></tr>
<tr name="22865" id="22865">
<td>22865</td><td>      <a id="22865c7" class="tk">vuint16_t</a> <a id="22865c17" class="tk">LTXB_IE</a><a id="22865c24" class="tk">:</a>1;             <span class="ct">/* pLATESTTX VIOLATION ON CHANNEL B INTERRUPT ENABLE */</span></td></tr>
<tr name="22866" id="22866">
<td>22866</td><td></td></tr>
<tr name="22867" id="22867">
<td>22867</td><td><span class="pp">#else</span></td></tr>
<tr name="22868" id="22868">
<td>22868</td><td></td></tr>
<tr name="22869" id="22869">
<td>22869</td><td>      <a id="22869c7" class="tk">vuint16_t</a> <a id="22869c17" class="tk">LTXBIE</a><a id="22869c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22870" id="22870">
<td>22870</td><td></td></tr>
<tr name="22871" id="22871">
<td>22871</td><td><span class="pp">#endif</span></td></tr>
<tr name="22872" id="22872">
<td>22872</td><td></td></tr>
<tr name="22873" id="22873">
<td>22873</td><td><span class="pp">#ifndef</span> <a id="22873c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22874" id="22874">
<td>22874</td><td></td></tr>
<tr name="22875" id="22875">
<td>22875</td><td>      <a id="22875c7" class="tk">vuint16_t</a> <a id="22875c17" class="tk">LTXA_IE</a><a id="22875c24" class="tk">:</a>1;             <span class="ct">/* pLATESTTX VIOLATION ON CHANNEL A INTERRUPT ENABLE */</span></td></tr>
<tr name="22876" id="22876">
<td>22876</td><td></td></tr>
<tr name="22877" id="22877">
<td>22877</td><td><span class="pp">#else</span></td></tr>
<tr name="22878" id="22878">
<td>22878</td><td></td></tr>
<tr name="22879" id="22879">
<td>22879</td><td>      <a id="22879c7" class="tk">vuint16_t</a> <a id="22879c17" class="tk">LTXAIE</a><a id="22879c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22880" id="22880">
<td>22880</td><td></td></tr>
<tr name="22881" id="22881">
<td>22881</td><td><span class="pp">#endif</span></td></tr>
<tr name="22882" id="22882">
<td>22882</td><td></td></tr>
<tr name="22883" id="22883">
<td>22883</td><td><span class="pp">#ifndef</span> <a id="22883c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22884" id="22884">
<td>22884</td><td></td></tr>
<tr name="22885" id="22885">
<td>22885</td><td>      <a id="22885c7" class="tk">vuint16_t</a> <a id="22885c17" class="tk">TBVB_IE</a><a id="22885c24" class="tk">:</a>1;             <span class="ct">/* TRANSMISSION ACROSS BOUNDARY ON CHANNEL B INTERRUPT ENABLE */</span></td></tr>
<tr name="22886" id="22886">
<td>22886</td><td></td></tr>
<tr name="22887" id="22887">
<td>22887</td><td><span class="pp">#else</span></td></tr>
<tr name="22888" id="22888">
<td>22888</td><td></td></tr>
<tr name="22889" id="22889">
<td>22889</td><td>      <a id="22889c7" class="tk">vuint16_t</a> <a id="22889c17" class="tk">TBVBIE</a><a id="22889c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22890" id="22890">
<td>22890</td><td></td></tr>
<tr name="22891" id="22891">
<td>22891</td><td><span class="pp">#endif</span></td></tr>
<tr name="22892" id="22892">
<td>22892</td><td></td></tr>
<tr name="22893" id="22893">
<td>22893</td><td><span class="pp">#ifndef</span> <a id="22893c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22894" id="22894">
<td>22894</td><td></td></tr>
<tr name="22895" id="22895">
<td>22895</td><td>      <a id="22895c7" class="tk">vuint16_t</a> <a id="22895c17" class="tk">TBVA_IE</a><a id="22895c24" class="tk">:</a>1;             <span class="ct">/* TRANSMISSION ACROSS BOUNDARY ON CHANNEL A INTERRUPT ENABLE */</span></td></tr>
<tr name="22896" id="22896">
<td>22896</td><td></td></tr>
<tr name="22897" id="22897">
<td>22897</td><td><span class="pp">#else</span></td></tr>
<tr name="22898" id="22898">
<td>22898</td><td></td></tr>
<tr name="22899" id="22899">
<td>22899</td><td>      <a id="22899c7" class="tk">vuint16_t</a> <a id="22899c17" class="tk">TBVAIE</a><a id="22899c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22900" id="22900">
<td>22900</td><td></td></tr>
<tr name="22901" id="22901">
<td>22901</td><td><span class="pp">#endif</span></td></tr>
<tr name="22902" id="22902">
<td>22902</td><td></td></tr>
<tr name="22903" id="22903">
<td>22903</td><td><span class="pp">#ifndef</span> <a id="22903c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22904" id="22904">
<td>22904</td><td></td></tr>
<tr name="22905" id="22905">
<td>22905</td><td>      <a id="22905c7" class="tk">vuint16_t</a> <a id="22905c17" class="tk">TI2_IE</a><a id="22905c23" class="tk">:</a>1;              <span class="ct">/* TIMER 2 EXPIRED INTERRUPT ENABLE */</span></td></tr>
<tr name="22906" id="22906">
<td>22906</td><td></td></tr>
<tr name="22907" id="22907">
<td>22907</td><td><span class="pp">#else</span></td></tr>
<tr name="22908" id="22908">
<td>22908</td><td></td></tr>
<tr name="22909" id="22909">
<td>22909</td><td>      <a id="22909c7" class="tk">vuint16_t</a> <a id="22909c17" class="tk">TI2IE</a><a id="22909c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22910" id="22910">
<td>22910</td><td></td></tr>
<tr name="22911" id="22911">
<td>22911</td><td><span class="pp">#endif</span></td></tr>
<tr name="22912" id="22912">
<td>22912</td><td></td></tr>
<tr name="22913" id="22913">
<td>22913</td><td><span class="pp">#ifndef</span> <a id="22913c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22914" id="22914">
<td>22914</td><td></td></tr>
<tr name="22915" id="22915">
<td>22915</td><td>      <a id="22915c7" class="tk">vuint16_t</a> <a id="22915c17" class="tk">TI1_IE</a><a id="22915c23" class="tk">:</a>1;              <span class="ct">/* TIMER 1 EXPIRED INTERRUPT ENABLE */</span></td></tr>
<tr name="22916" id="22916">
<td>22916</td><td></td></tr>
<tr name="22917" id="22917">
<td>22917</td><td><span class="pp">#else</span></td></tr>
<tr name="22918" id="22918">
<td>22918</td><td></td></tr>
<tr name="22919" id="22919">
<td>22919</td><td>      <a id="22919c7" class="tk">vuint16_t</a> <a id="22919c17" class="tk">TI1IE</a><a id="22919c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22920" id="22920">
<td>22920</td><td></td></tr>
<tr name="22921" id="22921">
<td>22921</td><td><span class="pp">#endif</span></td></tr>
<tr name="22922" id="22922">
<td>22922</td><td></td></tr>
<tr name="22923" id="22923">
<td>22923</td><td><span class="pp">#ifndef</span> <a id="22923c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22924" id="22924">
<td>22924</td><td></td></tr>
<tr name="22925" id="22925">
<td>22925</td><td>      <a id="22925c7" class="tk">vuint16_t</a> <a id="22925c17" class="tk">CYS_IE</a><a id="22925c23" class="tk">:</a>1;              <span class="ct">/* CYCLE START INTERRUPT ENABLE */</span></td></tr>
<tr name="22926" id="22926">
<td>22926</td><td></td></tr>
<tr name="22927" id="22927">
<td>22927</td><td><span class="pp">#else</span></td></tr>
<tr name="22928" id="22928">
<td>22928</td><td></td></tr>
<tr name="22929" id="22929">
<td>22929</td><td>      <a id="22929c7" class="tk">vuint16_t</a> <a id="22929c17" class="tk">CYSIE</a><a id="22929c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22930" id="22930">
<td>22930</td><td></td></tr>
<tr name="22931" id="22931">
<td>22931</td><td><span class="pp">#endif</span></td></tr>
<tr name="22932" id="22932">
<td>22932</td><td></td></tr>
<tr name="22933" id="22933">
<td>22933</td><td>    <span class="br">}</span> <a id="22933c7" class="tk">B</a>;</td></tr>
<tr name="22934" id="22934">
<td>22934</td><td>  <span class="br">}</span> <a id="22934c5" class="tk">FR_PIER0_16B_tag</a>;</td></tr>
<tr name="22935" id="22935">
<td>22935</td><td></td></tr>
<tr name="22936" id="22936">
<td>22936</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* PROTOCOL INTERRUPT ENABLE REGISTER 1 */</span></td></tr>
<tr name="22937" id="22937">
<td>22937</td><td>    <a id="22937c5" class="tk">vuint16_t</a> <a id="22937c15" class="tk">R</a>;</td></tr>
<tr name="22938" id="22938">
<td>22938</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="22939" id="22939">
<td>22939</td><td></td></tr>
<tr name="22940" id="22940">
<td>22940</td><td><span class="pp">#ifndef</span> <a id="22940c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22941" id="22941">
<td>22941</td><td></td></tr>
<tr name="22942" id="22942">
<td>22942</td><td>      <a id="22942c7" class="tk">vuint16_t</a> <a id="22942c17" class="tk">EMC_IE</a><a id="22942c23" class="tk">:</a>1;              <span class="ct">/* ERROR MODE CHANGED INTERRUPT Enable */</span></td></tr>
<tr name="22943" id="22943">
<td>22943</td><td></td></tr>
<tr name="22944" id="22944">
<td>22944</td><td><span class="pp">#else</span></td></tr>
<tr name="22945" id="22945">
<td>22945</td><td></td></tr>
<tr name="22946" id="22946">
<td>22946</td><td>      <a id="22946c7" class="tk">vuint16_t</a> <a id="22946c17" class="tk">EMCIE</a><a id="22946c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22947" id="22947">
<td>22947</td><td></td></tr>
<tr name="22948" id="22948">
<td>22948</td><td><span class="pp">#endif</span></td></tr>
<tr name="22949" id="22949">
<td>22949</td><td></td></tr>
<tr name="22950" id="22950">
<td>22950</td><td><span class="pp">#ifndef</span> <a id="22950c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22951" id="22951">
<td>22951</td><td></td></tr>
<tr name="22952" id="22952">
<td>22952</td><td>      <a id="22952c7" class="tk">vuint16_t</a> <a id="22952c17" class="tk">IPC_IE</a><a id="22952c23" class="tk">:</a>1;              <span class="ct">/* ILLEGAL PROTOCOL CONTROL COMMAND INTERRUPT Enable */</span></td></tr>
<tr name="22953" id="22953">
<td>22953</td><td></td></tr>
<tr name="22954" id="22954">
<td>22954</td><td><span class="pp">#else</span></td></tr>
<tr name="22955" id="22955">
<td>22955</td><td></td></tr>
<tr name="22956" id="22956">
<td>22956</td><td>      <a id="22956c7" class="tk">vuint16_t</a> <a id="22956c17" class="tk">IPCIE</a><a id="22956c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22957" id="22957">
<td>22957</td><td></td></tr>
<tr name="22958" id="22958">
<td>22958</td><td><span class="pp">#endif</span></td></tr>
<tr name="22959" id="22959">
<td>22959</td><td></td></tr>
<tr name="22960" id="22960">
<td>22960</td><td><span class="pp">#ifndef</span> <a id="22960c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22961" id="22961">
<td>22961</td><td></td></tr>
<tr name="22962" id="22962">
<td>22962</td><td>      <a id="22962c7" class="tk">vuint16_t</a> <a id="22962c17" class="tk">PECF_IE</a><a id="22962c24" class="tk">:</a>1;             <span class="ct">/* PROTOCOL ENGINE COMMUNICATION FAILURE INTERRUPT Enable */</span></td></tr>
<tr name="22963" id="22963">
<td>22963</td><td></td></tr>
<tr name="22964" id="22964">
<td>22964</td><td><span class="pp">#else</span></td></tr>
<tr name="22965" id="22965">
<td>22965</td><td></td></tr>
<tr name="22966" id="22966">
<td>22966</td><td>      <a id="22966c7" class="tk">vuint16_t</a> <a id="22966c17" class="tk">PECFIE</a><a id="22966c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22967" id="22967">
<td>22967</td><td></td></tr>
<tr name="22968" id="22968">
<td>22968</td><td><span class="pp">#endif</span></td></tr>
<tr name="22969" id="22969">
<td>22969</td><td></td></tr>
<tr name="22970" id="22970">
<td>22970</td><td><span class="pp">#ifndef</span> <a id="22970c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22971" id="22971">
<td>22971</td><td></td></tr>
<tr name="22972" id="22972">
<td>22972</td><td>      <a id="22972c7" class="tk">vuint16_t</a> <a id="22972c17" class="tk">PSC_IE</a><a id="22972c23" class="tk">:</a>1;              <span class="ct">/* PROTOCOL STATE CHANGED INTERRUPT Enable */</span></td></tr>
<tr name="22973" id="22973">
<td>22973</td><td></td></tr>
<tr name="22974" id="22974">
<td>22974</td><td><span class="pp">#else</span></td></tr>
<tr name="22975" id="22975">
<td>22975</td><td></td></tr>
<tr name="22976" id="22976">
<td>22976</td><td>      <a id="22976c7" class="tk">vuint16_t</a> <a id="22976c17" class="tk">PSCIE</a><a id="22976c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="22977" id="22977">
<td>22977</td><td></td></tr>
<tr name="22978" id="22978">
<td>22978</td><td><span class="pp">#endif</span></td></tr>
<tr name="22979" id="22979">
<td>22979</td><td></td></tr>
<tr name="22980" id="22980">
<td>22980</td><td><span class="pp">#ifndef</span> <a id="22980c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22981" id="22981">
<td>22981</td><td></td></tr>
<tr name="22982" id="22982">
<td>22982</td><td>      <span class="ct">/* MJR Edited */</span></td></tr>
<tr name="22983" id="22983">
<td>22983</td><td>      <a id="22983c7" class="tk">vuint16_t</a> <a id="22983c17" class="tk">SSI_3_0_IE</a><a id="22983c27" class="tk">:</a>4;          <span class="ct">/* SLOT STATUS COUNTER INCREMENTED INTERRUPT Enable */</span></td></tr>
<tr name="22984" id="22984">
<td>22984</td><td></td></tr>
<tr name="22985" id="22985">
<td>22985</td><td><span class="pp">#else</span></td></tr>
<tr name="22986" id="22986">
<td>22986</td><td></td></tr>
<tr name="22987" id="22987">
<td>22987</td><td>      <a id="22987c7" class="tk">vuint16_t</a> <a id="22987c17" class="tk">SSI3IE</a><a id="22987c23" class="tk">:</a>1;</td></tr>
<tr name="22988" id="22988">
<td>22988</td><td>      <a id="22988c7" class="tk">vuint16_t</a> <a id="22988c17" class="tk">SSI2IE</a><a id="22988c23" class="tk">:</a>1;</td></tr>
<tr name="22989" id="22989">
<td>22989</td><td>      <a id="22989c7" class="tk">vuint16_t</a> <a id="22989c17" class="tk">SSI1IE</a><a id="22989c23" class="tk">:</a>1;</td></tr>
<tr name="22990" id="22990">
<td>22990</td><td>      <a id="22990c7" class="tk">vuint16_t</a> <a id="22990c17" class="tk">SSI0IE</a><a id="22990c23" class="tk">:</a>1;</td></tr>
<tr name="22991" id="22991">
<td>22991</td><td></td></tr>
<tr name="22992" id="22992">
<td>22992</td><td><span class="pp">#endif</span></td></tr>
<tr name="22993" id="22993">
<td>22993</td><td></td></tr>
<tr name="22994" id="22994">
<td>22994</td><td>     <a id="22994c6" class="tk">vuint16_t</a><a id="22994c15" class="tk">:</a></td></tr>
<tr name="22995" id="22995">
<td>22995</td><td>      2;</td></tr>
<tr name="22996" id="22996">
<td>22996</td><td></td></tr>
<tr name="22997" id="22997">
<td>22997</td><td><span class="pp">#ifndef</span> <a id="22997c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="22998" id="22998">
<td>22998</td><td></td></tr>
<tr name="22999" id="22999">
<td>22999</td><td>      <a id="22999c7" class="tk">vuint16_t</a> <a id="22999c17" class="tk">EVT_IE</a><a id="22999c23" class="tk">:</a>1;              <span class="ct">/* EVEN CYCLE TABLE WRITTEN INTERRUPT Enable */</span></td></tr>
<tr name="23000" id="23000">
<td>23000</td><td></td></tr>
<tr name="23001" id="23001">
<td>23001</td><td><span class="pp">#else</span></td></tr>
<tr name="23002" id="23002">
<td>23002</td><td></td></tr>
<tr name="23003" id="23003">
<td>23003</td><td>      <a id="23003c7" class="tk">vuint16_t</a> <a id="23003c17" class="tk">EVTIE</a><a id="23003c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23004" id="23004">
<td>23004</td><td></td></tr>
<tr name="23005" id="23005">
<td>23005</td><td><span class="pp">#endif</span></td></tr>
<tr name="23006" id="23006">
<td>23006</td><td></td></tr>
<tr name="23007" id="23007">
<td>23007</td><td><span class="pp">#ifndef</span> <a id="23007c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23008" id="23008">
<td>23008</td><td></td></tr>
<tr name="23009" id="23009">
<td>23009</td><td>      <a id="23009c7" class="tk">vuint16_t</a> <a id="23009c17" class="tk">ODT_IE</a><a id="23009c23" class="tk">:</a>1;              <span class="ct">/* ODD CYCLE TABLE WRITTEN INTERRUPT Enable */</span></td></tr>
<tr name="23010" id="23010">
<td>23010</td><td></td></tr>
<tr name="23011" id="23011">
<td>23011</td><td><span class="pp">#else</span></td></tr>
<tr name="23012" id="23012">
<td>23012</td><td></td></tr>
<tr name="23013" id="23013">
<td>23013</td><td>      <a id="23013c7" class="tk">vuint16_t</a> <a id="23013c17" class="tk">ODTIE</a><a id="23013c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23014" id="23014">
<td>23014</td><td></td></tr>
<tr name="23015" id="23015">
<td>23015</td><td><span class="pp">#endif</span></td></tr>
<tr name="23016" id="23016">
<td>23016</td><td></td></tr>
<tr name="23017" id="23017">
<td>23017</td><td>     <a id="23017c6" class="tk">vuint16_t</a><a id="23017c15" class="tk">:</a></td></tr>
<tr name="23018" id="23018">
<td>23018</td><td>      4;</td></tr>
<tr name="23019" id="23019">
<td>23019</td><td>    <span class="br">}</span> <a id="23019c7" class="tk">B</a>;</td></tr>
<tr name="23020" id="23020">
<td>23020</td><td>  <span class="br">}</span> <a id="23020c5" class="tk">FR_PIER1_16B_tag</a>;</td></tr>
<tr name="23021" id="23021">
<td>23021</td><td></td></tr>
<tr name="23022" id="23022">
<td>23022</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* CHI ERROR FLAG REGISTER */</span></td></tr>
<tr name="23023" id="23023">
<td>23023</td><td>    <a id="23023c5" class="tk">vuint16_t</a> <a id="23023c15" class="tk">R</a>;</td></tr>
<tr name="23024" id="23024">
<td>23024</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23025" id="23025">
<td>23025</td><td></td></tr>
<tr name="23026" id="23026">
<td>23026</td><td><span class="pp">#ifndef</span> <a id="23026c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23027" id="23027">
<td>23027</td><td></td></tr>
<tr name="23028" id="23028">
<td>23028</td><td>      <a id="23028c7" class="tk">vuint16_t</a> <a id="23028c17" class="tk">FRLB_EF</a><a id="23028c24" class="tk">:</a>1;             <span class="ct">/* FRAME LOST CHANNEL B ERROR FLAG */</span></td></tr>
<tr name="23029" id="23029">
<td>23029</td><td></td></tr>
<tr name="23030" id="23030">
<td>23030</td><td><span class="pp">#else</span></td></tr>
<tr name="23031" id="23031">
<td>23031</td><td></td></tr>
<tr name="23032" id="23032">
<td>23032</td><td>      <a id="23032c7" class="tk">vuint16_t</a> <a id="23032c17" class="tk">FRLBEF</a><a id="23032c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23033" id="23033">
<td>23033</td><td></td></tr>
<tr name="23034" id="23034">
<td>23034</td><td><span class="pp">#endif</span></td></tr>
<tr name="23035" id="23035">
<td>23035</td><td></td></tr>
<tr name="23036" id="23036">
<td>23036</td><td><span class="pp">#ifndef</span> <a id="23036c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23037" id="23037">
<td>23037</td><td></td></tr>
<tr name="23038" id="23038">
<td>23038</td><td>      <a id="23038c7" class="tk">vuint16_t</a> <a id="23038c17" class="tk">FRLA_EF</a><a id="23038c24" class="tk">:</a>1;             <span class="ct">/* FRAME LOST CHANNEL A ERROR FLAG */</span></td></tr>
<tr name="23039" id="23039">
<td>23039</td><td></td></tr>
<tr name="23040" id="23040">
<td>23040</td><td><span class="pp">#else</span></td></tr>
<tr name="23041" id="23041">
<td>23041</td><td></td></tr>
<tr name="23042" id="23042">
<td>23042</td><td>      <a id="23042c7" class="tk">vuint16_t</a> <a id="23042c17" class="tk">FRLAEF</a><a id="23042c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23043" id="23043">
<td>23043</td><td></td></tr>
<tr name="23044" id="23044">
<td>23044</td><td><span class="pp">#endif</span></td></tr>
<tr name="23045" id="23045">
<td>23045</td><td></td></tr>
<tr name="23046" id="23046">
<td>23046</td><td><span class="pp">#ifndef</span> <a id="23046c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23047" id="23047">
<td>23047</td><td></td></tr>
<tr name="23048" id="23048">
<td>23048</td><td>      <a id="23048c7" class="tk">vuint16_t</a> <a id="23048c17" class="tk">PCMI_EF</a><a id="23048c24" class="tk">:</a>1;             <span class="ct">/* PROTOCOL COMMAND IGNORED ERROR FLAG */</span></td></tr>
<tr name="23049" id="23049">
<td>23049</td><td></td></tr>
<tr name="23050" id="23050">
<td>23050</td><td><span class="pp">#else</span></td></tr>
<tr name="23051" id="23051">
<td>23051</td><td></td></tr>
<tr name="23052" id="23052">
<td>23052</td><td>      <a id="23052c7" class="tk">vuint16_t</a> <a id="23052c17" class="tk">PCMIEF</a><a id="23052c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23053" id="23053">
<td>23053</td><td></td></tr>
<tr name="23054" id="23054">
<td>23054</td><td><span class="pp">#endif</span></td></tr>
<tr name="23055" id="23055">
<td>23055</td><td></td></tr>
<tr name="23056" id="23056">
<td>23056</td><td><span class="pp">#ifndef</span> <a id="23056c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23057" id="23057">
<td>23057</td><td></td></tr>
<tr name="23058" id="23058">
<td>23058</td><td>      <a id="23058c7" class="tk">vuint16_t</a> <a id="23058c17" class="tk">FOVB_EF</a><a id="23058c24" class="tk">:</a>1;             <span class="ct">/* RECEIVE FIFO OVERRUN CHANNEL B ERROR FLAG */</span></td></tr>
<tr name="23059" id="23059">
<td>23059</td><td></td></tr>
<tr name="23060" id="23060">
<td>23060</td><td><span class="pp">#else</span></td></tr>
<tr name="23061" id="23061">
<td>23061</td><td></td></tr>
<tr name="23062" id="23062">
<td>23062</td><td>      <a id="23062c7" class="tk">vuint16_t</a> <a id="23062c17" class="tk">FOVBEF</a><a id="23062c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23063" id="23063">
<td>23063</td><td></td></tr>
<tr name="23064" id="23064">
<td>23064</td><td><span class="pp">#endif</span></td></tr>
<tr name="23065" id="23065">
<td>23065</td><td></td></tr>
<tr name="23066" id="23066">
<td>23066</td><td><span class="pp">#ifndef</span> <a id="23066c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23067" id="23067">
<td>23067</td><td></td></tr>
<tr name="23068" id="23068">
<td>23068</td><td>      <a id="23068c7" class="tk">vuint16_t</a> <a id="23068c17" class="tk">FOVA_EF</a><a id="23068c24" class="tk">:</a>1;             <span class="ct">/* RECEIVE FIFO OVERRUN CHANNEL A ERROR FLAG */</span></td></tr>
<tr name="23069" id="23069">
<td>23069</td><td></td></tr>
<tr name="23070" id="23070">
<td>23070</td><td><span class="pp">#else</span></td></tr>
<tr name="23071" id="23071">
<td>23071</td><td></td></tr>
<tr name="23072" id="23072">
<td>23072</td><td>      <a id="23072c7" class="tk">vuint16_t</a> <a id="23072c17" class="tk">FOVAEF</a><a id="23072c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23073" id="23073">
<td>23073</td><td></td></tr>
<tr name="23074" id="23074">
<td>23074</td><td><span class="pp">#endif</span></td></tr>
<tr name="23075" id="23075">
<td>23075</td><td></td></tr>
<tr name="23076" id="23076">
<td>23076</td><td><span class="pp">#ifndef</span> <a id="23076c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23077" id="23077">
<td>23077</td><td></td></tr>
<tr name="23078" id="23078">
<td>23078</td><td>      <a id="23078c7" class="tk">vuint16_t</a> <a id="23078c17" class="tk">MBS_EF</a><a id="23078c23" class="tk">:</a>1;              <span class="ct">/* MESSAGE BUFFER SEARCH ERROR FLAG */</span></td></tr>
<tr name="23079" id="23079">
<td>23079</td><td></td></tr>
<tr name="23080" id="23080">
<td>23080</td><td><span class="pp">#else</span></td></tr>
<tr name="23081" id="23081">
<td>23081</td><td></td></tr>
<tr name="23082" id="23082">
<td>23082</td><td>      <a id="23082c7" class="tk">vuint16_t</a> <a id="23082c17" class="tk">MSBEF</a><a id="23082c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23083" id="23083">
<td>23083</td><td></td></tr>
<tr name="23084" id="23084">
<td>23084</td><td><span class="pp">#endif</span></td></tr>
<tr name="23085" id="23085">
<td>23085</td><td></td></tr>
<tr name="23086" id="23086">
<td>23086</td><td><span class="pp">#ifndef</span> <a id="23086c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23087" id="23087">
<td>23087</td><td></td></tr>
<tr name="23088" id="23088">
<td>23088</td><td>      <a id="23088c7" class="tk">vuint16_t</a> <a id="23088c17" class="tk">MBU_EF</a><a id="23088c23" class="tk">:</a>1;              <span class="ct">/* MESSAGE BUFFER UTILIZATION ERROR FLAG */</span></td></tr>
<tr name="23089" id="23089">
<td>23089</td><td></td></tr>
<tr name="23090" id="23090">
<td>23090</td><td><span class="pp">#else</span></td></tr>
<tr name="23091" id="23091">
<td>23091</td><td></td></tr>
<tr name="23092" id="23092">
<td>23092</td><td>      <a id="23092c7" class="tk">vuint16_t</a> <a id="23092c17" class="tk">MBUEF</a><a id="23092c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23093" id="23093">
<td>23093</td><td></td></tr>
<tr name="23094" id="23094">
<td>23094</td><td><span class="pp">#endif</span></td></tr>
<tr name="23095" id="23095">
<td>23095</td><td></td></tr>
<tr name="23096" id="23096">
<td>23096</td><td><span class="pp">#ifndef</span> <a id="23096c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23097" id="23097">
<td>23097</td><td></td></tr>
<tr name="23098" id="23098">
<td>23098</td><td>      <a id="23098c7" class="tk">vuint16_t</a> <a id="23098c17" class="tk">LCK_EF</a><a id="23098c23" class="tk">:</a>1;              <span class="ct">/* LOCK ERROR FLAG */</span></td></tr>
<tr name="23099" id="23099">
<td>23099</td><td></td></tr>
<tr name="23100" id="23100">
<td>23100</td><td><span class="pp">#else</span></td></tr>
<tr name="23101" id="23101">
<td>23101</td><td></td></tr>
<tr name="23102" id="23102">
<td>23102</td><td>      <a id="23102c7" class="tk">vuint16_t</a> <a id="23102c17" class="tk">LCKEF</a><a id="23102c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23103" id="23103">
<td>23103</td><td></td></tr>
<tr name="23104" id="23104">
<td>23104</td><td><span class="pp">#endif</span></td></tr>
<tr name="23105" id="23105">
<td>23105</td><td></td></tr>
<tr name="23106" id="23106">
<td>23106</td><td><span class="pp">#ifndef</span> <a id="23106c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23107" id="23107">
<td>23107</td><td></td></tr>
<tr name="23108" id="23108">
<td>23108</td><td>      <a id="23108c7" class="tk">vuint16_t</a> <a id="23108c17" class="tk">DBL_EF</a><a id="23108c23" class="tk">:</a>1;              <span class="ct">/* DOUBLE TRANSMIT MESSAGE BUFFER LOCK ERROR FLAG */</span></td></tr>
<tr name="23109" id="23109">
<td>23109</td><td></td></tr>
<tr name="23110" id="23110">
<td>23110</td><td><span class="pp">#else</span></td></tr>
<tr name="23111" id="23111">
<td>23111</td><td></td></tr>
<tr name="23112" id="23112">
<td>23112</td><td>      <a id="23112c7" class="tk">vuint16_t</a> <a id="23112c17" class="tk">DBLEF</a><a id="23112c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23113" id="23113">
<td>23113</td><td></td></tr>
<tr name="23114" id="23114">
<td>23114</td><td><span class="pp">#endif</span></td></tr>
<tr name="23115" id="23115">
<td>23115</td><td></td></tr>
<tr name="23116" id="23116">
<td>23116</td><td><span class="pp">#ifndef</span> <a id="23116c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23117" id="23117">
<td>23117</td><td></td></tr>
<tr name="23118" id="23118">
<td>23118</td><td>      <a id="23118c7" class="tk">vuint16_t</a> <a id="23118c17" class="tk">SBCF_EF</a><a id="23118c24" class="tk">:</a>1;             <span class="ct">/* SYSTEM BUS COMMUNICATION FAILURE ERROR FLAG */</span></td></tr>
<tr name="23119" id="23119">
<td>23119</td><td></td></tr>
<tr name="23120" id="23120">
<td>23120</td><td><span class="pp">#else</span></td></tr>
<tr name="23121" id="23121">
<td>23121</td><td></td></tr>
<tr name="23122" id="23122">
<td>23122</td><td>      <a id="23122c7" class="tk">vuint16_t</a> <a id="23122c17" class="tk">SBCFEF</a><a id="23122c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23123" id="23123">
<td>23123</td><td></td></tr>
<tr name="23124" id="23124">
<td>23124</td><td><span class="pp">#endif</span></td></tr>
<tr name="23125" id="23125">
<td>23125</td><td></td></tr>
<tr name="23126" id="23126">
<td>23126</td><td><span class="pp">#ifndef</span> <a id="23126c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23127" id="23127">
<td>23127</td><td></td></tr>
<tr name="23128" id="23128">
<td>23128</td><td>      <a id="23128c7" class="tk">vuint16_t</a> <a id="23128c17" class="tk">FID_EF</a><a id="23128c23" class="tk">:</a>1;              <span class="ct">/* FRAME ID ERROR FLAG */</span></td></tr>
<tr name="23129" id="23129">
<td>23129</td><td></td></tr>
<tr name="23130" id="23130">
<td>23130</td><td><span class="pp">#else</span></td></tr>
<tr name="23131" id="23131">
<td>23131</td><td></td></tr>
<tr name="23132" id="23132">
<td>23132</td><td>      <a id="23132c7" class="tk">vuint16_t</a> <a id="23132c17" class="tk">FIDEF</a><a id="23132c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23133" id="23133">
<td>23133</td><td></td></tr>
<tr name="23134" id="23134">
<td>23134</td><td><span class="pp">#endif</span></td></tr>
<tr name="23135" id="23135">
<td>23135</td><td></td></tr>
<tr name="23136" id="23136">
<td>23136</td><td><span class="pp">#ifndef</span> <a id="23136c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23137" id="23137">
<td>23137</td><td></td></tr>
<tr name="23138" id="23138">
<td>23138</td><td>      <a id="23138c7" class="tk">vuint16_t</a> <a id="23138c17" class="tk">DPL_EF</a><a id="23138c23" class="tk">:</a>1;              <span class="ct">/* DYNAMIC PAYLOAD LENGTH ERROR FLAG */</span></td></tr>
<tr name="23139" id="23139">
<td>23139</td><td></td></tr>
<tr name="23140" id="23140">
<td>23140</td><td><span class="pp">#else</span></td></tr>
<tr name="23141" id="23141">
<td>23141</td><td></td></tr>
<tr name="23142" id="23142">
<td>23142</td><td>      <a id="23142c7" class="tk">vuint16_t</a> <a id="23142c17" class="tk">DPLEF</a><a id="23142c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23143" id="23143">
<td>23143</td><td></td></tr>
<tr name="23144" id="23144">
<td>23144</td><td><span class="pp">#endif</span></td></tr>
<tr name="23145" id="23145">
<td>23145</td><td></td></tr>
<tr name="23146" id="23146">
<td>23146</td><td><span class="pp">#ifndef</span> <a id="23146c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23147" id="23147">
<td>23147</td><td></td></tr>
<tr name="23148" id="23148">
<td>23148</td><td>      <a id="23148c7" class="tk">vuint16_t</a> <a id="23148c17" class="tk">SPL_EF</a><a id="23148c23" class="tk">:</a>1;              <span class="ct">/* STATIC PAYLOAD LENGTH ERROR FLAG */</span></td></tr>
<tr name="23149" id="23149">
<td>23149</td><td></td></tr>
<tr name="23150" id="23150">
<td>23150</td><td><span class="pp">#else</span></td></tr>
<tr name="23151" id="23151">
<td>23151</td><td></td></tr>
<tr name="23152" id="23152">
<td>23152</td><td>      <a id="23152c7" class="tk">vuint16_t</a> <a id="23152c17" class="tk">SPLEF</a><a id="23152c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23153" id="23153">
<td>23153</td><td></td></tr>
<tr name="23154" id="23154">
<td>23154</td><td><span class="pp">#endif</span></td></tr>
<tr name="23155" id="23155">
<td>23155</td><td></td></tr>
<tr name="23156" id="23156">
<td>23156</td><td><span class="pp">#ifndef</span> <a id="23156c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23157" id="23157">
<td>23157</td><td></td></tr>
<tr name="23158" id="23158">
<td>23158</td><td>      <a id="23158c7" class="tk">vuint16_t</a> <a id="23158c17" class="tk">NML_EF</a><a id="23158c23" class="tk">:</a>1;              <span class="ct">/* NETWORK MANAGEMENT LENGTH ERROR FLAG */</span></td></tr>
<tr name="23159" id="23159">
<td>23159</td><td></td></tr>
<tr name="23160" id="23160">
<td>23160</td><td><span class="pp">#else</span></td></tr>
<tr name="23161" id="23161">
<td>23161</td><td></td></tr>
<tr name="23162" id="23162">
<td>23162</td><td>      <a id="23162c7" class="tk">vuint16_t</a> <a id="23162c17" class="tk">NMLEF</a><a id="23162c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23163" id="23163">
<td>23163</td><td></td></tr>
<tr name="23164" id="23164">
<td>23164</td><td><span class="pp">#endif</span></td></tr>
<tr name="23165" id="23165">
<td>23165</td><td></td></tr>
<tr name="23166" id="23166">
<td>23166</td><td><span class="pp">#ifndef</span> <a id="23166c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23167" id="23167">
<td>23167</td><td></td></tr>
<tr name="23168" id="23168">
<td>23168</td><td>      <a id="23168c7" class="tk">vuint16_t</a> <a id="23168c17" class="tk">NMF_EF</a><a id="23168c23" class="tk">:</a>1;              <span class="ct">/* NETWORK MANAGEMENT FRAME ERROR FLAG */</span></td></tr>
<tr name="23169" id="23169">
<td>23169</td><td></td></tr>
<tr name="23170" id="23170">
<td>23170</td><td><span class="pp">#else</span></td></tr>
<tr name="23171" id="23171">
<td>23171</td><td></td></tr>
<tr name="23172" id="23172">
<td>23172</td><td>      <a id="23172c7" class="tk">vuint16_t</a> <a id="23172c17" class="tk">NMFEF</a><a id="23172c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23173" id="23173">
<td>23173</td><td></td></tr>
<tr name="23174" id="23174">
<td>23174</td><td><span class="pp">#endif</span></td></tr>
<tr name="23175" id="23175">
<td>23175</td><td></td></tr>
<tr name="23176" id="23176">
<td>23176</td><td><span class="pp">#ifndef</span> <a id="23176c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23177" id="23177">
<td>23177</td><td></td></tr>
<tr name="23178" id="23178">
<td>23178</td><td>      <a id="23178c7" class="tk">vuint16_t</a> <a id="23178c17" class="tk">ILSA_EF</a><a id="23178c24" class="tk">:</a>1;             <span class="ct">/* ILLEGAL SYSTEM MEMORY ACCESS ERROR FLAG */</span></td></tr>
<tr name="23179" id="23179">
<td>23179</td><td></td></tr>
<tr name="23180" id="23180">
<td>23180</td><td><span class="pp">#else</span></td></tr>
<tr name="23181" id="23181">
<td>23181</td><td></td></tr>
<tr name="23182" id="23182">
<td>23182</td><td>      <a id="23182c7" class="tk">vuint16_t</a> <a id="23182c17" class="tk">ILSAEF</a><a id="23182c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23183" id="23183">
<td>23183</td><td></td></tr>
<tr name="23184" id="23184">
<td>23184</td><td><span class="pp">#endif</span></td></tr>
<tr name="23185" id="23185">
<td>23185</td><td></td></tr>
<tr name="23186" id="23186">
<td>23186</td><td>    <span class="br">}</span> <a id="23186c7" class="tk">B</a>;</td></tr>
<tr name="23187" id="23187">
<td>23187</td><td>  <span class="br">}</span> <a id="23187c5" class="tk">FR_CHIERFR_16B_tag</a>;</td></tr>
<tr name="23188" id="23188">
<td>23188</td><td></td></tr>
<tr name="23189" id="23189">
<td>23189</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Message Buffer Interrupt Vector Register */</span></td></tr>
<tr name="23190" id="23190">
<td>23190</td><td>    <a id="23190c5" class="tk">vuint16_t</a> <a id="23190c15" class="tk">R</a>;</td></tr>
<tr name="23191" id="23191">
<td>23191</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23192" id="23192">
<td>23192</td><td>     <a id="23192c6" class="tk">vuint16_t</a><a id="23192c15" class="tk">:</a></td></tr>
<tr name="23193" id="23193">
<td>23193</td><td>      2;</td></tr>
<tr name="23194" id="23194">
<td>23194</td><td>      <a id="23194c7" class="tk">vuint16_t</a> <a id="23194c17" class="tk">TBIVEC</a><a id="23194c23" class="tk">:</a>6;              <span class="ct">/* Transmit Buffer Interrupt Vector */</span></td></tr>
<tr name="23195" id="23195">
<td>23195</td><td>     <a id="23195c6" class="tk">vuint16_t</a><a id="23195c15" class="tk">:</a></td></tr>
<tr name="23196" id="23196">
<td>23196</td><td>      2;</td></tr>
<tr name="23197" id="23197">
<td>23197</td><td>      <a id="23197c7" class="tk">vuint16_t</a> <a id="23197c17" class="tk">RBIVEC</a><a id="23197c23" class="tk">:</a>6;              <span class="ct">/* Receive Buffer Interrupt Vector */</span></td></tr>
<tr name="23198" id="23198">
<td>23198</td><td>    <span class="br">}</span> <a id="23198c7" class="tk">B</a>;</td></tr>
<tr name="23199" id="23199">
<td>23199</td><td>  <span class="br">}</span> <a id="23199c5" class="tk">FR_MBIVEC_16B_tag</a>;</td></tr>
<tr name="23200" id="23200">
<td>23200</td><td></td></tr>
<tr name="23201" id="23201">
<td>23201</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Channel A Status Error Counter Register */</span></td></tr>
<tr name="23202" id="23202">
<td>23202</td><td>    <a id="23202c5" class="tk">vuint16_t</a> <a id="23202c15" class="tk">R</a>;</td></tr>
<tr name="23203" id="23203">
<td>23203</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23204" id="23204">
<td>23204</td><td>      <a id="23204c7" class="tk">vuint16_t</a> <a id="23204c17" class="tk">STATUS_ERR_CNT</a><a id="23204c31" class="tk">:</a>16;     <span class="ct">/* Channel Status Error Counter */</span></td></tr>
<tr name="23205" id="23205">
<td>23205</td><td>    <span class="br">}</span> <a id="23205c7" class="tk">B</a>;</td></tr>
<tr name="23206" id="23206">
<td>23206</td><td>  <span class="br">}</span> <a id="23206c5" class="tk">FR_CASERCR_16B_tag</a>;</td></tr>
<tr name="23207" id="23207">
<td>23207</td><td></td></tr>
<tr name="23208" id="23208">
<td>23208</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Channel B Status Error Counter Register */</span></td></tr>
<tr name="23209" id="23209">
<td>23209</td><td>    <a id="23209c5" class="tk">vuint16_t</a> <a id="23209c15" class="tk">R</a>;</td></tr>
<tr name="23210" id="23210">
<td>23210</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23211" id="23211">
<td>23211</td><td>      <a id="23211c7" class="tk">vuint16_t</a> <a id="23211c17" class="tk">STATUS_ERR_CNT</a><a id="23211c31" class="tk">:</a>16;     <span class="ct">/* Channel Status Error Counter */</span></td></tr>
<tr name="23212" id="23212">
<td>23212</td><td>    <span class="br">}</span> <a id="23212c7" class="tk">B</a>;</td></tr>
<tr name="23213" id="23213">
<td>23213</td><td>  <span class="br">}</span> <a id="23213c5" class="tk">FR_CBSERCR_16B_tag</a>;</td></tr>
<tr name="23214" id="23214">
<td>23214</td><td></td></tr>
<tr name="23215" id="23215">
<td>23215</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Status Register 0 */</span></td></tr>
<tr name="23216" id="23216">
<td>23216</td><td>    <a id="23216c5" class="tk">vuint16_t</a> <a id="23216c15" class="tk">R</a>;</td></tr>
<tr name="23217" id="23217">
<td>23217</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23218" id="23218">
<td>23218</td><td>      <a id="23218c7" class="tk">vuint16_t</a> <a id="23218c17" class="tk">ERRMODE</a><a id="23218c24" class="tk">:</a>2;             <span class="ct">/* Error Mode */</span></td></tr>
<tr name="23219" id="23219">
<td>23219</td><td>      <a id="23219c7" class="tk">vuint16_t</a> <a id="23219c17" class="tk">SLOTMODE</a><a id="23219c25" class="tk">:</a>2;            <span class="ct">/* Slot Mode */</span></td></tr>
<tr name="23220" id="23220">
<td>23220</td><td>     <a id="23220c6" class="tk">vuint16_t</a><a id="23220c15" class="tk">:</a></td></tr>
<tr name="23221" id="23221">
<td>23221</td><td>      1;</td></tr>
<tr name="23222" id="23222">
<td>23222</td><td>      <a id="23222c7" class="tk">vuint16_t</a> <a id="23222c17" class="tk">PROTSTATE</a><a id="23222c26" class="tk">:</a>3;           <span class="ct">/* Protocol State */</span></td></tr>
<tr name="23223" id="23223">
<td>23223</td><td></td></tr>
<tr name="23224" id="23224">
<td>23224</td><td><span class="pp">#ifndef</span> <a id="23224c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23225" id="23225">
<td>23225</td><td></td></tr>
<tr name="23226" id="23226">
<td>23226</td><td>      <a id="23226c7" class="tk">vuint16_t</a> <a id="23226c17" class="tk">STARTUPSTATE</a><a id="23226c29" class="tk">:</a>4;        <span class="ct">/* Startup State */</span></td></tr>
<tr name="23227" id="23227">
<td>23227</td><td></td></tr>
<tr name="23228" id="23228">
<td>23228</td><td><span class="pp">#else</span></td></tr>
<tr name="23229" id="23229">
<td>23229</td><td></td></tr>
<tr name="23230" id="23230">
<td>23230</td><td>      <a id="23230c7" class="tk">vuint16_t</a> <a id="23230c17" class="tk">SUBSTATE</a><a id="23230c25" class="tk">:</a>4;            <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23231" id="23231">
<td>23231</td><td></td></tr>
<tr name="23232" id="23232">
<td>23232</td><td><span class="pp">#endif</span></td></tr>
<tr name="23233" id="23233">
<td>23233</td><td></td></tr>
<tr name="23234" id="23234">
<td>23234</td><td>      <a id="23234c7" class="tk">vuint16_t</a> <a id="23234c17" class="tk">WAKEUPSTATE</a><a id="23234c28" class="tk">:</a>4;         <span class="ct">/* Wakeup Status */</span></td></tr>
<tr name="23235" id="23235">
<td>23235</td><td>    <span class="br">}</span> <a id="23235c7" class="tk">B</a>;</td></tr>
<tr name="23236" id="23236">
<td>23236</td><td>  <span class="br">}</span> <a id="23236c5" class="tk">FR_PSR0_16B_tag</a>;</td></tr>
<tr name="23237" id="23237">
<td>23237</td><td></td></tr>
<tr name="23238" id="23238">
<td>23238</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Status Register 1 */</span></td></tr>
<tr name="23239" id="23239">
<td>23239</td><td>    <a id="23239c5" class="tk">vuint16_t</a> <a id="23239c15" class="tk">R</a>;</td></tr>
<tr name="23240" id="23240">
<td>23240</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23241" id="23241">
<td>23241</td><td>      <a id="23241c7" class="tk">vuint16_t</a> <a id="23241c17" class="tk">CSAA</a><a id="23241c21" class="tk">:</a>1;                <span class="ct">/* Coldstart Attempt Aborted Flag */</span></td></tr>
<tr name="23242" id="23242">
<td>23242</td><td>      <a id="23242c7" class="tk">vuint16_t</a> <a id="23242c17" class="tk">CSP</a><a id="23242c20" class="tk">:</a>1;                 <span class="ct">/* Leading Coldstart Path */</span></td></tr>
<tr name="23243" id="23243">
<td>23243</td><td>     <a id="23243c6" class="tk">vuint16_t</a><a id="23243c15" class="tk">:</a></td></tr>
<tr name="23244" id="23244">
<td>23244</td><td>      1;</td></tr>
<tr name="23245" id="23245">
<td>23245</td><td>      <a id="23245c7" class="tk">vuint16_t</a> <a id="23245c17" class="tk">REMCSAT</a><a id="23245c24" class="tk">:</a>5;             <span class="ct">/* Remaining Coldstart Attempts */</span></td></tr>
<tr name="23246" id="23246">
<td>23246</td><td>      <a id="23246c7" class="tk">vuint16_t</a> <a id="23246c17" class="tk">CPN</a><a id="23246c20" class="tk">:</a>1;                 <span class="ct">/* Leading Coldstart Path Noise */</span></td></tr>
<tr name="23247" id="23247">
<td>23247</td><td>      <a id="23247c7" class="tk">vuint16_t</a> <a id="23247c17" class="tk">HHR</a><a id="23247c20" class="tk">:</a>1;                 <span class="ct">/* Host Halt Request Pending */</span></td></tr>
<tr name="23248" id="23248">
<td>23248</td><td>      <a id="23248c7" class="tk">vuint16_t</a> <a id="23248c17" class="tk">FRZ</a><a id="23248c20" class="tk">:</a>1;                 <span class="ct">/* Freeze Occurred */</span></td></tr>
<tr name="23249" id="23249">
<td>23249</td><td>      <a id="23249c7" class="tk">vuint16_t</a> <a id="23249c17" class="tk">APTAC</a><a id="23249c22" class="tk">:</a>5;               <span class="ct">/* Allow Passive to Active Counter */</span></td></tr>
<tr name="23250" id="23250">
<td>23250</td><td>    <span class="br">}</span> <a id="23250c7" class="tk">B</a>;</td></tr>
<tr name="23251" id="23251">
<td>23251</td><td>  <span class="br">}</span> <a id="23251c5" class="tk">FR_PSR1_16B_tag</a>;</td></tr>
<tr name="23252" id="23252">
<td>23252</td><td></td></tr>
<tr name="23253" id="23253">
<td>23253</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Status Register 2 */</span></td></tr>
<tr name="23254" id="23254">
<td>23254</td><td>    <a id="23254c5" class="tk">vuint16_t</a> <a id="23254c15" class="tk">R</a>;</td></tr>
<tr name="23255" id="23255">
<td>23255</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23256" id="23256">
<td>23256</td><td>      <a id="23256c7" class="tk">vuint16_t</a> <a id="23256c17" class="tk">NBVB</a><a id="23256c21" class="tk">:</a>1;                <span class="ct">/* NIT Boundary Violation on Channel B */</span></td></tr>
<tr name="23257" id="23257">
<td>23257</td><td>      <a id="23257c7" class="tk">vuint16_t</a> <a id="23257c17" class="tk">NSEB</a><a id="23257c21" class="tk">:</a>1;                <span class="ct">/* NIT Syntax Error on Channel B */</span></td></tr>
<tr name="23258" id="23258">
<td>23258</td><td>      <a id="23258c7" class="tk">vuint16_t</a> <a id="23258c17" class="tk">STCB</a><a id="23258c21" class="tk">:</a>1;                <span class="ct">/* Symbol Window Transmit Conflict on Channel B */</span></td></tr>
<tr name="23259" id="23259">
<td>23259</td><td></td></tr>
<tr name="23260" id="23260">
<td>23260</td><td><span class="pp">#ifndef</span> <a id="23260c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23261" id="23261">
<td>23261</td><td></td></tr>
<tr name="23262" id="23262">
<td>23262</td><td>      <a id="23262c7" class="tk">vuint16_t</a> <a id="23262c17" class="tk">SSVB</a><a id="23262c21" class="tk">:</a>1;                <span class="ct">/* Symbol Window Boundary Violation on Channel B */</span></td></tr>
<tr name="23263" id="23263">
<td>23263</td><td></td></tr>
<tr name="23264" id="23264">
<td>23264</td><td><span class="pp">#else</span></td></tr>
<tr name="23265" id="23265">
<td>23265</td><td></td></tr>
<tr name="23266" id="23266">
<td>23266</td><td>      <a id="23266c7" class="tk">vuint16_t</a> <a id="23266c17" class="tk">SBVB</a><a id="23266c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23267" id="23267">
<td>23267</td><td></td></tr>
<tr name="23268" id="23268">
<td>23268</td><td><span class="pp">#endif</span></td></tr>
<tr name="23269" id="23269">
<td>23269</td><td></td></tr>
<tr name="23270" id="23270">
<td>23270</td><td>      <a id="23270c7" class="tk">vuint16_t</a> <a id="23270c17" class="tk">SSEB</a><a id="23270c21" class="tk">:</a>1;                <span class="ct">/* Symbol Window Syntax Error on Channel B */</span></td></tr>
<tr name="23271" id="23271">
<td>23271</td><td>      <a id="23271c7" class="tk">vuint16_t</a> <a id="23271c17" class="tk">MTB</a><a id="23271c20" class="tk">:</a>1;                 <span class="ct">/* Media Access Test Symbol MTS Received on Channel B */</span></td></tr>
<tr name="23272" id="23272">
<td>23272</td><td>      <a id="23272c7" class="tk">vuint16_t</a> <a id="23272c17" class="tk">NBVA</a><a id="23272c21" class="tk">:</a>1;                <span class="ct">/* NIT Boundary Violation on Channel A */</span></td></tr>
<tr name="23273" id="23273">
<td>23273</td><td>      <a id="23273c7" class="tk">vuint16_t</a> <a id="23273c17" class="tk">NSEA</a><a id="23273c21" class="tk">:</a>1;                <span class="ct">/* NIT Syntax Error on Channel A */</span></td></tr>
<tr name="23274" id="23274">
<td>23274</td><td>      <a id="23274c7" class="tk">vuint16_t</a> <a id="23274c17" class="tk">STCA</a><a id="23274c21" class="tk">:</a>1;                <span class="ct">/* Symbol Window Transmit Conflict on Channel A */</span></td></tr>
<tr name="23275" id="23275">
<td>23275</td><td>      <a id="23275c7" class="tk">vuint16_t</a> <a id="23275c17" class="tk">SBVA</a><a id="23275c21" class="tk">:</a>1;                <span class="ct">/* Symbol Window Boundary Violation on Channel A */</span></td></tr>
<tr name="23276" id="23276">
<td>23276</td><td>      <a id="23276c7" class="tk">vuint16_t</a> <a id="23276c17" class="tk">SSEA</a><a id="23276c21" class="tk">:</a>1;                <span class="ct">/* Symbol Window Syntax Error on Channel A */</span></td></tr>
<tr name="23277" id="23277">
<td>23277</td><td>      <a id="23277c7" class="tk">vuint16_t</a> <a id="23277c17" class="tk">MTA</a><a id="23277c20" class="tk">:</a>1;                 <span class="ct">/* Media Access Test Symbol MTS Received on Channel A */</span></td></tr>
<tr name="23278" id="23278">
<td>23278</td><td>      <a id="23278c7" class="tk">vuint16_t</a> <a id="23278c17" class="tk">CLKCORRFAILCNT</a><a id="23278c31" class="tk">:</a>4;      <span class="ct">/* Clock Correction Failed Counter */</span></td></tr>
<tr name="23279" id="23279">
<td>23279</td><td>    <span class="br">}</span> <a id="23279c7" class="tk">B</a>;</td></tr>
<tr name="23280" id="23280">
<td>23280</td><td>  <span class="br">}</span> <a id="23280c5" class="tk">FR_PSR2_16B_tag</a>;</td></tr>
<tr name="23281" id="23281">
<td>23281</td><td></td></tr>
<tr name="23282" id="23282">
<td>23282</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Status Register 3 */</span></td></tr>
<tr name="23283" id="23283">
<td>23283</td><td>    <a id="23283c5" class="tk">vuint16_t</a> <a id="23283c15" class="tk">R</a>;</td></tr>
<tr name="23284" id="23284">
<td>23284</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23285" id="23285">
<td>23285</td><td>     <a id="23285c6" class="tk">vuint16_t</a><a id="23285c15" class="tk">:</a></td></tr>
<tr name="23286" id="23286">
<td>23286</td><td>      2;</td></tr>
<tr name="23287" id="23287">
<td>23287</td><td>      <a id="23287c7" class="tk">vuint16_t</a> <a id="23287c17" class="tk">WUB</a><a id="23287c20" class="tk">:</a>1;                 <span class="ct">/* Wakeup Symbol Received on Channel B */</span></td></tr>
<tr name="23288" id="23288">
<td>23288</td><td>      <a id="23288c7" class="tk">vuint16_t</a> <a id="23288c17" class="tk">ABVB</a><a id="23288c21" class="tk">:</a>1;                <span class="ct">/* Aggregated Boundary Violation on Channel B */</span></td></tr>
<tr name="23289" id="23289">
<td>23289</td><td>      <a id="23289c7" class="tk">vuint16_t</a> <a id="23289c17" class="tk">AACB</a><a id="23289c21" class="tk">:</a>1;                <span class="ct">/* Aggregated Additional Communication on Channel B */</span></td></tr>
<tr name="23290" id="23290">
<td>23290</td><td>      <a id="23290c7" class="tk">vuint16_t</a> <a id="23290c17" class="tk">ACEB</a><a id="23290c21" class="tk">:</a>1;                <span class="ct">/* Aggregated Content Error on Channel B */</span></td></tr>
<tr name="23291" id="23291">
<td>23291</td><td>      <a id="23291c7" class="tk">vuint16_t</a> <a id="23291c17" class="tk">ASEB</a><a id="23291c21" class="tk">:</a>1;                <span class="ct">/* Aggregated Syntax Error on Channel B */</span></td></tr>
<tr name="23292" id="23292">
<td>23292</td><td>      <a id="23292c7" class="tk">vuint16_t</a> <a id="23292c17" class="tk">AVFB</a><a id="23292c21" class="tk">:</a>1;                <span class="ct">/* Aggregated Valid Frame on Channel B */</span></td></tr>
<tr name="23293" id="23293">
<td>23293</td><td>     <a id="23293c6" class="tk">vuint16_t</a><a id="23293c15" class="tk">:</a></td></tr>
<tr name="23294" id="23294">
<td>23294</td><td>      2;</td></tr>
<tr name="23295" id="23295">
<td>23295</td><td>      <a id="23295c7" class="tk">vuint16_t</a> <a id="23295c17" class="tk">WUA</a><a id="23295c20" class="tk">:</a>1;                 <span class="ct">/* Wakeup Symbol Received on Channel A */</span></td></tr>
<tr name="23296" id="23296">
<td>23296</td><td>      <a id="23296c7" class="tk">vuint16_t</a> <a id="23296c17" class="tk">ABVA</a><a id="23296c21" class="tk">:</a>1;                <span class="ct">/* Aggregated Boundary Violation on Channel A */</span></td></tr>
<tr name="23297" id="23297">
<td>23297</td><td>      <a id="23297c7" class="tk">vuint16_t</a> <a id="23297c17" class="tk">AACA</a><a id="23297c21" class="tk">:</a>1;                <span class="ct">/* Aggregated Additional Communication on Channel A */</span></td></tr>
<tr name="23298" id="23298">
<td>23298</td><td>      <a id="23298c7" class="tk">vuint16_t</a> <a id="23298c17" class="tk">ACEA</a><a id="23298c21" class="tk">:</a>1;                <span class="ct">/* Aggregated Content Error on Channel A */</span></td></tr>
<tr name="23299" id="23299">
<td>23299</td><td>      <a id="23299c7" class="tk">vuint16_t</a> <a id="23299c17" class="tk">ASEA</a><a id="23299c21" class="tk">:</a>1;                <span class="ct">/* Aggregated Syntax Error on Channel A */</span></td></tr>
<tr name="23300" id="23300">
<td>23300</td><td>      <a id="23300c7" class="tk">vuint16_t</a> <a id="23300c17" class="tk">AVFA</a><a id="23300c21" class="tk">:</a>1;                <span class="ct">/* Aggregated Valid Frame on Channel A */</span></td></tr>
<tr name="23301" id="23301">
<td>23301</td><td>    <span class="br">}</span> <a id="23301c7" class="tk">B</a>;</td></tr>
<tr name="23302" id="23302">
<td>23302</td><td>  <span class="br">}</span> <a id="23302c5" class="tk">FR_PSR3_16B_tag</a>;</td></tr>
<tr name="23303" id="23303">
<td>23303</td><td></td></tr>
<tr name="23304" id="23304">
<td>23304</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Macrotick Counter Register */</span></td></tr>
<tr name="23305" id="23305">
<td>23305</td><td>    <a id="23305c5" class="tk">vuint16_t</a> <a id="23305c15" class="tk">R</a>;</td></tr>
<tr name="23306" id="23306">
<td>23306</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23307" id="23307">
<td>23307</td><td>     <a id="23307c6" class="tk">vuint16_t</a><a id="23307c15" class="tk">:</a></td></tr>
<tr name="23308" id="23308">
<td>23308</td><td>      2;</td></tr>
<tr name="23309" id="23309">
<td>23309</td><td>      <a id="23309c7" class="tk">vuint16_t</a> <a id="23309c17" class="tk">MTCT</a><a id="23309c21" class="tk">:</a>14;               <span class="ct">/* Macrotick Counter */</span></td></tr>
<tr name="23310" id="23310">
<td>23310</td><td>    <span class="br">}</span> <a id="23310c7" class="tk">B</a>;</td></tr>
<tr name="23311" id="23311">
<td>23311</td><td>  <span class="br">}</span> <a id="23311c5" class="tk">FR_MTCTR_16B_tag</a>;</td></tr>
<tr name="23312" id="23312">
<td>23312</td><td></td></tr>
<tr name="23313" id="23313">
<td>23313</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Cycle Counter Register */</span></td></tr>
<tr name="23314" id="23314">
<td>23314</td><td>    <a id="23314c5" class="tk">vuint16_t</a> <a id="23314c15" class="tk">R</a>;</td></tr>
<tr name="23315" id="23315">
<td>23315</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23316" id="23316">
<td>23316</td><td>     <a id="23316c6" class="tk">vuint16_t</a><a id="23316c15" class="tk">:</a></td></tr>
<tr name="23317" id="23317">
<td>23317</td><td>      10;</td></tr>
<tr name="23318" id="23318">
<td>23318</td><td>      <a id="23318c7" class="tk">vuint16_t</a> <a id="23318c17" class="tk">CYCCNT</a><a id="23318c23" class="tk">:</a>6;              <span class="ct">/* Cycle Counter */</span></td></tr>
<tr name="23319" id="23319">
<td>23319</td><td>    <span class="br">}</span> <a id="23319c7" class="tk">B</a>;</td></tr>
<tr name="23320" id="23320">
<td>23320</td><td>  <span class="br">}</span> <a id="23320c5" class="tk">FR_CYCTR_16B_tag</a>;</td></tr>
<tr name="23321" id="23321">
<td>23321</td><td></td></tr>
<tr name="23322" id="23322">
<td>23322</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Slot Counter Channel A Register */</span></td></tr>
<tr name="23323" id="23323">
<td>23323</td><td>    <a id="23323c5" class="tk">vuint16_t</a> <a id="23323c15" class="tk">R</a>;</td></tr>
<tr name="23324" id="23324">
<td>23324</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23325" id="23325">
<td>23325</td><td>     <a id="23325c6" class="tk">vuint16_t</a><a id="23325c15" class="tk">:</a></td></tr>
<tr name="23326" id="23326">
<td>23326</td><td>      5;</td></tr>
<tr name="23327" id="23327">
<td>23327</td><td>      <a id="23327c7" class="tk">vuint16_t</a> <a id="23327c17" class="tk">SLOTCNTA</a><a id="23327c25" class="tk">:</a>11;           <span class="ct">/* Slot Counter Value for Channel A */</span></td></tr>
<tr name="23328" id="23328">
<td>23328</td><td>    <span class="br">}</span> <a id="23328c7" class="tk">B</a>;</td></tr>
<tr name="23329" id="23329">
<td>23329</td><td>  <span class="br">}</span> <a id="23329c5" class="tk">FR_SLTCTAR_16B_tag</a>;</td></tr>
<tr name="23330" id="23330">
<td>23330</td><td></td></tr>
<tr name="23331" id="23331">
<td>23331</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Slot Counter Channel B Register */</span></td></tr>
<tr name="23332" id="23332">
<td>23332</td><td>    <a id="23332c5" class="tk">vuint16_t</a> <a id="23332c15" class="tk">R</a>;</td></tr>
<tr name="23333" id="23333">
<td>23333</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23334" id="23334">
<td>23334</td><td>     <a id="23334c6" class="tk">vuint16_t</a><a id="23334c15" class="tk">:</a></td></tr>
<tr name="23335" id="23335">
<td>23335</td><td>      5;</td></tr>
<tr name="23336" id="23336">
<td>23336</td><td>      <a id="23336c7" class="tk">vuint16_t</a> <a id="23336c17" class="tk">SLOTCNTB</a><a id="23336c25" class="tk">:</a>11;           <span class="ct">/* Slot Counter Value for Channel B */</span></td></tr>
<tr name="23337" id="23337">
<td>23337</td><td>    <span class="br">}</span> <a id="23337c7" class="tk">B</a>;</td></tr>
<tr name="23338" id="23338">
<td>23338</td><td>  <span class="br">}</span> <a id="23338c5" class="tk">FR_SLTCTBR_16B_tag</a>;</td></tr>
<tr name="23339" id="23339">
<td>23339</td><td></td></tr>
<tr name="23340" id="23340">
<td>23340</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Rate Correction Value Register */</span></td></tr>
<tr name="23341" id="23341">
<td>23341</td><td>    <a id="23341c5" class="tk">vuint16_t</a> <a id="23341c15" class="tk">R</a>;</td></tr>
<tr name="23342" id="23342">
<td>23342</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23343" id="23343">
<td>23343</td><td>      <a id="23343c7" class="tk">vuint16_t</a> <a id="23343c17" class="tk">RATECORR</a><a id="23343c25" class="tk">:</a>16;           <span class="ct">/* Rate Correction Value */</span></td></tr>
<tr name="23344" id="23344">
<td>23344</td><td>    <span class="br">}</span> <a id="23344c7" class="tk">B</a>;</td></tr>
<tr name="23345" id="23345">
<td>23345</td><td>  <span class="br">}</span> <a id="23345c5" class="tk">FR_RTCORVR_16B_tag</a>;</td></tr>
<tr name="23346" id="23346">
<td>23346</td><td></td></tr>
<tr name="23347" id="23347">
<td>23347</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Offset Correction Value Register */</span></td></tr>
<tr name="23348" id="23348">
<td>23348</td><td>    <a id="23348c5" class="tk">vuint16_t</a> <a id="23348c15" class="tk">R</a>;</td></tr>
<tr name="23349" id="23349">
<td>23349</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23350" id="23350">
<td>23350</td><td>     <a id="23350c6" class="tk">vuint16_t</a><a id="23350c15" class="tk">:</a></td></tr>
<tr name="23351" id="23351">
<td>23351</td><td>      6;</td></tr>
<tr name="23352" id="23352">
<td>23352</td><td>      <a id="23352c7" class="tk">vuint16_t</a> <a id="23352c17" class="tk">OFFSETCORR</a><a id="23352c27" class="tk">:</a>10;         <span class="ct">/* Offset Correction Value */</span></td></tr>
<tr name="23353" id="23353">
<td>23353</td><td>    <span class="br">}</span> <a id="23353c7" class="tk">B</a>;</td></tr>
<tr name="23354" id="23354">
<td>23354</td><td>  <span class="br">}</span> <a id="23354c5" class="tk">FR_OFCORVR_16B_tag</a>;</td></tr>
<tr name="23355" id="23355">
<td>23355</td><td></td></tr>
<tr name="23356" id="23356">
<td>23356</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Combined Interrupt Flag Register */</span></td></tr>
<tr name="23357" id="23357">
<td>23357</td><td>    <a id="23357c5" class="tk">vuint16_t</a> <a id="23357c15" class="tk">R</a>;</td></tr>
<tr name="23358" id="23358">
<td>23358</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23359" id="23359">
<td>23359</td><td>     <a id="23359c6" class="tk">vuint16_t</a><a id="23359c15" class="tk">:</a></td></tr>
<tr name="23360" id="23360">
<td>23360</td><td>      8;</td></tr>
<tr name="23361" id="23361">
<td>23361</td><td></td></tr>
<tr name="23362" id="23362">
<td>23362</td><td><span class="pp">#ifndef</span> <a id="23362c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23363" id="23363">
<td>23363</td><td></td></tr>
<tr name="23364" id="23364">
<td>23364</td><td>      <a id="23364c7" class="tk">vuint16_t</a> <a id="23364c17" class="tk">MIF</a><a id="23364c20" class="tk">:</a>1;                 <span class="ct">/* Module Interrupt Flag */</span></td></tr>
<tr name="23365" id="23365">
<td>23365</td><td></td></tr>
<tr name="23366" id="23366">
<td>23366</td><td><span class="pp">#else</span></td></tr>
<tr name="23367" id="23367">
<td>23367</td><td></td></tr>
<tr name="23368" id="23368">
<td>23368</td><td>      <a id="23368c7" class="tk">vuint16_t</a> <a id="23368c17" class="tk">MIFR</a><a id="23368c21" class="tk">:</a>1;                <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23369" id="23369">
<td>23369</td><td></td></tr>
<tr name="23370" id="23370">
<td>23370</td><td><span class="pp">#endif</span></td></tr>
<tr name="23371" id="23371">
<td>23371</td><td></td></tr>
<tr name="23372" id="23372">
<td>23372</td><td><span class="pp">#ifndef</span> <a id="23372c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23373" id="23373">
<td>23373</td><td></td></tr>
<tr name="23374" id="23374">
<td>23374</td><td>      <a id="23374c7" class="tk">vuint16_t</a> <a id="23374c17" class="tk">PRIF</a><a id="23374c21" class="tk">:</a>1;                <span class="ct">/* Protocol Interrupt Flag */</span></td></tr>
<tr name="23375" id="23375">
<td>23375</td><td></td></tr>
<tr name="23376" id="23376">
<td>23376</td><td><span class="pp">#else</span></td></tr>
<tr name="23377" id="23377">
<td>23377</td><td></td></tr>
<tr name="23378" id="23378">
<td>23378</td><td>      <a id="23378c7" class="tk">vuint16_t</a> <a id="23378c17" class="tk">PRIFR</a><a id="23378c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23379" id="23379">
<td>23379</td><td></td></tr>
<tr name="23380" id="23380">
<td>23380</td><td><span class="pp">#endif</span></td></tr>
<tr name="23381" id="23381">
<td>23381</td><td></td></tr>
<tr name="23382" id="23382">
<td>23382</td><td><span class="pp">#ifndef</span> <a id="23382c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23383" id="23383">
<td>23383</td><td></td></tr>
<tr name="23384" id="23384">
<td>23384</td><td>      <a id="23384c7" class="tk">vuint16_t</a> <a id="23384c17" class="tk">CHIF</a><a id="23384c21" class="tk">:</a>1;                <span class="ct">/* CHI Interrupt Flag */</span></td></tr>
<tr name="23385" id="23385">
<td>23385</td><td></td></tr>
<tr name="23386" id="23386">
<td>23386</td><td><span class="pp">#else</span></td></tr>
<tr name="23387" id="23387">
<td>23387</td><td></td></tr>
<tr name="23388" id="23388">
<td>23388</td><td>      <a id="23388c7" class="tk">vuint16_t</a> <a id="23388c17" class="tk">CHIFR</a><a id="23388c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23389" id="23389">
<td>23389</td><td></td></tr>
<tr name="23390" id="23390">
<td>23390</td><td><span class="pp">#endif</span></td></tr>
<tr name="23391" id="23391">
<td>23391</td><td></td></tr>
<tr name="23392" id="23392">
<td>23392</td><td><span class="pp">#ifndef</span> <a id="23392c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23393" id="23393">
<td>23393</td><td></td></tr>
<tr name="23394" id="23394">
<td>23394</td><td>      <a id="23394c7" class="tk">vuint16_t</a> <a id="23394c17" class="tk">WUPIF</a><a id="23394c22" class="tk">:</a>1;               <span class="ct">/* Wakeup Interrupt Flag */</span></td></tr>
<tr name="23395" id="23395">
<td>23395</td><td></td></tr>
<tr name="23396" id="23396">
<td>23396</td><td><span class="pp">#else</span></td></tr>
<tr name="23397" id="23397">
<td>23397</td><td></td></tr>
<tr name="23398" id="23398">
<td>23398</td><td>      <a id="23398c7" class="tk">vuint16_t</a> <a id="23398c17" class="tk">WUPIFR</a><a id="23398c23" class="tk">:</a>1;              <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23399" id="23399">
<td>23399</td><td></td></tr>
<tr name="23400" id="23400">
<td>23400</td><td><span class="pp">#endif</span></td></tr>
<tr name="23401" id="23401">
<td>23401</td><td></td></tr>
<tr name="23402" id="23402">
<td>23402</td><td><span class="pp">#ifndef</span> <a id="23402c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23403" id="23403">
<td>23403</td><td></td></tr>
<tr name="23404" id="23404">
<td>23404</td><td>      <a id="23404c7" class="tk">vuint16_t</a> <a id="23404c17" class="tk">FAFBIF</a><a id="23404c23" class="tk">:</a>1;              <span class="ct">/* Receive FIFO channel B Almost Full Interrupt Flag */</span></td></tr>
<tr name="23405" id="23405">
<td>23405</td><td></td></tr>
<tr name="23406" id="23406">
<td>23406</td><td><span class="pp">#else</span></td></tr>
<tr name="23407" id="23407">
<td>23407</td><td></td></tr>
<tr name="23408" id="23408">
<td>23408</td><td>      <a id="23408c7" class="tk">vuint16_t</a> <a id="23408c17" class="tk">FNEBIFR</a><a id="23408c24" class="tk">:</a>1;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23409" id="23409">
<td>23409</td><td></td></tr>
<tr name="23410" id="23410">
<td>23410</td><td><span class="pp">#endif</span></td></tr>
<tr name="23411" id="23411">
<td>23411</td><td></td></tr>
<tr name="23412" id="23412">
<td>23412</td><td><span class="pp">#ifndef</span> <a id="23412c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23413" id="23413">
<td>23413</td><td></td></tr>
<tr name="23414" id="23414">
<td>23414</td><td>      <a id="23414c7" class="tk">vuint16_t</a> <a id="23414c17" class="tk">FAFAIF</a><a id="23414c23" class="tk">:</a>1;              <span class="ct">/* Receive FIFO channel A Almost Full Interrupt Flag */</span></td></tr>
<tr name="23415" id="23415">
<td>23415</td><td></td></tr>
<tr name="23416" id="23416">
<td>23416</td><td><span class="pp">#else</span></td></tr>
<tr name="23417" id="23417">
<td>23417</td><td></td></tr>
<tr name="23418" id="23418">
<td>23418</td><td>      <a id="23418c7" class="tk">vuint16_t</a> <a id="23418c17" class="tk">FNEAIFR</a><a id="23418c24" class="tk">:</a>1;             <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23419" id="23419">
<td>23419</td><td></td></tr>
<tr name="23420" id="23420">
<td>23420</td><td><span class="pp">#endif</span></td></tr>
<tr name="23421" id="23421">
<td>23421</td><td></td></tr>
<tr name="23422" id="23422">
<td>23422</td><td><span class="pp">#ifndef</span> <a id="23422c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23423" id="23423">
<td>23423</td><td></td></tr>
<tr name="23424" id="23424">
<td>23424</td><td>      <a id="23424c7" class="tk">vuint16_t</a> <a id="23424c17" class="tk">RBIF</a><a id="23424c21" class="tk">:</a>1;                <span class="ct">/* Receive Message Buffer Interrupt Flag */</span></td></tr>
<tr name="23425" id="23425">
<td>23425</td><td></td></tr>
<tr name="23426" id="23426">
<td>23426</td><td><span class="pp">#else</span></td></tr>
<tr name="23427" id="23427">
<td>23427</td><td></td></tr>
<tr name="23428" id="23428">
<td>23428</td><td>      <a id="23428c7" class="tk">vuint16_t</a> <a id="23428c17" class="tk">RBIFR</a><a id="23428c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23429" id="23429">
<td>23429</td><td></td></tr>
<tr name="23430" id="23430">
<td>23430</td><td><span class="pp">#endif</span></td></tr>
<tr name="23431" id="23431">
<td>23431</td><td></td></tr>
<tr name="23432" id="23432">
<td>23432</td><td><span class="pp">#ifndef</span> <a id="23432c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23433" id="23433">
<td>23433</td><td></td></tr>
<tr name="23434" id="23434">
<td>23434</td><td>      <a id="23434c7" class="tk">vuint16_t</a> <a id="23434c17" class="tk">TBIF</a><a id="23434c21" class="tk">:</a>1;                <span class="ct">/* Transmit Message Buffer Interrupt Flag */</span></td></tr>
<tr name="23435" id="23435">
<td>23435</td><td></td></tr>
<tr name="23436" id="23436">
<td>23436</td><td><span class="pp">#else</span></td></tr>
<tr name="23437" id="23437">
<td>23437</td><td></td></tr>
<tr name="23438" id="23438">
<td>23438</td><td>      <a id="23438c7" class="tk">vuint16_t</a> <a id="23438c17" class="tk">TBIFR</a><a id="23438c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23439" id="23439">
<td>23439</td><td></td></tr>
<tr name="23440" id="23440">
<td>23440</td><td><span class="pp">#endif</span></td></tr>
<tr name="23441" id="23441">
<td>23441</td><td></td></tr>
<tr name="23442" id="23442">
<td>23442</td><td>    <span class="br">}</span> <a id="23442c7" class="tk">B</a>;</td></tr>
<tr name="23443" id="23443">
<td>23443</td><td>  <span class="br">}</span> <a id="23443c5" class="tk">FR_CIFR_16B_tag</a>;</td></tr>
<tr name="23444" id="23444">
<td>23444</td><td></td></tr>
<tr name="23445" id="23445">
<td>23445</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* System Memory Access Time-Out Register */</span></td></tr>
<tr name="23446" id="23446">
<td>23446</td><td>    <a id="23446c5" class="tk">vuint16_t</a> <a id="23446c15" class="tk">R</a>;</td></tr>
<tr name="23447" id="23447">
<td>23447</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23448" id="23448">
<td>23448</td><td>     <a id="23448c6" class="tk">vuint16_t</a><a id="23448c15" class="tk">:</a></td></tr>
<tr name="23449" id="23449">
<td>23449</td><td>      8;</td></tr>
<tr name="23450" id="23450">
<td>23450</td><td>      <a id="23450c7" class="tk">vuint16_t</a> <a id="23450c17" class="tk">TIMEOUT</a><a id="23450c24" class="tk">:</a>8;             <span class="ct">/* Time-Out */</span></td></tr>
<tr name="23451" id="23451">
<td>23451</td><td>    <span class="br">}</span> <a id="23451c7" class="tk">B</a>;</td></tr>
<tr name="23452" id="23452">
<td>23452</td><td>  <span class="br">}</span> <a id="23452c5" class="tk">FR_SYMATOR_16B_tag</a>;</td></tr>
<tr name="23453" id="23453">
<td>23453</td><td></td></tr>
<tr name="23454" id="23454">
<td>23454</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Sync Frame Counter Register */</span></td></tr>
<tr name="23455" id="23455">
<td>23455</td><td>    <a id="23455c5" class="tk">vuint16_t</a> <a id="23455c15" class="tk">R</a>;</td></tr>
<tr name="23456" id="23456">
<td>23456</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23457" id="23457">
<td>23457</td><td>      <a id="23457c7" class="tk">vuint16_t</a> <a id="23457c17" class="tk">SFEVB</a><a id="23457c22" class="tk">:</a>4;               <span class="ct">/* Sync Frames Channel B, even cycle */</span></td></tr>
<tr name="23458" id="23458">
<td>23458</td><td>      <a id="23458c7" class="tk">vuint16_t</a> <a id="23458c17" class="tk">SFEVA</a><a id="23458c22" class="tk">:</a>4;               <span class="ct">/* Sync Frames Channel A, even cycle */</span></td></tr>
<tr name="23459" id="23459">
<td>23459</td><td>      <a id="23459c7" class="tk">vuint16_t</a> <a id="23459c17" class="tk">SFODB</a><a id="23459c22" class="tk">:</a>4;               <span class="ct">/* Sync Frames Channel B, odd cycle */</span></td></tr>
<tr name="23460" id="23460">
<td>23460</td><td>      <a id="23460c7" class="tk">vuint16_t</a> <a id="23460c17" class="tk">SFODA</a><a id="23460c22" class="tk">:</a>4;               <span class="ct">/* Sync Frames Channel A, odd cycle */</span></td></tr>
<tr name="23461" id="23461">
<td>23461</td><td>    <span class="br">}</span> <a id="23461c7" class="tk">B</a>;</td></tr>
<tr name="23462" id="23462">
<td>23462</td><td>  <span class="br">}</span> <a id="23462c5" class="tk">FR_SFCNTR_16B_tag</a>;</td></tr>
<tr name="23463" id="23463">
<td>23463</td><td></td></tr>
<tr name="23464" id="23464">
<td>23464</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Sync Frame Table Offset Register */</span></td></tr>
<tr name="23465" id="23465">
<td>23465</td><td>    <a id="23465c5" class="tk">vuint16_t</a> <a id="23465c15" class="tk">R</a>;</td></tr>
<tr name="23466" id="23466">
<td>23466</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23467" id="23467">
<td>23467</td><td>      <a id="23467c7" class="tk">vuint16_t</a> <a id="23467c17" class="tk">SFT_OFFSET_15_1</a><a id="23467c32" class="tk">:</a>15;    <span class="ct">/* Sync Frame Table Offset */</span></td></tr>
<tr name="23468" id="23468">
<td>23468</td><td>     <a id="23468c6" class="tk">vuint16_t</a><a id="23468c15" class="tk">:</a></td></tr>
<tr name="23469" id="23469">
<td>23469</td><td>      1;</td></tr>
<tr name="23470" id="23470">
<td>23470</td><td>    <span class="br">}</span> <a id="23470c7" class="tk">B</a>;</td></tr>
<tr name="23471" id="23471">
<td>23471</td><td>  <span class="br">}</span> <a id="23471c5" class="tk">FR_SFTOR_16B_tag</a>;</td></tr>
<tr name="23472" id="23472">
<td>23472</td><td></td></tr>
<tr name="23473" id="23473">
<td>23473</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Sync Frame Table Configuration, Control, Status Register */</span></td></tr>
<tr name="23474" id="23474">
<td>23474</td><td>    <a id="23474c5" class="tk">vuint16_t</a> <a id="23474c15" class="tk">R</a>;</td></tr>
<tr name="23475" id="23475">
<td>23475</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23476" id="23476">
<td>23476</td><td>      <a id="23476c7" class="tk">vuint16_t</a> <a id="23476c17" class="tk">ELKT</a><a id="23476c21" class="tk">:</a>1;                <span class="ct">/* Even Cycle Tables Lock/Unlock Trigger */</span></td></tr>
<tr name="23477" id="23477">
<td>23477</td><td>      <a id="23477c7" class="tk">vuint16_t</a> <a id="23477c17" class="tk">OLKT</a><a id="23477c21" class="tk">:</a>1;                <span class="ct">/* Odd Cycle Tables Lock/Unlock Trigger */</span></td></tr>
<tr name="23478" id="23478">
<td>23478</td><td>      <a id="23478c7" class="tk">vuint16_t</a> <a id="23478c17" class="tk">CYCNUM</a><a id="23478c23" class="tk">:</a>6;              <span class="ct">/* Cycle Number */</span></td></tr>
<tr name="23479" id="23479">
<td>23479</td><td>      <a id="23479c7" class="tk">vuint16_t</a> <a id="23479c17" class="tk">ELKS</a><a id="23479c21" class="tk">:</a>1;                <span class="ct">/* Even Cycle Tables Lock Status */</span></td></tr>
<tr name="23480" id="23480">
<td>23480</td><td>      <a id="23480c7" class="tk">vuint16_t</a> <a id="23480c17" class="tk">OLKS</a><a id="23480c21" class="tk">:</a>1;                <span class="ct">/* Odd Cycle Tables Lock Status */</span></td></tr>
<tr name="23481" id="23481">
<td>23481</td><td>      <a id="23481c7" class="tk">vuint16_t</a> <a id="23481c17" class="tk">EVAL</a><a id="23481c21" class="tk">:</a>1;                <span class="ct">/* Even Cycle Tables Valid */</span></td></tr>
<tr name="23482" id="23482">
<td>23482</td><td>      <a id="23482c7" class="tk">vuint16_t</a> <a id="23482c17" class="tk">OVAL</a><a id="23482c21" class="tk">:</a>1;                <span class="ct">/* Odd Cycle Tables Valid */</span></td></tr>
<tr name="23483" id="23483">
<td>23483</td><td>     <a id="23483c6" class="tk">vuint16_t</a><a id="23483c15" class="tk">:</a></td></tr>
<tr name="23484" id="23484">
<td>23484</td><td>      1;</td></tr>
<tr name="23485" id="23485">
<td>23485</td><td>      <a id="23485c7" class="tk">vuint16_t</a> <a id="23485c17" class="tk">OPT</a><a id="23485c20" class="tk">:</a>1;                 <span class="ct">/* One Pair Trigger */</span></td></tr>
<tr name="23486" id="23486">
<td>23486</td><td>      <a id="23486c7" class="tk">vuint16_t</a> <a id="23486c17" class="tk">SDVEN</a><a id="23486c22" class="tk">:</a>1;               <span class="ct">/* Sync Frame Deviation Table Enable */</span></td></tr>
<tr name="23487" id="23487">
<td>23487</td><td></td></tr>
<tr name="23488" id="23488">
<td>23488</td><td><span class="pp">#ifndef</span> <a id="23488c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23489" id="23489">
<td>23489</td><td></td></tr>
<tr name="23490" id="23490">
<td>23490</td><td>      <a id="23490c7" class="tk">vuint16_t</a> <a id="23490c17" class="tk">SIVEN</a><a id="23490c22" class="tk">:</a>1;               <span class="ct">/* Sync Frame ID Table Enable */</span></td></tr>
<tr name="23491" id="23491">
<td>23491</td><td></td></tr>
<tr name="23492" id="23492">
<td>23492</td><td><span class="pp">#else</span></td></tr>
<tr name="23493" id="23493">
<td>23493</td><td></td></tr>
<tr name="23494" id="23494">
<td>23494</td><td>      <a id="23494c7" class="tk">vuint16_t</a> <a id="23494c17" class="tk">SIDEN</a><a id="23494c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23495" id="23495">
<td>23495</td><td></td></tr>
<tr name="23496" id="23496">
<td>23496</td><td><span class="pp">#endif</span></td></tr>
<tr name="23497" id="23497">
<td>23497</td><td></td></tr>
<tr name="23498" id="23498">
<td>23498</td><td>    <span class="br">}</span> <a id="23498c7" class="tk">B</a>;</td></tr>
<tr name="23499" id="23499">
<td>23499</td><td>  <span class="br">}</span> <a id="23499c5" class="tk">FR_SFTCCSR_16B_tag</a>;</td></tr>
<tr name="23500" id="23500">
<td>23500</td><td></td></tr>
<tr name="23501" id="23501">
<td>23501</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Sync Frame ID Rejection Filter */</span></td></tr>
<tr name="23502" id="23502">
<td>23502</td><td>    <a id="23502c5" class="tk">vuint16_t</a> <a id="23502c15" class="tk">R</a>;</td></tr>
<tr name="23503" id="23503">
<td>23503</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23504" id="23504">
<td>23504</td><td>     <a id="23504c6" class="tk">vuint16_t</a><a id="23504c15" class="tk">:</a></td></tr>
<tr name="23505" id="23505">
<td>23505</td><td>      6;</td></tr>
<tr name="23506" id="23506">
<td>23506</td><td>      <a id="23506c7" class="tk">vuint16_t</a> <a id="23506c17" class="tk">SYNFRID</a><a id="23506c24" class="tk">:</a>10;            <span class="ct">/* Sync Frame Rejection ID */</span></td></tr>
<tr name="23507" id="23507">
<td>23507</td><td>    <span class="br">}</span> <a id="23507c7" class="tk">B</a>;</td></tr>
<tr name="23508" id="23508">
<td>23508</td><td>  <span class="br">}</span> <a id="23508c5" class="tk">FR_SFIDRFR_16B_tag</a>;</td></tr>
<tr name="23509" id="23509">
<td>23509</td><td></td></tr>
<tr name="23510" id="23510">
<td>23510</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Sync Frame ID Acceptance Filter Value Register */</span></td></tr>
<tr name="23511" id="23511">
<td>23511</td><td>    <a id="23511c5" class="tk">vuint16_t</a> <a id="23511c15" class="tk">R</a>;</td></tr>
<tr name="23512" id="23512">
<td>23512</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23513" id="23513">
<td>23513</td><td>     <a id="23513c6" class="tk">vuint16_t</a><a id="23513c15" class="tk">:</a></td></tr>
<tr name="23514" id="23514">
<td>23514</td><td>      6;</td></tr>
<tr name="23515" id="23515">
<td>23515</td><td>      <a id="23515c7" class="tk">vuint16_t</a> <a id="23515c17" class="tk">FVAL</a><a id="23515c21" class="tk">:</a>10;               <span class="ct">/* Filter Value */</span></td></tr>
<tr name="23516" id="23516">
<td>23516</td><td>    <span class="br">}</span> <a id="23516c7" class="tk">B</a>;</td></tr>
<tr name="23517" id="23517">
<td>23517</td><td>  <span class="br">}</span> <a id="23517c5" class="tk">FR_SFIDAFVR_16B_tag</a>;</td></tr>
<tr name="23518" id="23518">
<td>23518</td><td></td></tr>
<tr name="23519" id="23519">
<td>23519</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Sync Frame ID Acceptance Filter Mask Register */</span></td></tr>
<tr name="23520" id="23520">
<td>23520</td><td>    <a id="23520c5" class="tk">vuint16_t</a> <a id="23520c15" class="tk">R</a>;</td></tr>
<tr name="23521" id="23521">
<td>23521</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23522" id="23522">
<td>23522</td><td>     <a id="23522c6" class="tk">vuint16_t</a><a id="23522c15" class="tk">:</a></td></tr>
<tr name="23523" id="23523">
<td>23523</td><td>      6;</td></tr>
<tr name="23524" id="23524">
<td>23524</td><td>      <a id="23524c7" class="tk">vuint16_t</a> <a id="23524c17" class="tk">FMSK</a><a id="23524c21" class="tk">:</a>10;               <span class="ct">/* Filter Mask */</span></td></tr>
<tr name="23525" id="23525">
<td>23525</td><td>    <span class="br">}</span> <a id="23525c7" class="tk">B</a>;</td></tr>
<tr name="23526" id="23526">
<td>23526</td><td>  <span class="br">}</span> <a id="23526c5" class="tk">FR_SFIDAFMR_16B_tag</a>;</td></tr>
<tr name="23527" id="23527">
<td>23527</td><td></td></tr>
<tr name="23528" id="23528">
<td>23528</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Network Management Vector Register0 */</span></td></tr>
<tr name="23529" id="23529">
<td>23529</td><td>    <a id="23529c5" class="tk">vuint16_t</a> <a id="23529c15" class="tk">R</a>;</td></tr>
<tr name="23530" id="23530">
<td>23530</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23531" id="23531">
<td>23531</td><td>      <a id="23531c7" class="tk">vuint16_t</a> <a id="23531c17" class="tk">NMVP_15_8</a><a id="23531c26" class="tk">:</a>8;           <span class="ct">/* Network Management Vector Part */</span></td></tr>
<tr name="23532" id="23532">
<td>23532</td><td>      <a id="23532c7" class="tk">vuint16_t</a> <a id="23532c17" class="tk">NMVP_7_0</a><a id="23532c25" class="tk">:</a>8;            <span class="ct">/* Network Management Vector Part */</span></td></tr>
<tr name="23533" id="23533">
<td>23533</td><td>    <span class="br">}</span> <a id="23533c7" class="tk">B</a>;</td></tr>
<tr name="23534" id="23534">
<td>23534</td><td>  <span class="br">}</span> <a id="23534c5" class="tk">FR_NMVR0_16B_tag</a>;</td></tr>
<tr name="23535" id="23535">
<td>23535</td><td></td></tr>
<tr name="23536" id="23536">
<td>23536</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Network Management Vector Register1 */</span></td></tr>
<tr name="23537" id="23537">
<td>23537</td><td>    <a id="23537c5" class="tk">vuint16_t</a> <a id="23537c15" class="tk">R</a>;</td></tr>
<tr name="23538" id="23538">
<td>23538</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23539" id="23539">
<td>23539</td><td>      <a id="23539c7" class="tk">vuint16_t</a> <a id="23539c17" class="tk">NMVP_15_8</a><a id="23539c26" class="tk">:</a>8;           <span class="ct">/* Network Management Vector Part */</span></td></tr>
<tr name="23540" id="23540">
<td>23540</td><td>      <a id="23540c7" class="tk">vuint16_t</a> <a id="23540c17" class="tk">NMVP_7_0</a><a id="23540c25" class="tk">:</a>8;            <span class="ct">/* Network Management Vector Part */</span></td></tr>
<tr name="23541" id="23541">
<td>23541</td><td>    <span class="br">}</span> <a id="23541c7" class="tk">B</a>;</td></tr>
<tr name="23542" id="23542">
<td>23542</td><td>  <span class="br">}</span> <a id="23542c5" class="tk">FR_NMVR1_16B_tag</a>;</td></tr>
<tr name="23543" id="23543">
<td>23543</td><td></td></tr>
<tr name="23544" id="23544">
<td>23544</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Network Management Vector Register2 */</span></td></tr>
<tr name="23545" id="23545">
<td>23545</td><td>    <a id="23545c5" class="tk">vuint16_t</a> <a id="23545c15" class="tk">R</a>;</td></tr>
<tr name="23546" id="23546">
<td>23546</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23547" id="23547">
<td>23547</td><td>      <a id="23547c7" class="tk">vuint16_t</a> <a id="23547c17" class="tk">NMVP_15_8</a><a id="23547c26" class="tk">:</a>8;           <span class="ct">/* Network Management Vector Part */</span></td></tr>
<tr name="23548" id="23548">
<td>23548</td><td>      <a id="23548c7" class="tk">vuint16_t</a> <a id="23548c17" class="tk">NMVP_7_0</a><a id="23548c25" class="tk">:</a>8;            <span class="ct">/* Network Management Vector Part */</span></td></tr>
<tr name="23549" id="23549">
<td>23549</td><td>    <span class="br">}</span> <a id="23549c7" class="tk">B</a>;</td></tr>
<tr name="23550" id="23550">
<td>23550</td><td>  <span class="br">}</span> <a id="23550c5" class="tk">FR_NMVR2_16B_tag</a>;</td></tr>
<tr name="23551" id="23551">
<td>23551</td><td></td></tr>
<tr name="23552" id="23552">
<td>23552</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Network Management Vector Register3 */</span></td></tr>
<tr name="23553" id="23553">
<td>23553</td><td>    <a id="23553c5" class="tk">vuint16_t</a> <a id="23553c15" class="tk">R</a>;</td></tr>
<tr name="23554" id="23554">
<td>23554</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23555" id="23555">
<td>23555</td><td>      <a id="23555c7" class="tk">vuint16_t</a> <a id="23555c17" class="tk">NMVP_15_8</a><a id="23555c26" class="tk">:</a>8;           <span class="ct">/* Network Management Vector Part */</span></td></tr>
<tr name="23556" id="23556">
<td>23556</td><td>      <a id="23556c7" class="tk">vuint16_t</a> <a id="23556c17" class="tk">NMVP_7_0</a><a id="23556c25" class="tk">:</a>8;            <span class="ct">/* Network Management Vector Part */</span></td></tr>
<tr name="23557" id="23557">
<td>23557</td><td>    <span class="br">}</span> <a id="23557c7" class="tk">B</a>;</td></tr>
<tr name="23558" id="23558">
<td>23558</td><td>  <span class="br">}</span> <a id="23558c5" class="tk">FR_NMVR3_16B_tag</a>;</td></tr>
<tr name="23559" id="23559">
<td>23559</td><td></td></tr>
<tr name="23560" id="23560">
<td>23560</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Network Management Vector Register4 */</span></td></tr>
<tr name="23561" id="23561">
<td>23561</td><td>    <a id="23561c5" class="tk">vuint16_t</a> <a id="23561c15" class="tk">R</a>;</td></tr>
<tr name="23562" id="23562">
<td>23562</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23563" id="23563">
<td>23563</td><td>      <a id="23563c7" class="tk">vuint16_t</a> <a id="23563c17" class="tk">NMVP_15_8</a><a id="23563c26" class="tk">:</a>8;           <span class="ct">/* Network Management Vector Part */</span></td></tr>
<tr name="23564" id="23564">
<td>23564</td><td>      <a id="23564c7" class="tk">vuint16_t</a> <a id="23564c17" class="tk">NMVP_7_0</a><a id="23564c25" class="tk">:</a>8;            <span class="ct">/* Network Management Vector Part */</span></td></tr>
<tr name="23565" id="23565">
<td>23565</td><td>    <span class="br">}</span> <a id="23565c7" class="tk">B</a>;</td></tr>
<tr name="23566" id="23566">
<td>23566</td><td>  <span class="br">}</span> <a id="23566c5" class="tk">FR_NMVR4_16B_tag</a>;</td></tr>
<tr name="23567" id="23567">
<td>23567</td><td></td></tr>
<tr name="23568" id="23568">
<td>23568</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Network Management Vector Register5 */</span></td></tr>
<tr name="23569" id="23569">
<td>23569</td><td>    <a id="23569c5" class="tk">vuint16_t</a> <a id="23569c15" class="tk">R</a>;</td></tr>
<tr name="23570" id="23570">
<td>23570</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23571" id="23571">
<td>23571</td><td>      <a id="23571c7" class="tk">vuint16_t</a> <a id="23571c17" class="tk">NMVP_15_8</a><a id="23571c26" class="tk">:</a>8;           <span class="ct">/* Network Management Vector Part */</span></td></tr>
<tr name="23572" id="23572">
<td>23572</td><td>      <a id="23572c7" class="tk">vuint16_t</a> <a id="23572c17" class="tk">NMVP_7_0</a><a id="23572c25" class="tk">:</a>8;            <span class="ct">/* Network Management Vector Part */</span></td></tr>
<tr name="23573" id="23573">
<td>23573</td><td>    <span class="br">}</span> <a id="23573c7" class="tk">B</a>;</td></tr>
<tr name="23574" id="23574">
<td>23574</td><td>  <span class="br">}</span> <a id="23574c5" class="tk">FR_NMVR5_16B_tag</a>;</td></tr>
<tr name="23575" id="23575">
<td>23575</td><td></td></tr>
<tr name="23576" id="23576">
<td>23576</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Network Management Vector Length Register */</span></td></tr>
<tr name="23577" id="23577">
<td>23577</td><td>    <a id="23577c5" class="tk">vuint16_t</a> <a id="23577c15" class="tk">R</a>;</td></tr>
<tr name="23578" id="23578">
<td>23578</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23579" id="23579">
<td>23579</td><td>     <a id="23579c6" class="tk">vuint16_t</a><a id="23579c15" class="tk">:</a></td></tr>
<tr name="23580" id="23580">
<td>23580</td><td>      12;</td></tr>
<tr name="23581" id="23581">
<td>23581</td><td>      <a id="23581c7" class="tk">vuint16_t</a> <a id="23581c17" class="tk">NMVL</a><a id="23581c21" class="tk">:</a>4;                <span class="ct">/* Network Management Vector Length */</span></td></tr>
<tr name="23582" id="23582">
<td>23582</td><td>    <span class="br">}</span> <a id="23582c7" class="tk">B</a>;</td></tr>
<tr name="23583" id="23583">
<td>23583</td><td>  <span class="br">}</span> <a id="23583c5" class="tk">FR_NMVLR_16B_tag</a>;</td></tr>
<tr name="23584" id="23584">
<td>23584</td><td></td></tr>
<tr name="23585" id="23585">
<td>23585</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Timer Configuration and Control Register */</span></td></tr>
<tr name="23586" id="23586">
<td>23586</td><td>    <a id="23586c5" class="tk">vuint16_t</a> <a id="23586c15" class="tk">R</a>;</td></tr>
<tr name="23587" id="23587">
<td>23587</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23588" id="23588">
<td>23588</td><td>     <a id="23588c6" class="tk">vuint16_t</a><a id="23588c15" class="tk">:</a></td></tr>
<tr name="23589" id="23589">
<td>23589</td><td>      2;</td></tr>
<tr name="23590" id="23590">
<td>23590</td><td></td></tr>
<tr name="23591" id="23591">
<td>23591</td><td><span class="pp">#ifndef</span> <a id="23591c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23592" id="23592">
<td>23592</td><td></td></tr>
<tr name="23593" id="23593">
<td>23593</td><td>      <a id="23593c7" class="tk">vuint16_t</a> <a id="23593c17" class="tk">T2_CFG</a><a id="23593c23" class="tk">:</a>1;              <span class="ct">/* Timer T2 Configuration */</span></td></tr>
<tr name="23594" id="23594">
<td>23594</td><td></td></tr>
<tr name="23595" id="23595">
<td>23595</td><td><span class="pp">#else</span></td></tr>
<tr name="23596" id="23596">
<td>23596</td><td></td></tr>
<tr name="23597" id="23597">
<td>23597</td><td>      <a id="23597c7" class="tk">vuint16_t</a> <a id="23597c17" class="tk">T2CFG</a><a id="23597c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23598" id="23598">
<td>23598</td><td></td></tr>
<tr name="23599" id="23599">
<td>23599</td><td><span class="pp">#endif</span></td></tr>
<tr name="23600" id="23600">
<td>23600</td><td></td></tr>
<tr name="23601" id="23601">
<td>23601</td><td><span class="pp">#ifndef</span> <a id="23601c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23602" id="23602">
<td>23602</td><td></td></tr>
<tr name="23603" id="23603">
<td>23603</td><td>      <a id="23603c7" class="tk">vuint16_t</a> <a id="23603c17" class="tk">T2_REP</a><a id="23603c23" class="tk">:</a>1;              <span class="ct">/* Timer T2 Repetitive Mode */</span></td></tr>
<tr name="23604" id="23604">
<td>23604</td><td></td></tr>
<tr name="23605" id="23605">
<td>23605</td><td><span class="pp">#else</span></td></tr>
<tr name="23606" id="23606">
<td>23606</td><td></td></tr>
<tr name="23607" id="23607">
<td>23607</td><td>      <a id="23607c7" class="tk">vuint16_t</a> <a id="23607c17" class="tk">T2REP</a><a id="23607c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23608" id="23608">
<td>23608</td><td></td></tr>
<tr name="23609" id="23609">
<td>23609</td><td><span class="pp">#endif</span></td></tr>
<tr name="23610" id="23610">
<td>23610</td><td></td></tr>
<tr name="23611" id="23611">
<td>23611</td><td>     <a id="23611c6" class="tk">vuint16_t</a><a id="23611c15" class="tk">:</a></td></tr>
<tr name="23612" id="23612">
<td>23612</td><td>      1;</td></tr>
<tr name="23613" id="23613">
<td>23613</td><td>      <a id="23613c7" class="tk">vuint16_t</a> <a id="23613c17" class="tk">T2SP</a><a id="23613c21" class="tk">:</a>1;                <span class="ct">/* Timer T2 Stop */</span></td></tr>
<tr name="23614" id="23614">
<td>23614</td><td>      <a id="23614c7" class="tk">vuint16_t</a> <a id="23614c17" class="tk">T2TR</a><a id="23614c21" class="tk">:</a>1;                <span class="ct">/* Timer T2 Trigger */</span></td></tr>
<tr name="23615" id="23615">
<td>23615</td><td>      <a id="23615c7" class="tk">vuint16_t</a> <a id="23615c17" class="tk">T2ST</a><a id="23615c21" class="tk">:</a>1;                <span class="ct">/* Timer T2 State */</span></td></tr>
<tr name="23616" id="23616">
<td>23616</td><td>     <a id="23616c6" class="tk">vuint16_t</a><a id="23616c15" class="tk">:</a></td></tr>
<tr name="23617" id="23617">
<td>23617</td><td>      3;</td></tr>
<tr name="23618" id="23618">
<td>23618</td><td></td></tr>
<tr name="23619" id="23619">
<td>23619</td><td><span class="pp">#ifndef</span> <a id="23619c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23620" id="23620">
<td>23620</td><td></td></tr>
<tr name="23621" id="23621">
<td>23621</td><td>      <a id="23621c7" class="tk">vuint16_t</a> <a id="23621c17" class="tk">T1_REP</a><a id="23621c23" class="tk">:</a>1;              <span class="ct">/* Timer T1 Repetitive Mode */</span></td></tr>
<tr name="23622" id="23622">
<td>23622</td><td></td></tr>
<tr name="23623" id="23623">
<td>23623</td><td><span class="pp">#else</span></td></tr>
<tr name="23624" id="23624">
<td>23624</td><td></td></tr>
<tr name="23625" id="23625">
<td>23625</td><td>      <a id="23625c7" class="tk">vuint16_t</a> <a id="23625c17" class="tk">T1REP</a><a id="23625c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23626" id="23626">
<td>23626</td><td></td></tr>
<tr name="23627" id="23627">
<td>23627</td><td><span class="pp">#endif</span></td></tr>
<tr name="23628" id="23628">
<td>23628</td><td></td></tr>
<tr name="23629" id="23629">
<td>23629</td><td>     <a id="23629c6" class="tk">vuint16_t</a><a id="23629c15" class="tk">:</a></td></tr>
<tr name="23630" id="23630">
<td>23630</td><td>      1;</td></tr>
<tr name="23631" id="23631">
<td>23631</td><td>      <a id="23631c7" class="tk">vuint16_t</a> <a id="23631c17" class="tk">T1SP</a><a id="23631c21" class="tk">:</a>1;                <span class="ct">/* Timer T1 Stop */</span></td></tr>
<tr name="23632" id="23632">
<td>23632</td><td>      <a id="23632c7" class="tk">vuint16_t</a> <a id="23632c17" class="tk">T1TR</a><a id="23632c21" class="tk">:</a>1;                <span class="ct">/* Timer T1 Trigger */</span></td></tr>
<tr name="23633" id="23633">
<td>23633</td><td>      <a id="23633c7" class="tk">vuint16_t</a> <a id="23633c17" class="tk">T1ST</a><a id="23633c21" class="tk">:</a>1;                <span class="ct">/* Timer T1 State */</span></td></tr>
<tr name="23634" id="23634">
<td>23634</td><td>    <span class="br">}</span> <a id="23634c7" class="tk">B</a>;</td></tr>
<tr name="23635" id="23635">
<td>23635</td><td>  <span class="br">}</span> <a id="23635c5" class="tk">FR_TICCR_16B_tag</a>;</td></tr>
<tr name="23636" id="23636">
<td>23636</td><td></td></tr>
<tr name="23637" id="23637">
<td>23637</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Timer 1 Cycle Set Register */</span></td></tr>
<tr name="23638" id="23638">
<td>23638</td><td>    <a id="23638c5" class="tk">vuint16_t</a> <a id="23638c15" class="tk">R</a>;</td></tr>
<tr name="23639" id="23639">
<td>23639</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23640" id="23640">
<td>23640</td><td>     <a id="23640c6" class="tk">vuint16_t</a><a id="23640c15" class="tk">:</a></td></tr>
<tr name="23641" id="23641">
<td>23641</td><td>      2;</td></tr>
<tr name="23642" id="23642">
<td>23642</td><td></td></tr>
<tr name="23643" id="23643">
<td>23643</td><td><span class="pp">#ifndef</span> <a id="23643c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23644" id="23644">
<td>23644</td><td></td></tr>
<tr name="23645" id="23645">
<td>23645</td><td>      <a id="23645c7" class="tk">vuint16_t</a> <a id="23645c17" class="tk">T1_CYC_VAL</a><a id="23645c27" class="tk">:</a>6;          <span class="ct">/* Timer T1 Cycle Filter Value */</span></td></tr>
<tr name="23646" id="23646">
<td>23646</td><td></td></tr>
<tr name="23647" id="23647">
<td>23647</td><td><span class="pp">#else</span></td></tr>
<tr name="23648" id="23648">
<td>23648</td><td></td></tr>
<tr name="23649" id="23649">
<td>23649</td><td>      <a id="23649c7" class="tk">vuint16_t</a> <a id="23649c17" class="tk">TI1CYCVAL</a><a id="23649c26" class="tk">:</a>6;           <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23650" id="23650">
<td>23650</td><td></td></tr>
<tr name="23651" id="23651">
<td>23651</td><td><span class="pp">#endif</span></td></tr>
<tr name="23652" id="23652">
<td>23652</td><td></td></tr>
<tr name="23653" id="23653">
<td>23653</td><td>     <a id="23653c6" class="tk">vuint16_t</a><a id="23653c15" class="tk">:</a></td></tr>
<tr name="23654" id="23654">
<td>23654</td><td>      2;</td></tr>
<tr name="23655" id="23655">
<td>23655</td><td></td></tr>
<tr name="23656" id="23656">
<td>23656</td><td><span class="pp">#ifndef</span> <a id="23656c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23657" id="23657">
<td>23657</td><td></td></tr>
<tr name="23658" id="23658">
<td>23658</td><td>      <a id="23658c7" class="tk">vuint16_t</a> <a id="23658c17" class="tk">T1_CYC_MSK</a><a id="23658c27" class="tk">:</a>6;          <span class="ct">/* Timer T1 Cycle Filter Mask */</span></td></tr>
<tr name="23659" id="23659">
<td>23659</td><td></td></tr>
<tr name="23660" id="23660">
<td>23660</td><td><span class="pp">#else</span></td></tr>
<tr name="23661" id="23661">
<td>23661</td><td></td></tr>
<tr name="23662" id="23662">
<td>23662</td><td>      <a id="23662c7" class="tk">vuint16_t</a> <a id="23662c17" class="tk">TI1CYCMSK</a><a id="23662c26" class="tk">:</a>6;           <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23663" id="23663">
<td>23663</td><td></td></tr>
<tr name="23664" id="23664">
<td>23664</td><td><span class="pp">#endif</span></td></tr>
<tr name="23665" id="23665">
<td>23665</td><td></td></tr>
<tr name="23666" id="23666">
<td>23666</td><td>    <span class="br">}</span> <a id="23666c7" class="tk">B</a>;</td></tr>
<tr name="23667" id="23667">
<td>23667</td><td>  <span class="br">}</span> <a id="23667c5" class="tk">FR_TI1CYSR_16B_tag</a>;</td></tr>
<tr name="23668" id="23668">
<td>23668</td><td></td></tr>
<tr name="23669" id="23669">
<td>23669</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Timer 1 Macrotick Offset Register */</span></td></tr>
<tr name="23670" id="23670">
<td>23670</td><td>    <a id="23670c5" class="tk">vuint16_t</a> <a id="23670c15" class="tk">R</a>;</td></tr>
<tr name="23671" id="23671">
<td>23671</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23672" id="23672">
<td>23672</td><td>     <a id="23672c6" class="tk">vuint16_t</a><a id="23672c15" class="tk">:</a></td></tr>
<tr name="23673" id="23673">
<td>23673</td><td>      2;</td></tr>
<tr name="23674" id="23674">
<td>23674</td><td>      <a id="23674c7" class="tk">vuint16_t</a> <a id="23674c17" class="tk">T1_MTOFFSET</a><a id="23674c28" class="tk">:</a>14;        <span class="ct">/* Timer 1 Macrotick Offset */</span></td></tr>
<tr name="23675" id="23675">
<td>23675</td><td>    <span class="br">}</span> <a id="23675c7" class="tk">B</a>;</td></tr>
<tr name="23676" id="23676">
<td>23676</td><td>  <span class="br">}</span> <a id="23676c5" class="tk">FR_TI1MTOR_16B_tag</a>;</td></tr>
<tr name="23677" id="23677">
<td>23677</td><td></td></tr>
<tr name="23678" id="23678">
<td>23678</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Timer 2 Configuration Register 0 */</span></td></tr>
<tr name="23679" id="23679">
<td>23679</td><td>    <a id="23679c5" class="tk">vuint16_t</a> <a id="23679c15" class="tk">R</a>;</td></tr>
<tr name="23680" id="23680">
<td>23680</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23681" id="23681">
<td>23681</td><td>     <a id="23681c6" class="tk">vuint16_t</a><a id="23681c15" class="tk">:</a></td></tr>
<tr name="23682" id="23682">
<td>23682</td><td>      2;</td></tr>
<tr name="23683" id="23683">
<td>23683</td><td>      <a id="23683c7" class="tk">vuint16_t</a> <a id="23683c17" class="tk">T2_CYC_VAL</a><a id="23683c27" class="tk">:</a>6;          <span class="ct">/* Timer T2 Cycle Filter Value */</span></td></tr>
<tr name="23684" id="23684">
<td>23684</td><td>     <a id="23684c6" class="tk">vuint16_t</a><a id="23684c15" class="tk">:</a></td></tr>
<tr name="23685" id="23685">
<td>23685</td><td>      2;</td></tr>
<tr name="23686" id="23686">
<td>23686</td><td>      <a id="23686c7" class="tk">vuint16_t</a> <a id="23686c17" class="tk">T2_CYC_MSK</a><a id="23686c27" class="tk">:</a>6;          <span class="ct">/* Timer T2 Cycle Filter Mask */</span></td></tr>
<tr name="23687" id="23687">
<td>23687</td><td>    <span class="br">}</span> <a id="23687c7" class="tk">B</a>;</td></tr>
<tr name="23688" id="23688">
<td>23688</td><td>  <span class="br">}</span> <a id="23688c5" class="tk">FR_TI2CR0_16B_tag</a>;</td></tr>
<tr name="23689" id="23689">
<td>23689</td><td></td></tr>
<tr name="23690" id="23690">
<td>23690</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Timer 2 Configuration Register 1 */</span></td></tr>
<tr name="23691" id="23691">
<td>23691</td><td>    <a id="23691c5" class="tk">vuint16_t</a> <a id="23691c15" class="tk">R</a>;</td></tr>
<tr name="23692" id="23692">
<td>23692</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23693" id="23693">
<td>23693</td><td>      <a id="23693c7" class="tk">vuint16_t</a> <a id="23693c17" class="tk">T2_MTCNT</a><a id="23693c25" class="tk">:</a>16;           <span class="ct">/* Timer T2 Macrotick Offset */</span></td></tr>
<tr name="23694" id="23694">
<td>23694</td><td>    <span class="br">}</span> <a id="23694c7" class="tk">B</a>;</td></tr>
<tr name="23695" id="23695">
<td>23695</td><td>  <span class="br">}</span> <a id="23695c5" class="tk">FR_TI2CR1_16B_tag</a>;</td></tr>
<tr name="23696" id="23696">
<td>23696</td><td></td></tr>
<tr name="23697" id="23697">
<td>23697</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Slot Status Selection Register */</span></td></tr>
<tr name="23698" id="23698">
<td>23698</td><td>    <a id="23698c5" class="tk">vuint16_t</a> <a id="23698c15" class="tk">R</a>;</td></tr>
<tr name="23699" id="23699">
<td>23699</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23700" id="23700">
<td>23700</td><td>      <a id="23700c7" class="tk">vuint16_t</a> <a id="23700c17" class="tk">WMD</a><a id="23700c20" class="tk">:</a>1;                 <span class="ct">/* Write Mode */</span></td></tr>
<tr name="23701" id="23701">
<td>23701</td><td>     <a id="23701c6" class="tk">vuint16_t</a><a id="23701c15" class="tk">:</a></td></tr>
<tr name="23702" id="23702">
<td>23702</td><td>      1;</td></tr>
<tr name="23703" id="23703">
<td>23703</td><td>      <a id="23703c7" class="tk">vuint16_t</a> <a id="23703c17" class="tk">SEL</a><a id="23703c20" class="tk">:</a>2;                 <span class="ct">/* Selector */</span></td></tr>
<tr name="23704" id="23704">
<td>23704</td><td>     <a id="23704c6" class="tk">vuint16_t</a><a id="23704c15" class="tk">:</a></td></tr>
<tr name="23705" id="23705">
<td>23705</td><td>      1;</td></tr>
<tr name="23706" id="23706">
<td>23706</td><td>      <a id="23706c7" class="tk">vuint16_t</a> <a id="23706c17" class="tk">SLOTNUMBER</a><a id="23706c27" class="tk">:</a>11;         <span class="ct">/* Slot Number */</span></td></tr>
<tr name="23707" id="23707">
<td>23707</td><td>    <span class="br">}</span> <a id="23707c7" class="tk">B</a>;</td></tr>
<tr name="23708" id="23708">
<td>23708</td><td>  <span class="br">}</span> <a id="23708c5" class="tk">FR_SSSR_16B_tag</a>;</td></tr>
<tr name="23709" id="23709">
<td>23709</td><td></td></tr>
<tr name="23710" id="23710">
<td>23710</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Slot Status Counter Condition Register */</span></td></tr>
<tr name="23711" id="23711">
<td>23711</td><td>    <a id="23711c5" class="tk">vuint16_t</a> <a id="23711c15" class="tk">R</a>;</td></tr>
<tr name="23712" id="23712">
<td>23712</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23713" id="23713">
<td>23713</td><td>      <a id="23713c7" class="tk">vuint16_t</a> <a id="23713c17" class="tk">WMD</a><a id="23713c20" class="tk">:</a>1;                 <span class="ct">/* Write Mode */</span></td></tr>
<tr name="23714" id="23714">
<td>23714</td><td>     <a id="23714c6" class="tk">vuint16_t</a><a id="23714c15" class="tk">:</a></td></tr>
<tr name="23715" id="23715">
<td>23715</td><td>      1;</td></tr>
<tr name="23716" id="23716">
<td>23716</td><td>      <a id="23716c7" class="tk">vuint16_t</a> <a id="23716c17" class="tk">SEL</a><a id="23716c20" class="tk">:</a>2;                 <span class="ct">/* Selector */</span></td></tr>
<tr name="23717" id="23717">
<td>23717</td><td>     <a id="23717c6" class="tk">vuint16_t</a><a id="23717c15" class="tk">:</a></td></tr>
<tr name="23718" id="23718">
<td>23718</td><td>      1;</td></tr>
<tr name="23719" id="23719">
<td>23719</td><td>      <a id="23719c7" class="tk">vuint16_t</a> <a id="23719c17" class="tk">CNTCFG</a><a id="23719c23" class="tk">:</a>2;              <span class="ct">/* Counter Configuration */</span></td></tr>
<tr name="23720" id="23720">
<td>23720</td><td>      <a id="23720c7" class="tk">vuint16_t</a> <a id="23720c17" class="tk">MCY</a><a id="23720c20" class="tk">:</a>1;                 <span class="ct">/* Multi Cycle Selection */</span></td></tr>
<tr name="23721" id="23721">
<td>23721</td><td>      <a id="23721c7" class="tk">vuint16_t</a> <a id="23721c17" class="tk">VFR</a><a id="23721c20" class="tk">:</a>1;                 <span class="ct">/* Valid Frame Restriction */</span></td></tr>
<tr name="23722" id="23722">
<td>23722</td><td>      <a id="23722c7" class="tk">vuint16_t</a> <a id="23722c17" class="tk">SYF</a><a id="23722c20" class="tk">:</a>1;                 <span class="ct">/* Sync Frame Restriction */</span></td></tr>
<tr name="23723" id="23723">
<td>23723</td><td>      <a id="23723c7" class="tk">vuint16_t</a> <a id="23723c17" class="tk">NUF</a><a id="23723c20" class="tk">:</a>1;                 <span class="ct">/* Null Frame Restriction */</span></td></tr>
<tr name="23724" id="23724">
<td>23724</td><td>      <a id="23724c7" class="tk">vuint16_t</a> <a id="23724c17" class="tk">SUF</a><a id="23724c20" class="tk">:</a>1;                 <span class="ct">/* Startup Frame Restriction */</span></td></tr>
<tr name="23725" id="23725">
<td>23725</td><td>      <a id="23725c7" class="tk">vuint16_t</a> <a id="23725c17" class="tk">STATUSMASK</a><a id="23725c27" class="tk">:</a>4;          <span class="ct">/* Slot Status Mask */</span></td></tr>
<tr name="23726" id="23726">
<td>23726</td><td>    <span class="br">}</span> <a id="23726c7" class="tk">B</a>;</td></tr>
<tr name="23727" id="23727">
<td>23727</td><td>  <span class="br">}</span> <a id="23727c5" class="tk">FR_SSCCR_16B_tag</a>;</td></tr>
<tr name="23728" id="23728">
<td>23728</td><td></td></tr>
<tr name="23729" id="23729">
<td>23729</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Slot Status Register */</span></td></tr>
<tr name="23730" id="23730">
<td>23730</td><td>    <a id="23730c5" class="tk">vuint16_t</a> <a id="23730c15" class="tk">R</a>;</td></tr>
<tr name="23731" id="23731">
<td>23731</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23732" id="23732">
<td>23732</td><td>      <a id="23732c7" class="tk">vuint16_t</a> <a id="23732c17" class="tk">VFB</a><a id="23732c20" class="tk">:</a>1;                 <span class="ct">/* Valid Frame on Channel B */</span></td></tr>
<tr name="23733" id="23733">
<td>23733</td><td>      <a id="23733c7" class="tk">vuint16_t</a> <a id="23733c17" class="tk">SYB</a><a id="23733c20" class="tk">:</a>1;                 <span class="ct">/* Sync Frame Indicator Channel B */</span></td></tr>
<tr name="23734" id="23734">
<td>23734</td><td>      <a id="23734c7" class="tk">vuint16_t</a> <a id="23734c17" class="tk">NFB</a><a id="23734c20" class="tk">:</a>1;                 <span class="ct">/* Null Frame Indicator Channel B */</span></td></tr>
<tr name="23735" id="23735">
<td>23735</td><td>      <a id="23735c7" class="tk">vuint16_t</a> <a id="23735c17" class="tk">SUB</a><a id="23735c20" class="tk">:</a>1;                 <span class="ct">/* Startup Frame Indicator Channel B */</span></td></tr>
<tr name="23736" id="23736">
<td>23736</td><td>      <a id="23736c7" class="tk">vuint16_t</a> <a id="23736c17" class="tk">SEB</a><a id="23736c20" class="tk">:</a>1;                 <span class="ct">/* Syntax Error on Channel B */</span></td></tr>
<tr name="23737" id="23737">
<td>23737</td><td>      <a id="23737c7" class="tk">vuint16_t</a> <a id="23737c17" class="tk">CEB</a><a id="23737c20" class="tk">:</a>1;                 <span class="ct">/* Content Error on Channel B */</span></td></tr>
<tr name="23738" id="23738">
<td>23738</td><td>      <a id="23738c7" class="tk">vuint16_t</a> <a id="23738c17" class="tk">BVB</a><a id="23738c20" class="tk">:</a>1;                 <span class="ct">/* Boundary Violation on Channel B */</span></td></tr>
<tr name="23739" id="23739">
<td>23739</td><td>      <a id="23739c7" class="tk">vuint16_t</a> <a id="23739c17" class="tk">TCB</a><a id="23739c20" class="tk">:</a>1;                 <span class="ct">/* Transmission Conflict on Channel B */</span></td></tr>
<tr name="23740" id="23740">
<td>23740</td><td>      <a id="23740c7" class="tk">vuint16_t</a> <a id="23740c17" class="tk">VFA</a><a id="23740c20" class="tk">:</a>1;                 <span class="ct">/* Valid Frame on Channel A */</span></td></tr>
<tr name="23741" id="23741">
<td>23741</td><td>      <a id="23741c7" class="tk">vuint16_t</a> <a id="23741c17" class="tk">SYA</a><a id="23741c20" class="tk">:</a>1;                 <span class="ct">/* Sync Frame Indicator Channel A */</span></td></tr>
<tr name="23742" id="23742">
<td>23742</td><td>      <a id="23742c7" class="tk">vuint16_t</a> <a id="23742c17" class="tk">NFA</a><a id="23742c20" class="tk">:</a>1;                 <span class="ct">/* Null Frame Indicator Channel A */</span></td></tr>
<tr name="23743" id="23743">
<td>23743</td><td>      <a id="23743c7" class="tk">vuint16_t</a> <a id="23743c17" class="tk">SUA</a><a id="23743c20" class="tk">:</a>1;                 <span class="ct">/* Startup Frame Indicator Channel A */</span></td></tr>
<tr name="23744" id="23744">
<td>23744</td><td>      <a id="23744c7" class="tk">vuint16_t</a> <a id="23744c17" class="tk">SEA</a><a id="23744c20" class="tk">:</a>1;                 <span class="ct">/* Syntax Error on Channel A */</span></td></tr>
<tr name="23745" id="23745">
<td>23745</td><td>      <a id="23745c7" class="tk">vuint16_t</a> <a id="23745c17" class="tk">CEA</a><a id="23745c20" class="tk">:</a>1;                 <span class="ct">/* Content Error on Channel A */</span></td></tr>
<tr name="23746" id="23746">
<td>23746</td><td>      <a id="23746c7" class="tk">vuint16_t</a> <a id="23746c17" class="tk">BVA</a><a id="23746c20" class="tk">:</a>1;                 <span class="ct">/* Boundary Violation on Channel A */</span></td></tr>
<tr name="23747" id="23747">
<td>23747</td><td>      <a id="23747c7" class="tk">vuint16_t</a> <a id="23747c17" class="tk">TCA</a><a id="23747c20" class="tk">:</a>1;                 <span class="ct">/* Transmission Conflict on Channel A */</span></td></tr>
<tr name="23748" id="23748">
<td>23748</td><td>    <span class="br">}</span> <a id="23748c7" class="tk">B</a>;</td></tr>
<tr name="23749" id="23749">
<td>23749</td><td>  <span class="br">}</span> <a id="23749c5" class="tk">FR_SSR_16B_tag</a>;</td></tr>
<tr name="23750" id="23750">
<td>23750</td><td></td></tr>
<tr name="23751" id="23751">
<td>23751</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Slot Status Counter Register0 */</span></td></tr>
<tr name="23752" id="23752">
<td>23752</td><td>    <a id="23752c5" class="tk">vuint16_t</a> <a id="23752c15" class="tk">R</a>;</td></tr>
<tr name="23753" id="23753">
<td>23753</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23754" id="23754">
<td>23754</td><td>      <a id="23754c7" class="tk">vuint16_t</a> <a id="23754c17" class="tk">SLOTSTSTUSCNT</a><a id="23754c30" class="tk">:</a>16;      <span class="ct">/* Slot Status Counter */</span></td></tr>
<tr name="23755" id="23755">
<td>23755</td><td>    <span class="br">}</span> <a id="23755c7" class="tk">B</a>;</td></tr>
<tr name="23756" id="23756">
<td>23756</td><td>  <span class="br">}</span> <a id="23756c5" class="tk">FR_SSCR0_16B_tag</a>;</td></tr>
<tr name="23757" id="23757">
<td>23757</td><td></td></tr>
<tr name="23758" id="23758">
<td>23758</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Slot Status Counter Register1 */</span></td></tr>
<tr name="23759" id="23759">
<td>23759</td><td>    <a id="23759c5" class="tk">vuint16_t</a> <a id="23759c15" class="tk">R</a>;</td></tr>
<tr name="23760" id="23760">
<td>23760</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23761" id="23761">
<td>23761</td><td>      <a id="23761c7" class="tk">vuint16_t</a> <a id="23761c17" class="tk">SLOTSTSTUSCNT</a><a id="23761c30" class="tk">:</a>16;      <span class="ct">/* Slot Status Counter */</span></td></tr>
<tr name="23762" id="23762">
<td>23762</td><td>    <span class="br">}</span> <a id="23762c7" class="tk">B</a>;</td></tr>
<tr name="23763" id="23763">
<td>23763</td><td>  <span class="br">}</span> <a id="23763c5" class="tk">FR_SSCR1_16B_tag</a>;</td></tr>
<tr name="23764" id="23764">
<td>23764</td><td></td></tr>
<tr name="23765" id="23765">
<td>23765</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Slot Status Counter Register2 */</span></td></tr>
<tr name="23766" id="23766">
<td>23766</td><td>    <a id="23766c5" class="tk">vuint16_t</a> <a id="23766c15" class="tk">R</a>;</td></tr>
<tr name="23767" id="23767">
<td>23767</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23768" id="23768">
<td>23768</td><td>      <a id="23768c7" class="tk">vuint16_t</a> <a id="23768c17" class="tk">SLOTSTSTUSCNT</a><a id="23768c30" class="tk">:</a>16;      <span class="ct">/* Slot Status Counter */</span></td></tr>
<tr name="23769" id="23769">
<td>23769</td><td>    <span class="br">}</span> <a id="23769c7" class="tk">B</a>;</td></tr>
<tr name="23770" id="23770">
<td>23770</td><td>  <span class="br">}</span> <a id="23770c5" class="tk">FR_SSCR2_16B_tag</a>;</td></tr>
<tr name="23771" id="23771">
<td>23771</td><td></td></tr>
<tr name="23772" id="23772">
<td>23772</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Slot Status Counter Register3 */</span></td></tr>
<tr name="23773" id="23773">
<td>23773</td><td>    <a id="23773c5" class="tk">vuint16_t</a> <a id="23773c15" class="tk">R</a>;</td></tr>
<tr name="23774" id="23774">
<td>23774</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23775" id="23775">
<td>23775</td><td>      <a id="23775c7" class="tk">vuint16_t</a> <a id="23775c17" class="tk">SLOTSTSTUSCNT</a><a id="23775c30" class="tk">:</a>16;      <span class="ct">/* Slot Status Counter */</span></td></tr>
<tr name="23776" id="23776">
<td>23776</td><td>    <span class="br">}</span> <a id="23776c7" class="tk">B</a>;</td></tr>
<tr name="23777" id="23777">
<td>23777</td><td>  <span class="br">}</span> <a id="23777c5" class="tk">FR_SSCR3_16B_tag</a>;</td></tr>
<tr name="23778" id="23778">
<td>23778</td><td></td></tr>
<tr name="23779" id="23779">
<td>23779</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* MTS A Configuration Register */</span></td></tr>
<tr name="23780" id="23780">
<td>23780</td><td>    <a id="23780c5" class="tk">vuint16_t</a> <a id="23780c15" class="tk">R</a>;</td></tr>
<tr name="23781" id="23781">
<td>23781</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23782" id="23782">
<td>23782</td><td>      <a id="23782c7" class="tk">vuint16_t</a> <a id="23782c17" class="tk">MTE</a><a id="23782c20" class="tk">:</a>1;                 <span class="ct">/* Media Access Test Symbol Transmission Enable */</span></td></tr>
<tr name="23783" id="23783">
<td>23783</td><td>     <a id="23783c6" class="tk">vuint16_t</a><a id="23783c15" class="tk">:</a></td></tr>
<tr name="23784" id="23784">
<td>23784</td><td>      1;</td></tr>
<tr name="23785" id="23785">
<td>23785</td><td>      <a id="23785c7" class="tk">vuint16_t</a> <a id="23785c17" class="tk">CYCCNTMSK</a><a id="23785c26" class="tk">:</a>6;           <span class="ct">/* Cycle Counter Mask */</span></td></tr>
<tr name="23786" id="23786">
<td>23786</td><td>     <a id="23786c6" class="tk">vuint16_t</a><a id="23786c15" class="tk">:</a></td></tr>
<tr name="23787" id="23787">
<td>23787</td><td>      2;</td></tr>
<tr name="23788" id="23788">
<td>23788</td><td>      <a id="23788c7" class="tk">vuint16_t</a> <a id="23788c17" class="tk">CYCCNTVAL</a><a id="23788c26" class="tk">:</a>6;           <span class="ct">/* Cycle Counter Value */</span></td></tr>
<tr name="23789" id="23789">
<td>23789</td><td>    <span class="br">}</span> <a id="23789c7" class="tk">B</a>;</td></tr>
<tr name="23790" id="23790">
<td>23790</td><td>  <span class="br">}</span> <a id="23790c5" class="tk">FR_MTSACFR_16B_tag</a>;</td></tr>
<tr name="23791" id="23791">
<td>23791</td><td></td></tr>
<tr name="23792" id="23792">
<td>23792</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* MTS B Configuration Register */</span></td></tr>
<tr name="23793" id="23793">
<td>23793</td><td>    <a id="23793c5" class="tk">vuint16_t</a> <a id="23793c15" class="tk">R</a>;</td></tr>
<tr name="23794" id="23794">
<td>23794</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23795" id="23795">
<td>23795</td><td>      <a id="23795c7" class="tk">vuint16_t</a> <a id="23795c17" class="tk">MTE</a><a id="23795c20" class="tk">:</a>1;                 <span class="ct">/* Media Access Test Symbol Transmission Enable */</span></td></tr>
<tr name="23796" id="23796">
<td>23796</td><td>     <a id="23796c6" class="tk">vuint16_t</a><a id="23796c15" class="tk">:</a></td></tr>
<tr name="23797" id="23797">
<td>23797</td><td>      1;</td></tr>
<tr name="23798" id="23798">
<td>23798</td><td>      <a id="23798c7" class="tk">vuint16_t</a> <a id="23798c17" class="tk">CYCCNTMSK</a><a id="23798c26" class="tk">:</a>6;           <span class="ct">/* Cycle Counter Mask */</span></td></tr>
<tr name="23799" id="23799">
<td>23799</td><td>     <a id="23799c6" class="tk">vuint16_t</a><a id="23799c15" class="tk">:</a></td></tr>
<tr name="23800" id="23800">
<td>23800</td><td>      2;</td></tr>
<tr name="23801" id="23801">
<td>23801</td><td>      <a id="23801c7" class="tk">vuint16_t</a> <a id="23801c17" class="tk">CYCCNTVAL</a><a id="23801c26" class="tk">:</a>6;           <span class="ct">/* Cycle Counter Value */</span></td></tr>
<tr name="23802" id="23802">
<td>23802</td><td>    <span class="br">}</span> <a id="23802c7" class="tk">B</a>;</td></tr>
<tr name="23803" id="23803">
<td>23803</td><td>  <span class="br">}</span> <a id="23803c5" class="tk">FR_MTSBCFR_16B_tag</a>;</td></tr>
<tr name="23804" id="23804">
<td>23804</td><td></td></tr>
<tr name="23805" id="23805">
<td>23805</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Receive Shadow Buffer Index Register */</span></td></tr>
<tr name="23806" id="23806">
<td>23806</td><td>    <a id="23806c5" class="tk">vuint16_t</a> <a id="23806c15" class="tk">R</a>;</td></tr>
<tr name="23807" id="23807">
<td>23807</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23808" id="23808">
<td>23808</td><td>      <a id="23808c7" class="tk">vuint16_t</a> <a id="23808c17" class="tk">WMD</a><a id="23808c20" class="tk">:</a>1;                 <span class="ct">/* Write Mode */</span></td></tr>
<tr name="23809" id="23809">
<td>23809</td><td>     <a id="23809c6" class="tk">vuint16_t</a><a id="23809c15" class="tk">:</a></td></tr>
<tr name="23810" id="23810">
<td>23810</td><td>      1;</td></tr>
<tr name="23811" id="23811">
<td>23811</td><td>      <a id="23811c7" class="tk">vuint16_t</a> <a id="23811c17" class="tk">SEL</a><a id="23811c20" class="tk">:</a>2;                 <span class="ct">/* Selector */</span></td></tr>
<tr name="23812" id="23812">
<td>23812</td><td>     <a id="23812c6" class="tk">vuint16_t</a><a id="23812c15" class="tk">:</a></td></tr>
<tr name="23813" id="23813">
<td>23813</td><td>      5;</td></tr>
<tr name="23814" id="23814">
<td>23814</td><td>      <a id="23814c7" class="tk">vuint16_t</a> <a id="23814c17" class="tk">RSBIDX</a><a id="23814c23" class="tk">:</a>7;              <span class="ct">/* Receive Shadow Buffer Index */</span></td></tr>
<tr name="23815" id="23815">
<td>23815</td><td>    <span class="br">}</span> <a id="23815c7" class="tk">B</a>;</td></tr>
<tr name="23816" id="23816">
<td>23816</td><td>  <span class="br">}</span> <a id="23816c5" class="tk">FR_RSBIR_16B_tag</a>;</td></tr>
<tr name="23817" id="23817">
<td>23817</td><td></td></tr>
<tr name="23818" id="23818">
<td>23818</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Receive FIFO Watermark and Selection Register */</span></td></tr>
<tr name="23819" id="23819">
<td>23819</td><td>    <a id="23819c5" class="tk">vuint16_t</a> <a id="23819c15" class="tk">R</a>;</td></tr>
<tr name="23820" id="23820">
<td>23820</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23821" id="23821">
<td>23821</td><td>      <a id="23821c7" class="tk">vuint16_t</a> <a id="23821c17" class="tk">WM</a><a id="23821c19" class="tk">:</a>8;                  <span class="ct">/* Watermark Value */</span></td></tr>
<tr name="23822" id="23822">
<td>23822</td><td>     <a id="23822c6" class="tk">vuint16_t</a><a id="23822c15" class="tk">:</a></td></tr>
<tr name="23823" id="23823">
<td>23823</td><td>      7;</td></tr>
<tr name="23824" id="23824">
<td>23824</td><td>      <a id="23824c7" class="tk">vuint16_t</a> <a id="23824c17" class="tk">SEL</a><a id="23824c20" class="tk">:</a>1;                 <span class="ct">/* Select */</span></td></tr>
<tr name="23825" id="23825">
<td>23825</td><td>    <span class="br">}</span> <a id="23825c7" class="tk">B</a>;</td></tr>
<tr name="23826" id="23826">
<td>23826</td><td>  <span class="br">}</span> <a id="23826c5" class="tk">FR_RFWMSR_16B_tag</a>;</td></tr>
<tr name="23827" id="23827">
<td>23827</td><td></td></tr>
<tr name="23828" id="23828">
<td>23828</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Receive FIFO Start Index Register */</span></td></tr>
<tr name="23829" id="23829">
<td>23829</td><td>    <a id="23829c5" class="tk">vuint16_t</a> <a id="23829c15" class="tk">R</a>;</td></tr>
<tr name="23830" id="23830">
<td>23830</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23831" id="23831">
<td>23831</td><td>     <a id="23831c6" class="tk">vuint16_t</a><a id="23831c15" class="tk">:</a></td></tr>
<tr name="23832" id="23832">
<td>23832</td><td>      6;</td></tr>
<tr name="23833" id="23833">
<td>23833</td><td>      <a id="23833c7" class="tk">vuint16_t</a> <a id="23833c17" class="tk">SIDX</a><a id="23833c21" class="tk">:</a>10;               <span class="ct">/* Start Index */</span></td></tr>
<tr name="23834" id="23834">
<td>23834</td><td>    <span class="br">}</span> <a id="23834c7" class="tk">B</a>;</td></tr>
<tr name="23835" id="23835">
<td>23835</td><td>  <span class="br">}</span> <a id="23835c5" class="tk">FR_RF_RFSIR_16B_tag</a>;</td></tr>
<tr name="23836" id="23836">
<td>23836</td><td></td></tr>
<tr name="23837" id="23837">
<td>23837</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Receive FIFO Depth and Size Register */</span></td></tr>
<tr name="23838" id="23838">
<td>23838</td><td>    <a id="23838c5" class="tk">vuint16_t</a> <a id="23838c15" class="tk">R</a>;</td></tr>
<tr name="23839" id="23839">
<td>23839</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23840" id="23840">
<td>23840</td><td></td></tr>
<tr name="23841" id="23841">
<td>23841</td><td><span class="pp">#ifndef</span> <a id="23841c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23842" id="23842">
<td>23842</td><td></td></tr>
<tr name="23843" id="23843">
<td>23843</td><td>      <a id="23843c7" class="tk">vuint16_t</a> <a id="23843c17" class="tk">FIFO_DEPTH</a><a id="23843c27" class="tk">:</a>8;          <span class="ct">/* FIFO Depth */</span></td></tr>
<tr name="23844" id="23844">
<td>23844</td><td></td></tr>
<tr name="23845" id="23845">
<td>23845</td><td><span class="pp">#else</span></td></tr>
<tr name="23846" id="23846">
<td>23846</td><td></td></tr>
<tr name="23847" id="23847">
<td>23847</td><td>      <a id="23847c7" class="tk">vuint16_t</a> <a id="23847c17" class="tk">FIFODEPTH</a><a id="23847c26" class="tk">:</a>8;           <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23848" id="23848">
<td>23848</td><td></td></tr>
<tr name="23849" id="23849">
<td>23849</td><td><span class="pp">#endif</span></td></tr>
<tr name="23850" id="23850">
<td>23850</td><td></td></tr>
<tr name="23851" id="23851">
<td>23851</td><td>     <a id="23851c6" class="tk">vuint16_t</a><a id="23851c15" class="tk">:</a></td></tr>
<tr name="23852" id="23852">
<td>23852</td><td>      1;</td></tr>
<tr name="23853" id="23853">
<td>23853</td><td></td></tr>
<tr name="23854" id="23854">
<td>23854</td><td><span class="pp">#ifndef</span> <a id="23854c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23855" id="23855">
<td>23855</td><td></td></tr>
<tr name="23856" id="23856">
<td>23856</td><td>      <a id="23856c7" class="tk">vuint16_t</a> <a id="23856c17" class="tk">ENTRY_SIZE</a><a id="23856c27" class="tk">:</a>7;          <span class="ct">/* Entry Size */</span></td></tr>
<tr name="23857" id="23857">
<td>23857</td><td></td></tr>
<tr name="23858" id="23858">
<td>23858</td><td><span class="pp">#else</span></td></tr>
<tr name="23859" id="23859">
<td>23859</td><td></td></tr>
<tr name="23860" id="23860">
<td>23860</td><td>      <a id="23860c7" class="tk">vuint16_t</a> <a id="23860c17" class="tk">ENTRYSIZE</a><a id="23860c26" class="tk">:</a>7;           <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="23861" id="23861">
<td>23861</td><td></td></tr>
<tr name="23862" id="23862">
<td>23862</td><td><span class="pp">#endif</span></td></tr>
<tr name="23863" id="23863">
<td>23863</td><td></td></tr>
<tr name="23864" id="23864">
<td>23864</td><td>    <span class="br">}</span> <a id="23864c7" class="tk">B</a>;</td></tr>
<tr name="23865" id="23865">
<td>23865</td><td>  <span class="br">}</span> <a id="23865c5" class="tk">FR_RFDSR_16B_tag</a>;</td></tr>
<tr name="23866" id="23866">
<td>23866</td><td></td></tr>
<tr name="23867" id="23867">
<td>23867</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Receive FIFO A Read Index Register */</span></td></tr>
<tr name="23868" id="23868">
<td>23868</td><td>    <a id="23868c5" class="tk">vuint16_t</a> <a id="23868c15" class="tk">R</a>;</td></tr>
<tr name="23869" id="23869">
<td>23869</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23870" id="23870">
<td>23870</td><td>     <a id="23870c6" class="tk">vuint16_t</a><a id="23870c15" class="tk">:</a></td></tr>
<tr name="23871" id="23871">
<td>23871</td><td>      6;</td></tr>
<tr name="23872" id="23872">
<td>23872</td><td>      <a id="23872c7" class="tk">vuint16_t</a> <a id="23872c17" class="tk">RDIDX</a><a id="23872c22" class="tk">:</a>10;              <span class="ct">/* Read Index */</span></td></tr>
<tr name="23873" id="23873">
<td>23873</td><td>    <span class="br">}</span> <a id="23873c7" class="tk">B</a>;</td></tr>
<tr name="23874" id="23874">
<td>23874</td><td>  <span class="br">}</span> <a id="23874c5" class="tk">FR_RFARIR_16B_tag</a>;</td></tr>
<tr name="23875" id="23875">
<td>23875</td><td></td></tr>
<tr name="23876" id="23876">
<td>23876</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Receive FIFO B Read Index Register */</span></td></tr>
<tr name="23877" id="23877">
<td>23877</td><td>    <a id="23877c5" class="tk">vuint16_t</a> <a id="23877c15" class="tk">R</a>;</td></tr>
<tr name="23878" id="23878">
<td>23878</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23879" id="23879">
<td>23879</td><td>     <a id="23879c6" class="tk">vuint16_t</a><a id="23879c15" class="tk">:</a></td></tr>
<tr name="23880" id="23880">
<td>23880</td><td>      6;</td></tr>
<tr name="23881" id="23881">
<td>23881</td><td>      <a id="23881c7" class="tk">vuint16_t</a> <a id="23881c17" class="tk">RDIDX</a><a id="23881c22" class="tk">:</a>10;              <span class="ct">/* Read Index */</span></td></tr>
<tr name="23882" id="23882">
<td>23882</td><td>    <span class="br">}</span> <a id="23882c7" class="tk">B</a>;</td></tr>
<tr name="23883" id="23883">
<td>23883</td><td>  <span class="br">}</span> <a id="23883c5" class="tk">FR_RFBRIR_16B_tag</a>;</td></tr>
<tr name="23884" id="23884">
<td>23884</td><td></td></tr>
<tr name="23885" id="23885">
<td>23885</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Receive FIFO Message ID Acceptance Filter Value Register */</span></td></tr>
<tr name="23886" id="23886">
<td>23886</td><td>    <a id="23886c5" class="tk">vuint16_t</a> <a id="23886c15" class="tk">R</a>;</td></tr>
<tr name="23887" id="23887">
<td>23887</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23888" id="23888">
<td>23888</td><td>      <a id="23888c7" class="tk">vuint16_t</a> <a id="23888c17" class="tk">MIDAFVAL</a><a id="23888c25" class="tk">:</a>16;           <span class="ct">/* Message ID Acceptance Filter Value */</span></td></tr>
<tr name="23889" id="23889">
<td>23889</td><td>    <span class="br">}</span> <a id="23889c7" class="tk">B</a>;</td></tr>
<tr name="23890" id="23890">
<td>23890</td><td>  <span class="br">}</span> <a id="23890c5" class="tk">FR_RFMIDAFVR_16B_tag</a>;</td></tr>
<tr name="23891" id="23891">
<td>23891</td><td></td></tr>
<tr name="23892" id="23892">
<td>23892</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Receive FIFO Message ID Acceptance Filter Mask Register */</span></td></tr>
<tr name="23893" id="23893">
<td>23893</td><td>    <a id="23893c5" class="tk">vuint16_t</a> <a id="23893c15" class="tk">R</a>;</td></tr>
<tr name="23894" id="23894">
<td>23894</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23895" id="23895">
<td>23895</td><td>      <a id="23895c7" class="tk">vuint16_t</a> <a id="23895c17" class="tk">MIDAFMSK</a><a id="23895c25" class="tk">:</a>16;           <span class="ct">/* Message ID Acceptance Filter Mask */</span></td></tr>
<tr name="23896" id="23896">
<td>23896</td><td>    <span class="br">}</span> <a id="23896c7" class="tk">B</a>;</td></tr>
<tr name="23897" id="23897">
<td>23897</td><td>  <span class="br">}</span> <a id="23897c5" class="tk">FR_RFMIDAFMR_16B_tag</a>;</td></tr>
<tr name="23898" id="23898">
<td>23898</td><td></td></tr>
<tr name="23899" id="23899">
<td>23899</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Receive FIFO Frame ID Rejection Filter Value Register */</span></td></tr>
<tr name="23900" id="23900">
<td>23900</td><td>    <a id="23900c5" class="tk">vuint16_t</a> <a id="23900c15" class="tk">R</a>;</td></tr>
<tr name="23901" id="23901">
<td>23901</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23902" id="23902">
<td>23902</td><td>     <a id="23902c6" class="tk">vuint16_t</a><a id="23902c15" class="tk">:</a></td></tr>
<tr name="23903" id="23903">
<td>23903</td><td>      5;</td></tr>
<tr name="23904" id="23904">
<td>23904</td><td>      <a id="23904c7" class="tk">vuint16_t</a> <a id="23904c17" class="tk">FIDRFVAL</a><a id="23904c25" class="tk">:</a>11;           <span class="ct">/* Frame ID Rejection Filter Value */</span></td></tr>
<tr name="23905" id="23905">
<td>23905</td><td>    <span class="br">}</span> <a id="23905c7" class="tk">B</a>;</td></tr>
<tr name="23906" id="23906">
<td>23906</td><td>  <span class="br">}</span> <a id="23906c5" class="tk">FR_RFFIDRFVR_16B_tag</a>;</td></tr>
<tr name="23907" id="23907">
<td>23907</td><td></td></tr>
<tr name="23908" id="23908">
<td>23908</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Receive FIFO Frame ID Rejection Filter Mask Register */</span></td></tr>
<tr name="23909" id="23909">
<td>23909</td><td>    <a id="23909c5" class="tk">vuint16_t</a> <a id="23909c15" class="tk">R</a>;</td></tr>
<tr name="23910" id="23910">
<td>23910</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23911" id="23911">
<td>23911</td><td>     <a id="23911c6" class="tk">vuint16_t</a><a id="23911c15" class="tk">:</a></td></tr>
<tr name="23912" id="23912">
<td>23912</td><td>      5;</td></tr>
<tr name="23913" id="23913">
<td>23913</td><td>      <a id="23913c7" class="tk">vuint16_t</a> <a id="23913c17" class="tk">FIDRFMSK</a><a id="23913c25" class="tk">:</a>11;           <span class="ct">/* Frame ID Rejection Filter Mask */</span></td></tr>
<tr name="23914" id="23914">
<td>23914</td><td>    <span class="br">}</span> <a id="23914c7" class="tk">B</a>;</td></tr>
<tr name="23915" id="23915">
<td>23915</td><td>  <span class="br">}</span> <a id="23915c5" class="tk">FR_RFFIDRFMR_16B_tag</a>;</td></tr>
<tr name="23916" id="23916">
<td>23916</td><td></td></tr>
<tr name="23917" id="23917">
<td>23917</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Receive FIFO Range Filter Configuration Register */</span></td></tr>
<tr name="23918" id="23918">
<td>23918</td><td>    <a id="23918c5" class="tk">vuint16_t</a> <a id="23918c15" class="tk">R</a>;</td></tr>
<tr name="23919" id="23919">
<td>23919</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23920" id="23920">
<td>23920</td><td>      <a id="23920c7" class="tk">vuint16_t</a> <a id="23920c17" class="tk">WMD</a><a id="23920c20" class="tk">:</a>1;                 <span class="ct">/* Write Mode */</span></td></tr>
<tr name="23921" id="23921">
<td>23921</td><td>      <a id="23921c7" class="tk">vuint16_t</a> <a id="23921c17" class="tk">IBD</a><a id="23921c20" class="tk">:</a>1;                 <span class="ct">/* Interval Boundary */</span></td></tr>
<tr name="23922" id="23922">
<td>23922</td><td>      <a id="23922c7" class="tk">vuint16_t</a> <a id="23922c17" class="tk">SEL</a><a id="23922c20" class="tk">:</a>2;                 <span class="ct">/* Filter Selector */</span></td></tr>
<tr name="23923" id="23923">
<td>23923</td><td>     <a id="23923c6" class="tk">vuint16_t</a><a id="23923c15" class="tk">:</a></td></tr>
<tr name="23924" id="23924">
<td>23924</td><td>      1;</td></tr>
<tr name="23925" id="23925">
<td>23925</td><td>      <a id="23925c7" class="tk">vuint16_t</a> <a id="23925c17" class="tk">SID</a><a id="23925c20" class="tk">:</a>11;                <span class="ct">/* Slot ID */</span></td></tr>
<tr name="23926" id="23926">
<td>23926</td><td>    <span class="br">}</span> <a id="23926c7" class="tk">B</a>;</td></tr>
<tr name="23927" id="23927">
<td>23927</td><td>  <span class="br">}</span> <a id="23927c5" class="tk">FR_RFRFCFR_16B_tag</a>;</td></tr>
<tr name="23928" id="23928">
<td>23928</td><td></td></tr>
<tr name="23929" id="23929">
<td>23929</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Receive FIFO Range Filter Control Register */</span></td></tr>
<tr name="23930" id="23930">
<td>23930</td><td>    <a id="23930c5" class="tk">vuint16_t</a> <a id="23930c15" class="tk">R</a>;</td></tr>
<tr name="23931" id="23931">
<td>23931</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23932" id="23932">
<td>23932</td><td>     <a id="23932c6" class="tk">vuint16_t</a><a id="23932c15" class="tk">:</a></td></tr>
<tr name="23933" id="23933">
<td>23933</td><td>      4;</td></tr>
<tr name="23934" id="23934">
<td>23934</td><td>      <a id="23934c7" class="tk">vuint16_t</a> <a id="23934c17" class="tk">F3MD</a><a id="23934c21" class="tk">:</a>1;                <span class="ct">/* Range Filter 3 Mode */</span></td></tr>
<tr name="23935" id="23935">
<td>23935</td><td>      <a id="23935c7" class="tk">vuint16_t</a> <a id="23935c17" class="tk">F2MD</a><a id="23935c21" class="tk">:</a>1;                <span class="ct">/* Range Filter 2 Mode */</span></td></tr>
<tr name="23936" id="23936">
<td>23936</td><td>      <a id="23936c7" class="tk">vuint16_t</a> <a id="23936c17" class="tk">F1MD</a><a id="23936c21" class="tk">:</a>1;                <span class="ct">/* Range Filter 1 Mode */</span></td></tr>
<tr name="23937" id="23937">
<td>23937</td><td>      <a id="23937c7" class="tk">vuint16_t</a> <a id="23937c17" class="tk">F0MD</a><a id="23937c21" class="tk">:</a>1;                <span class="ct">/* Range Filter 0 Mode */</span></td></tr>
<tr name="23938" id="23938">
<td>23938</td><td>     <a id="23938c6" class="tk">vuint16_t</a><a id="23938c15" class="tk">:</a></td></tr>
<tr name="23939" id="23939">
<td>23939</td><td>      4;</td></tr>
<tr name="23940" id="23940">
<td>23940</td><td>      <a id="23940c7" class="tk">vuint16_t</a> <a id="23940c17" class="tk">F3EN</a><a id="23940c21" class="tk">:</a>1;                <span class="ct">/* Range Filter 3 Enable */</span></td></tr>
<tr name="23941" id="23941">
<td>23941</td><td>      <a id="23941c7" class="tk">vuint16_t</a> <a id="23941c17" class="tk">F2EN</a><a id="23941c21" class="tk">:</a>1;                <span class="ct">/* Range Filter 2 Enable */</span></td></tr>
<tr name="23942" id="23942">
<td>23942</td><td>      <a id="23942c7" class="tk">vuint16_t</a> <a id="23942c17" class="tk">F1EN</a><a id="23942c21" class="tk">:</a>1;                <span class="ct">/* Range Filter 1 Enable */</span></td></tr>
<tr name="23943" id="23943">
<td>23943</td><td>      <a id="23943c7" class="tk">vuint16_t</a> <a id="23943c17" class="tk">F0EN</a><a id="23943c21" class="tk">:</a>1;                <span class="ct">/* Range Filter 0 Enable */</span></td></tr>
<tr name="23944" id="23944">
<td>23944</td><td>    <span class="br">}</span> <a id="23944c7" class="tk">B</a>;</td></tr>
<tr name="23945" id="23945">
<td>23945</td><td>  <span class="br">}</span> <a id="23945c5" class="tk">FR_RFRFCTR_16B_tag</a>;</td></tr>
<tr name="23946" id="23946">
<td>23946</td><td></td></tr>
<tr name="23947" id="23947">
<td>23947</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Last Dynamic Transmit Slot Channel A Register */</span></td></tr>
<tr name="23948" id="23948">
<td>23948</td><td>    <a id="23948c5" class="tk">vuint16_t</a> <a id="23948c15" class="tk">R</a>;</td></tr>
<tr name="23949" id="23949">
<td>23949</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23950" id="23950">
<td>23950</td><td>     <a id="23950c6" class="tk">vuint16_t</a><a id="23950c15" class="tk">:</a></td></tr>
<tr name="23951" id="23951">
<td>23951</td><td>      5;</td></tr>
<tr name="23952" id="23952">
<td>23952</td><td>      <a id="23952c7" class="tk">vuint16_t</a> <a id="23952c17" class="tk">LASTDYNTXSLOTA</a><a id="23952c31" class="tk">:</a>11;     <span class="ct">/* Last Dynamic Transmission Slot Channel A */</span></td></tr>
<tr name="23953" id="23953">
<td>23953</td><td>    <span class="br">}</span> <a id="23953c7" class="tk">B</a>;</td></tr>
<tr name="23954" id="23954">
<td>23954</td><td>  <span class="br">}</span> <a id="23954c5" class="tk">FR_LDTXSLAR_16B_tag</a>;</td></tr>
<tr name="23955" id="23955">
<td>23955</td><td></td></tr>
<tr name="23956" id="23956">
<td>23956</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Last Dynamic Transmit Slot Channel B Register */</span></td></tr>
<tr name="23957" id="23957">
<td>23957</td><td>    <a id="23957c5" class="tk">vuint16_t</a> <a id="23957c15" class="tk">R</a>;</td></tr>
<tr name="23958" id="23958">
<td>23958</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23959" id="23959">
<td>23959</td><td>     <a id="23959c6" class="tk">vuint16_t</a><a id="23959c15" class="tk">:</a></td></tr>
<tr name="23960" id="23960">
<td>23960</td><td>      5;</td></tr>
<tr name="23961" id="23961">
<td>23961</td><td>      <a id="23961c7" class="tk">vuint16_t</a> <a id="23961c17" class="tk">LASTDYNTXSLOTB</a><a id="23961c31" class="tk">:</a>11;     <span class="ct">/* Last Dynamic Transmission Slot Channel B */</span></td></tr>
<tr name="23962" id="23962">
<td>23962</td><td>    <span class="br">}</span> <a id="23962c7" class="tk">B</a>;</td></tr>
<tr name="23963" id="23963">
<td>23963</td><td>  <span class="br">}</span> <a id="23963c5" class="tk">FR_LDTXSLBR_16B_tag</a>;</td></tr>
<tr name="23964" id="23964">
<td>23964</td><td></td></tr>
<tr name="23965" id="23965">
<td>23965</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 0 */</span></td></tr>
<tr name="23966" id="23966">
<td>23966</td><td>    <a id="23966c5" class="tk">vuint16_t</a> <a id="23966c15" class="tk">R</a>;</td></tr>
<tr name="23967" id="23967">
<td>23967</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23968" id="23968">
<td>23968</td><td>      <a id="23968c7" class="tk">vuint16_t</a> <a id="23968c17" class="tk">ACTION_POINT_OFFSET</a><a id="23968c36" class="tk">:</a>6; <span class="ct">/* gdActionPointOffset - 1 */</span></td></tr>
<tr name="23969" id="23969">
<td>23969</td><td>      <a id="23969c7" class="tk">vuint16_t</a> <a id="23969c17" class="tk">STATIC_SLOT_LENGTH</a><a id="23969c35" class="tk">:</a>10; <span class="ct">/* gdStaticSlot */</span></td></tr>
<tr name="23970" id="23970">
<td>23970</td><td>    <span class="br">}</span> <a id="23970c7" class="tk">B</a>;</td></tr>
<tr name="23971" id="23971">
<td>23971</td><td>  <span class="br">}</span> <a id="23971c5" class="tk">FR_PCR0_16B_tag</a>;</td></tr>
<tr name="23972" id="23972">
<td>23972</td><td></td></tr>
<tr name="23973" id="23973">
<td>23973</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 1 */</span></td></tr>
<tr name="23974" id="23974">
<td>23974</td><td>    <a id="23974c5" class="tk">vuint16_t</a> <a id="23974c15" class="tk">R</a>;</td></tr>
<tr name="23975" id="23975">
<td>23975</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23976" id="23976">
<td>23976</td><td>     <a id="23976c6" class="tk">vuint16_t</a><a id="23976c15" class="tk">:</a></td></tr>
<tr name="23977" id="23977">
<td>23977</td><td>      2;</td></tr>
<tr name="23978" id="23978">
<td>23978</td><td>      <a id="23978c7" class="tk">vuint16_t</a> <a id="23978c17" class="tk">MACRO_AFTER_FIRST_STATIC_SLOT</a><a id="23978c46" class="tk">:</a>14;<span class="ct">/* gMacroPerCycle - gdStaticSlot */</span></td></tr>
<tr name="23979" id="23979">
<td>23979</td><td>    <span class="br">}</span> <a id="23979c7" class="tk">B</a>;</td></tr>
<tr name="23980" id="23980">
<td>23980</td><td>  <span class="br">}</span> <a id="23980c5" class="tk">FR_PCR1_16B_tag</a>;</td></tr>
<tr name="23981" id="23981">
<td>23981</td><td></td></tr>
<tr name="23982" id="23982">
<td>23982</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 2 */</span></td></tr>
<tr name="23983" id="23983">
<td>23983</td><td>    <a id="23983c5" class="tk">vuint16_t</a> <a id="23983c15" class="tk">R</a>;</td></tr>
<tr name="23984" id="23984">
<td>23984</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23985" id="23985">
<td>23985</td><td>      <a id="23985c7" class="tk">vuint16_t</a> <a id="23985c17" class="tk">MINISLOT_AFTER_ACTION_POINT</a><a id="23985c44" class="tk">:</a>6;<span class="ct">/* gdMinislot - gdMinislotActionPointOffset - 1 */</span></td></tr>
<tr name="23986" id="23986">
<td>23986</td><td>      <a id="23986c7" class="tk">vuint16_t</a> <a id="23986c17" class="tk">NUMBER_OF_STATIC_SLOTS</a><a id="23986c39" class="tk">:</a>10;<span class="ct">/* gNumberOfStaticSlots */</span></td></tr>
<tr name="23987" id="23987">
<td>23987</td><td>    <span class="br">}</span> <a id="23987c7" class="tk">B</a>;</td></tr>
<tr name="23988" id="23988">
<td>23988</td><td>  <span class="br">}</span> <a id="23988c5" class="tk">FR_PCR2_16B_tag</a>;</td></tr>
<tr name="23989" id="23989">
<td>23989</td><td></td></tr>
<tr name="23990" id="23990">
<td>23990</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 3 */</span></td></tr>
<tr name="23991" id="23991">
<td>23991</td><td>    <a id="23991c5" class="tk">vuint16_t</a> <a id="23991c15" class="tk">R</a>;</td></tr>
<tr name="23992" id="23992">
<td>23992</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="23993" id="23993">
<td>23993</td><td>      <a id="23993c7" class="tk">vuint16_t</a> <a id="23993c17" class="tk">WAKEUP_SYMBOL_RX_LOW</a><a id="23993c37" class="tk">:</a>6;<span class="ct">/* gdWakeupSymbolRxLow */</span></td></tr>
<tr name="23994" id="23994">
<td>23994</td><td></td></tr>
<tr name="23995" id="23995">
<td>23995</td><td><span class="pp">#ifndef</span> <a id="23995c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="23996" id="23996">
<td>23996</td><td></td></tr>
<tr name="23997" id="23997">
<td>23997</td><td>      <a id="23997c7" class="tk">vuint16_t</a> <a id="23997c17" class="tk">MINISLOT_ACTION_POINT_OFFSET_4_0</a><a id="23997c49" class="tk">:</a>5;<span class="ct">/* gdMinislotActionPointOffset - 1 */</span></td></tr>
<tr name="23998" id="23998">
<td>23998</td><td></td></tr>
<tr name="23999" id="23999">
<td>23999</td><td><span class="pp">#else</span></td></tr>
<tr name="24000" id="24000">
<td>24000</td><td></td></tr>
<tr name="24001" id="24001">
<td>24001</td><td>      <a id="24001c7" class="tk">vuint16_t</a> <a id="24001c17" class="tk">MINISLOT_ACTION_POINT_OFFSET</a><a id="24001c45" class="tk">:</a>5;<span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="24002" id="24002">
<td>24002</td><td></td></tr>
<tr name="24003" id="24003">
<td>24003</td><td><span class="pp">#endif</span></td></tr>
<tr name="24004" id="24004">
<td>24004</td><td></td></tr>
<tr name="24005" id="24005">
<td>24005</td><td>      <a id="24005c7" class="tk">vuint16_t</a> <a id="24005c17" class="tk">COLDSTART_ATTEMPTS</a><a id="24005c35" class="tk">:</a>5;  <span class="ct">/* gColdstartAttempts */</span></td></tr>
<tr name="24006" id="24006">
<td>24006</td><td>    <span class="br">}</span> <a id="24006c7" class="tk">B</a>;</td></tr>
<tr name="24007" id="24007">
<td>24007</td><td>  <span class="br">}</span> <a id="24007c5" class="tk">FR_PCR3_16B_tag</a>;</td></tr>
<tr name="24008" id="24008">
<td>24008</td><td></td></tr>
<tr name="24009" id="24009">
<td>24009</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 4 */</span></td></tr>
<tr name="24010" id="24010">
<td>24010</td><td>    <a id="24010c5" class="tk">vuint16_t</a> <a id="24010c15" class="tk">R</a>;</td></tr>
<tr name="24011" id="24011">
<td>24011</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24012" id="24012">
<td>24012</td><td>      <a id="24012c7" class="tk">vuint16_t</a> <a id="24012c17" class="tk">CAS_RX_LOW_MAX</a><a id="24012c31" class="tk">:</a>7;      <span class="ct">/* gdCASRxLowMax - 1 */</span></td></tr>
<tr name="24013" id="24013">
<td>24013</td><td>      <a id="24013c7" class="tk">vuint16_t</a> <a id="24013c17" class="tk">WAKEUP_SYMBOL_RX_WINDOW</a><a id="24013c40" class="tk">:</a>9;<span class="ct">/* gdWakeupSymbolRxWindow */</span></td></tr>
<tr name="24014" id="24014">
<td>24014</td><td>    <span class="br">}</span> <a id="24014c7" class="tk">B</a>;</td></tr>
<tr name="24015" id="24015">
<td>24015</td><td>  <span class="br">}</span> <a id="24015c5" class="tk">FR_PCR4_16B_tag</a>;</td></tr>
<tr name="24016" id="24016">
<td>24016</td><td></td></tr>
<tr name="24017" id="24017">
<td>24017</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 5 */</span></td></tr>
<tr name="24018" id="24018">
<td>24018</td><td>    <a id="24018c5" class="tk">vuint16_t</a> <a id="24018c15" class="tk">R</a>;</td></tr>
<tr name="24019" id="24019">
<td>24019</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24020" id="24020">
<td>24020</td><td>      <a id="24020c7" class="tk">vuint16_t</a> <a id="24020c17" class="tk">TSS_TRANSMITTER</a><a id="24020c32" class="tk">:</a>4;     <span class="ct">/* gdTSSTransmitter */</span></td></tr>
<tr name="24021" id="24021">
<td>24021</td><td>      <a id="24021c7" class="tk">vuint16_t</a> <a id="24021c17" class="tk">WAKEUP_SYMBOL_TX_LOW</a><a id="24021c37" class="tk">:</a>6;<span class="ct">/* gdWakeupSymbolTxLow */</span></td></tr>
<tr name="24022" id="24022">
<td>24022</td><td>      <a id="24022c7" class="tk">vuint16_t</a> <a id="24022c17" class="tk">WAKEUP_SYMBOL_RX_IDLE</a><a id="24022c38" class="tk">:</a>6;<span class="ct">/* gdWakeupSymbolRxIdle */</span></td></tr>
<tr name="24023" id="24023">
<td>24023</td><td>    <span class="br">}</span> <a id="24023c7" class="tk">B</a>;</td></tr>
<tr name="24024" id="24024">
<td>24024</td><td>  <span class="br">}</span> <a id="24024c5" class="tk">FR_PCR5_16B_tag</a>;</td></tr>
<tr name="24025" id="24025">
<td>24025</td><td></td></tr>
<tr name="24026" id="24026">
<td>24026</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 6 */</span></td></tr>
<tr name="24027" id="24027">
<td>24027</td><td>    <a id="24027c5" class="tk">vuint16_t</a> <a id="24027c15" class="tk">R</a>;</td></tr>
<tr name="24028" id="24028">
<td>24028</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24029" id="24029">
<td>24029</td><td>     <a id="24029c6" class="tk">vuint16_t</a><a id="24029c15" class="tk">:</a></td></tr>
<tr name="24030" id="24030">
<td>24030</td><td>      1;</td></tr>
<tr name="24031" id="24031">
<td>24031</td><td>      <a id="24031c7" class="tk">vuint16_t</a> <a id="24031c17" class="tk">SYMBOL_WINDOW_AFTER_ACTION_POINT</a><a id="24031c49" class="tk">:</a>8;<span class="ct">/* gdSymbolWindow - gdActionPointOffset - 1 */</span></td></tr>
<tr name="24032" id="24032">
<td>24032</td><td>      <a id="24032c7" class="tk">vuint16_t</a> <a id="24032c17" class="tk">MACRO_INITIAL_OFFSET_A</a><a id="24032c39" class="tk">:</a>7;<span class="ct">/* pMacroInitialOffset[A] */</span></td></tr>
<tr name="24033" id="24033">
<td>24033</td><td>    <span class="br">}</span> <a id="24033c7" class="tk">B</a>;</td></tr>
<tr name="24034" id="24034">
<td>24034</td><td>  <span class="br">}</span> <a id="24034c5" class="tk">FR_PCR6_16B_tag</a>;</td></tr>
<tr name="24035" id="24035">
<td>24035</td><td></td></tr>
<tr name="24036" id="24036">
<td>24036</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 7 */</span></td></tr>
<tr name="24037" id="24037">
<td>24037</td><td>    <a id="24037c5" class="tk">vuint16_t</a> <a id="24037c15" class="tk">R</a>;</td></tr>
<tr name="24038" id="24038">
<td>24038</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24039" id="24039">
<td>24039</td><td>      <a id="24039c7" class="tk">vuint16_t</a> <a id="24039c17" class="tk">DECODING_CORRECTION_B</a><a id="24039c38" class="tk">:</a>9;<span class="ct">/* pDecodingCorrection + pDelayCompensation[B] + 2 */</span></td></tr>
<tr name="24040" id="24040">
<td>24040</td><td>      <a id="24040c7" class="tk">vuint16_t</a> <a id="24040c17" class="tk">MICRO_PER_MACRO_NOM_HALF</a><a id="24040c41" class="tk">:</a>7;<span class="ct">/* round(pMicroPerMacroNom / 2) */</span></td></tr>
<tr name="24041" id="24041">
<td>24041</td><td>    <span class="br">}</span> <a id="24041c7" class="tk">B</a>;</td></tr>
<tr name="24042" id="24042">
<td>24042</td><td>  <span class="br">}</span> <a id="24042c5" class="tk">FR_PCR7_16B_tag</a>;</td></tr>
<tr name="24043" id="24043">
<td>24043</td><td></td></tr>
<tr name="24044" id="24044">
<td>24044</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 8 */</span></td></tr>
<tr name="24045" id="24045">
<td>24045</td><td>    <a id="24045c5" class="tk">vuint16_t</a> <a id="24045c15" class="tk">R</a>;</td></tr>
<tr name="24046" id="24046">
<td>24046</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24047" id="24047">
<td>24047</td><td>      <a id="24047c7" class="tk">vuint16_t</a> <a id="24047c17" class="tk">MAX_WITHOUT_CLOCK_CORRECTION_FATAL</a><a id="24047c51" class="tk">:</a>4;<span class="ct">/* gMaxWithoutClockCorrectionFatal */</span></td></tr>
<tr name="24048" id="24048">
<td>24048</td><td>      <a id="24048c7" class="tk">vuint16_t</a> <a id="24048c17" class="tk">MAX_WITHOUT_CLOCK_CORRECTION_PASSIVE</a><a id="24048c53" class="tk">:</a>4;<span class="ct">/* gMaxWithoutClockCorrectionPassive */</span></td></tr>
<tr name="24049" id="24049">
<td>24049</td><td>      <a id="24049c7" class="tk">vuint16_t</a> <a id="24049c17" class="tk">WAKEUP_SYMBOL_TX_IDLE</a><a id="24049c38" class="tk">:</a>8;<span class="ct">/* gdWakeupSymbolTxIdle */</span></td></tr>
<tr name="24050" id="24050">
<td>24050</td><td>    <span class="br">}</span> <a id="24050c7" class="tk">B</a>;</td></tr>
<tr name="24051" id="24051">
<td>24051</td><td>  <span class="br">}</span> <a id="24051c5" class="tk">FR_PCR8_16B_tag</a>;</td></tr>
<tr name="24052" id="24052">
<td>24052</td><td></td></tr>
<tr name="24053" id="24053">
<td>24053</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 9 */</span></td></tr>
<tr name="24054" id="24054">
<td>24054</td><td>    <a id="24054c5" class="tk">vuint16_t</a> <a id="24054c15" class="tk">R</a>;</td></tr>
<tr name="24055" id="24055">
<td>24055</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24056" id="24056">
<td>24056</td><td>      <a id="24056c7" class="tk">vuint16_t</a> <a id="24056c17" class="tk">MINISLOT_EXISTS</a><a id="24056c32" class="tk">:</a>1;     <span class="ct">/* gNumberOfMinislots!=0 */</span></td></tr>
<tr name="24057" id="24057">
<td>24057</td><td>      <a id="24057c7" class="tk">vuint16_t</a> <a id="24057c17" class="tk">SYMBOL_WINDOW_EXISTS</a><a id="24057c37" class="tk">:</a>1;<span class="ct">/* gdSymbolWindow!=0 */</span></td></tr>
<tr name="24058" id="24058">
<td>24058</td><td>      <a id="24058c7" class="tk">vuint16_t</a> <a id="24058c17" class="tk">OFFSET_CORRECTION_OUT</a><a id="24058c38" class="tk">:</a>14;<span class="ct">/* pOffsetCorrectionOut */</span></td></tr>
<tr name="24059" id="24059">
<td>24059</td><td>    <span class="br">}</span> <a id="24059c7" class="tk">B</a>;</td></tr>
<tr name="24060" id="24060">
<td>24060</td><td>  <span class="br">}</span> <a id="24060c5" class="tk">FR_PCR9_16B_tag</a>;</td></tr>
<tr name="24061" id="24061">
<td>24061</td><td></td></tr>
<tr name="24062" id="24062">
<td>24062</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 10 */</span></td></tr>
<tr name="24063" id="24063">
<td>24063</td><td>    <a id="24063c5" class="tk">vuint16_t</a> <a id="24063c15" class="tk">R</a>;</td></tr>
<tr name="24064" id="24064">
<td>24064</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24065" id="24065">
<td>24065</td><td>      <a id="24065c7" class="tk">vuint16_t</a> <a id="24065c17" class="tk">SINGLE_SLOT_ENABLED</a><a id="24065c36" class="tk">:</a>1; <span class="ct">/* pSingleSlotEnabled */</span></td></tr>
<tr name="24066" id="24066">
<td>24066</td><td>      <a id="24066c7" class="tk">vuint16_t</a> <a id="24066c17" class="tk">WAKEUP_CHANNEL</a><a id="24066c31" class="tk">:</a>1;      <span class="ct">/* pWakeupChannel */</span></td></tr>
<tr name="24067" id="24067">
<td>24067</td><td>      <a id="24067c7" class="tk">vuint16_t</a> <a id="24067c17" class="tk">MACRO_PER_CYCLE</a><a id="24067c32" class="tk">:</a>14;    <span class="ct">/* pMicroPerCycle */</span></td></tr>
<tr name="24068" id="24068">
<td>24068</td><td>    <span class="br">}</span> <a id="24068c7" class="tk">B</a>;</td></tr>
<tr name="24069" id="24069">
<td>24069</td><td>  <span class="br">}</span> <a id="24069c5" class="tk">FR_PCR10_16B_tag</a>;</td></tr>
<tr name="24070" id="24070">
<td>24070</td><td></td></tr>
<tr name="24071" id="24071">
<td>24071</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 11 */</span></td></tr>
<tr name="24072" id="24072">
<td>24072</td><td>    <a id="24072c5" class="tk">vuint16_t</a> <a id="24072c15" class="tk">R</a>;</td></tr>
<tr name="24073" id="24073">
<td>24073</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24074" id="24074">
<td>24074</td><td>      <a id="24074c7" class="tk">vuint16_t</a> <a id="24074c17" class="tk">KEY_SLOT_USED_FOR_STARTUP</a><a id="24074c42" class="tk">:</a>1;<span class="ct">/* pKeySlotUsedForStartup */</span></td></tr>
<tr name="24075" id="24075">
<td>24075</td><td>      <a id="24075c7" class="tk">vuint16_t</a> <a id="24075c17" class="tk">KEY_SLOT_USED_FOR_SYNC</a><a id="24075c39" class="tk">:</a>1;<span class="ct">/* pKeySlotUsedForSync */</span></td></tr>
<tr name="24076" id="24076">
<td>24076</td><td>      <a id="24076c7" class="tk">vuint16_t</a> <a id="24076c17" class="tk">OFFSET_CORRECTION_START</a><a id="24076c40" class="tk">:</a>14;<span class="ct">/* gOffsetCorrectionStart */</span></td></tr>
<tr name="24077" id="24077">
<td>24077</td><td>    <span class="br">}</span> <a id="24077c7" class="tk">B</a>;</td></tr>
<tr name="24078" id="24078">
<td>24078</td><td>  <span class="br">}</span> <a id="24078c5" class="tk">FR_PCR11_16B_tag</a>;</td></tr>
<tr name="24079" id="24079">
<td>24079</td><td></td></tr>
<tr name="24080" id="24080">
<td>24080</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 12 */</span></td></tr>
<tr name="24081" id="24081">
<td>24081</td><td>    <a id="24081c5" class="tk">vuint16_t</a> <a id="24081c15" class="tk">R</a>;</td></tr>
<tr name="24082" id="24082">
<td>24082</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24083" id="24083">
<td>24083</td><td>      <a id="24083c7" class="tk">vuint16_t</a> <a id="24083c17" class="tk">ALLOW_PASSIVE_TO_ACTIVE</a><a id="24083c40" class="tk">:</a>5;<span class="ct">/* pAllowPassiveToActive */</span></td></tr>
<tr name="24084" id="24084">
<td>24084</td><td>      <a id="24084c7" class="tk">vuint16_t</a> <a id="24084c17" class="tk">KEY_SLOT_HEADER_CRC</a><a id="24084c36" class="tk">:</a>11;<span class="ct">/* header CRC for key slot */</span></td></tr>
<tr name="24085" id="24085">
<td>24085</td><td>    <span class="br">}</span> <a id="24085c7" class="tk">B</a>;</td></tr>
<tr name="24086" id="24086">
<td>24086</td><td>  <span class="br">}</span> <a id="24086c5" class="tk">FR_PCR12_16B_tag</a>;</td></tr>
<tr name="24087" id="24087">
<td>24087</td><td></td></tr>
<tr name="24088" id="24088">
<td>24088</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 13 */</span></td></tr>
<tr name="24089" id="24089">
<td>24089</td><td>    <a id="24089c5" class="tk">vuint16_t</a> <a id="24089c15" class="tk">R</a>;</td></tr>
<tr name="24090" id="24090">
<td>24090</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24091" id="24091">
<td>24091</td><td>      <a id="24091c7" class="tk">vuint16_t</a> <a id="24091c17" class="tk">FIRST_MINISLOT_ACTION_POINT_OFFSET</a><a id="24091c51" class="tk">:</a>6;<span class="ct">/* max(gdActionPointOffset,gdMinislotActionPointOffset) - 1 */</span></td></tr>
<tr name="24092" id="24092">
<td>24092</td><td>      <a id="24092c7" class="tk">vuint16_t</a> <a id="24092c17" class="tk">STATIC_SLOT_AFTER_ACTION_POINT</a><a id="24092c47" class="tk">:</a>10;<span class="ct">/* gdStaticSlot - gdActionPointOffset - 1 */</span></td></tr>
<tr name="24093" id="24093">
<td>24093</td><td>    <span class="br">}</span> <a id="24093c7" class="tk">B</a>;</td></tr>
<tr name="24094" id="24094">
<td>24094</td><td>  <span class="br">}</span> <a id="24094c5" class="tk">FR_PCR13_16B_tag</a>;</td></tr>
<tr name="24095" id="24095">
<td>24095</td><td></td></tr>
<tr name="24096" id="24096">
<td>24096</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 14 */</span></td></tr>
<tr name="24097" id="24097">
<td>24097</td><td>    <a id="24097c5" class="tk">vuint16_t</a> <a id="24097c15" class="tk">R</a>;</td></tr>
<tr name="24098" id="24098">
<td>24098</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24099" id="24099">
<td>24099</td><td>      <a id="24099c7" class="tk">vuint16_t</a> <a id="24099c17" class="tk">RATE_CORRECTION_OUT</a><a id="24099c36" class="tk">:</a>11;<span class="ct">/* pRateCorrectionOut */</span></td></tr>
<tr name="24100" id="24100">
<td>24100</td><td></td></tr>
<tr name="24101" id="24101">
<td>24101</td><td><span class="pp">#ifndef</span> <a id="24101c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="24102" id="24102">
<td>24102</td><td></td></tr>
<tr name="24103" id="24103">
<td>24103</td><td>      <a id="24103c7" class="tk">vuint16_t</a> <a id="24103c17" class="tk">LISTEN_TIMEOUT_20_16</a><a id="24103c37" class="tk">:</a>5;<span class="ct">/* pdListenTimeout - 1 */</span></td></tr>
<tr name="24104" id="24104">
<td>24104</td><td></td></tr>
<tr name="24105" id="24105">
<td>24105</td><td><span class="pp">#else</span></td></tr>
<tr name="24106" id="24106">
<td>24106</td><td></td></tr>
<tr name="24107" id="24107">
<td>24107</td><td>      <a id="24107c7" class="tk">vuint16_t</a> <a id="24107c17" class="tk">LISTEN_TIMEOUT_H</a><a id="24107c33" class="tk">:</a>5;    <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="24108" id="24108">
<td>24108</td><td></td></tr>
<tr name="24109" id="24109">
<td>24109</td><td><span class="pp">#endif</span></td></tr>
<tr name="24110" id="24110">
<td>24110</td><td></td></tr>
<tr name="24111" id="24111">
<td>24111</td><td>    <span class="br">}</span> <a id="24111c7" class="tk">B</a>;</td></tr>
<tr name="24112" id="24112">
<td>24112</td><td>  <span class="br">}</span> <a id="24112c5" class="tk">FR_PCR14_16B_tag</a>;</td></tr>
<tr name="24113" id="24113">
<td>24113</td><td></td></tr>
<tr name="24114" id="24114">
<td>24114</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 15 */</span></td></tr>
<tr name="24115" id="24115">
<td>24115</td><td>    <a id="24115c5" class="tk">vuint16_t</a> <a id="24115c15" class="tk">R</a>;</td></tr>
<tr name="24116" id="24116">
<td>24116</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24117" id="24117">
<td>24117</td><td></td></tr>
<tr name="24118" id="24118">
<td>24118</td><td><span class="pp">#ifndef</span> <a id="24118c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="24119" id="24119">
<td>24119</td><td></td></tr>
<tr name="24120" id="24120">
<td>24120</td><td>      <a id="24120c7" class="tk">vuint16_t</a> <a id="24120c17" class="tk">LISTEN_TIMEOUT_15_0</a><a id="24120c36" class="tk">:</a>16;<span class="ct">/* pdListenTimeout - 1 */</span></td></tr>
<tr name="24121" id="24121">
<td>24121</td><td></td></tr>
<tr name="24122" id="24122">
<td>24122</td><td><span class="pp">#else</span></td></tr>
<tr name="24123" id="24123">
<td>24123</td><td></td></tr>
<tr name="24124" id="24124">
<td>24124</td><td>      <a id="24124c7" class="tk">vuint16_t</a> <a id="24124c17" class="tk">LISTEN_TIMEOUT_L</a><a id="24124c33" class="tk">:</a>16;   <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="24125" id="24125">
<td>24125</td><td></td></tr>
<tr name="24126" id="24126">
<td>24126</td><td><span class="pp">#endif</span></td></tr>
<tr name="24127" id="24127">
<td>24127</td><td></td></tr>
<tr name="24128" id="24128">
<td>24128</td><td>    <span class="br">}</span> <a id="24128c7" class="tk">B</a>;</td></tr>
<tr name="24129" id="24129">
<td>24129</td><td>  <span class="br">}</span> <a id="24129c5" class="tk">FR_PCR15_16B_tag</a>;</td></tr>
<tr name="24130" id="24130">
<td>24130</td><td></td></tr>
<tr name="24131" id="24131">
<td>24131</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 16 */</span></td></tr>
<tr name="24132" id="24132">
<td>24132</td><td>    <a id="24132c5" class="tk">vuint16_t</a> <a id="24132c15" class="tk">R</a>;</td></tr>
<tr name="24133" id="24133">
<td>24133</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24134" id="24134">
<td>24134</td><td>      <a id="24134c7" class="tk">vuint16_t</a> <a id="24134c17" class="tk">MACRO_INITIAL_OFFSET_B</a><a id="24134c39" class="tk">:</a>7;<span class="ct">/* pMacroInitialOffset[B] */</span></td></tr>
<tr name="24135" id="24135">
<td>24135</td><td></td></tr>
<tr name="24136" id="24136">
<td>24136</td><td><span class="pp">#ifndef</span> <a id="24136c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="24137" id="24137">
<td>24137</td><td></td></tr>
<tr name="24138" id="24138">
<td>24138</td><td>      <a id="24138c7" class="tk">vuint16_t</a> <a id="24138c17" class="tk">NOISE_LISTEN_TIMEOUT_24_16</a><a id="24138c43" class="tk">:</a>9;<span class="ct">/* (gListenNoise * pdListenTimeout) - 1 */</span></td></tr>
<tr name="24139" id="24139">
<td>24139</td><td></td></tr>
<tr name="24140" id="24140">
<td>24140</td><td><span class="pp">#else</span></td></tr>
<tr name="24141" id="24141">
<td>24141</td><td></td></tr>
<tr name="24142" id="24142">
<td>24142</td><td>      <a id="24142c7" class="tk">vuint16_t</a> <a id="24142c17" class="tk">NOISE_LISTEN_TIMEOUT_H</a><a id="24142c39" class="tk">:</a>9;<span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="24143" id="24143">
<td>24143</td><td></td></tr>
<tr name="24144" id="24144">
<td>24144</td><td><span class="pp">#endif</span></td></tr>
<tr name="24145" id="24145">
<td>24145</td><td></td></tr>
<tr name="24146" id="24146">
<td>24146</td><td>    <span class="br">}</span> <a id="24146c7" class="tk">B</a>;</td></tr>
<tr name="24147" id="24147">
<td>24147</td><td>  <span class="br">}</span> <a id="24147c5" class="tk">FR_PCR16_16B_tag</a>;</td></tr>
<tr name="24148" id="24148">
<td>24148</td><td></td></tr>
<tr name="24149" id="24149">
<td>24149</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 17 */</span></td></tr>
<tr name="24150" id="24150">
<td>24150</td><td>    <a id="24150c5" class="tk">vuint16_t</a> <a id="24150c15" class="tk">R</a>;</td></tr>
<tr name="24151" id="24151">
<td>24151</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24152" id="24152">
<td>24152</td><td></td></tr>
<tr name="24153" id="24153">
<td>24153</td><td><span class="pp">#ifndef</span> <a id="24153c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="24154" id="24154">
<td>24154</td><td></td></tr>
<tr name="24155" id="24155">
<td>24155</td><td>      <a id="24155c7" class="tk">vuint16_t</a> <a id="24155c17" class="tk">NOISE_LISTEN_TIMEOUT_15_0</a><a id="24155c42" class="tk">:</a>16;<span class="ct">/* (gListenNoise * pdListenTimeout) - 1 */</span></td></tr>
<tr name="24156" id="24156">
<td>24156</td><td></td></tr>
<tr name="24157" id="24157">
<td>24157</td><td><span class="pp">#else</span></td></tr>
<tr name="24158" id="24158">
<td>24158</td><td></td></tr>
<tr name="24159" id="24159">
<td>24159</td><td>      <a id="24159c7" class="tk">vuint16_t</a> <a id="24159c17" class="tk">NOISE_LISTEN_TIMEOUT_L</a><a id="24159c39" class="tk">:</a>16;<span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="24160" id="24160">
<td>24160</td><td></td></tr>
<tr name="24161" id="24161">
<td>24161</td><td><span class="pp">#endif</span></td></tr>
<tr name="24162" id="24162">
<td>24162</td><td></td></tr>
<tr name="24163" id="24163">
<td>24163</td><td>    <span class="br">}</span> <a id="24163c7" class="tk">B</a>;</td></tr>
<tr name="24164" id="24164">
<td>24164</td><td>  <span class="br">}</span> <a id="24164c5" class="tk">FR_PCR17_16B_tag</a>;</td></tr>
<tr name="24165" id="24165">
<td>24165</td><td></td></tr>
<tr name="24166" id="24166">
<td>24166</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 18 */</span></td></tr>
<tr name="24167" id="24167">
<td>24167</td><td>    <a id="24167c5" class="tk">vuint16_t</a> <a id="24167c15" class="tk">R</a>;</td></tr>
<tr name="24168" id="24168">
<td>24168</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24169" id="24169">
<td>24169</td><td>      <a id="24169c7" class="tk">vuint16_t</a> <a id="24169c17" class="tk">WAKEUP_PATTERN</a><a id="24169c31" class="tk">:</a>6;      <span class="ct">/* pWakeupPattern */</span></td></tr>
<tr name="24170" id="24170">
<td>24170</td><td>      <a id="24170c7" class="tk">vuint16_t</a> <a id="24170c17" class="tk">KEY_SLOT_ID</a><a id="24170c28" class="tk">:</a>10;        <span class="ct">/* pKeySlotId */</span></td></tr>
<tr name="24171" id="24171">
<td>24171</td><td>    <span class="br">}</span> <a id="24171c7" class="tk">B</a>;</td></tr>
<tr name="24172" id="24172">
<td>24172</td><td>  <span class="br">}</span> <a id="24172c5" class="tk">FR_PCR18_16B_tag</a>;</td></tr>
<tr name="24173" id="24173">
<td>24173</td><td></td></tr>
<tr name="24174" id="24174">
<td>24174</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 19 */</span></td></tr>
<tr name="24175" id="24175">
<td>24175</td><td>    <a id="24175c5" class="tk">vuint16_t</a> <a id="24175c15" class="tk">R</a>;</td></tr>
<tr name="24176" id="24176">
<td>24176</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24177" id="24177">
<td>24177</td><td>      <a id="24177c7" class="tk">vuint16_t</a> <a id="24177c17" class="tk">DECODING_CORRECTION_A</a><a id="24177c38" class="tk">:</a>9;<span class="ct">/* pDecodingCorrection + pDelayCompensation[A] + 2 */</span></td></tr>
<tr name="24178" id="24178">
<td>24178</td><td>      <a id="24178c7" class="tk">vuint16_t</a> <a id="24178c17" class="tk">PAYLOAD_LENGTH_STATIC</a><a id="24178c38" class="tk">:</a>7;<span class="ct">/* gPayloadLengthStatic */</span></td></tr>
<tr name="24179" id="24179">
<td>24179</td><td>    <span class="br">}</span> <a id="24179c7" class="tk">B</a>;</td></tr>
<tr name="24180" id="24180">
<td>24180</td><td>  <span class="br">}</span> <a id="24180c5" class="tk">FR_PCR19_16B_tag</a>;</td></tr>
<tr name="24181" id="24181">
<td>24181</td><td></td></tr>
<tr name="24182" id="24182">
<td>24182</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 20 */</span></td></tr>
<tr name="24183" id="24183">
<td>24183</td><td>    <a id="24183c5" class="tk">vuint16_t</a> <a id="24183c15" class="tk">R</a>;</td></tr>
<tr name="24184" id="24184">
<td>24184</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24185" id="24185">
<td>24185</td><td>      <a id="24185c7" class="tk">vuint16_t</a> <a id="24185c17" class="tk">MICRO_INITIAL_OFFSET_B</a><a id="24185c39" class="tk">:</a>8;<span class="ct">/* pMicroInitialOffset[B] */</span></td></tr>
<tr name="24186" id="24186">
<td>24186</td><td>      <a id="24186c7" class="tk">vuint16_t</a> <a id="24186c17" class="tk">MICRO_INITIAL_OFFSET_A</a><a id="24186c39" class="tk">:</a>8;<span class="ct">/* pMicroInitialOffset[A] */</span></td></tr>
<tr name="24187" id="24187">
<td>24187</td><td>    <span class="br">}</span> <a id="24187c7" class="tk">B</a>;</td></tr>
<tr name="24188" id="24188">
<td>24188</td><td>  <span class="br">}</span> <a id="24188c5" class="tk">FR_PCR20_16B_tag</a>;</td></tr>
<tr name="24189" id="24189">
<td>24189</td><td></td></tr>
<tr name="24190" id="24190">
<td>24190</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 21 */</span></td></tr>
<tr name="24191" id="24191">
<td>24191</td><td>    <a id="24191c5" class="tk">vuint16_t</a> <a id="24191c15" class="tk">R</a>;</td></tr>
<tr name="24192" id="24192">
<td>24192</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24193" id="24193">
<td>24193</td><td>      <a id="24193c7" class="tk">vuint16_t</a> <a id="24193c17" class="tk">EXTERN_RATE_CORRECTION</a><a id="24193c39" class="tk">:</a>3;<span class="ct">/* pExternRateCorrection */</span></td></tr>
<tr name="24194" id="24194">
<td>24194</td><td>      <a id="24194c7" class="tk">vuint16_t</a> <a id="24194c17" class="tk">LATEST_TX</a><a id="24194c26" class="tk">:</a>13;          <span class="ct">/* gNumberOfMinislots - pLatestTx */</span></td></tr>
<tr name="24195" id="24195">
<td>24195</td><td>    <span class="br">}</span> <a id="24195c7" class="tk">B</a>;</td></tr>
<tr name="24196" id="24196">
<td>24196</td><td>  <span class="br">}</span> <a id="24196c5" class="tk">FR_PCR21_16B_tag</a>;</td></tr>
<tr name="24197" id="24197">
<td>24197</td><td></td></tr>
<tr name="24198" id="24198">
<td>24198</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 22 */</span></td></tr>
<tr name="24199" id="24199">
<td>24199</td><td>    <a id="24199c5" class="tk">vuint16_t</a> <a id="24199c15" class="tk">R</a>;</td></tr>
<tr name="24200" id="24200">
<td>24200</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24201" id="24201">
<td>24201</td><td>      <a id="24201c7" class="tk">vuint16_t</a> <a id="24201c17" class="tk">R</a><a id="24201c18" class="tk">:</a>1;                   <span class="ct">/* Reserved bit */</span></td></tr>
<tr name="24202" id="24202">
<td>24202</td><td></td></tr>
<tr name="24203" id="24203">
<td>24203</td><td><span class="pp">#ifndef</span> <a id="24203c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="24204" id="24204">
<td>24204</td><td></td></tr>
<tr name="24205" id="24205">
<td>24205</td><td>      <a id="24205c7" class="tk">vuint16_t</a> <a id="24205c17" class="tk">COMP_ACCEPTED_STARRUP_RANGE_A</a><a id="24205c46" class="tk">:</a>11;<span class="ct">/* pdAcceptedStartupRange - pDelayCompensationChA */</span></td></tr>
<tr name="24206" id="24206">
<td>24206</td><td></td></tr>
<tr name="24207" id="24207">
<td>24207</td><td><span class="pp">#else</span></td></tr>
<tr name="24208" id="24208">
<td>24208</td><td></td></tr>
<tr name="24209" id="24209">
<td>24209</td><td>      <a id="24209c7" class="tk">vuint16_t</a> <a id="24209c17" class="tk">COMP_ACCEPTED_STARTUP_RANGE_A</a><a id="24209c46" class="tk">:</a>11;<span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="24210" id="24210">
<td>24210</td><td></td></tr>
<tr name="24211" id="24211">
<td>24211</td><td><span class="pp">#endif</span></td></tr>
<tr name="24212" id="24212">
<td>24212</td><td></td></tr>
<tr name="24213" id="24213">
<td>24213</td><td><span class="pp">#ifndef</span> <a id="24213c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="24214" id="24214">
<td>24214</td><td></td></tr>
<tr name="24215" id="24215">
<td>24215</td><td>      <a id="24215c7" class="tk">vuint16_t</a> <a id="24215c17" class="tk">MICRO_PER_CYCLE_19_16</a><a id="24215c38" class="tk">:</a>4;<span class="ct">/* gMicroPerCycle */</span></td></tr>
<tr name="24216" id="24216">
<td>24216</td><td></td></tr>
<tr name="24217" id="24217">
<td>24217</td><td><span class="pp">#else</span></td></tr>
<tr name="24218" id="24218">
<td>24218</td><td></td></tr>
<tr name="24219" id="24219">
<td>24219</td><td>      <a id="24219c7" class="tk">vuint16_t</a> <a id="24219c17" class="tk">MICRO_PER_CYCLE_H</a><a id="24219c34" class="tk">:</a>4;   <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="24220" id="24220">
<td>24220</td><td></td></tr>
<tr name="24221" id="24221">
<td>24221</td><td><span class="pp">#endif</span></td></tr>
<tr name="24222" id="24222">
<td>24222</td><td></td></tr>
<tr name="24223" id="24223">
<td>24223</td><td>    <span class="br">}</span> <a id="24223c7" class="tk">B</a>;</td></tr>
<tr name="24224" id="24224">
<td>24224</td><td>  <span class="br">}</span> <a id="24224c5" class="tk">FR_PCR22_16B_tag</a>;</td></tr>
<tr name="24225" id="24225">
<td>24225</td><td></td></tr>
<tr name="24226" id="24226">
<td>24226</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 23 */</span></td></tr>
<tr name="24227" id="24227">
<td>24227</td><td>    <a id="24227c5" class="tk">vuint16_t</a> <a id="24227c15" class="tk">R</a>;</td></tr>
<tr name="24228" id="24228">
<td>24228</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24229" id="24229">
<td>24229</td><td></td></tr>
<tr name="24230" id="24230">
<td>24230</td><td><span class="pp">#ifndef</span> <a id="24230c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="24231" id="24231">
<td>24231</td><td></td></tr>
<tr name="24232" id="24232">
<td>24232</td><td>      <a id="24232c7" class="tk">vuint16_t</a> <a id="24232c17" class="tk">MICRO_PER_CYCLE_15_0</a><a id="24232c37" class="tk">:</a>16;<span class="ct">/* pMicroPerCycle */</span></td></tr>
<tr name="24233" id="24233">
<td>24233</td><td></td></tr>
<tr name="24234" id="24234">
<td>24234</td><td><span class="pp">#else</span></td></tr>
<tr name="24235" id="24235">
<td>24235</td><td></td></tr>
<tr name="24236" id="24236">
<td>24236</td><td>      <a id="24236c7" class="tk">vuint16_t</a> <a id="24236c17" class="tk">micro_per_cycle_l</a><a id="24236c34" class="tk">:</a>16;  <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="24237" id="24237">
<td>24237</td><td></td></tr>
<tr name="24238" id="24238">
<td>24238</td><td><span class="pp">#endif</span></td></tr>
<tr name="24239" id="24239">
<td>24239</td><td></td></tr>
<tr name="24240" id="24240">
<td>24240</td><td>    <span class="br">}</span> <a id="24240c7" class="tk">B</a>;</td></tr>
<tr name="24241" id="24241">
<td>24241</td><td>  <span class="br">}</span> <a id="24241c5" class="tk">FR_PCR23_16B_tag</a>;</td></tr>
<tr name="24242" id="24242">
<td>24242</td><td></td></tr>
<tr name="24243" id="24243">
<td>24243</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 24 */</span></td></tr>
<tr name="24244" id="24244">
<td>24244</td><td>    <a id="24244c5" class="tk">vuint16_t</a> <a id="24244c15" class="tk">R</a>;</td></tr>
<tr name="24245" id="24245">
<td>24245</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24246" id="24246">
<td>24246</td><td>      <a id="24246c7" class="tk">vuint16_t</a> <a id="24246c17" class="tk">CLUSTER_DRIFT_DAMPING</a><a id="24246c38" class="tk">:</a>5;<span class="ct">/* pClusterDriftDamping */</span></td></tr>
<tr name="24247" id="24247">
<td>24247</td><td>      <a id="24247c7" class="tk">vuint16_t</a> <a id="24247c17" class="tk">MAX_PAYLOAD_LENGTH_DYNAMIC</a><a id="24247c43" class="tk">:</a>7;<span class="ct">/* pPayloadLengthDynMax */</span></td></tr>
<tr name="24248" id="24248">
<td>24248</td><td></td></tr>
<tr name="24249" id="24249">
<td>24249</td><td><span class="pp">#ifndef</span> <a id="24249c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="24250" id="24250">
<td>24250</td><td></td></tr>
<tr name="24251" id="24251">
<td>24251</td><td>      <a id="24251c7" class="tk">vuint16_t</a> <a id="24251c17" class="tk">MICRO_PER_CYCLE_MIN_19_16</a><a id="24251c42" class="tk">:</a>4;<span class="ct">/* pMicroPerCycle - pdMaxDrift */</span></td></tr>
<tr name="24252" id="24252">
<td>24252</td><td></td></tr>
<tr name="24253" id="24253">
<td>24253</td><td><span class="pp">#else</span></td></tr>
<tr name="24254" id="24254">
<td>24254</td><td></td></tr>
<tr name="24255" id="24255">
<td>24255</td><td>      <a id="24255c7" class="tk">vuint16_t</a> <a id="24255c17" class="tk">MICRO_PER_CYCLE_MIN_H</a><a id="24255c38" class="tk">:</a>4;<span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="24256" id="24256">
<td>24256</td><td></td></tr>
<tr name="24257" id="24257">
<td>24257</td><td><span class="pp">#endif</span></td></tr>
<tr name="24258" id="24258">
<td>24258</td><td></td></tr>
<tr name="24259" id="24259">
<td>24259</td><td>    <span class="br">}</span> <a id="24259c7" class="tk">B</a>;</td></tr>
<tr name="24260" id="24260">
<td>24260</td><td>  <span class="br">}</span> <a id="24260c5" class="tk">FR_PCR24_16B_tag</a>;</td></tr>
<tr name="24261" id="24261">
<td>24261</td><td></td></tr>
<tr name="24262" id="24262">
<td>24262</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 25 */</span></td></tr>
<tr name="24263" id="24263">
<td>24263</td><td>    <a id="24263c5" class="tk">vuint16_t</a> <a id="24263c15" class="tk">R</a>;</td></tr>
<tr name="24264" id="24264">
<td>24264</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24265" id="24265">
<td>24265</td><td></td></tr>
<tr name="24266" id="24266">
<td>24266</td><td><span class="pp">#ifndef</span> <a id="24266c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="24267" id="24267">
<td>24267</td><td></td></tr>
<tr name="24268" id="24268">
<td>24268</td><td>      <a id="24268c7" class="tk">vuint16_t</a> <a id="24268c17" class="tk">MICRO_PER_CYCLE_MIN_15_0</a><a id="24268c41" class="tk">:</a>16;<span class="ct">/* pMicroPerCycle - pdMaxDrift */</span></td></tr>
<tr name="24269" id="24269">
<td>24269</td><td></td></tr>
<tr name="24270" id="24270">
<td>24270</td><td><span class="pp">#else</span></td></tr>
<tr name="24271" id="24271">
<td>24271</td><td></td></tr>
<tr name="24272" id="24272">
<td>24272</td><td>      <a id="24272c7" class="tk">vuint16_t</a> <a id="24272c17" class="tk">MICRO_PER_CYCLE_MIN_L</a><a id="24272c38" class="tk">:</a>16;<span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="24273" id="24273">
<td>24273</td><td></td></tr>
<tr name="24274" id="24274">
<td>24274</td><td><span class="pp">#endif</span></td></tr>
<tr name="24275" id="24275">
<td>24275</td><td></td></tr>
<tr name="24276" id="24276">
<td>24276</td><td>    <span class="br">}</span> <a id="24276c7" class="tk">B</a>;</td></tr>
<tr name="24277" id="24277">
<td>24277</td><td>  <span class="br">}</span> <a id="24277c5" class="tk">FR_PCR25_16B_tag</a>;</td></tr>
<tr name="24278" id="24278">
<td>24278</td><td></td></tr>
<tr name="24279" id="24279">
<td>24279</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 26 */</span></td></tr>
<tr name="24280" id="24280">
<td>24280</td><td>    <a id="24280c5" class="tk">vuint16_t</a> <a id="24280c15" class="tk">R</a>;</td></tr>
<tr name="24281" id="24281">
<td>24281</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24282" id="24282">
<td>24282</td><td>      <a id="24282c7" class="tk">vuint16_t</a> <a id="24282c17" class="tk">ALLOW_HALT_DUE_TO_CLOCK</a><a id="24282c40" class="tk">:</a>1;<span class="ct">/* pAllowHaltDueToClock */</span></td></tr>
<tr name="24283" id="24283">
<td>24283</td><td>      <a id="24283c7" class="tk">vuint16_t</a> <a id="24283c17" class="tk">COMP_ACCEPTED_STARTUP_RANGE_B</a><a id="24283c46" class="tk">:</a>11;<span class="ct">/* pdAcceptedStartupRange - pDelayCompensationChB */</span></td></tr>
<tr name="24284" id="24284">
<td>24284</td><td></td></tr>
<tr name="24285" id="24285">
<td>24285</td><td><span class="pp">#ifndef</span> <a id="24285c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="24286" id="24286">
<td>24286</td><td></td></tr>
<tr name="24287" id="24287">
<td>24287</td><td>      <a id="24287c7" class="tk">vuint16_t</a> <a id="24287c17" class="tk">MICRO_PER_CYCLE_MAX_19_16</a><a id="24287c42" class="tk">:</a>4;<span class="ct">/* pMicroPerCycle + pdMaxDrift */</span></td></tr>
<tr name="24288" id="24288">
<td>24288</td><td></td></tr>
<tr name="24289" id="24289">
<td>24289</td><td><span class="pp">#else</span></td></tr>
<tr name="24290" id="24290">
<td>24290</td><td></td></tr>
<tr name="24291" id="24291">
<td>24291</td><td>      <a id="24291c7" class="tk">vuint16_t</a> <a id="24291c17" class="tk">MICRO_PER_CYCLE_MAX_H</a><a id="24291c38" class="tk">:</a>4;<span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="24292" id="24292">
<td>24292</td><td></td></tr>
<tr name="24293" id="24293">
<td>24293</td><td><span class="pp">#endif</span></td></tr>
<tr name="24294" id="24294">
<td>24294</td><td></td></tr>
<tr name="24295" id="24295">
<td>24295</td><td>    <span class="br">}</span> <a id="24295c7" class="tk">B</a>;</td></tr>
<tr name="24296" id="24296">
<td>24296</td><td>  <span class="br">}</span> <a id="24296c5" class="tk">FR_PCR26_16B_tag</a>;</td></tr>
<tr name="24297" id="24297">
<td>24297</td><td></td></tr>
<tr name="24298" id="24298">
<td>24298</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 27 */</span></td></tr>
<tr name="24299" id="24299">
<td>24299</td><td>    <a id="24299c5" class="tk">vuint16_t</a> <a id="24299c15" class="tk">R</a>;</td></tr>
<tr name="24300" id="24300">
<td>24300</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24301" id="24301">
<td>24301</td><td></td></tr>
<tr name="24302" id="24302">
<td>24302</td><td><span class="pp">#ifndef</span> <a id="24302c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="24303" id="24303">
<td>24303</td><td></td></tr>
<tr name="24304" id="24304">
<td>24304</td><td>      <a id="24304c7" class="tk">vuint16_t</a> <a id="24304c17" class="tk">MICRO_PER_CYCLE_MAX_15_0</a><a id="24304c41" class="tk">:</a>16;<span class="ct">/* pMicroPerCycle + pdMaxDrift */</span></td></tr>
<tr name="24305" id="24305">
<td>24305</td><td></td></tr>
<tr name="24306" id="24306">
<td>24306</td><td><span class="pp">#else</span></td></tr>
<tr name="24307" id="24307">
<td>24307</td><td></td></tr>
<tr name="24308" id="24308">
<td>24308</td><td>      <a id="24308c7" class="tk">vuint16_t</a> <a id="24308c17" class="tk">MICRO_PER_CYCLE_MAX_L</a><a id="24308c38" class="tk">:</a>16;<span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="24309" id="24309">
<td>24309</td><td></td></tr>
<tr name="24310" id="24310">
<td>24310</td><td><span class="pp">#endif</span></td></tr>
<tr name="24311" id="24311">
<td>24311</td><td></td></tr>
<tr name="24312" id="24312">
<td>24312</td><td>    <span class="br">}</span> <a id="24312c7" class="tk">B</a>;</td></tr>
<tr name="24313" id="24313">
<td>24313</td><td>  <span class="br">}</span> <a id="24313c5" class="tk">FR_PCR27_16B_tag</a>;</td></tr>
<tr name="24314" id="24314">
<td>24314</td><td></td></tr>
<tr name="24315" id="24315">
<td>24315</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 28 */</span></td></tr>
<tr name="24316" id="24316">
<td>24316</td><td>    <a id="24316c5" class="tk">vuint16_t</a> <a id="24316c15" class="tk">R</a>;</td></tr>
<tr name="24317" id="24317">
<td>24317</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24318" id="24318">
<td>24318</td><td>      <a id="24318c7" class="tk">vuint16_t</a> <a id="24318c17" class="tk">DYNAMIC_SLOT_IDLE_PHASE</a><a id="24318c40" class="tk">:</a>2;<span class="ct">/* gdDynamicSlotIdlePhase */</span></td></tr>
<tr name="24319" id="24319">
<td>24319</td><td>      <a id="24319c7" class="tk">vuint16_t</a> <a id="24319c17" class="tk">MACRO_AFTER_OFFSET_CORRECTION</a><a id="24319c46" class="tk">:</a>14;<span class="ct">/* gMacroPerCycle - gOffsetCorrectionStart */</span></td></tr>
<tr name="24320" id="24320">
<td>24320</td><td>    <span class="br">}</span> <a id="24320c7" class="tk">B</a>;</td></tr>
<tr name="24321" id="24321">
<td>24321</td><td>  <span class="br">}</span> <a id="24321c5" class="tk">FR_PCR28_16B_tag</a>;</td></tr>
<tr name="24322" id="24322">
<td>24322</td><td></td></tr>
<tr name="24323" id="24323">
<td>24323</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 29 */</span></td></tr>
<tr name="24324" id="24324">
<td>24324</td><td>    <a id="24324c5" class="tk">vuint16_t</a> <a id="24324c15" class="tk">R</a>;</td></tr>
<tr name="24325" id="24325">
<td>24325</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24326" id="24326">
<td>24326</td><td>      <a id="24326c7" class="tk">vuint16_t</a> <a id="24326c17" class="tk">EXTERN_OFFSET_CORRECTION</a><a id="24326c41" class="tk">:</a>3;<span class="ct">/* pExternOffsetCorrection */</span></td></tr>
<tr name="24327" id="24327">
<td>24327</td><td>      <a id="24327c7" class="tk">vuint16_t</a> <a id="24327c17" class="tk">MINISLOTS_MAX</a><a id="24327c30" class="tk">:</a>13;      <span class="ct">/* gNumberOfMinislots - 1 */</span></td></tr>
<tr name="24328" id="24328">
<td>24328</td><td>    <span class="br">}</span> <a id="24328c7" class="tk">B</a>;</td></tr>
<tr name="24329" id="24329">
<td>24329</td><td>  <span class="br">}</span> <a id="24329c5" class="tk">FR_PCR29_16B_tag</a>;</td></tr>
<tr name="24330" id="24330">
<td>24330</td><td></td></tr>
<tr name="24331" id="24331">
<td>24331</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Protocol Configuration Register 30 */</span></td></tr>
<tr name="24332" id="24332">
<td>24332</td><td>    <a id="24332c5" class="tk">vuint16_t</a> <a id="24332c15" class="tk">R</a>;</td></tr>
<tr name="24333" id="24333">
<td>24333</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24334" id="24334">
<td>24334</td><td>     <a id="24334c6" class="tk">vuint16_t</a><a id="24334c15" class="tk">:</a></td></tr>
<tr name="24335" id="24335">
<td>24335</td><td>      12;</td></tr>
<tr name="24336" id="24336">
<td>24336</td><td>      <a id="24336c7" class="tk">vuint16_t</a> <a id="24336c17" class="tk">SYNC_NODE_MAX</a><a id="24336c30" class="tk">:</a>4;       <span class="ct">/* gSyncNodeMax */</span></td></tr>
<tr name="24337" id="24337">
<td>24337</td><td>    <span class="br">}</span> <a id="24337c7" class="tk">B</a>;</td></tr>
<tr name="24338" id="24338">
<td>24338</td><td>  <span class="br">}</span> <a id="24338c5" class="tk">FR_PCR30_16B_tag</a>;</td></tr>
<tr name="24339" id="24339">
<td>24339</td><td></td></tr>
<tr name="24340" id="24340">
<td>24340</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Receive FIFO System Memory Base Address High Register */</span></td></tr>
<tr name="24341" id="24341">
<td>24341</td><td>    <a id="24341c5" class="tk">vuint16_t</a> <a id="24341c15" class="tk">R</a>;</td></tr>
<tr name="24342" id="24342">
<td>24342</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24343" id="24343">
<td>24343</td><td>      <a id="24343c7" class="tk">vuint16_t</a> <a id="24343c17" class="tk">SMBA_31_16</a><a id="24343c27" class="tk">:</a>16;         <span class="ct">/* System Memory Base Address */</span></td></tr>
<tr name="24344" id="24344">
<td>24344</td><td>    <span class="br">}</span> <a id="24344c7" class="tk">B</a>;</td></tr>
<tr name="24345" id="24345">
<td>24345</td><td>  <span class="br">}</span> <a id="24345c5" class="tk">FR_RFSYMBHADR_16B_tag</a>;</td></tr>
<tr name="24346" id="24346">
<td>24346</td><td></td></tr>
<tr name="24347" id="24347">
<td>24347</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Receive FIFO System Memory Base Address Low Register */</span></td></tr>
<tr name="24348" id="24348">
<td>24348</td><td>    <a id="24348c5" class="tk">vuint16_t</a> <a id="24348c15" class="tk">R</a>;</td></tr>
<tr name="24349" id="24349">
<td>24349</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24350" id="24350">
<td>24350</td><td>      <a id="24350c7" class="tk">vuint16_t</a> <a id="24350c17" class="tk">SMBA_15_4</a><a id="24350c26" class="tk">:</a>12;          <span class="ct">/* System Memory Base Address */</span></td></tr>
<tr name="24351" id="24351">
<td>24351</td><td>     <a id="24351c6" class="tk">vuint16_t</a><a id="24351c15" class="tk">:</a></td></tr>
<tr name="24352" id="24352">
<td>24352</td><td>      4;</td></tr>
<tr name="24353" id="24353">
<td>24353</td><td>    <span class="br">}</span> <a id="24353c7" class="tk">B</a>;</td></tr>
<tr name="24354" id="24354">
<td>24354</td><td>  <span class="br">}</span> <a id="24354c5" class="tk">FR_RFSYMBLADR_16B_tag</a>;</td></tr>
<tr name="24355" id="24355">
<td>24355</td><td></td></tr>
<tr name="24356" id="24356">
<td>24356</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Receive FIFO Periodic Timer Register */</span></td></tr>
<tr name="24357" id="24357">
<td>24357</td><td>    <a id="24357c5" class="tk">vuint16_t</a> <a id="24357c15" class="tk">R</a>;</td></tr>
<tr name="24358" id="24358">
<td>24358</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24359" id="24359">
<td>24359</td><td>     <a id="24359c6" class="tk">vuint16_t</a><a id="24359c15" class="tk">:</a></td></tr>
<tr name="24360" id="24360">
<td>24360</td><td>      2;</td></tr>
<tr name="24361" id="24361">
<td>24361</td><td>      <a id="24361c7" class="tk">vuint16_t</a> <a id="24361c17" class="tk">PTD</a><a id="24361c20" class="tk">:</a>14;                <span class="ct">/* Periodic Timer Duration */</span></td></tr>
<tr name="24362" id="24362">
<td>24362</td><td>    <span class="br">}</span> <a id="24362c7" class="tk">B</a>;</td></tr>
<tr name="24363" id="24363">
<td>24363</td><td>  <span class="br">}</span> <a id="24363c5" class="tk">FR_RFPTR_16B_tag</a>;</td></tr>
<tr name="24364" id="24364">
<td>24364</td><td></td></tr>
<tr name="24365" id="24365">
<td>24365</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Receive FIFO Fill Level and Pop Count Register */</span></td></tr>
<tr name="24366" id="24366">
<td>24366</td><td>    <a id="24366c5" class="tk">vuint16_t</a> <a id="24366c15" class="tk">R</a>;</td></tr>
<tr name="24367" id="24367">
<td>24367</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24368" id="24368">
<td>24368</td><td>      <a id="24368c7" class="tk">vuint16_t</a> <a id="24368c17" class="tk">FLPCB</a><a id="24368c22" class="tk">:</a>8;               <span class="ct">/* Fill Level and Pop Count Channel B */</span></td></tr>
<tr name="24369" id="24369">
<td>24369</td><td>      <a id="24369c7" class="tk">vuint16_t</a> <a id="24369c17" class="tk">FLPCA</a><a id="24369c22" class="tk">:</a>8;               <span class="ct">/* Fill Level and Pop Count Channel A */</span></td></tr>
<tr name="24370" id="24370">
<td>24370</td><td>    <span class="br">}</span> <a id="24370c7" class="tk">B</a>;</td></tr>
<tr name="24371" id="24371">
<td>24371</td><td>  <span class="br">}</span> <a id="24371c5" class="tk">FR_RFFLPCR_16B_tag</a>;</td></tr>
<tr name="24372" id="24372">
<td>24372</td><td></td></tr>
<tr name="24373" id="24373">
<td>24373</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ECC Error Interrupt Flag and Enable Register */</span></td></tr>
<tr name="24374" id="24374">
<td>24374</td><td>    <a id="24374c5" class="tk">vuint16_t</a> <a id="24374c15" class="tk">R</a>;</td></tr>
<tr name="24375" id="24375">
<td>24375</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24376" id="24376">
<td>24376</td><td>      <a id="24376c7" class="tk">vuint16_t</a> <a id="24376c17" class="tk">LRNE_OF</a><a id="24376c24" class="tk">:</a>1;             <span class="ct">/* LRAM Non-Corrected Error Overflow Flag */</span></td></tr>
<tr name="24377" id="24377">
<td>24377</td><td>      <a id="24377c7" class="tk">vuint16_t</a> <a id="24377c17" class="tk">LRCE_OF</a><a id="24377c24" class="tk">:</a>1;             <span class="ct">/* LRAM Corrected Error Overflow Flag */</span></td></tr>
<tr name="24378" id="24378">
<td>24378</td><td>      <a id="24378c7" class="tk">vuint16_t</a> <a id="24378c17" class="tk">DRNE_OF</a><a id="24378c24" class="tk">:</a>1;             <span class="ct">/* DRAM Non-Corrected Error Overflow Flag */</span></td></tr>
<tr name="24379" id="24379">
<td>24379</td><td>      <a id="24379c7" class="tk">vuint16_t</a> <a id="24379c17" class="tk">DRCE_OF</a><a id="24379c24" class="tk">:</a>1;             <span class="ct">/* DRAM Corrected Error Overflow Flag */</span></td></tr>
<tr name="24380" id="24380">
<td>24380</td><td>      <a id="24380c7" class="tk">vuint16_t</a> <a id="24380c17" class="tk">LRNE_IF</a><a id="24380c24" class="tk">:</a>1;             <span class="ct">/* LRAM Non-Corrected Error Interrupt Flag */</span></td></tr>
<tr name="24381" id="24381">
<td>24381</td><td>      <a id="24381c7" class="tk">vuint16_t</a> <a id="24381c17" class="tk">LRCE_IF</a><a id="24381c24" class="tk">:</a>1;             <span class="ct">/* LRAM Corrected Error Interrupt Flag */</span></td></tr>
<tr name="24382" id="24382">
<td>24382</td><td>      <a id="24382c7" class="tk">vuint16_t</a> <a id="24382c17" class="tk">DRNE_IF</a><a id="24382c24" class="tk">:</a>1;             <span class="ct">/* DRAM Non-Corrected Error Interrupt Flag */</span></td></tr>
<tr name="24383" id="24383">
<td>24383</td><td>      <a id="24383c7" class="tk">vuint16_t</a> <a id="24383c17" class="tk">DRCE_IF</a><a id="24383c24" class="tk">:</a>1;             <span class="ct">/* DRAM Corrected Error Interrupt Flag */</span></td></tr>
<tr name="24384" id="24384">
<td>24384</td><td>     <a id="24384c6" class="tk">vuint16_t</a><a id="24384c15" class="tk">:</a></td></tr>
<tr name="24385" id="24385">
<td>24385</td><td>      4;</td></tr>
<tr name="24386" id="24386">
<td>24386</td><td>      <a id="24386c7" class="tk">vuint16_t</a> <a id="24386c17" class="tk">LRNE_IE</a><a id="24386c24" class="tk">:</a>1;             <span class="ct">/* LRAM Non-Corrected Error Interrupt Enable */</span></td></tr>
<tr name="24387" id="24387">
<td>24387</td><td>      <a id="24387c7" class="tk">vuint16_t</a> <a id="24387c17" class="tk">LRCE_IE</a><a id="24387c24" class="tk">:</a>1;             <span class="ct">/* LRAM Corrected Error Interrupt Enable */</span></td></tr>
<tr name="24388" id="24388">
<td>24388</td><td>      <a id="24388c7" class="tk">vuint16_t</a> <a id="24388c17" class="tk">DRNE_IE</a><a id="24388c24" class="tk">:</a>1;             <span class="ct">/* DRAM Non-Corrected Error Interrupt Enable */</span></td></tr>
<tr name="24389" id="24389">
<td>24389</td><td>      <a id="24389c7" class="tk">vuint16_t</a> <a id="24389c17" class="tk">DRCE_IE</a><a id="24389c24" class="tk">:</a>1;             <span class="ct">/* DRAM Corrected Error Interrupt Enable */</span></td></tr>
<tr name="24390" id="24390">
<td>24390</td><td>    <span class="br">}</span> <a id="24390c7" class="tk">B</a>;</td></tr>
<tr name="24391" id="24391">
<td>24391</td><td>  <span class="br">}</span> <a id="24391c5" class="tk">FR_EEIFER_16B_tag</a>;</td></tr>
<tr name="24392" id="24392">
<td>24392</td><td></td></tr>
<tr name="24393" id="24393">
<td>24393</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ECC Error Report and Injection Control Register */</span></td></tr>
<tr name="24394" id="24394">
<td>24394</td><td>    <a id="24394c5" class="tk">vuint16_t</a> <a id="24394c15" class="tk">R</a>;</td></tr>
<tr name="24395" id="24395">
<td>24395</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24396" id="24396">
<td>24396</td><td>      <a id="24396c7" class="tk">vuint16_t</a> <a id="24396c17" class="tk">BSY</a><a id="24396c20" class="tk">:</a>1;                 <span class="ct">/* Register Update Busy */</span></td></tr>
<tr name="24397" id="24397">
<td>24397</td><td>     <a id="24397c6" class="tk">vuint16_t</a><a id="24397c15" class="tk">:</a></td></tr>
<tr name="24398" id="24398">
<td>24398</td><td>      5;</td></tr>
<tr name="24399" id="24399">
<td>24399</td><td>      <a id="24399c7" class="tk">vuint16_t</a> <a id="24399c17" class="tk">ERS</a><a id="24399c20" class="tk">:</a>2;                 <span class="ct">/* Error Report Select */</span></td></tr>
<tr name="24400" id="24400">
<td>24400</td><td>     <a id="24400c6" class="tk">vuint16_t</a><a id="24400c15" class="tk">:</a></td></tr>
<tr name="24401" id="24401">
<td>24401</td><td>      3;</td></tr>
<tr name="24402" id="24402">
<td>24402</td><td>      <a id="24402c7" class="tk">vuint16_t</a> <a id="24402c17" class="tk">ERM</a><a id="24402c20" class="tk">:</a>1;                 <span class="ct">/* Error Report Mode */</span></td></tr>
<tr name="24403" id="24403">
<td>24403</td><td>     <a id="24403c6" class="tk">vuint16_t</a><a id="24403c15" class="tk">:</a></td></tr>
<tr name="24404" id="24404">
<td>24404</td><td>      2;</td></tr>
<tr name="24405" id="24405">
<td>24405</td><td>      <a id="24405c7" class="tk">vuint16_t</a> <a id="24405c17" class="tk">EIM</a><a id="24405c20" class="tk">:</a>1;                 <span class="ct">/* Error Injection Mode */</span></td></tr>
<tr name="24406" id="24406">
<td>24406</td><td>      <a id="24406c7" class="tk">vuint16_t</a> <a id="24406c17" class="tk">EIE</a><a id="24406c20" class="tk">:</a>1;                 <span class="ct">/* Error Injection Enable */</span></td></tr>
<tr name="24407" id="24407">
<td>24407</td><td>    <span class="br">}</span> <a id="24407c7" class="tk">B</a>;</td></tr>
<tr name="24408" id="24408">
<td>24408</td><td>  <span class="br">}</span> <a id="24408c5" class="tk">FR_EERICR_16B_tag</a>;</td></tr>
<tr name="24409" id="24409">
<td>24409</td><td></td></tr>
<tr name="24410" id="24410">
<td>24410</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ECC Error Report Adress Register */</span></td></tr>
<tr name="24411" id="24411">
<td>24411</td><td>    <a id="24411c5" class="tk">vuint16_t</a> <a id="24411c15" class="tk">R</a>;</td></tr>
<tr name="24412" id="24412">
<td>24412</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24413" id="24413">
<td>24413</td><td>      <a id="24413c7" class="tk">vuint16_t</a> <a id="24413c17" class="tk">MID</a><a id="24413c20" class="tk">:</a>1;                 <span class="ct">/* Memory Identifier */</span></td></tr>
<tr name="24414" id="24414">
<td>24414</td><td>      <a id="24414c7" class="tk">vuint16_t</a> <a id="24414c17" class="tk">BANK</a><a id="24414c21" class="tk">:</a>3;                <span class="ct">/* Memory Bank */</span></td></tr>
<tr name="24415" id="24415">
<td>24415</td><td>      <a id="24415c7" class="tk">vuint16_t</a> <a id="24415c17" class="tk">ADDR</a><a id="24415c21" class="tk">:</a>12;               <span class="ct">/* Memory Address */</span></td></tr>
<tr name="24416" id="24416">
<td>24416</td><td>    <span class="br">}</span> <a id="24416c7" class="tk">B</a>;</td></tr>
<tr name="24417" id="24417">
<td>24417</td><td>  <span class="br">}</span> <a id="24417c5" class="tk">FR_EERAR_16B_tag</a>;</td></tr>
<tr name="24418" id="24418">
<td>24418</td><td></td></tr>
<tr name="24419" id="24419">
<td>24419</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ECC Error Report Data Register */</span></td></tr>
<tr name="24420" id="24420">
<td>24420</td><td>    <a id="24420c5" class="tk">vuint16_t</a> <a id="24420c15" class="tk">R</a>;</td></tr>
<tr name="24421" id="24421">
<td>24421</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24422" id="24422">
<td>24422</td><td>      <a id="24422c7" class="tk">vuint16_t</a> <a id="24422c17" class="tk">DATA</a><a id="24422c21" class="tk">:</a>16;               <span class="ct">/* Data */</span></td></tr>
<tr name="24423" id="24423">
<td>24423</td><td>    <span class="br">}</span> <a id="24423c7" class="tk">B</a>;</td></tr>
<tr name="24424" id="24424">
<td>24424</td><td>  <span class="br">}</span> <a id="24424c5" class="tk">FR_EERDR_16B_tag</a>;</td></tr>
<tr name="24425" id="24425">
<td>24425</td><td></td></tr>
<tr name="24426" id="24426">
<td>24426</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ECC Error Report Code Register */</span></td></tr>
<tr name="24427" id="24427">
<td>24427</td><td>    <a id="24427c5" class="tk">vuint16_t</a> <a id="24427c15" class="tk">R</a>;</td></tr>
<tr name="24428" id="24428">
<td>24428</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24429" id="24429">
<td>24429</td><td>     <a id="24429c6" class="tk">vuint16_t</a><a id="24429c15" class="tk">:</a></td></tr>
<tr name="24430" id="24430">
<td>24430</td><td>      11;</td></tr>
<tr name="24431" id="24431">
<td>24431</td><td>      <a id="24431c7" class="tk">vuint16_t</a> <a id="24431c17" class="tk">CODE</a><a id="24431c21" class="tk">:</a>5;                <span class="ct">/* Code */</span></td></tr>
<tr name="24432" id="24432">
<td>24432</td><td>    <span class="br">}</span> <a id="24432c7" class="tk">B</a>;</td></tr>
<tr name="24433" id="24433">
<td>24433</td><td>  <span class="br">}</span> <a id="24433c5" class="tk">FR_EERCR_16B_tag</a>;</td></tr>
<tr name="24434" id="24434">
<td>24434</td><td></td></tr>
<tr name="24435" id="24435">
<td>24435</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ECC Error Injection Address Register */</span></td></tr>
<tr name="24436" id="24436">
<td>24436</td><td>    <a id="24436c5" class="tk">vuint16_t</a> <a id="24436c15" class="tk">R</a>;</td></tr>
<tr name="24437" id="24437">
<td>24437</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24438" id="24438">
<td>24438</td><td>      <a id="24438c7" class="tk">vuint16_t</a> <a id="24438c17" class="tk">MID</a><a id="24438c20" class="tk">:</a>1;                 <span class="ct">/* Memory Identifier */</span></td></tr>
<tr name="24439" id="24439">
<td>24439</td><td>      <a id="24439c7" class="tk">vuint16_t</a> <a id="24439c17" class="tk">BANK</a><a id="24439c21" class="tk">:</a>3;                <span class="ct">/* Memory Bank */</span></td></tr>
<tr name="24440" id="24440">
<td>24440</td><td>      <a id="24440c7" class="tk">vuint16_t</a> <a id="24440c17" class="tk">ADDR</a><a id="24440c21" class="tk">:</a>12;               <span class="ct">/* Memory Address */</span></td></tr>
<tr name="24441" id="24441">
<td>24441</td><td>    <span class="br">}</span> <a id="24441c7" class="tk">B</a>;</td></tr>
<tr name="24442" id="24442">
<td>24442</td><td>  <span class="br">}</span> <a id="24442c5" class="tk">FR_EEIAR_16B_tag</a>;</td></tr>
<tr name="24443" id="24443">
<td>24443</td><td></td></tr>
<tr name="24444" id="24444">
<td>24444</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ECC Error Injection Data Register */</span></td></tr>
<tr name="24445" id="24445">
<td>24445</td><td>    <a id="24445c5" class="tk">vuint16_t</a> <a id="24445c15" class="tk">R</a>;</td></tr>
<tr name="24446" id="24446">
<td>24446</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24447" id="24447">
<td>24447</td><td>      <a id="24447c7" class="tk">vuint16_t</a> <a id="24447c17" class="tk">DATA</a><a id="24447c21" class="tk">:</a>16;               <span class="ct">/* Data */</span></td></tr>
<tr name="24448" id="24448">
<td>24448</td><td>    <span class="br">}</span> <a id="24448c7" class="tk">B</a>;</td></tr>
<tr name="24449" id="24449">
<td>24449</td><td>  <span class="br">}</span> <a id="24449c5" class="tk">FR_EEIDR_16B_tag</a>;</td></tr>
<tr name="24450" id="24450">
<td>24450</td><td></td></tr>
<tr name="24451" id="24451">
<td>24451</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* ECC Error Injection Code Register */</span></td></tr>
<tr name="24452" id="24452">
<td>24452</td><td>    <a id="24452c5" class="tk">vuint16_t</a> <a id="24452c15" class="tk">R</a>;</td></tr>
<tr name="24453" id="24453">
<td>24453</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24454" id="24454">
<td>24454</td><td>     <a id="24454c6" class="tk">vuint16_t</a><a id="24454c15" class="tk">:</a></td></tr>
<tr name="24455" id="24455">
<td>24455</td><td>      11;</td></tr>
<tr name="24456" id="24456">
<td>24456</td><td>      <a id="24456c7" class="tk">vuint16_t</a> <a id="24456c17" class="tk">CODE</a><a id="24456c21" class="tk">:</a>5;                <span class="ct">/* Code */</span></td></tr>
<tr name="24457" id="24457">
<td>24457</td><td>    <span class="br">}</span> <a id="24457c7" class="tk">B</a>;</td></tr>
<tr name="24458" id="24458">
<td>24458</td><td>  <span class="br">}</span> <a id="24458c5" class="tk">FR_EEICR_16B_tag</a>;</td></tr>
<tr name="24459" id="24459">
<td>24459</td><td></td></tr>
<tr name="24460" id="24460">
<td>24460</td><td>  <span class="ct">/* Register layout for all registers MBCCSR ... */</span></td></tr>
<tr name="24461" id="24461">
<td>24461</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="24462" id="24462">
<td>24462</td><td>    <a id="24462c5" class="tk">vuint16_t</a> <a id="24462c15" class="tk">R</a>;</td></tr>
<tr name="24463" id="24463">
<td>24463</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24464" id="24464">
<td>24464</td><td>     <a id="24464c6" class="tk">vuint16_t</a><a id="24464c15" class="tk">:</a></td></tr>
<tr name="24465" id="24465">
<td>24465</td><td>      1;</td></tr>
<tr name="24466" id="24466">
<td>24466</td><td>      <a id="24466c7" class="tk">vuint16_t</a> <a id="24466c17" class="tk">MCM</a><a id="24466c20" class="tk">:</a>1;                 <span class="ct">/* Message Buffer Commit Mode */</span></td></tr>
<tr name="24467" id="24467">
<td>24467</td><td>      <a id="24467c7" class="tk">vuint16_t</a> <a id="24467c17" class="tk">MBT</a><a id="24467c20" class="tk">:</a>1;                 <span class="ct">/* Message Buffer Type */</span></td></tr>
<tr name="24468" id="24468">
<td>24468</td><td>      <a id="24468c7" class="tk">vuint16_t</a> <a id="24468c17" class="tk">MTD</a><a id="24468c20" class="tk">:</a>1;                 <span class="ct">/* Message Buffer Transfer Direction */</span></td></tr>
<tr name="24469" id="24469">
<td>24469</td><td>      <a id="24469c7" class="tk">vuint16_t</a> <a id="24469c17" class="tk">CMT</a><a id="24469c20" class="tk">:</a>1;                 <span class="ct">/* Commit for Transmission */</span></td></tr>
<tr name="24470" id="24470">
<td>24470</td><td>      <a id="24470c7" class="tk">vuint16_t</a> <a id="24470c17" class="tk">EDT</a><a id="24470c20" class="tk">:</a>1;                 <span class="ct">/* Enable/Disable Trigger */</span></td></tr>
<tr name="24471" id="24471">
<td>24471</td><td>      <a id="24471c7" class="tk">vuint16_t</a> <a id="24471c17" class="tk">LCKT</a><a id="24471c21" class="tk">:</a>1;                <span class="ct">/* Lock/Unlock Trigger */</span></td></tr>
<tr name="24472" id="24472">
<td>24472</td><td>      <a id="24472c7" class="tk">vuint16_t</a> <a id="24472c17" class="tk">MBIE</a><a id="24472c21" class="tk">:</a>1;                <span class="ct">/* Message Buffer Interrupt Enable */</span></td></tr>
<tr name="24473" id="24473">
<td>24473</td><td>     <a id="24473c6" class="tk">vuint16_t</a><a id="24473c15" class="tk">:</a></td></tr>
<tr name="24474" id="24474">
<td>24474</td><td>      3;</td></tr>
<tr name="24475" id="24475">
<td>24475</td><td>      <a id="24475c7" class="tk">vuint16_t</a> <a id="24475c17" class="tk">DUP</a><a id="24475c20" class="tk">:</a>1;                 <span class="ct">/* Data Updated */</span></td></tr>
<tr name="24476" id="24476">
<td>24476</td><td>      <a id="24476c7" class="tk">vuint16_t</a> <a id="24476c17" class="tk">DVAL</a><a id="24476c21" class="tk">:</a>1;                <span class="ct">/* DataValid */</span></td></tr>
<tr name="24477" id="24477">
<td>24477</td><td>      <a id="24477c7" class="tk">vuint16_t</a> <a id="24477c17" class="tk">EDS</a><a id="24477c20" class="tk">:</a>1;                 <span class="ct">/* Enable/Disable Status */</span></td></tr>
<tr name="24478" id="24478">
<td>24478</td><td>      <a id="24478c7" class="tk">vuint16_t</a> <a id="24478c17" class="tk">LCKS</a><a id="24478c21" class="tk">:</a>1;                <span class="ct">/* LockStatus */</span></td></tr>
<tr name="24479" id="24479">
<td>24479</td><td>      <a id="24479c7" class="tk">vuint16_t</a> <a id="24479c17" class="tk">MBIF</a><a id="24479c21" class="tk">:</a>1;                <span class="ct">/* Message Buffer Interrupt Flag */</span></td></tr>
<tr name="24480" id="24480">
<td>24480</td><td>    <span class="br">}</span> <a id="24480c7" class="tk">B</a>;</td></tr>
<tr name="24481" id="24481">
<td>24481</td><td>  <span class="br">}</span> <a id="24481c5" class="tk">FR_MBCCSR_16B_tag</a>;</td></tr>
<tr name="24482" id="24482">
<td>24482</td><td></td></tr>
<tr name="24483" id="24483">
<td>24483</td><td>  <span class="ct">/* Register layout for all registers MBCCFR ... */</span></td></tr>
<tr name="24484" id="24484">
<td>24484</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="24485" id="24485">
<td>24485</td><td>    <a id="24485c5" class="tk">vuint16_t</a> <a id="24485c15" class="tk">R</a>;</td></tr>
<tr name="24486" id="24486">
<td>24486</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24487" id="24487">
<td>24487</td><td>      <a id="24487c7" class="tk">vuint16_t</a> <a id="24487c17" class="tk">MTM</a><a id="24487c20" class="tk">:</a>1;                 <span class="ct">/* Message Buffer Transmission Mode */</span></td></tr>
<tr name="24488" id="24488">
<td>24488</td><td></td></tr>
<tr name="24489" id="24489">
<td>24489</td><td><span class="pp">#ifndef</span> <a id="24489c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="24490" id="24490">
<td>24490</td><td></td></tr>
<tr name="24491" id="24491">
<td>24491</td><td>      <a id="24491c7" class="tk">vuint16_t</a> <a id="24491c17" class="tk">CHA</a><a id="24491c20" class="tk">:</a>1;                 <span class="ct">/* Channel Assignment */</span></td></tr>
<tr name="24492" id="24492">
<td>24492</td><td></td></tr>
<tr name="24493" id="24493">
<td>24493</td><td><span class="pp">#else</span></td></tr>
<tr name="24494" id="24494">
<td>24494</td><td></td></tr>
<tr name="24495" id="24495">
<td>24495</td><td>      <a id="24495c7" class="tk">vuint16_t</a> <a id="24495c17" class="tk">CHNLA</a><a id="24495c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="24496" id="24496">
<td>24496</td><td></td></tr>
<tr name="24497" id="24497">
<td>24497</td><td><span class="pp">#endif</span></td></tr>
<tr name="24498" id="24498">
<td>24498</td><td></td></tr>
<tr name="24499" id="24499">
<td>24499</td><td><span class="pp">#ifndef</span> <a id="24499c9" class="tk">USE_FIELD_ALIASES_FR</a></td></tr>
<tr name="24500" id="24500">
<td>24500</td><td></td></tr>
<tr name="24501" id="24501">
<td>24501</td><td>      <a id="24501c7" class="tk">vuint16_t</a> <a id="24501c17" class="tk">CHB</a><a id="24501c20" class="tk">:</a>1;                 <span class="ct">/* Channel Assignment */</span></td></tr>
<tr name="24502" id="24502">
<td>24502</td><td></td></tr>
<tr name="24503" id="24503">
<td>24503</td><td><span class="pp">#else</span></td></tr>
<tr name="24504" id="24504">
<td>24504</td><td></td></tr>
<tr name="24505" id="24505">
<td>24505</td><td>      <a id="24505c7" class="tk">vuint16_t</a> <a id="24505c17" class="tk">CHNLB</a><a id="24505c22" class="tk">:</a>1;               <span class="ct">/* deprecated name - please avoid */</span></td></tr>
<tr name="24506" id="24506">
<td>24506</td><td></td></tr>
<tr name="24507" id="24507">
<td>24507</td><td><span class="pp">#endif</span></td></tr>
<tr name="24508" id="24508">
<td>24508</td><td></td></tr>
<tr name="24509" id="24509">
<td>24509</td><td>      <a id="24509c7" class="tk">vuint16_t</a> <a id="24509c17" class="tk">CCFE</a><a id="24509c21" class="tk">:</a>1;                <span class="ct">/* Cycle Counter Filtering Enable */</span></td></tr>
<tr name="24510" id="24510">
<td>24510</td><td>      <a id="24510c7" class="tk">vuint16_t</a> <a id="24510c17" class="tk">CCFMSK</a><a id="24510c23" class="tk">:</a>6;              <span class="ct">/* Cycle Counter Filtering Mask */</span></td></tr>
<tr name="24511" id="24511">
<td>24511</td><td>      <a id="24511c7" class="tk">vuint16_t</a> <a id="24511c17" class="tk">CCFVAL</a><a id="24511c23" class="tk">:</a>6;              <span class="ct">/* Cycle Counter Filtering Value */</span></td></tr>
<tr name="24512" id="24512">
<td>24512</td><td>    <span class="br">}</span> <a id="24512c7" class="tk">B</a>;</td></tr>
<tr name="24513" id="24513">
<td>24513</td><td>  <span class="br">}</span> <a id="24513c5" class="tk">FR_MBCCFR_16B_tag</a>;</td></tr>
<tr name="24514" id="24514">
<td>24514</td><td></td></tr>
<tr name="24515" id="24515">
<td>24515</td><td>  <span class="ct">/* Register layout for all registers MBFIDR ... */</span></td></tr>
<tr name="24516" id="24516">
<td>24516</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="24517" id="24517">
<td>24517</td><td>    <a id="24517c5" class="tk">vuint16_t</a> <a id="24517c15" class="tk">R</a>;</td></tr>
<tr name="24518" id="24518">
<td>24518</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24519" id="24519">
<td>24519</td><td>     <a id="24519c6" class="tk">vuint16_t</a><a id="24519c15" class="tk">:</a></td></tr>
<tr name="24520" id="24520">
<td>24520</td><td>      5;</td></tr>
<tr name="24521" id="24521">
<td>24521</td><td>      <a id="24521c7" class="tk">vuint16_t</a> <a id="24521c17" class="tk">FID</a><a id="24521c20" class="tk">:</a>11;                <span class="ct">/* Frame ID */</span></td></tr>
<tr name="24522" id="24522">
<td>24522</td><td>    <span class="br">}</span> <a id="24522c7" class="tk">B</a>;</td></tr>
<tr name="24523" id="24523">
<td>24523</td><td>  <span class="br">}</span> <a id="24523c5" class="tk">FR_MBFIDR_16B_tag</a>;</td></tr>
<tr name="24524" id="24524">
<td>24524</td><td></td></tr>
<tr name="24525" id="24525">
<td>24525</td><td>  <span class="ct">/* Register layout for all registers MBIDXR ... */</span></td></tr>
<tr name="24526" id="24526">
<td>24526</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="24527" id="24527">
<td>24527</td><td>    <a id="24527c5" class="tk">vuint16_t</a> <a id="24527c15" class="tk">R</a>;</td></tr>
<tr name="24528" id="24528">
<td>24528</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24529" id="24529">
<td>24529</td><td>     <a id="24529c6" class="tk">vuint16_t</a><a id="24529c15" class="tk">:</a></td></tr>
<tr name="24530" id="24530">
<td>24530</td><td>      9;</td></tr>
<tr name="24531" id="24531">
<td>24531</td><td>      <a id="24531c7" class="tk">vuint16_t</a> <a id="24531c17" class="tk">MBIDX</a><a id="24531c22" class="tk">:</a>7;               <span class="ct">/* Message Buffer Index */</span></td></tr>
<tr name="24532" id="24532">
<td>24532</td><td>    <span class="br">}</span> <a id="24532c7" class="tk">B</a>;</td></tr>
<tr name="24533" id="24533">
<td>24533</td><td>  <span class="br">}</span> <a id="24533c5" class="tk">FR_MBIDXR_16B_tag</a>;</td></tr>
<tr name="24534" id="24534">
<td>24534</td><td></td></tr>
<tr name="24535" id="24535">
<td>24535</td><td>  <span class="ct">/* Register layout for generated register(s) NMVR... */</span></td></tr>
<tr name="24536" id="24536">
<td>24536</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/*  */</span></td></tr>
<tr name="24537" id="24537">
<td>24537</td><td>    <a id="24537c5" class="tk">vuint16_t</a> <a id="24537c15" class="tk">R</a>;</td></tr>
<tr name="24538" id="24538">
<td>24538</td><td>  <span class="br">}</span> <a id="24538c5" class="tk">FR_NMVR_16B_tag</a>;</td></tr>
<tr name="24539" id="24539">
<td>24539</td><td></td></tr>
<tr name="24540" id="24540">
<td>24540</td><td>  <span class="ct">/* Register layout for generated register(s) SSCR... */</span></td></tr>
<tr name="24541" id="24541">
<td>24541</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <span class="br">{</span>                      <span class="ct">/*  */</span></td></tr>
<tr name="24542" id="24542">
<td>24542</td><td>    <a id="24542c5" class="tk">vuint16_t</a> <a id="24542c15" class="tk">R</a>;</td></tr>
<tr name="24543" id="24543">
<td>24543</td><td>  <span class="br">}</span> <a id="24543c5" class="tk">FR_SSCR_16B_tag</a>;</td></tr>
<tr name="24544" id="24544">
<td>24544</td><td></td></tr>
<tr name="24545" id="24545">
<td>24545</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="24545c18" class="tk">FR_MB_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="24546" id="24546">
<td>24546</td><td>    <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="24547" id="24547">
<td>24547</td><td>    <a id="24547c5" class="tk">FR_MBCCSR_16B_tag</a> <a id="24547c23" class="tk">MBCCSR</a>;          <span class="ct">/* relative offset: 0x0000 */</span></td></tr>
<tr name="24548" id="24548">
<td>24548</td><td></td></tr>
<tr name="24549" id="24549">
<td>24549</td><td>    <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="24550" id="24550">
<td>24550</td><td>    <a id="24550c5" class="tk">FR_MBCCFR_16B_tag</a> <a id="24550c23" class="tk">MBCCFR</a>;          <span class="ct">/* relative offset: 0x0002 */</span></td></tr>
<tr name="24551" id="24551">
<td>24551</td><td></td></tr>
<tr name="24552" id="24552">
<td>24552</td><td>    <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="24553" id="24553">
<td>24553</td><td>    <a id="24553c5" class="tk">FR_MBFIDR_16B_tag</a> <a id="24553c23" class="tk">MBFIDR</a>;          <span class="ct">/* relative offset: 0x0004 */</span></td></tr>
<tr name="24554" id="24554">
<td>24554</td><td></td></tr>
<tr name="24555" id="24555">
<td>24555</td><td>    <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="24556" id="24556">
<td>24556</td><td>    <a id="24556c5" class="tk">FR_MBIDXR_16B_tag</a> <a id="24556c23" class="tk">MBIDXR</a>;          <span class="ct">/* relative offset: 0x0006 */</span></td></tr>
<tr name="24557" id="24557">
<td>24557</td><td>  <span class="br">}</span> <a id="24557c5" class="tk">FR_MB_tag</a>;</td></tr>
<tr name="24558" id="24558">
<td>24558</td><td></td></tr>
<tr name="24559" id="24559">
<td>24559</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="24559c18" class="tk">FR_struct_tag</a> <span class="br">{</span></td></tr>
<tr name="24560" id="24560">
<td>24560</td><td>    <span class="ct">/* Module Version Number */</span></td></tr>
<tr name="24561" id="24561">
<td>24561</td><td>    <a id="24561c5" class="tk">FR_MVR_16B_tag</a> <a id="24561c20" class="tk">MVR</a>;                <span class="ct">/* offset: 0x0000 size: 16 bit */</span></td></tr>
<tr name="24562" id="24562">
<td>24562</td><td></td></tr>
<tr name="24563" id="24563">
<td>24563</td><td>    <span class="ct">/* Module Configuration Register */</span></td></tr>
<tr name="24564" id="24564">
<td>24564</td><td>    <a id="24564c5" class="tk">FR_MCR_16B_tag</a> <a id="24564c20" class="tk">MCR</a>;                <span class="ct">/* offset: 0x0002 size: 16 bit */</span></td></tr>
<tr name="24565" id="24565">
<td>24565</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="24566" id="24566">
<td>24566</td><td>      <span class="ct">/* SYSTEM MEMORY BASE ADD HIGH REG */</span></td></tr>
<tr name="24567" id="24567">
<td>24567</td><td>      <a id="24567c7" class="tk">FR_SYMBADHR_16B_tag</a> <a id="24567c27" class="tk">SYMBADHR</a>;    <span class="ct">/* offset: 0x0004 size: 16 bit */</span></td></tr>
<tr name="24568" id="24568">
<td>24568</td><td>      <a id="24568c7" class="tk">FR_SYMBADHR_16B_tag</a> <a id="24568c27" class="tk">SYSBADHR</a>;    <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="24569" id="24569">
<td>24569</td><td>    <span class="br">}</span>;</td></tr>
<tr name="24570" id="24570">
<td>24570</td><td></td></tr>
<tr name="24571" id="24571">
<td>24571</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="24572" id="24572">
<td>24572</td><td>      <span class="ct">/* SYSTEM MEMORY BASE ADD LOW  REG */</span></td></tr>
<tr name="24573" id="24573">
<td>24573</td><td>      <a id="24573c7" class="tk">FR_SYMBADLR_16B_tag</a> <a id="24573c27" class="tk">SYMBADLR</a>;    <span class="ct">/* offset: 0x0006 size: 16 bit */</span></td></tr>
<tr name="24574" id="24574">
<td>24574</td><td>      <a id="24574c7" class="tk">FR_SYMBADLR_16B_tag</a> <a id="24574c27" class="tk">SYSBADLR</a>;    <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="24575" id="24575">
<td>24575</td><td>    <span class="br">}</span>;</td></tr>
<tr name="24576" id="24576">
<td>24576</td><td></td></tr>
<tr name="24577" id="24577">
<td>24577</td><td>    <span class="ct">/* STROBE SIGNAL CONTROL REGISTER */</span></td></tr>
<tr name="24578" id="24578">
<td>24578</td><td>    <a id="24578c5" class="tk">FR_STBSCR_16B_tag</a> <a id="24578c23" class="tk">STBSCR</a>;          <span class="ct">/* offset: 0x0008 size: 16 bit */</span></td></tr>
<tr name="24579" id="24579">
<td>24579</td><td>    <a id="24579c5" class="tk">int8_t</a> <a id="24579c12" class="tk">FR_reserved_000A</a>[2];</td></tr>
<tr name="24580" id="24580">
<td>24580</td><td></td></tr>
<tr name="24581" id="24581">
<td>24581</td><td>    <span class="ct">/* MESSAGE BUFFER DATA SIZE REGISTER */</span></td></tr>
<tr name="24582" id="24582">
<td>24582</td><td>    <a id="24582c5" class="tk">FR_MBDSR_16B_tag</a> <a id="24582c22" class="tk">MBDSR</a>;            <span class="ct">/* offset: 0x000C size: 16 bit */</span></td></tr>
<tr name="24583" id="24583">
<td>24583</td><td></td></tr>
<tr name="24584" id="24584">
<td>24584</td><td>    <span class="ct">/* MESS. BUFFER SEG. SIZE &amp; UTILISATION REG */</span></td></tr>
<tr name="24585" id="24585">
<td>24585</td><td>    <a id="24585c5" class="tk">FR_MBSSUTR_16B_tag</a> <a id="24585c24" class="tk">MBSSUTR</a>;        <span class="ct">/* offset: 0x000E size: 16 bit */</span></td></tr>
<tr name="24586" id="24586">
<td>24586</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="24587" id="24587">
<td>24587</td><td>      <span class="ct">/* PE DRAM ACCESS REGISTER */</span></td></tr>
<tr name="24588" id="24588">
<td>24588</td><td>      <a id="24588c7" class="tk">FR_PEDRAR_16B_tag</a> <a id="24588c25" class="tk">PEDRAR</a>;        <span class="ct">/* offset: 0x0010 size: 16 bit */</span></td></tr>
<tr name="24589" id="24589">
<td>24589</td><td>      <a id="24589c7" class="tk">FR_PEDRAR_16B_tag</a> <a id="24589c25" class="tk">PADR</a>;          <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="24590" id="24590">
<td>24590</td><td>    <span class="br">}</span>;</td></tr>
<tr name="24591" id="24591">
<td>24591</td><td></td></tr>
<tr name="24592" id="24592">
<td>24592</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="24593" id="24593">
<td>24593</td><td>      <span class="ct">/* PE DRAM DATA REGISTER */</span></td></tr>
<tr name="24594" id="24594">
<td>24594</td><td>      <a id="24594c7" class="tk">FR_PEDRDR_16B_tag</a> <a id="24594c25" class="tk">PEDRDR</a>;        <span class="ct">/* offset: 0x0012 size: 16 bit */</span></td></tr>
<tr name="24595" id="24595">
<td>24595</td><td>      <a id="24595c7" class="tk">FR_PEDRDR_16B_tag</a> <a id="24595c25" class="tk">PDAR</a>;          <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="24596" id="24596">
<td>24596</td><td>    <span class="br">}</span>;</td></tr>
<tr name="24597" id="24597">
<td>24597</td><td></td></tr>
<tr name="24598" id="24598">
<td>24598</td><td>    <span class="ct">/* PROTOCOL OPERATION CONTROL REG */</span></td></tr>
<tr name="24599" id="24599">
<td>24599</td><td>    <a id="24599c5" class="tk">FR_POCR_16B_tag</a> <a id="24599c21" class="tk">POCR</a>;              <span class="ct">/* offset: 0x0014 size: 16 bit */</span></td></tr>
<tr name="24600" id="24600">
<td>24600</td><td></td></tr>
<tr name="24601" id="24601">
<td>24601</td><td>    <span class="ct">/* GLOBAL INTERRUPT FLAG &amp; ENABLE REG */</span></td></tr>
<tr name="24602" id="24602">
<td>24602</td><td>    <a id="24602c5" class="tk">FR_GIFER_16B_tag</a> <a id="24602c22" class="tk">GIFER</a>;            <span class="ct">/* offset: 0x0016 size: 16 bit */</span></td></tr>
<tr name="24603" id="24603">
<td>24603</td><td></td></tr>
<tr name="24604" id="24604">
<td>24604</td><td>    <span class="ct">/* PROTOCOL INTERRUPT FLAG REGISTER 0 */</span></td></tr>
<tr name="24605" id="24605">
<td>24605</td><td>    <a id="24605c5" class="tk">FR_PIFR0_16B_tag</a> <a id="24605c22" class="tk">PIFR0</a>;            <span class="ct">/* offset: 0x0018 size: 16 bit */</span></td></tr>
<tr name="24606" id="24606">
<td>24606</td><td></td></tr>
<tr name="24607" id="24607">
<td>24607</td><td>    <span class="ct">/* PROTOCOL INTERRUPT FLAG REGISTER 1 */</span></td></tr>
<tr name="24608" id="24608">
<td>24608</td><td>    <a id="24608c5" class="tk">FR_PIFR1_16B_tag</a> <a id="24608c22" class="tk">PIFR1</a>;            <span class="ct">/* offset: 0x001A size: 16 bit */</span></td></tr>
<tr name="24609" id="24609">
<td>24609</td><td></td></tr>
<tr name="24610" id="24610">
<td>24610</td><td>    <span class="ct">/* PROTOCOL INTERRUPT ENABLE REGISTER 0 */</span></td></tr>
<tr name="24611" id="24611">
<td>24611</td><td>    <a id="24611c5" class="tk">FR_PIER0_16B_tag</a> <a id="24611c22" class="tk">PIER0</a>;            <span class="ct">/* offset: 0x001C size: 16 bit */</span></td></tr>
<tr name="24612" id="24612">
<td>24612</td><td></td></tr>
<tr name="24613" id="24613">
<td>24613</td><td>    <span class="ct">/* PROTOCOL INTERRUPT ENABLE REGISTER 1 */</span></td></tr>
<tr name="24614" id="24614">
<td>24614</td><td>    <a id="24614c5" class="tk">FR_PIER1_16B_tag</a> <a id="24614c22" class="tk">PIER1</a>;            <span class="ct">/* offset: 0x001E size: 16 bit */</span></td></tr>
<tr name="24615" id="24615">
<td>24615</td><td></td></tr>
<tr name="24616" id="24616">
<td>24616</td><td>    <span class="ct">/* CHI ERROR FLAG REGISTER */</span></td></tr>
<tr name="24617" id="24617">
<td>24617</td><td>    <a id="24617c5" class="tk">FR_CHIERFR_16B_tag</a> <a id="24617c24" class="tk">CHIERFR</a>;        <span class="ct">/* offset: 0x0020 size: 16 bit */</span></td></tr>
<tr name="24618" id="24618">
<td>24618</td><td></td></tr>
<tr name="24619" id="24619">
<td>24619</td><td>    <span class="ct">/* Message Buffer Interrupt Vector Register */</span></td></tr>
<tr name="24620" id="24620">
<td>24620</td><td>    <a id="24620c5" class="tk">FR_MBIVEC_16B_tag</a> <a id="24620c23" class="tk">MBIVEC</a>;          <span class="ct">/* offset: 0x0022 size: 16 bit */</span></td></tr>
<tr name="24621" id="24621">
<td>24621</td><td></td></tr>
<tr name="24622" id="24622">
<td>24622</td><td>    <span class="ct">/* Channel A Status Error Counter Register */</span></td></tr>
<tr name="24623" id="24623">
<td>24623</td><td>    <a id="24623c5" class="tk">FR_CASERCR_16B_tag</a> <a id="24623c24" class="tk">CASERCR</a>;        <span class="ct">/* offset: 0x0024 size: 16 bit */</span></td></tr>
<tr name="24624" id="24624">
<td>24624</td><td></td></tr>
<tr name="24625" id="24625">
<td>24625</td><td>    <span class="ct">/* Channel B Status Error Counter Register */</span></td></tr>
<tr name="24626" id="24626">
<td>24626</td><td>    <a id="24626c5" class="tk">FR_CBSERCR_16B_tag</a> <a id="24626c24" class="tk">CBSERCR</a>;        <span class="ct">/* offset: 0x0026 size: 16 bit */</span></td></tr>
<tr name="24627" id="24627">
<td>24627</td><td></td></tr>
<tr name="24628" id="24628">
<td>24628</td><td>    <span class="ct">/* Protocol Status Register 0 */</span></td></tr>
<tr name="24629" id="24629">
<td>24629</td><td>    <a id="24629c5" class="tk">FR_PSR0_16B_tag</a> <a id="24629c21" class="tk">PSR0</a>;              <span class="ct">/* offset: 0x0028 size: 16 bit */</span></td></tr>
<tr name="24630" id="24630">
<td>24630</td><td></td></tr>
<tr name="24631" id="24631">
<td>24631</td><td>    <span class="ct">/* Protocol Status Register 1 */</span></td></tr>
<tr name="24632" id="24632">
<td>24632</td><td>    <a id="24632c5" class="tk">FR_PSR1_16B_tag</a> <a id="24632c21" class="tk">PSR1</a>;              <span class="ct">/* offset: 0x002A size: 16 bit */</span></td></tr>
<tr name="24633" id="24633">
<td>24633</td><td></td></tr>
<tr name="24634" id="24634">
<td>24634</td><td>    <span class="ct">/* Protocol Status Register 2 */</span></td></tr>
<tr name="24635" id="24635">
<td>24635</td><td>    <a id="24635c5" class="tk">FR_PSR2_16B_tag</a> <a id="24635c21" class="tk">PSR2</a>;              <span class="ct">/* offset: 0x002C size: 16 bit */</span></td></tr>
<tr name="24636" id="24636">
<td>24636</td><td></td></tr>
<tr name="24637" id="24637">
<td>24637</td><td>    <span class="ct">/* Protocol Status Register 3 */</span></td></tr>
<tr name="24638" id="24638">
<td>24638</td><td>    <a id="24638c5" class="tk">FR_PSR3_16B_tag</a> <a id="24638c21" class="tk">PSR3</a>;              <span class="ct">/* offset: 0x002E size: 16 bit */</span></td></tr>
<tr name="24639" id="24639">
<td>24639</td><td></td></tr>
<tr name="24640" id="24640">
<td>24640</td><td>    <span class="ct">/* Macrotick Counter Register */</span></td></tr>
<tr name="24641" id="24641">
<td>24641</td><td>    <a id="24641c5" class="tk">FR_MTCTR_16B_tag</a> <a id="24641c22" class="tk">MTCTR</a>;            <span class="ct">/* offset: 0x0030 size: 16 bit */</span></td></tr>
<tr name="24642" id="24642">
<td>24642</td><td></td></tr>
<tr name="24643" id="24643">
<td>24643</td><td>    <span class="ct">/* Cycle Counter Register */</span></td></tr>
<tr name="24644" id="24644">
<td>24644</td><td>    <a id="24644c5" class="tk">FR_CYCTR_16B_tag</a> <a id="24644c22" class="tk">CYCTR</a>;            <span class="ct">/* offset: 0x0032 size: 16 bit */</span></td></tr>
<tr name="24645" id="24645">
<td>24645</td><td></td></tr>
<tr name="24646" id="24646">
<td>24646</td><td>    <span class="ct">/* Slot Counter Channel A Register */</span></td></tr>
<tr name="24647" id="24647">
<td>24647</td><td>    <a id="24647c5" class="tk">FR_SLTCTAR_16B_tag</a> <a id="24647c24" class="tk">SLTCTAR</a>;        <span class="ct">/* offset: 0x0034 size: 16 bit */</span></td></tr>
<tr name="24648" id="24648">
<td>24648</td><td></td></tr>
<tr name="24649" id="24649">
<td>24649</td><td>    <span class="ct">/* Slot Counter Channel B Register */</span></td></tr>
<tr name="24650" id="24650">
<td>24650</td><td>    <a id="24650c5" class="tk">FR_SLTCTBR_16B_tag</a> <a id="24650c24" class="tk">SLTCTBR</a>;        <span class="ct">/* offset: 0x0036 size: 16 bit */</span></td></tr>
<tr name="24651" id="24651">
<td>24651</td><td></td></tr>
<tr name="24652" id="24652">
<td>24652</td><td>    <span class="ct">/* Rate Correction Value Register */</span></td></tr>
<tr name="24653" id="24653">
<td>24653</td><td>    <a id="24653c5" class="tk">FR_RTCORVR_16B_tag</a> <a id="24653c24" class="tk">RTCORVR</a>;        <span class="ct">/* offset: 0x0038 size: 16 bit */</span></td></tr>
<tr name="24654" id="24654">
<td>24654</td><td></td></tr>
<tr name="24655" id="24655">
<td>24655</td><td>    <span class="ct">/* Offset Correction Value Register */</span></td></tr>
<tr name="24656" id="24656">
<td>24656</td><td>    <a id="24656c5" class="tk">FR_OFCORVR_16B_tag</a> <a id="24656c24" class="tk">OFCORVR</a>;        <span class="ct">/* offset: 0x003A size: 16 bit */</span></td></tr>
<tr name="24657" id="24657">
<td>24657</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="24658" id="24658">
<td>24658</td><td>      <span class="ct">/* Combined Interrupt Flag Register */</span></td></tr>
<tr name="24659" id="24659">
<td>24659</td><td>      <a id="24659c7" class="tk">FR_CIFR_16B_tag</a> <a id="24659c23" class="tk">CIFR</a>;            <span class="ct">/* offset: 0x003C size: 16 bit */</span></td></tr>
<tr name="24660" id="24660">
<td>24660</td><td>      <a id="24660c7" class="tk">FR_CIFR_16B_tag</a> <a id="24660c23" class="tk">CIFRR</a>;           <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="24661" id="24661">
<td>24661</td><td>    <span class="br">}</span>;</td></tr>
<tr name="24662" id="24662">
<td>24662</td><td></td></tr>
<tr name="24663" id="24663">
<td>24663</td><td>    <span class="ct">/* System Memory Access Time-Out Register */</span></td></tr>
<tr name="24664" id="24664">
<td>24664</td><td>    <a id="24664c5" class="tk">FR_SYMATOR_16B_tag</a> <a id="24664c24" class="tk">SYMATOR</a>;        <span class="ct">/* offset: 0x003E size: 16 bit */</span></td></tr>
<tr name="24665" id="24665">
<td>24665</td><td></td></tr>
<tr name="24666" id="24666">
<td>24666</td><td>    <span class="ct">/* Sync Frame Counter Register */</span></td></tr>
<tr name="24667" id="24667">
<td>24667</td><td>    <a id="24667c5" class="tk">FR_SFCNTR_16B_tag</a> <a id="24667c23" class="tk">SFCNTR</a>;          <span class="ct">/* offset: 0x0040 size: 16 bit */</span></td></tr>
<tr name="24668" id="24668">
<td>24668</td><td></td></tr>
<tr name="24669" id="24669">
<td>24669</td><td>    <span class="ct">/* Sync Frame Table Offset Register */</span></td></tr>
<tr name="24670" id="24670">
<td>24670</td><td>    <a id="24670c5" class="tk">FR_SFTOR_16B_tag</a> <a id="24670c22" class="tk">SFTOR</a>;            <span class="ct">/* offset: 0x0042 size: 16 bit */</span></td></tr>
<tr name="24671" id="24671">
<td>24671</td><td></td></tr>
<tr name="24672" id="24672">
<td>24672</td><td>    <span class="ct">/* Sync Frame Table Configuration, Control, Status Register */</span></td></tr>
<tr name="24673" id="24673">
<td>24673</td><td>    <a id="24673c5" class="tk">FR_SFTCCSR_16B_tag</a> <a id="24673c24" class="tk">SFTCCSR</a>;        <span class="ct">/* offset: 0x0044 size: 16 bit */</span></td></tr>
<tr name="24674" id="24674">
<td>24674</td><td></td></tr>
<tr name="24675" id="24675">
<td>24675</td><td>    <span class="ct">/* Sync Frame ID Rejection Filter */</span></td></tr>
<tr name="24676" id="24676">
<td>24676</td><td>    <a id="24676c5" class="tk">FR_SFIDRFR_16B_tag</a> <a id="24676c24" class="tk">SFIDRFR</a>;        <span class="ct">/* offset: 0x0046 size: 16 bit */</span></td></tr>
<tr name="24677" id="24677">
<td>24677</td><td></td></tr>
<tr name="24678" id="24678">
<td>24678</td><td>    <span class="ct">/* Sync Frame ID Acceptance Filter Value Register */</span></td></tr>
<tr name="24679" id="24679">
<td>24679</td><td>    <a id="24679c5" class="tk">FR_SFIDAFVR_16B_tag</a> <a id="24679c25" class="tk">SFIDAFVR</a>;      <span class="ct">/* offset: 0x0048 size: 16 bit */</span></td></tr>
<tr name="24680" id="24680">
<td>24680</td><td></td></tr>
<tr name="24681" id="24681">
<td>24681</td><td>    <span class="ct">/* Sync Frame ID Acceptance Filter Mask Register */</span></td></tr>
<tr name="24682" id="24682">
<td>24682</td><td>    <a id="24682c5" class="tk">FR_SFIDAFMR_16B_tag</a> <a id="24682c25" class="tk">SFIDAFMR</a>;      <span class="ct">/* offset: 0x004A size: 16 bit */</span></td></tr>
<tr name="24683" id="24683">
<td>24683</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="24684" id="24684">
<td>24684</td><td>      <a id="24684c7" class="tk">FR_NMVR_16B_tag</a> <a id="24684c23" class="tk">NMVR</a>[6];         <span class="ct">/* offset: 0x004C  (0x0002 x 6) */</span></td></tr>
<tr name="24685" id="24685">
<td>24685</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24686" id="24686">
<td>24686</td><td>        <span class="ct">/* Network Management Vector Register0 */</span></td></tr>
<tr name="24687" id="24687">
<td>24687</td><td>        <a id="24687c9" class="tk">FR_NMVR0_16B_tag</a> <a id="24687c26" class="tk">NMVR0</a>;        <span class="ct">/* offset: 0x004C size: 16 bit */</span></td></tr>
<tr name="24688" id="24688">
<td>24688</td><td></td></tr>
<tr name="24689" id="24689">
<td>24689</td><td>        <span class="ct">/* Network Management Vector Register1 */</span></td></tr>
<tr name="24690" id="24690">
<td>24690</td><td>        <a id="24690c9" class="tk">FR_NMVR1_16B_tag</a> <a id="24690c26" class="tk">NMVR1</a>;        <span class="ct">/* offset: 0x004E size: 16 bit */</span></td></tr>
<tr name="24691" id="24691">
<td>24691</td><td></td></tr>
<tr name="24692" id="24692">
<td>24692</td><td>        <span class="ct">/* Network Management Vector Register2 */</span></td></tr>
<tr name="24693" id="24693">
<td>24693</td><td>        <a id="24693c9" class="tk">FR_NMVR2_16B_tag</a> <a id="24693c26" class="tk">NMVR2</a>;        <span class="ct">/* offset: 0x0050 size: 16 bit */</span></td></tr>
<tr name="24694" id="24694">
<td>24694</td><td></td></tr>
<tr name="24695" id="24695">
<td>24695</td><td>        <span class="ct">/* Network Management Vector Register3 */</span></td></tr>
<tr name="24696" id="24696">
<td>24696</td><td>        <a id="24696c9" class="tk">FR_NMVR3_16B_tag</a> <a id="24696c26" class="tk">NMVR3</a>;        <span class="ct">/* offset: 0x0052 size: 16 bit */</span></td></tr>
<tr name="24697" id="24697">
<td>24697</td><td></td></tr>
<tr name="24698" id="24698">
<td>24698</td><td>        <span class="ct">/* Network Management Vector Register4 */</span></td></tr>
<tr name="24699" id="24699">
<td>24699</td><td>        <a id="24699c9" class="tk">FR_NMVR4_16B_tag</a> <a id="24699c26" class="tk">NMVR4</a>;        <span class="ct">/* offset: 0x0054 size: 16 bit */</span></td></tr>
<tr name="24700" id="24700">
<td>24700</td><td></td></tr>
<tr name="24701" id="24701">
<td>24701</td><td>        <span class="ct">/* Network Management Vector Register5 */</span></td></tr>
<tr name="24702" id="24702">
<td>24702</td><td>        <a id="24702c9" class="tk">FR_NMVR5_16B_tag</a> <a id="24702c26" class="tk">NMVR5</a>;        <span class="ct">/* offset: 0x0056 size: 16 bit */</span></td></tr>
<tr name="24703" id="24703">
<td>24703</td><td>      <span class="br">}</span>;</td></tr>
<tr name="24704" id="24704">
<td>24704</td><td>    <span class="br">}</span>;</td></tr>
<tr name="24705" id="24705">
<td>24705</td><td></td></tr>
<tr name="24706" id="24706">
<td>24706</td><td>    <span class="ct">/* Network Management Vector Length Register */</span></td></tr>
<tr name="24707" id="24707">
<td>24707</td><td>    <a id="24707c5" class="tk">FR_NMVLR_16B_tag</a> <a id="24707c22" class="tk">NMVLR</a>;            <span class="ct">/* offset: 0x0058 size: 16 bit */</span></td></tr>
<tr name="24708" id="24708">
<td>24708</td><td></td></tr>
<tr name="24709" id="24709">
<td>24709</td><td>    <span class="ct">/* Timer Configuration and Control Register */</span></td></tr>
<tr name="24710" id="24710">
<td>24710</td><td>    <a id="24710c5" class="tk">FR_TICCR_16B_tag</a> <a id="24710c22" class="tk">TICCR</a>;            <span class="ct">/* offset: 0x005A size: 16 bit */</span></td></tr>
<tr name="24711" id="24711">
<td>24711</td><td></td></tr>
<tr name="24712" id="24712">
<td>24712</td><td>    <span class="ct">/* Timer 1 Cycle Set Register */</span></td></tr>
<tr name="24713" id="24713">
<td>24713</td><td>    <a id="24713c5" class="tk">FR_TI1CYSR_16B_tag</a> <a id="24713c24" class="tk">TI1CYSR</a>;        <span class="ct">/* offset: 0x005C size: 16 bit */</span></td></tr>
<tr name="24714" id="24714">
<td>24714</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="24715" id="24715">
<td>24715</td><td>      <span class="ct">/* Timer 1 Macrotick Offset Register */</span></td></tr>
<tr name="24716" id="24716">
<td>24716</td><td>      <a id="24716c7" class="tk">FR_TI1MTOR_16B_tag</a> <a id="24716c26" class="tk">TI1MTOR</a>;      <span class="ct">/* offset: 0x005E size: 16 bit */</span></td></tr>
<tr name="24717" id="24717">
<td>24717</td><td>      <a id="24717c7" class="tk">FR_TI1MTOR_16B_tag</a> <a id="24717c26" class="tk">T1MTOR</a>;       <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="24718" id="24718">
<td>24718</td><td>    <span class="br">}</span>;</td></tr>
<tr name="24719" id="24719">
<td>24719</td><td></td></tr>
<tr name="24720" id="24720">
<td>24720</td><td>    <span class="ct">/* Timer 2 Configuration Register 0 */</span></td></tr>
<tr name="24721" id="24721">
<td>24721</td><td>    <a id="24721c5" class="tk">FR_TI2CR0_16B_tag</a> <a id="24721c23" class="tk">TI2CR0</a>;          <span class="ct">/* offset: 0x0060 size: 16 bit */</span></td></tr>
<tr name="24722" id="24722">
<td>24722</td><td></td></tr>
<tr name="24723" id="24723">
<td>24723</td><td>    <span class="ct">/* Timer 2 Configuration Register 1 */</span></td></tr>
<tr name="24724" id="24724">
<td>24724</td><td>    <a id="24724c5" class="tk">FR_TI2CR1_16B_tag</a> <a id="24724c23" class="tk">TI2CR1</a>;          <span class="ct">/* offset: 0x0062 size: 16 bit */</span></td></tr>
<tr name="24725" id="24725">
<td>24725</td><td></td></tr>
<tr name="24726" id="24726">
<td>24726</td><td>    <span class="ct">/* Slot Status Selection Register */</span></td></tr>
<tr name="24727" id="24727">
<td>24727</td><td>    <a id="24727c5" class="tk">FR_SSSR_16B_tag</a> <a id="24727c21" class="tk">SSSR</a>;              <span class="ct">/* offset: 0x0064 size: 16 bit */</span></td></tr>
<tr name="24728" id="24728">
<td>24728</td><td></td></tr>
<tr name="24729" id="24729">
<td>24729</td><td>    <span class="ct">/* Slot Status Counter Condition Register */</span></td></tr>
<tr name="24730" id="24730">
<td>24730</td><td>    <a id="24730c5" class="tk">FR_SSCCR_16B_tag</a> <a id="24730c22" class="tk">SSCCR</a>;            <span class="ct">/* offset: 0x0066 size: 16 bit */</span></td></tr>
<tr name="24731" id="24731">
<td>24731</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="24732" id="24732">
<td>24732</td><td>      <a id="24732c7" class="tk">FR_SSR_16B_tag</a> <a id="24732c22" class="tk">SSR</a>[8];           <span class="ct">/* offset: 0x0068  (0x0002 x 8) */</span></td></tr>
<tr name="24733" id="24733">
<td>24733</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24734" id="24734">
<td>24734</td><td>        <span class="ct">/* Slot Status Register */</span></td></tr>
<tr name="24735" id="24735">
<td>24735</td><td>        <a id="24735c9" class="tk">FR_SSR_16B_tag</a> <a id="24735c24" class="tk">SSR0</a>;           <span class="ct">/* offset: 0x0068 size: 16 bit */</span></td></tr>
<tr name="24736" id="24736">
<td>24736</td><td></td></tr>
<tr name="24737" id="24737">
<td>24737</td><td>        <span class="ct">/* Slot Status Register */</span></td></tr>
<tr name="24738" id="24738">
<td>24738</td><td>        <a id="24738c9" class="tk">FR_SSR_16B_tag</a> <a id="24738c24" class="tk">SSR1</a>;           <span class="ct">/* offset: 0x006A size: 16 bit */</span></td></tr>
<tr name="24739" id="24739">
<td>24739</td><td></td></tr>
<tr name="24740" id="24740">
<td>24740</td><td>        <span class="ct">/* Slot Status Register */</span></td></tr>
<tr name="24741" id="24741">
<td>24741</td><td>        <a id="24741c9" class="tk">FR_SSR_16B_tag</a> <a id="24741c24" class="tk">SSR2</a>;           <span class="ct">/* offset: 0x006C size: 16 bit */</span></td></tr>
<tr name="24742" id="24742">
<td>24742</td><td></td></tr>
<tr name="24743" id="24743">
<td>24743</td><td>        <span class="ct">/* Slot Status Register */</span></td></tr>
<tr name="24744" id="24744">
<td>24744</td><td>        <a id="24744c9" class="tk">FR_SSR_16B_tag</a> <a id="24744c24" class="tk">SSR3</a>;           <span class="ct">/* offset: 0x006E size: 16 bit */</span></td></tr>
<tr name="24745" id="24745">
<td>24745</td><td></td></tr>
<tr name="24746" id="24746">
<td>24746</td><td>        <span class="ct">/* Slot Status Register */</span></td></tr>
<tr name="24747" id="24747">
<td>24747</td><td>        <a id="24747c9" class="tk">FR_SSR_16B_tag</a> <a id="24747c24" class="tk">SSR4</a>;           <span class="ct">/* offset: 0x0070 size: 16 bit */</span></td></tr>
<tr name="24748" id="24748">
<td>24748</td><td></td></tr>
<tr name="24749" id="24749">
<td>24749</td><td>        <span class="ct">/* Slot Status Register */</span></td></tr>
<tr name="24750" id="24750">
<td>24750</td><td>        <a id="24750c9" class="tk">FR_SSR_16B_tag</a> <a id="24750c24" class="tk">SSR5</a>;           <span class="ct">/* offset: 0x0072 size: 16 bit */</span></td></tr>
<tr name="24751" id="24751">
<td>24751</td><td></td></tr>
<tr name="24752" id="24752">
<td>24752</td><td>        <span class="ct">/* Slot Status Register */</span></td></tr>
<tr name="24753" id="24753">
<td>24753</td><td>        <a id="24753c9" class="tk">FR_SSR_16B_tag</a> <a id="24753c24" class="tk">SSR6</a>;           <span class="ct">/* offset: 0x0074 size: 16 bit */</span></td></tr>
<tr name="24754" id="24754">
<td>24754</td><td></td></tr>
<tr name="24755" id="24755">
<td>24755</td><td>        <span class="ct">/* Slot Status Register */</span></td></tr>
<tr name="24756" id="24756">
<td>24756</td><td>        <a id="24756c9" class="tk">FR_SSR_16B_tag</a> <a id="24756c24" class="tk">SSR7</a>;           <span class="ct">/* offset: 0x0076 size: 16 bit */</span></td></tr>
<tr name="24757" id="24757">
<td>24757</td><td>      <span class="br">}</span>;</td></tr>
<tr name="24758" id="24758">
<td>24758</td><td>    <span class="br">}</span>;</td></tr>
<tr name="24759" id="24759">
<td>24759</td><td></td></tr>
<tr name="24760" id="24760">
<td>24760</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="24761" id="24761">
<td>24761</td><td>      <a id="24761c7" class="tk">FR_SSCR_16B_tag</a> <a id="24761c23" class="tk">SSCR</a>[4];         <span class="ct">/* offset: 0x0078  (0x0002 x 4) */</span></td></tr>
<tr name="24762" id="24762">
<td>24762</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24763" id="24763">
<td>24763</td><td>        <span class="ct">/* Slot Status Counter Register0 */</span></td></tr>
<tr name="24764" id="24764">
<td>24764</td><td>        <a id="24764c9" class="tk">FR_SSCR0_16B_tag</a> <a id="24764c26" class="tk">SSCR0</a>;        <span class="ct">/* offset: 0x0078 size: 16 bit */</span></td></tr>
<tr name="24765" id="24765">
<td>24765</td><td></td></tr>
<tr name="24766" id="24766">
<td>24766</td><td>        <span class="ct">/* Slot Status Counter Register1 */</span></td></tr>
<tr name="24767" id="24767">
<td>24767</td><td>        <a id="24767c9" class="tk">FR_SSCR1_16B_tag</a> <a id="24767c26" class="tk">SSCR1</a>;        <span class="ct">/* offset: 0x007A size: 16 bit */</span></td></tr>
<tr name="24768" id="24768">
<td>24768</td><td></td></tr>
<tr name="24769" id="24769">
<td>24769</td><td>        <span class="ct">/* Slot Status Counter Register2 */</span></td></tr>
<tr name="24770" id="24770">
<td>24770</td><td>        <a id="24770c9" class="tk">FR_SSCR2_16B_tag</a> <a id="24770c26" class="tk">SSCR2</a>;        <span class="ct">/* offset: 0x007C size: 16 bit */</span></td></tr>
<tr name="24771" id="24771">
<td>24771</td><td></td></tr>
<tr name="24772" id="24772">
<td>24772</td><td>        <span class="ct">/* Slot Status Counter Register3 */</span></td></tr>
<tr name="24773" id="24773">
<td>24773</td><td>        <a id="24773c9" class="tk">FR_SSCR3_16B_tag</a> <a id="24773c26" class="tk">SSCR3</a>;        <span class="ct">/* offset: 0x007E size: 16 bit */</span></td></tr>
<tr name="24774" id="24774">
<td>24774</td><td>      <span class="br">}</span>;</td></tr>
<tr name="24775" id="24775">
<td>24775</td><td>    <span class="br">}</span>;</td></tr>
<tr name="24776" id="24776">
<td>24776</td><td></td></tr>
<tr name="24777" id="24777">
<td>24777</td><td>    <span class="ct">/* MTS A Configuration Register */</span></td></tr>
<tr name="24778" id="24778">
<td>24778</td><td>    <a id="24778c5" class="tk">FR_MTSACFR_16B_tag</a> <a id="24778c24" class="tk">MTSACFR</a>;        <span class="ct">/* offset: 0x0080 size: 16 bit */</span></td></tr>
<tr name="24779" id="24779">
<td>24779</td><td></td></tr>
<tr name="24780" id="24780">
<td>24780</td><td>    <span class="ct">/* MTS B Configuration Register */</span></td></tr>
<tr name="24781" id="24781">
<td>24781</td><td>    <a id="24781c5" class="tk">FR_MTSBCFR_16B_tag</a> <a id="24781c24" class="tk">MTSBCFR</a>;        <span class="ct">/* offset: 0x0082 size: 16 bit */</span></td></tr>
<tr name="24782" id="24782">
<td>24782</td><td></td></tr>
<tr name="24783" id="24783">
<td>24783</td><td>    <span class="ct">/* Receive Shadow Buffer Index Register */</span></td></tr>
<tr name="24784" id="24784">
<td>24784</td><td>    <a id="24784c5" class="tk">FR_RSBIR_16B_tag</a> <a id="24784c22" class="tk">RSBIR</a>;            <span class="ct">/* offset: 0x0084 size: 16 bit */</span></td></tr>
<tr name="24785" id="24785">
<td>24785</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="24786" id="24786">
<td>24786</td><td>      <span class="ct">/* Receive FIFO Watermark and Selection Register */</span></td></tr>
<tr name="24787" id="24787">
<td>24787</td><td>      <a id="24787c7" class="tk">FR_RFWMSR_16B_tag</a> <a id="24787c25" class="tk">RFWMSR</a>;        <span class="ct">/* offset: 0x0086 size: 16 bit */</span></td></tr>
<tr name="24788" id="24788">
<td>24788</td><td>      <a id="24788c7" class="tk">FR_RFWMSR_16B_tag</a> <a id="24788c25" class="tk">RFSR</a>;          <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="24789" id="24789">
<td>24789</td><td>    <span class="br">}</span>;</td></tr>
<tr name="24790" id="24790">
<td>24790</td><td></td></tr>
<tr name="24791" id="24791">
<td>24791</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="24792" id="24792">
<td>24792</td><td>      <span class="ct">/* Receive FIFO Start Index Register */</span></td></tr>
<tr name="24793" id="24793">
<td>24793</td><td>      <a id="24793c7" class="tk">FR_RF_RFSIR_16B_tag</a> <a id="24793c27" class="tk">RF_RFSIR</a>;    <span class="ct">/* offset: 0x0088 size: 16 bit */</span></td></tr>
<tr name="24794" id="24794">
<td>24794</td><td>      <a id="24794c7" class="tk">FR_RF_RFSIR_16B_tag</a> <a id="24794c27" class="tk">RFSIR</a>;       <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="24795" id="24795">
<td>24795</td><td>    <span class="br">}</span>;</td></tr>
<tr name="24796" id="24796">
<td>24796</td><td></td></tr>
<tr name="24797" id="24797">
<td>24797</td><td>    <span class="ct">/* Receive FIFO Depth and Size Register */</span></td></tr>
<tr name="24798" id="24798">
<td>24798</td><td>    <a id="24798c5" class="tk">FR_RFDSR_16B_tag</a> <a id="24798c22" class="tk">RFDSR</a>;            <span class="ct">/* offset: 0x008A size: 16 bit */</span></td></tr>
<tr name="24799" id="24799">
<td>24799</td><td></td></tr>
<tr name="24800" id="24800">
<td>24800</td><td>    <span class="ct">/* Receive FIFO A Read Index Register */</span></td></tr>
<tr name="24801" id="24801">
<td>24801</td><td>    <a id="24801c5" class="tk">FR_RFARIR_16B_tag</a> <a id="24801c23" class="tk">RFARIR</a>;          <span class="ct">/* offset: 0x008C size: 16 bit */</span></td></tr>
<tr name="24802" id="24802">
<td>24802</td><td></td></tr>
<tr name="24803" id="24803">
<td>24803</td><td>    <span class="ct">/* Receive FIFO B Read Index Register */</span></td></tr>
<tr name="24804" id="24804">
<td>24804</td><td>    <a id="24804c5" class="tk">FR_RFBRIR_16B_tag</a> <a id="24804c23" class="tk">RFBRIR</a>;          <span class="ct">/* offset: 0x008E size: 16 bit */</span></td></tr>
<tr name="24805" id="24805">
<td>24805</td><td></td></tr>
<tr name="24806" id="24806">
<td>24806</td><td>    <span class="ct">/* Receive FIFO Message ID Acceptance Filter Value Register */</span></td></tr>
<tr name="24807" id="24807">
<td>24807</td><td>    <a id="24807c5" class="tk">FR_RFMIDAFVR_16B_tag</a> <a id="24807c26" class="tk">RFMIDAFVR</a>;    <span class="ct">/* offset: 0x0090 size: 16 bit */</span></td></tr>
<tr name="24808" id="24808">
<td>24808</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="24809" id="24809">
<td>24809</td><td>      <span class="ct">/* Receive FIFO Message ID Acceptance Filter Mask Register */</span></td></tr>
<tr name="24810" id="24810">
<td>24810</td><td>      <a id="24810c7" class="tk">FR_RFMIDAFMR_16B_tag</a> <a id="24810c28" class="tk">RFMIDAFMR</a>;  <span class="ct">/* offset: 0x0092 size: 16 bit */</span></td></tr>
<tr name="24811" id="24811">
<td>24811</td><td>      <a id="24811c7" class="tk">FR_RFMIDAFMR_16B_tag</a> <a id="24811c28" class="tk">RFMIAFMR</a>;   <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="24812" id="24812">
<td>24812</td><td>    <span class="br">}</span>;</td></tr>
<tr name="24813" id="24813">
<td>24813</td><td></td></tr>
<tr name="24814" id="24814">
<td>24814</td><td>    <span class="ct">/* Receive FIFO Frame ID Rejection Filter Value Register */</span></td></tr>
<tr name="24815" id="24815">
<td>24815</td><td>    <a id="24815c5" class="tk">FR_RFFIDRFVR_16B_tag</a> <a id="24815c26" class="tk">RFFIDRFVR</a>;    <span class="ct">/* offset: 0x0094 size: 16 bit */</span></td></tr>
<tr name="24816" id="24816">
<td>24816</td><td></td></tr>
<tr name="24817" id="24817">
<td>24817</td><td>    <span class="ct">/* Receive FIFO Frame ID Rejection Filter Mask Register */</span></td></tr>
<tr name="24818" id="24818">
<td>24818</td><td>    <a id="24818c5" class="tk">FR_RFFIDRFMR_16B_tag</a> <a id="24818c26" class="tk">RFFIDRFMR</a>;    <span class="ct">/* offset: 0x0096 size: 16 bit */</span></td></tr>
<tr name="24819" id="24819">
<td>24819</td><td></td></tr>
<tr name="24820" id="24820">
<td>24820</td><td>    <span class="ct">/* Receive FIFO Range Filter Configuration Register */</span></td></tr>
<tr name="24821" id="24821">
<td>24821</td><td>    <a id="24821c5" class="tk">FR_RFRFCFR_16B_tag</a> <a id="24821c24" class="tk">RFRFCFR</a>;        <span class="ct">/* offset: 0x0098 size: 16 bit */</span></td></tr>
<tr name="24822" id="24822">
<td>24822</td><td></td></tr>
<tr name="24823" id="24823">
<td>24823</td><td>    <span class="ct">/* Receive FIFO Range Filter Control Register */</span></td></tr>
<tr name="24824" id="24824">
<td>24824</td><td>    <a id="24824c5" class="tk">FR_RFRFCTR_16B_tag</a> <a id="24824c24" class="tk">RFRFCTR</a>;        <span class="ct">/* offset: 0x009A size: 16 bit */</span></td></tr>
<tr name="24825" id="24825">
<td>24825</td><td></td></tr>
<tr name="24826" id="24826">
<td>24826</td><td>    <span class="ct">/* Last Dynamic Transmit Slot Channel A Register */</span></td></tr>
<tr name="24827" id="24827">
<td>24827</td><td>    <a id="24827c5" class="tk">FR_LDTXSLAR_16B_tag</a> <a id="24827c25" class="tk">LDTXSLAR</a>;      <span class="ct">/* offset: 0x009C size: 16 bit */</span></td></tr>
<tr name="24828" id="24828">
<td>24828</td><td></td></tr>
<tr name="24829" id="24829">
<td>24829</td><td>    <span class="ct">/* Last Dynamic Transmit Slot Channel B Register */</span></td></tr>
<tr name="24830" id="24830">
<td>24830</td><td>    <a id="24830c5" class="tk">FR_LDTXSLBR_16B_tag</a> <a id="24830c25" class="tk">LDTXSLBR</a>;      <span class="ct">/* offset: 0x009E size: 16 bit */</span></td></tr>
<tr name="24831" id="24831">
<td>24831</td><td></td></tr>
<tr name="24832" id="24832">
<td>24832</td><td>    <span class="ct">/* Protocol Configuration Register 0 */</span></td></tr>
<tr name="24833" id="24833">
<td>24833</td><td>    <a id="24833c5" class="tk">FR_PCR0_16B_tag</a> <a id="24833c21" class="tk">PCR0</a>;              <span class="ct">/* offset: 0x00A0 size: 16 bit */</span></td></tr>
<tr name="24834" id="24834">
<td>24834</td><td></td></tr>
<tr name="24835" id="24835">
<td>24835</td><td>    <span class="ct">/* Protocol Configuration Register 1 */</span></td></tr>
<tr name="24836" id="24836">
<td>24836</td><td>    <a id="24836c5" class="tk">FR_PCR1_16B_tag</a> <a id="24836c21" class="tk">PCR1</a>;              <span class="ct">/* offset: 0x00A2 size: 16 bit */</span></td></tr>
<tr name="24837" id="24837">
<td>24837</td><td></td></tr>
<tr name="24838" id="24838">
<td>24838</td><td>    <span class="ct">/* Protocol Configuration Register 2 */</span></td></tr>
<tr name="24839" id="24839">
<td>24839</td><td>    <a id="24839c5" class="tk">FR_PCR2_16B_tag</a> <a id="24839c21" class="tk">PCR2</a>;              <span class="ct">/* offset: 0x00A4 size: 16 bit */</span></td></tr>
<tr name="24840" id="24840">
<td>24840</td><td></td></tr>
<tr name="24841" id="24841">
<td>24841</td><td>    <span class="ct">/* Protocol Configuration Register 3 */</span></td></tr>
<tr name="24842" id="24842">
<td>24842</td><td>    <a id="24842c5" class="tk">FR_PCR3_16B_tag</a> <a id="24842c21" class="tk">PCR3</a>;              <span class="ct">/* offset: 0x00A6 size: 16 bit */</span></td></tr>
<tr name="24843" id="24843">
<td>24843</td><td></td></tr>
<tr name="24844" id="24844">
<td>24844</td><td>    <span class="ct">/* Protocol Configuration Register 4 */</span></td></tr>
<tr name="24845" id="24845">
<td>24845</td><td>    <a id="24845c5" class="tk">FR_PCR4_16B_tag</a> <a id="24845c21" class="tk">PCR4</a>;              <span class="ct">/* offset: 0x00A8 size: 16 bit */</span></td></tr>
<tr name="24846" id="24846">
<td>24846</td><td></td></tr>
<tr name="24847" id="24847">
<td>24847</td><td>    <span class="ct">/* Protocol Configuration Register 5 */</span></td></tr>
<tr name="24848" id="24848">
<td>24848</td><td>    <a id="24848c5" class="tk">FR_PCR5_16B_tag</a> <a id="24848c21" class="tk">PCR5</a>;              <span class="ct">/* offset: 0x00AA size: 16 bit */</span></td></tr>
<tr name="24849" id="24849">
<td>24849</td><td></td></tr>
<tr name="24850" id="24850">
<td>24850</td><td>    <span class="ct">/* Protocol Configuration Register 6 */</span></td></tr>
<tr name="24851" id="24851">
<td>24851</td><td>    <a id="24851c5" class="tk">FR_PCR6_16B_tag</a> <a id="24851c21" class="tk">PCR6</a>;              <span class="ct">/* offset: 0x00AC size: 16 bit */</span></td></tr>
<tr name="24852" id="24852">
<td>24852</td><td></td></tr>
<tr name="24853" id="24853">
<td>24853</td><td>    <span class="ct">/* Protocol Configuration Register 7 */</span></td></tr>
<tr name="24854" id="24854">
<td>24854</td><td>    <a id="24854c5" class="tk">FR_PCR7_16B_tag</a> <a id="24854c21" class="tk">PCR7</a>;              <span class="ct">/* offset: 0x00AE size: 16 bit */</span></td></tr>
<tr name="24855" id="24855">
<td>24855</td><td></td></tr>
<tr name="24856" id="24856">
<td>24856</td><td>    <span class="ct">/* Protocol Configuration Register 8 */</span></td></tr>
<tr name="24857" id="24857">
<td>24857</td><td>    <a id="24857c5" class="tk">FR_PCR8_16B_tag</a> <a id="24857c21" class="tk">PCR8</a>;              <span class="ct">/* offset: 0x00B0 size: 16 bit */</span></td></tr>
<tr name="24858" id="24858">
<td>24858</td><td></td></tr>
<tr name="24859" id="24859">
<td>24859</td><td>    <span class="ct">/* Protocol Configuration Register 9 */</span></td></tr>
<tr name="24860" id="24860">
<td>24860</td><td>    <a id="24860c5" class="tk">FR_PCR9_16B_tag</a> <a id="24860c21" class="tk">PCR9</a>;              <span class="ct">/* offset: 0x00B2 size: 16 bit */</span></td></tr>
<tr name="24861" id="24861">
<td>24861</td><td></td></tr>
<tr name="24862" id="24862">
<td>24862</td><td>    <span class="ct">/* Protocol Configuration Register 10 */</span></td></tr>
<tr name="24863" id="24863">
<td>24863</td><td>    <a id="24863c5" class="tk">FR_PCR10_16B_tag</a> <a id="24863c22" class="tk">PCR10</a>;            <span class="ct">/* offset: 0x00B4 size: 16 bit */</span></td></tr>
<tr name="24864" id="24864">
<td>24864</td><td></td></tr>
<tr name="24865" id="24865">
<td>24865</td><td>    <span class="ct">/* Protocol Configuration Register 11 */</span></td></tr>
<tr name="24866" id="24866">
<td>24866</td><td>    <a id="24866c5" class="tk">FR_PCR11_16B_tag</a> <a id="24866c22" class="tk">PCR11</a>;            <span class="ct">/* offset: 0x00B6 size: 16 bit */</span></td></tr>
<tr name="24867" id="24867">
<td>24867</td><td></td></tr>
<tr name="24868" id="24868">
<td>24868</td><td>    <span class="ct">/* Protocol Configuration Register 12 */</span></td></tr>
<tr name="24869" id="24869">
<td>24869</td><td>    <a id="24869c5" class="tk">FR_PCR12_16B_tag</a> <a id="24869c22" class="tk">PCR12</a>;            <span class="ct">/* offset: 0x00B8 size: 16 bit */</span></td></tr>
<tr name="24870" id="24870">
<td>24870</td><td></td></tr>
<tr name="24871" id="24871">
<td>24871</td><td>    <span class="ct">/* Protocol Configuration Register 13 */</span></td></tr>
<tr name="24872" id="24872">
<td>24872</td><td>    <a id="24872c5" class="tk">FR_PCR13_16B_tag</a> <a id="24872c22" class="tk">PCR13</a>;            <span class="ct">/* offset: 0x00BA size: 16 bit */</span></td></tr>
<tr name="24873" id="24873">
<td>24873</td><td></td></tr>
<tr name="24874" id="24874">
<td>24874</td><td>    <span class="ct">/* Protocol Configuration Register 14 */</span></td></tr>
<tr name="24875" id="24875">
<td>24875</td><td>    <a id="24875c5" class="tk">FR_PCR14_16B_tag</a> <a id="24875c22" class="tk">PCR14</a>;            <span class="ct">/* offset: 0x00BC size: 16 bit */</span></td></tr>
<tr name="24876" id="24876">
<td>24876</td><td></td></tr>
<tr name="24877" id="24877">
<td>24877</td><td>    <span class="ct">/* Protocol Configuration Register 15 */</span></td></tr>
<tr name="24878" id="24878">
<td>24878</td><td>    <a id="24878c5" class="tk">FR_PCR15_16B_tag</a> <a id="24878c22" class="tk">PCR15</a>;            <span class="ct">/* offset: 0x00BE size: 16 bit */</span></td></tr>
<tr name="24879" id="24879">
<td>24879</td><td></td></tr>
<tr name="24880" id="24880">
<td>24880</td><td>    <span class="ct">/* Protocol Configuration Register 16 */</span></td></tr>
<tr name="24881" id="24881">
<td>24881</td><td>    <a id="24881c5" class="tk">FR_PCR16_16B_tag</a> <a id="24881c22" class="tk">PCR16</a>;            <span class="ct">/* offset: 0x00C0 size: 16 bit */</span></td></tr>
<tr name="24882" id="24882">
<td>24882</td><td></td></tr>
<tr name="24883" id="24883">
<td>24883</td><td>    <span class="ct">/* Protocol Configuration Register 17 */</span></td></tr>
<tr name="24884" id="24884">
<td>24884</td><td>    <a id="24884c5" class="tk">FR_PCR17_16B_tag</a> <a id="24884c22" class="tk">PCR17</a>;            <span class="ct">/* offset: 0x00C2 size: 16 bit */</span></td></tr>
<tr name="24885" id="24885">
<td>24885</td><td></td></tr>
<tr name="24886" id="24886">
<td>24886</td><td>    <span class="ct">/* Protocol Configuration Register 18 */</span></td></tr>
<tr name="24887" id="24887">
<td>24887</td><td>    <a id="24887c5" class="tk">FR_PCR18_16B_tag</a> <a id="24887c22" class="tk">PCR18</a>;            <span class="ct">/* offset: 0x00C4 size: 16 bit */</span></td></tr>
<tr name="24888" id="24888">
<td>24888</td><td></td></tr>
<tr name="24889" id="24889">
<td>24889</td><td>    <span class="ct">/* Protocol Configuration Register 19 */</span></td></tr>
<tr name="24890" id="24890">
<td>24890</td><td>    <a id="24890c5" class="tk">FR_PCR19_16B_tag</a> <a id="24890c22" class="tk">PCR19</a>;            <span class="ct">/* offset: 0x00C6 size: 16 bit */</span></td></tr>
<tr name="24891" id="24891">
<td>24891</td><td></td></tr>
<tr name="24892" id="24892">
<td>24892</td><td>    <span class="ct">/* Protocol Configuration Register 20 */</span></td></tr>
<tr name="24893" id="24893">
<td>24893</td><td>    <a id="24893c5" class="tk">FR_PCR20_16B_tag</a> <a id="24893c22" class="tk">PCR20</a>;            <span class="ct">/* offset: 0x00C8 size: 16 bit */</span></td></tr>
<tr name="24894" id="24894">
<td>24894</td><td></td></tr>
<tr name="24895" id="24895">
<td>24895</td><td>    <span class="ct">/* Protocol Configuration Register 21 */</span></td></tr>
<tr name="24896" id="24896">
<td>24896</td><td>    <a id="24896c5" class="tk">FR_PCR21_16B_tag</a> <a id="24896c22" class="tk">PCR21</a>;            <span class="ct">/* offset: 0x00CA size: 16 bit */</span></td></tr>
<tr name="24897" id="24897">
<td>24897</td><td></td></tr>
<tr name="24898" id="24898">
<td>24898</td><td>    <span class="ct">/* Protocol Configuration Register 22 */</span></td></tr>
<tr name="24899" id="24899">
<td>24899</td><td>    <a id="24899c5" class="tk">FR_PCR22_16B_tag</a> <a id="24899c22" class="tk">PCR22</a>;            <span class="ct">/* offset: 0x00CC size: 16 bit */</span></td></tr>
<tr name="24900" id="24900">
<td>24900</td><td></td></tr>
<tr name="24901" id="24901">
<td>24901</td><td>    <span class="ct">/* Protocol Configuration Register 23 */</span></td></tr>
<tr name="24902" id="24902">
<td>24902</td><td>    <a id="24902c5" class="tk">FR_PCR23_16B_tag</a> <a id="24902c22" class="tk">PCR23</a>;            <span class="ct">/* offset: 0x00CE size: 16 bit */</span></td></tr>
<tr name="24903" id="24903">
<td>24903</td><td></td></tr>
<tr name="24904" id="24904">
<td>24904</td><td>    <span class="ct">/* Protocol Configuration Register 24 */</span></td></tr>
<tr name="24905" id="24905">
<td>24905</td><td>    <a id="24905c5" class="tk">FR_PCR24_16B_tag</a> <a id="24905c22" class="tk">PCR24</a>;            <span class="ct">/* offset: 0x00D0 size: 16 bit */</span></td></tr>
<tr name="24906" id="24906">
<td>24906</td><td></td></tr>
<tr name="24907" id="24907">
<td>24907</td><td>    <span class="ct">/* Protocol Configuration Register 25 */</span></td></tr>
<tr name="24908" id="24908">
<td>24908</td><td>    <a id="24908c5" class="tk">FR_PCR25_16B_tag</a> <a id="24908c22" class="tk">PCR25</a>;            <span class="ct">/* offset: 0x00D2 size: 16 bit */</span></td></tr>
<tr name="24909" id="24909">
<td>24909</td><td></td></tr>
<tr name="24910" id="24910">
<td>24910</td><td>    <span class="ct">/* Protocol Configuration Register 26 */</span></td></tr>
<tr name="24911" id="24911">
<td>24911</td><td>    <a id="24911c5" class="tk">FR_PCR26_16B_tag</a> <a id="24911c22" class="tk">PCR26</a>;            <span class="ct">/* offset: 0x00D4 size: 16 bit */</span></td></tr>
<tr name="24912" id="24912">
<td>24912</td><td></td></tr>
<tr name="24913" id="24913">
<td>24913</td><td>    <span class="ct">/* Protocol Configuration Register 27 */</span></td></tr>
<tr name="24914" id="24914">
<td>24914</td><td>    <a id="24914c5" class="tk">FR_PCR27_16B_tag</a> <a id="24914c22" class="tk">PCR27</a>;            <span class="ct">/* offset: 0x00D6 size: 16 bit */</span></td></tr>
<tr name="24915" id="24915">
<td>24915</td><td></td></tr>
<tr name="24916" id="24916">
<td>24916</td><td>    <span class="ct">/* Protocol Configuration Register 28 */</span></td></tr>
<tr name="24917" id="24917">
<td>24917</td><td>    <a id="24917c5" class="tk">FR_PCR28_16B_tag</a> <a id="24917c22" class="tk">PCR28</a>;            <span class="ct">/* offset: 0x00D8 size: 16 bit */</span></td></tr>
<tr name="24918" id="24918">
<td>24918</td><td></td></tr>
<tr name="24919" id="24919">
<td>24919</td><td>    <span class="ct">/* Protocol Configuration Register 29 */</span></td></tr>
<tr name="24920" id="24920">
<td>24920</td><td>    <a id="24920c5" class="tk">FR_PCR29_16B_tag</a> <a id="24920c22" class="tk">PCR29</a>;            <span class="ct">/* offset: 0x00DA size: 16 bit */</span></td></tr>
<tr name="24921" id="24921">
<td>24921</td><td></td></tr>
<tr name="24922" id="24922">
<td>24922</td><td>    <span class="ct">/* Protocol Configuration Register 30 */</span></td></tr>
<tr name="24923" id="24923">
<td>24923</td><td>    <a id="24923c5" class="tk">FR_PCR30_16B_tag</a> <a id="24923c22" class="tk">PCR30</a>;            <span class="ct">/* offset: 0x00DC size: 16 bit */</span></td></tr>
<tr name="24924" id="24924">
<td>24924</td><td>    <a id="24924c5" class="tk">int8_t</a> <a id="24924c12" class="tk">FR_reserved_00DE</a>[10];</td></tr>
<tr name="24925" id="24925">
<td>24925</td><td></td></tr>
<tr name="24926" id="24926">
<td>24926</td><td>    <span class="ct">/* Receive FIFO System Memory Base Address High Register */</span></td></tr>
<tr name="24927" id="24927">
<td>24927</td><td>    <a id="24927c5" class="tk">FR_RFSYMBHADR_16B_tag</a> <a id="24927c27" class="tk">RFSYMBHADR</a>;  <span class="ct">/* offset: 0x00E8 size: 16 bit */</span></td></tr>
<tr name="24928" id="24928">
<td>24928</td><td></td></tr>
<tr name="24929" id="24929">
<td>24929</td><td>    <span class="ct">/* Receive FIFO System Memory Base Address Low Register */</span></td></tr>
<tr name="24930" id="24930">
<td>24930</td><td>    <a id="24930c5" class="tk">FR_RFSYMBLADR_16B_tag</a> <a id="24930c27" class="tk">RFSYMBLADR</a>;  <span class="ct">/* offset: 0x00EA size: 16 bit */</span></td></tr>
<tr name="24931" id="24931">
<td>24931</td><td></td></tr>
<tr name="24932" id="24932">
<td>24932</td><td>    <span class="ct">/* Receive FIFO Periodic Timer Register */</span></td></tr>
<tr name="24933" id="24933">
<td>24933</td><td>    <a id="24933c5" class="tk">FR_RFPTR_16B_tag</a> <a id="24933c22" class="tk">RFPTR</a>;            <span class="ct">/* offset: 0x00EC size: 16 bit */</span></td></tr>
<tr name="24934" id="24934">
<td>24934</td><td></td></tr>
<tr name="24935" id="24935">
<td>24935</td><td>    <span class="ct">/* Receive FIFO Fill Level and Pop Count Register */</span></td></tr>
<tr name="24936" id="24936">
<td>24936</td><td>    <a id="24936c5" class="tk">FR_RFFLPCR_16B_tag</a> <a id="24936c24" class="tk">RFFLPCR</a>;        <span class="ct">/* offset: 0x00EE size: 16 bit */</span></td></tr>
<tr name="24937" id="24937">
<td>24937</td><td></td></tr>
<tr name="24938" id="24938">
<td>24938</td><td>    <span class="ct">/* ECC Error Interrupt Flag and Enable Register */</span></td></tr>
<tr name="24939" id="24939">
<td>24939</td><td>    <a id="24939c5" class="tk">FR_EEIFER_16B_tag</a> <a id="24939c23" class="tk">EEIFER</a>;          <span class="ct">/* offset: 0x00F0 size: 16 bit */</span></td></tr>
<tr name="24940" id="24940">
<td>24940</td><td></td></tr>
<tr name="24941" id="24941">
<td>24941</td><td>    <span class="ct">/* ECC Error Report and Injection Control Register */</span></td></tr>
<tr name="24942" id="24942">
<td>24942</td><td>    <a id="24942c5" class="tk">FR_EERICR_16B_tag</a> <a id="24942c23" class="tk">EERICR</a>;          <span class="ct">/* offset: 0x00F2 size: 16 bit */</span></td></tr>
<tr name="24943" id="24943">
<td>24943</td><td></td></tr>
<tr name="24944" id="24944">
<td>24944</td><td>    <span class="ct">/* ECC Error Report Adress Register */</span></td></tr>
<tr name="24945" id="24945">
<td>24945</td><td>    <a id="24945c5" class="tk">FR_EERAR_16B_tag</a> <a id="24945c22" class="tk">EERAR</a>;            <span class="ct">/* offset: 0x00F4 size: 16 bit */</span></td></tr>
<tr name="24946" id="24946">
<td>24946</td><td></td></tr>
<tr name="24947" id="24947">
<td>24947</td><td>    <span class="ct">/* ECC Error Report Data Register */</span></td></tr>
<tr name="24948" id="24948">
<td>24948</td><td>    <a id="24948c5" class="tk">FR_EERDR_16B_tag</a> <a id="24948c22" class="tk">EERDR</a>;            <span class="ct">/* offset: 0x00F6 size: 16 bit */</span></td></tr>
<tr name="24949" id="24949">
<td>24949</td><td></td></tr>
<tr name="24950" id="24950">
<td>24950</td><td>    <span class="ct">/* ECC Error Report Code Register */</span></td></tr>
<tr name="24951" id="24951">
<td>24951</td><td>    <a id="24951c5" class="tk">FR_EERCR_16B_tag</a> <a id="24951c22" class="tk">EERCR</a>;            <span class="ct">/* offset: 0x00F8 size: 16 bit */</span></td></tr>
<tr name="24952" id="24952">
<td>24952</td><td></td></tr>
<tr name="24953" id="24953">
<td>24953</td><td>    <span class="ct">/* ECC Error Injection Address Register */</span></td></tr>
<tr name="24954" id="24954">
<td>24954</td><td>    <a id="24954c5" class="tk">FR_EEIAR_16B_tag</a> <a id="24954c22" class="tk">EEIAR</a>;            <span class="ct">/* offset: 0x00FA size: 16 bit */</span></td></tr>
<tr name="24955" id="24955">
<td>24955</td><td></td></tr>
<tr name="24956" id="24956">
<td>24956</td><td>    <span class="ct">/* ECC Error Injection Data Register */</span></td></tr>
<tr name="24957" id="24957">
<td>24957</td><td>    <a id="24957c5" class="tk">FR_EEIDR_16B_tag</a> <a id="24957c22" class="tk">EEIDR</a>;            <span class="ct">/* offset: 0x00FC size: 16 bit */</span></td></tr>
<tr name="24958" id="24958">
<td>24958</td><td></td></tr>
<tr name="24959" id="24959">
<td>24959</td><td>    <span class="ct">/* ECC Error Injection Code Register */</span></td></tr>
<tr name="24960" id="24960">
<td>24960</td><td>    <a id="24960c5" class="tk">FR_EEICR_16B_tag</a> <a id="24960c22" class="tk">EEICR</a>;            <span class="ct">/* offset: 0x00FE size: 16 bit */</span></td></tr>
<tr name="24961" id="24961">
<td>24961</td><td>    <span class="kw">union</span> <span class="br">{</span></td></tr>
<tr name="24962" id="24962">
<td>24962</td><td>      <span class="ct">/*  Register set MB */</span></td></tr>
<tr name="24963" id="24963">
<td>24963</td><td>      <a id="24963c7" class="tk">FR_MB_tag</a> <a id="24963c17" class="tk">MB</a>[64];                <span class="ct">/* offset: 0x0100  (0x0008 x 64) */</span></td></tr>
<tr name="24964" id="24964">
<td>24964</td><td></td></tr>
<tr name="24965" id="24965">
<td>24965</td><td>      <span class="ct">/*  Alias name for MB */</span></td></tr>
<tr name="24966" id="24966">
<td>24966</td><td>      <a id="24966c7" class="tk">FR_MB_tag</a> <a id="24966c17" class="tk">MBCCS</a>[64];             <span class="ct">/* deprecated - please avoid */</span></td></tr>
<tr name="24967" id="24967">
<td>24967</td><td>      <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="24968" id="24968">
<td>24968</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="24969" id="24969">
<td>24969</td><td>        <a id="24969c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="24969c27" class="tk">MBCCSR0</a>;     <span class="ct">/* offset: 0x0100 size: 16 bit */</span></td></tr>
<tr name="24970" id="24970">
<td>24970</td><td></td></tr>
<tr name="24971" id="24971">
<td>24971</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="24972" id="24972">
<td>24972</td><td>        <a id="24972c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="24972c27" class="tk">MBCCFR0</a>;     <span class="ct">/* offset: 0x0102 size: 16 bit */</span></td></tr>
<tr name="24973" id="24973">
<td>24973</td><td></td></tr>
<tr name="24974" id="24974">
<td>24974</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="24975" id="24975">
<td>24975</td><td>        <a id="24975c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="24975c27" class="tk">MBFIDR0</a>;     <span class="ct">/* offset: 0x0104 size: 16 bit */</span></td></tr>
<tr name="24976" id="24976">
<td>24976</td><td></td></tr>
<tr name="24977" id="24977">
<td>24977</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="24978" id="24978">
<td>24978</td><td>        <a id="24978c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="24978c27" class="tk">MBIDXR0</a>;     <span class="ct">/* offset: 0x0106 size: 16 bit */</span></td></tr>
<tr name="24979" id="24979">
<td>24979</td><td></td></tr>
<tr name="24980" id="24980">
<td>24980</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="24981" id="24981">
<td>24981</td><td>        <a id="24981c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="24981c27" class="tk">MBCCSR1</a>;     <span class="ct">/* offset: 0x0108 size: 16 bit */</span></td></tr>
<tr name="24982" id="24982">
<td>24982</td><td></td></tr>
<tr name="24983" id="24983">
<td>24983</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="24984" id="24984">
<td>24984</td><td>        <a id="24984c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="24984c27" class="tk">MBCCFR1</a>;     <span class="ct">/* offset: 0x010A size: 16 bit */</span></td></tr>
<tr name="24985" id="24985">
<td>24985</td><td></td></tr>
<tr name="24986" id="24986">
<td>24986</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="24987" id="24987">
<td>24987</td><td>        <a id="24987c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="24987c27" class="tk">MBFIDR1</a>;     <span class="ct">/* offset: 0x010C size: 16 bit */</span></td></tr>
<tr name="24988" id="24988">
<td>24988</td><td></td></tr>
<tr name="24989" id="24989">
<td>24989</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="24990" id="24990">
<td>24990</td><td>        <a id="24990c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="24990c27" class="tk">MBIDXR1</a>;     <span class="ct">/* offset: 0x010E size: 16 bit */</span></td></tr>
<tr name="24991" id="24991">
<td>24991</td><td></td></tr>
<tr name="24992" id="24992">
<td>24992</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="24993" id="24993">
<td>24993</td><td>        <a id="24993c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="24993c27" class="tk">MBCCSR2</a>;     <span class="ct">/* offset: 0x0110 size: 16 bit */</span></td></tr>
<tr name="24994" id="24994">
<td>24994</td><td></td></tr>
<tr name="24995" id="24995">
<td>24995</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="24996" id="24996">
<td>24996</td><td>        <a id="24996c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="24996c27" class="tk">MBCCFR2</a>;     <span class="ct">/* offset: 0x0112 size: 16 bit */</span></td></tr>
<tr name="24997" id="24997">
<td>24997</td><td></td></tr>
<tr name="24998" id="24998">
<td>24998</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="24999" id="24999">
<td>24999</td><td>        <a id="24999c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="24999c27" class="tk">MBFIDR2</a>;     <span class="ct">/* offset: 0x0114 size: 16 bit */</span></td></tr>
<tr name="25000" id="25000">
<td>25000</td><td></td></tr>
<tr name="25001" id="25001">
<td>25001</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25002" id="25002">
<td>25002</td><td>        <a id="25002c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25002c27" class="tk">MBIDXR2</a>;     <span class="ct">/* offset: 0x0116 size: 16 bit */</span></td></tr>
<tr name="25003" id="25003">
<td>25003</td><td></td></tr>
<tr name="25004" id="25004">
<td>25004</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25005" id="25005">
<td>25005</td><td>        <a id="25005c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25005c27" class="tk">MBCCSR3</a>;     <span class="ct">/* offset: 0x0118 size: 16 bit */</span></td></tr>
<tr name="25006" id="25006">
<td>25006</td><td></td></tr>
<tr name="25007" id="25007">
<td>25007</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25008" id="25008">
<td>25008</td><td>        <a id="25008c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25008c27" class="tk">MBCCFR3</a>;     <span class="ct">/* offset: 0x011A size: 16 bit */</span></td></tr>
<tr name="25009" id="25009">
<td>25009</td><td></td></tr>
<tr name="25010" id="25010">
<td>25010</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25011" id="25011">
<td>25011</td><td>        <a id="25011c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25011c27" class="tk">MBFIDR3</a>;     <span class="ct">/* offset: 0x011C size: 16 bit */</span></td></tr>
<tr name="25012" id="25012">
<td>25012</td><td></td></tr>
<tr name="25013" id="25013">
<td>25013</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25014" id="25014">
<td>25014</td><td>        <a id="25014c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25014c27" class="tk">MBIDXR3</a>;     <span class="ct">/* offset: 0x011E size: 16 bit */</span></td></tr>
<tr name="25015" id="25015">
<td>25015</td><td></td></tr>
<tr name="25016" id="25016">
<td>25016</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25017" id="25017">
<td>25017</td><td>        <a id="25017c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25017c27" class="tk">MBCCSR4</a>;     <span class="ct">/* offset: 0x0120 size: 16 bit */</span></td></tr>
<tr name="25018" id="25018">
<td>25018</td><td></td></tr>
<tr name="25019" id="25019">
<td>25019</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25020" id="25020">
<td>25020</td><td>        <a id="25020c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25020c27" class="tk">MBCCFR4</a>;     <span class="ct">/* offset: 0x0122 size: 16 bit */</span></td></tr>
<tr name="25021" id="25021">
<td>25021</td><td></td></tr>
<tr name="25022" id="25022">
<td>25022</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25023" id="25023">
<td>25023</td><td>        <a id="25023c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25023c27" class="tk">MBFIDR4</a>;     <span class="ct">/* offset: 0x0124 size: 16 bit */</span></td></tr>
<tr name="25024" id="25024">
<td>25024</td><td></td></tr>
<tr name="25025" id="25025">
<td>25025</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25026" id="25026">
<td>25026</td><td>        <a id="25026c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25026c27" class="tk">MBIDXR4</a>;     <span class="ct">/* offset: 0x0126 size: 16 bit */</span></td></tr>
<tr name="25027" id="25027">
<td>25027</td><td></td></tr>
<tr name="25028" id="25028">
<td>25028</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25029" id="25029">
<td>25029</td><td>        <a id="25029c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25029c27" class="tk">MBCCSR5</a>;     <span class="ct">/* offset: 0x0128 size: 16 bit */</span></td></tr>
<tr name="25030" id="25030">
<td>25030</td><td></td></tr>
<tr name="25031" id="25031">
<td>25031</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25032" id="25032">
<td>25032</td><td>        <a id="25032c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25032c27" class="tk">MBCCFR5</a>;     <span class="ct">/* offset: 0x012A size: 16 bit */</span></td></tr>
<tr name="25033" id="25033">
<td>25033</td><td></td></tr>
<tr name="25034" id="25034">
<td>25034</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25035" id="25035">
<td>25035</td><td>        <a id="25035c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25035c27" class="tk">MBFIDR5</a>;     <span class="ct">/* offset: 0x012C size: 16 bit */</span></td></tr>
<tr name="25036" id="25036">
<td>25036</td><td></td></tr>
<tr name="25037" id="25037">
<td>25037</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25038" id="25038">
<td>25038</td><td>        <a id="25038c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25038c27" class="tk">MBIDXR5</a>;     <span class="ct">/* offset: 0x012E size: 16 bit */</span></td></tr>
<tr name="25039" id="25039">
<td>25039</td><td></td></tr>
<tr name="25040" id="25040">
<td>25040</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25041" id="25041">
<td>25041</td><td>        <a id="25041c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25041c27" class="tk">MBCCSR6</a>;     <span class="ct">/* offset: 0x0130 size: 16 bit */</span></td></tr>
<tr name="25042" id="25042">
<td>25042</td><td></td></tr>
<tr name="25043" id="25043">
<td>25043</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25044" id="25044">
<td>25044</td><td>        <a id="25044c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25044c27" class="tk">MBCCFR6</a>;     <span class="ct">/* offset: 0x0132 size: 16 bit */</span></td></tr>
<tr name="25045" id="25045">
<td>25045</td><td></td></tr>
<tr name="25046" id="25046">
<td>25046</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25047" id="25047">
<td>25047</td><td>        <a id="25047c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25047c27" class="tk">MBFIDR6</a>;     <span class="ct">/* offset: 0x0134 size: 16 bit */</span></td></tr>
<tr name="25048" id="25048">
<td>25048</td><td></td></tr>
<tr name="25049" id="25049">
<td>25049</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25050" id="25050">
<td>25050</td><td>        <a id="25050c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25050c27" class="tk">MBIDXR6</a>;     <span class="ct">/* offset: 0x0136 size: 16 bit */</span></td></tr>
<tr name="25051" id="25051">
<td>25051</td><td></td></tr>
<tr name="25052" id="25052">
<td>25052</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25053" id="25053">
<td>25053</td><td>        <a id="25053c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25053c27" class="tk">MBCCSR7</a>;     <span class="ct">/* offset: 0x0138 size: 16 bit */</span></td></tr>
<tr name="25054" id="25054">
<td>25054</td><td></td></tr>
<tr name="25055" id="25055">
<td>25055</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25056" id="25056">
<td>25056</td><td>        <a id="25056c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25056c27" class="tk">MBCCFR7</a>;     <span class="ct">/* offset: 0x013A size: 16 bit */</span></td></tr>
<tr name="25057" id="25057">
<td>25057</td><td></td></tr>
<tr name="25058" id="25058">
<td>25058</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25059" id="25059">
<td>25059</td><td>        <a id="25059c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25059c27" class="tk">MBFIDR7</a>;     <span class="ct">/* offset: 0x013C size: 16 bit */</span></td></tr>
<tr name="25060" id="25060">
<td>25060</td><td></td></tr>
<tr name="25061" id="25061">
<td>25061</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25062" id="25062">
<td>25062</td><td>        <a id="25062c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25062c27" class="tk">MBIDXR7</a>;     <span class="ct">/* offset: 0x013E size: 16 bit */</span></td></tr>
<tr name="25063" id="25063">
<td>25063</td><td></td></tr>
<tr name="25064" id="25064">
<td>25064</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25065" id="25065">
<td>25065</td><td>        <a id="25065c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25065c27" class="tk">MBCCSR8</a>;     <span class="ct">/* offset: 0x0140 size: 16 bit */</span></td></tr>
<tr name="25066" id="25066">
<td>25066</td><td></td></tr>
<tr name="25067" id="25067">
<td>25067</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25068" id="25068">
<td>25068</td><td>        <a id="25068c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25068c27" class="tk">MBCCFR8</a>;     <span class="ct">/* offset: 0x0142 size: 16 bit */</span></td></tr>
<tr name="25069" id="25069">
<td>25069</td><td></td></tr>
<tr name="25070" id="25070">
<td>25070</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25071" id="25071">
<td>25071</td><td>        <a id="25071c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25071c27" class="tk">MBFIDR8</a>;     <span class="ct">/* offset: 0x0144 size: 16 bit */</span></td></tr>
<tr name="25072" id="25072">
<td>25072</td><td></td></tr>
<tr name="25073" id="25073">
<td>25073</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25074" id="25074">
<td>25074</td><td>        <a id="25074c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25074c27" class="tk">MBIDXR8</a>;     <span class="ct">/* offset: 0x0146 size: 16 bit */</span></td></tr>
<tr name="25075" id="25075">
<td>25075</td><td></td></tr>
<tr name="25076" id="25076">
<td>25076</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25077" id="25077">
<td>25077</td><td>        <a id="25077c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25077c27" class="tk">MBCCSR9</a>;     <span class="ct">/* offset: 0x0148 size: 16 bit */</span></td></tr>
<tr name="25078" id="25078">
<td>25078</td><td></td></tr>
<tr name="25079" id="25079">
<td>25079</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25080" id="25080">
<td>25080</td><td>        <a id="25080c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25080c27" class="tk">MBCCFR9</a>;     <span class="ct">/* offset: 0x014A size: 16 bit */</span></td></tr>
<tr name="25081" id="25081">
<td>25081</td><td></td></tr>
<tr name="25082" id="25082">
<td>25082</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25083" id="25083">
<td>25083</td><td>        <a id="25083c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25083c27" class="tk">MBFIDR9</a>;     <span class="ct">/* offset: 0x014C size: 16 bit */</span></td></tr>
<tr name="25084" id="25084">
<td>25084</td><td></td></tr>
<tr name="25085" id="25085">
<td>25085</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25086" id="25086">
<td>25086</td><td>        <a id="25086c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25086c27" class="tk">MBIDXR9</a>;     <span class="ct">/* offset: 0x014E size: 16 bit */</span></td></tr>
<tr name="25087" id="25087">
<td>25087</td><td></td></tr>
<tr name="25088" id="25088">
<td>25088</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25089" id="25089">
<td>25089</td><td>        <a id="25089c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25089c27" class="tk">MBCCSR10</a>;    <span class="ct">/* offset: 0x0150 size: 16 bit */</span></td></tr>
<tr name="25090" id="25090">
<td>25090</td><td></td></tr>
<tr name="25091" id="25091">
<td>25091</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25092" id="25092">
<td>25092</td><td>        <a id="25092c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25092c27" class="tk">MBCCFR10</a>;    <span class="ct">/* offset: 0x0152 size: 16 bit */</span></td></tr>
<tr name="25093" id="25093">
<td>25093</td><td></td></tr>
<tr name="25094" id="25094">
<td>25094</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25095" id="25095">
<td>25095</td><td>        <a id="25095c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25095c27" class="tk">MBFIDR10</a>;    <span class="ct">/* offset: 0x0154 size: 16 bit */</span></td></tr>
<tr name="25096" id="25096">
<td>25096</td><td></td></tr>
<tr name="25097" id="25097">
<td>25097</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25098" id="25098">
<td>25098</td><td>        <a id="25098c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25098c27" class="tk">MBIDXR10</a>;    <span class="ct">/* offset: 0x0156 size: 16 bit */</span></td></tr>
<tr name="25099" id="25099">
<td>25099</td><td></td></tr>
<tr name="25100" id="25100">
<td>25100</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25101" id="25101">
<td>25101</td><td>        <a id="25101c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25101c27" class="tk">MBCCSR11</a>;    <span class="ct">/* offset: 0x0158 size: 16 bit */</span></td></tr>
<tr name="25102" id="25102">
<td>25102</td><td></td></tr>
<tr name="25103" id="25103">
<td>25103</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25104" id="25104">
<td>25104</td><td>        <a id="25104c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25104c27" class="tk">MBCCFR11</a>;    <span class="ct">/* offset: 0x015A size: 16 bit */</span></td></tr>
<tr name="25105" id="25105">
<td>25105</td><td></td></tr>
<tr name="25106" id="25106">
<td>25106</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25107" id="25107">
<td>25107</td><td>        <a id="25107c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25107c27" class="tk">MBFIDR11</a>;    <span class="ct">/* offset: 0x015C size: 16 bit */</span></td></tr>
<tr name="25108" id="25108">
<td>25108</td><td></td></tr>
<tr name="25109" id="25109">
<td>25109</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25110" id="25110">
<td>25110</td><td>        <a id="25110c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25110c27" class="tk">MBIDXR11</a>;    <span class="ct">/* offset: 0x015E size: 16 bit */</span></td></tr>
<tr name="25111" id="25111">
<td>25111</td><td></td></tr>
<tr name="25112" id="25112">
<td>25112</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25113" id="25113">
<td>25113</td><td>        <a id="25113c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25113c27" class="tk">MBCCSR12</a>;    <span class="ct">/* offset: 0x0160 size: 16 bit */</span></td></tr>
<tr name="25114" id="25114">
<td>25114</td><td></td></tr>
<tr name="25115" id="25115">
<td>25115</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25116" id="25116">
<td>25116</td><td>        <a id="25116c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25116c27" class="tk">MBCCFR12</a>;    <span class="ct">/* offset: 0x0162 size: 16 bit */</span></td></tr>
<tr name="25117" id="25117">
<td>25117</td><td></td></tr>
<tr name="25118" id="25118">
<td>25118</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25119" id="25119">
<td>25119</td><td>        <a id="25119c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25119c27" class="tk">MBFIDR12</a>;    <span class="ct">/* offset: 0x0164 size: 16 bit */</span></td></tr>
<tr name="25120" id="25120">
<td>25120</td><td></td></tr>
<tr name="25121" id="25121">
<td>25121</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25122" id="25122">
<td>25122</td><td>        <a id="25122c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25122c27" class="tk">MBIDXR12</a>;    <span class="ct">/* offset: 0x0166 size: 16 bit */</span></td></tr>
<tr name="25123" id="25123">
<td>25123</td><td></td></tr>
<tr name="25124" id="25124">
<td>25124</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25125" id="25125">
<td>25125</td><td>        <a id="25125c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25125c27" class="tk">MBCCSR13</a>;    <span class="ct">/* offset: 0x0168 size: 16 bit */</span></td></tr>
<tr name="25126" id="25126">
<td>25126</td><td></td></tr>
<tr name="25127" id="25127">
<td>25127</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25128" id="25128">
<td>25128</td><td>        <a id="25128c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25128c27" class="tk">MBCCFR13</a>;    <span class="ct">/* offset: 0x016A size: 16 bit */</span></td></tr>
<tr name="25129" id="25129">
<td>25129</td><td></td></tr>
<tr name="25130" id="25130">
<td>25130</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25131" id="25131">
<td>25131</td><td>        <a id="25131c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25131c27" class="tk">MBFIDR13</a>;    <span class="ct">/* offset: 0x016C size: 16 bit */</span></td></tr>
<tr name="25132" id="25132">
<td>25132</td><td></td></tr>
<tr name="25133" id="25133">
<td>25133</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25134" id="25134">
<td>25134</td><td>        <a id="25134c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25134c27" class="tk">MBIDXR13</a>;    <span class="ct">/* offset: 0x016E size: 16 bit */</span></td></tr>
<tr name="25135" id="25135">
<td>25135</td><td></td></tr>
<tr name="25136" id="25136">
<td>25136</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25137" id="25137">
<td>25137</td><td>        <a id="25137c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25137c27" class="tk">MBCCSR14</a>;    <span class="ct">/* offset: 0x0170 size: 16 bit */</span></td></tr>
<tr name="25138" id="25138">
<td>25138</td><td></td></tr>
<tr name="25139" id="25139">
<td>25139</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25140" id="25140">
<td>25140</td><td>        <a id="25140c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25140c27" class="tk">MBCCFR14</a>;    <span class="ct">/* offset: 0x0172 size: 16 bit */</span></td></tr>
<tr name="25141" id="25141">
<td>25141</td><td></td></tr>
<tr name="25142" id="25142">
<td>25142</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25143" id="25143">
<td>25143</td><td>        <a id="25143c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25143c27" class="tk">MBFIDR14</a>;    <span class="ct">/* offset: 0x0174 size: 16 bit */</span></td></tr>
<tr name="25144" id="25144">
<td>25144</td><td></td></tr>
<tr name="25145" id="25145">
<td>25145</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25146" id="25146">
<td>25146</td><td>        <a id="25146c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25146c27" class="tk">MBIDXR14</a>;    <span class="ct">/* offset: 0x0176 size: 16 bit */</span></td></tr>
<tr name="25147" id="25147">
<td>25147</td><td></td></tr>
<tr name="25148" id="25148">
<td>25148</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25149" id="25149">
<td>25149</td><td>        <a id="25149c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25149c27" class="tk">MBCCSR15</a>;    <span class="ct">/* offset: 0x0178 size: 16 bit */</span></td></tr>
<tr name="25150" id="25150">
<td>25150</td><td></td></tr>
<tr name="25151" id="25151">
<td>25151</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25152" id="25152">
<td>25152</td><td>        <a id="25152c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25152c27" class="tk">MBCCFR15</a>;    <span class="ct">/* offset: 0x017A size: 16 bit */</span></td></tr>
<tr name="25153" id="25153">
<td>25153</td><td></td></tr>
<tr name="25154" id="25154">
<td>25154</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25155" id="25155">
<td>25155</td><td>        <a id="25155c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25155c27" class="tk">MBFIDR15</a>;    <span class="ct">/* offset: 0x017C size: 16 bit */</span></td></tr>
<tr name="25156" id="25156">
<td>25156</td><td></td></tr>
<tr name="25157" id="25157">
<td>25157</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25158" id="25158">
<td>25158</td><td>        <a id="25158c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25158c27" class="tk">MBIDXR15</a>;    <span class="ct">/* offset: 0x017E size: 16 bit */</span></td></tr>
<tr name="25159" id="25159">
<td>25159</td><td></td></tr>
<tr name="25160" id="25160">
<td>25160</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25161" id="25161">
<td>25161</td><td>        <a id="25161c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25161c27" class="tk">MBCCSR16</a>;    <span class="ct">/* offset: 0x0180 size: 16 bit */</span></td></tr>
<tr name="25162" id="25162">
<td>25162</td><td></td></tr>
<tr name="25163" id="25163">
<td>25163</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25164" id="25164">
<td>25164</td><td>        <a id="25164c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25164c27" class="tk">MBCCFR16</a>;    <span class="ct">/* offset: 0x0182 size: 16 bit */</span></td></tr>
<tr name="25165" id="25165">
<td>25165</td><td></td></tr>
<tr name="25166" id="25166">
<td>25166</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25167" id="25167">
<td>25167</td><td>        <a id="25167c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25167c27" class="tk">MBFIDR16</a>;    <span class="ct">/* offset: 0x0184 size: 16 bit */</span></td></tr>
<tr name="25168" id="25168">
<td>25168</td><td></td></tr>
<tr name="25169" id="25169">
<td>25169</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25170" id="25170">
<td>25170</td><td>        <a id="25170c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25170c27" class="tk">MBIDXR16</a>;    <span class="ct">/* offset: 0x0186 size: 16 bit */</span></td></tr>
<tr name="25171" id="25171">
<td>25171</td><td></td></tr>
<tr name="25172" id="25172">
<td>25172</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25173" id="25173">
<td>25173</td><td>        <a id="25173c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25173c27" class="tk">MBCCSR17</a>;    <span class="ct">/* offset: 0x0188 size: 16 bit */</span></td></tr>
<tr name="25174" id="25174">
<td>25174</td><td></td></tr>
<tr name="25175" id="25175">
<td>25175</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25176" id="25176">
<td>25176</td><td>        <a id="25176c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25176c27" class="tk">MBCCFR17</a>;    <span class="ct">/* offset: 0x018A size: 16 bit */</span></td></tr>
<tr name="25177" id="25177">
<td>25177</td><td></td></tr>
<tr name="25178" id="25178">
<td>25178</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25179" id="25179">
<td>25179</td><td>        <a id="25179c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25179c27" class="tk">MBFIDR17</a>;    <span class="ct">/* offset: 0x018C size: 16 bit */</span></td></tr>
<tr name="25180" id="25180">
<td>25180</td><td></td></tr>
<tr name="25181" id="25181">
<td>25181</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25182" id="25182">
<td>25182</td><td>        <a id="25182c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25182c27" class="tk">MBIDXR17</a>;    <span class="ct">/* offset: 0x018E size: 16 bit */</span></td></tr>
<tr name="25183" id="25183">
<td>25183</td><td></td></tr>
<tr name="25184" id="25184">
<td>25184</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25185" id="25185">
<td>25185</td><td>        <a id="25185c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25185c27" class="tk">MBCCSR18</a>;    <span class="ct">/* offset: 0x0190 size: 16 bit */</span></td></tr>
<tr name="25186" id="25186">
<td>25186</td><td></td></tr>
<tr name="25187" id="25187">
<td>25187</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25188" id="25188">
<td>25188</td><td>        <a id="25188c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25188c27" class="tk">MBCCFR18</a>;    <span class="ct">/* offset: 0x0192 size: 16 bit */</span></td></tr>
<tr name="25189" id="25189">
<td>25189</td><td></td></tr>
<tr name="25190" id="25190">
<td>25190</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25191" id="25191">
<td>25191</td><td>        <a id="25191c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25191c27" class="tk">MBFIDR18</a>;    <span class="ct">/* offset: 0x0194 size: 16 bit */</span></td></tr>
<tr name="25192" id="25192">
<td>25192</td><td></td></tr>
<tr name="25193" id="25193">
<td>25193</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25194" id="25194">
<td>25194</td><td>        <a id="25194c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25194c27" class="tk">MBIDXR18</a>;    <span class="ct">/* offset: 0x0196 size: 16 bit */</span></td></tr>
<tr name="25195" id="25195">
<td>25195</td><td></td></tr>
<tr name="25196" id="25196">
<td>25196</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25197" id="25197">
<td>25197</td><td>        <a id="25197c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25197c27" class="tk">MBCCSR19</a>;    <span class="ct">/* offset: 0x0198 size: 16 bit */</span></td></tr>
<tr name="25198" id="25198">
<td>25198</td><td></td></tr>
<tr name="25199" id="25199">
<td>25199</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25200" id="25200">
<td>25200</td><td>        <a id="25200c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25200c27" class="tk">MBCCFR19</a>;    <span class="ct">/* offset: 0x019A size: 16 bit */</span></td></tr>
<tr name="25201" id="25201">
<td>25201</td><td></td></tr>
<tr name="25202" id="25202">
<td>25202</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25203" id="25203">
<td>25203</td><td>        <a id="25203c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25203c27" class="tk">MBFIDR19</a>;    <span class="ct">/* offset: 0x019C size: 16 bit */</span></td></tr>
<tr name="25204" id="25204">
<td>25204</td><td></td></tr>
<tr name="25205" id="25205">
<td>25205</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25206" id="25206">
<td>25206</td><td>        <a id="25206c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25206c27" class="tk">MBIDXR19</a>;    <span class="ct">/* offset: 0x019E size: 16 bit */</span></td></tr>
<tr name="25207" id="25207">
<td>25207</td><td></td></tr>
<tr name="25208" id="25208">
<td>25208</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25209" id="25209">
<td>25209</td><td>        <a id="25209c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25209c27" class="tk">MBCCSR20</a>;    <span class="ct">/* offset: 0x01A0 size: 16 bit */</span></td></tr>
<tr name="25210" id="25210">
<td>25210</td><td></td></tr>
<tr name="25211" id="25211">
<td>25211</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25212" id="25212">
<td>25212</td><td>        <a id="25212c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25212c27" class="tk">MBCCFR20</a>;    <span class="ct">/* offset: 0x01A2 size: 16 bit */</span></td></tr>
<tr name="25213" id="25213">
<td>25213</td><td></td></tr>
<tr name="25214" id="25214">
<td>25214</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25215" id="25215">
<td>25215</td><td>        <a id="25215c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25215c27" class="tk">MBFIDR20</a>;    <span class="ct">/* offset: 0x01A4 size: 16 bit */</span></td></tr>
<tr name="25216" id="25216">
<td>25216</td><td></td></tr>
<tr name="25217" id="25217">
<td>25217</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25218" id="25218">
<td>25218</td><td>        <a id="25218c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25218c27" class="tk">MBIDXR20</a>;    <span class="ct">/* offset: 0x01A6 size: 16 bit */</span></td></tr>
<tr name="25219" id="25219">
<td>25219</td><td></td></tr>
<tr name="25220" id="25220">
<td>25220</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25221" id="25221">
<td>25221</td><td>        <a id="25221c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25221c27" class="tk">MBCCSR21</a>;    <span class="ct">/* offset: 0x01A8 size: 16 bit */</span></td></tr>
<tr name="25222" id="25222">
<td>25222</td><td></td></tr>
<tr name="25223" id="25223">
<td>25223</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25224" id="25224">
<td>25224</td><td>        <a id="25224c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25224c27" class="tk">MBCCFR21</a>;    <span class="ct">/* offset: 0x01AA size: 16 bit */</span></td></tr>
<tr name="25225" id="25225">
<td>25225</td><td></td></tr>
<tr name="25226" id="25226">
<td>25226</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25227" id="25227">
<td>25227</td><td>        <a id="25227c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25227c27" class="tk">MBFIDR21</a>;    <span class="ct">/* offset: 0x01AC size: 16 bit */</span></td></tr>
<tr name="25228" id="25228">
<td>25228</td><td></td></tr>
<tr name="25229" id="25229">
<td>25229</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25230" id="25230">
<td>25230</td><td>        <a id="25230c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25230c27" class="tk">MBIDXR21</a>;    <span class="ct">/* offset: 0x01AE size: 16 bit */</span></td></tr>
<tr name="25231" id="25231">
<td>25231</td><td></td></tr>
<tr name="25232" id="25232">
<td>25232</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25233" id="25233">
<td>25233</td><td>        <a id="25233c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25233c27" class="tk">MBCCSR22</a>;    <span class="ct">/* offset: 0x01B0 size: 16 bit */</span></td></tr>
<tr name="25234" id="25234">
<td>25234</td><td></td></tr>
<tr name="25235" id="25235">
<td>25235</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25236" id="25236">
<td>25236</td><td>        <a id="25236c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25236c27" class="tk">MBCCFR22</a>;    <span class="ct">/* offset: 0x01B2 size: 16 bit */</span></td></tr>
<tr name="25237" id="25237">
<td>25237</td><td></td></tr>
<tr name="25238" id="25238">
<td>25238</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25239" id="25239">
<td>25239</td><td>        <a id="25239c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25239c27" class="tk">MBFIDR22</a>;    <span class="ct">/* offset: 0x01B4 size: 16 bit */</span></td></tr>
<tr name="25240" id="25240">
<td>25240</td><td></td></tr>
<tr name="25241" id="25241">
<td>25241</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25242" id="25242">
<td>25242</td><td>        <a id="25242c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25242c27" class="tk">MBIDXR22</a>;    <span class="ct">/* offset: 0x01B6 size: 16 bit */</span></td></tr>
<tr name="25243" id="25243">
<td>25243</td><td></td></tr>
<tr name="25244" id="25244">
<td>25244</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25245" id="25245">
<td>25245</td><td>        <a id="25245c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25245c27" class="tk">MBCCSR23</a>;    <span class="ct">/* offset: 0x01B8 size: 16 bit */</span></td></tr>
<tr name="25246" id="25246">
<td>25246</td><td></td></tr>
<tr name="25247" id="25247">
<td>25247</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25248" id="25248">
<td>25248</td><td>        <a id="25248c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25248c27" class="tk">MBCCFR23</a>;    <span class="ct">/* offset: 0x01BA size: 16 bit */</span></td></tr>
<tr name="25249" id="25249">
<td>25249</td><td></td></tr>
<tr name="25250" id="25250">
<td>25250</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25251" id="25251">
<td>25251</td><td>        <a id="25251c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25251c27" class="tk">MBFIDR23</a>;    <span class="ct">/* offset: 0x01BC size: 16 bit */</span></td></tr>
<tr name="25252" id="25252">
<td>25252</td><td></td></tr>
<tr name="25253" id="25253">
<td>25253</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25254" id="25254">
<td>25254</td><td>        <a id="25254c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25254c27" class="tk">MBIDXR23</a>;    <span class="ct">/* offset: 0x01BE size: 16 bit */</span></td></tr>
<tr name="25255" id="25255">
<td>25255</td><td></td></tr>
<tr name="25256" id="25256">
<td>25256</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25257" id="25257">
<td>25257</td><td>        <a id="25257c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25257c27" class="tk">MBCCSR24</a>;    <span class="ct">/* offset: 0x01C0 size: 16 bit */</span></td></tr>
<tr name="25258" id="25258">
<td>25258</td><td></td></tr>
<tr name="25259" id="25259">
<td>25259</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25260" id="25260">
<td>25260</td><td>        <a id="25260c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25260c27" class="tk">MBCCFR24</a>;    <span class="ct">/* offset: 0x01C2 size: 16 bit */</span></td></tr>
<tr name="25261" id="25261">
<td>25261</td><td></td></tr>
<tr name="25262" id="25262">
<td>25262</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25263" id="25263">
<td>25263</td><td>        <a id="25263c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25263c27" class="tk">MBFIDR24</a>;    <span class="ct">/* offset: 0x01C4 size: 16 bit */</span></td></tr>
<tr name="25264" id="25264">
<td>25264</td><td></td></tr>
<tr name="25265" id="25265">
<td>25265</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25266" id="25266">
<td>25266</td><td>        <a id="25266c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25266c27" class="tk">MBIDXR24</a>;    <span class="ct">/* offset: 0x01C6 size: 16 bit */</span></td></tr>
<tr name="25267" id="25267">
<td>25267</td><td></td></tr>
<tr name="25268" id="25268">
<td>25268</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25269" id="25269">
<td>25269</td><td>        <a id="25269c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25269c27" class="tk">MBCCSR25</a>;    <span class="ct">/* offset: 0x01C8 size: 16 bit */</span></td></tr>
<tr name="25270" id="25270">
<td>25270</td><td></td></tr>
<tr name="25271" id="25271">
<td>25271</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25272" id="25272">
<td>25272</td><td>        <a id="25272c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25272c27" class="tk">MBCCFR25</a>;    <span class="ct">/* offset: 0x01CA size: 16 bit */</span></td></tr>
<tr name="25273" id="25273">
<td>25273</td><td></td></tr>
<tr name="25274" id="25274">
<td>25274</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25275" id="25275">
<td>25275</td><td>        <a id="25275c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25275c27" class="tk">MBFIDR25</a>;    <span class="ct">/* offset: 0x01CC size: 16 bit */</span></td></tr>
<tr name="25276" id="25276">
<td>25276</td><td></td></tr>
<tr name="25277" id="25277">
<td>25277</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25278" id="25278">
<td>25278</td><td>        <a id="25278c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25278c27" class="tk">MBIDXR25</a>;    <span class="ct">/* offset: 0x01CE size: 16 bit */</span></td></tr>
<tr name="25279" id="25279">
<td>25279</td><td></td></tr>
<tr name="25280" id="25280">
<td>25280</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25281" id="25281">
<td>25281</td><td>        <a id="25281c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25281c27" class="tk">MBCCSR26</a>;    <span class="ct">/* offset: 0x01D0 size: 16 bit */</span></td></tr>
<tr name="25282" id="25282">
<td>25282</td><td></td></tr>
<tr name="25283" id="25283">
<td>25283</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25284" id="25284">
<td>25284</td><td>        <a id="25284c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25284c27" class="tk">MBCCFR26</a>;    <span class="ct">/* offset: 0x01D2 size: 16 bit */</span></td></tr>
<tr name="25285" id="25285">
<td>25285</td><td></td></tr>
<tr name="25286" id="25286">
<td>25286</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25287" id="25287">
<td>25287</td><td>        <a id="25287c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25287c27" class="tk">MBFIDR26</a>;    <span class="ct">/* offset: 0x01D4 size: 16 bit */</span></td></tr>
<tr name="25288" id="25288">
<td>25288</td><td></td></tr>
<tr name="25289" id="25289">
<td>25289</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25290" id="25290">
<td>25290</td><td>        <a id="25290c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25290c27" class="tk">MBIDXR26</a>;    <span class="ct">/* offset: 0x01D6 size: 16 bit */</span></td></tr>
<tr name="25291" id="25291">
<td>25291</td><td></td></tr>
<tr name="25292" id="25292">
<td>25292</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25293" id="25293">
<td>25293</td><td>        <a id="25293c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25293c27" class="tk">MBCCSR27</a>;    <span class="ct">/* offset: 0x01D8 size: 16 bit */</span></td></tr>
<tr name="25294" id="25294">
<td>25294</td><td></td></tr>
<tr name="25295" id="25295">
<td>25295</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25296" id="25296">
<td>25296</td><td>        <a id="25296c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25296c27" class="tk">MBCCFR27</a>;    <span class="ct">/* offset: 0x01DA size: 16 bit */</span></td></tr>
<tr name="25297" id="25297">
<td>25297</td><td></td></tr>
<tr name="25298" id="25298">
<td>25298</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25299" id="25299">
<td>25299</td><td>        <a id="25299c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25299c27" class="tk">MBFIDR27</a>;    <span class="ct">/* offset: 0x01DC size: 16 bit */</span></td></tr>
<tr name="25300" id="25300">
<td>25300</td><td></td></tr>
<tr name="25301" id="25301">
<td>25301</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25302" id="25302">
<td>25302</td><td>        <a id="25302c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25302c27" class="tk">MBIDXR27</a>;    <span class="ct">/* offset: 0x01DE size: 16 bit */</span></td></tr>
<tr name="25303" id="25303">
<td>25303</td><td></td></tr>
<tr name="25304" id="25304">
<td>25304</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25305" id="25305">
<td>25305</td><td>        <a id="25305c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25305c27" class="tk">MBCCSR28</a>;    <span class="ct">/* offset: 0x01E0 size: 16 bit */</span></td></tr>
<tr name="25306" id="25306">
<td>25306</td><td></td></tr>
<tr name="25307" id="25307">
<td>25307</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25308" id="25308">
<td>25308</td><td>        <a id="25308c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25308c27" class="tk">MBCCFR28</a>;    <span class="ct">/* offset: 0x01E2 size: 16 bit */</span></td></tr>
<tr name="25309" id="25309">
<td>25309</td><td></td></tr>
<tr name="25310" id="25310">
<td>25310</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25311" id="25311">
<td>25311</td><td>        <a id="25311c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25311c27" class="tk">MBFIDR28</a>;    <span class="ct">/* offset: 0x01E4 size: 16 bit */</span></td></tr>
<tr name="25312" id="25312">
<td>25312</td><td></td></tr>
<tr name="25313" id="25313">
<td>25313</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25314" id="25314">
<td>25314</td><td>        <a id="25314c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25314c27" class="tk">MBIDXR28</a>;    <span class="ct">/* offset: 0x01E6 size: 16 bit */</span></td></tr>
<tr name="25315" id="25315">
<td>25315</td><td></td></tr>
<tr name="25316" id="25316">
<td>25316</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25317" id="25317">
<td>25317</td><td>        <a id="25317c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25317c27" class="tk">MBCCSR29</a>;    <span class="ct">/* offset: 0x01E8 size: 16 bit */</span></td></tr>
<tr name="25318" id="25318">
<td>25318</td><td></td></tr>
<tr name="25319" id="25319">
<td>25319</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25320" id="25320">
<td>25320</td><td>        <a id="25320c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25320c27" class="tk">MBCCFR29</a>;    <span class="ct">/* offset: 0x01EA size: 16 bit */</span></td></tr>
<tr name="25321" id="25321">
<td>25321</td><td></td></tr>
<tr name="25322" id="25322">
<td>25322</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25323" id="25323">
<td>25323</td><td>        <a id="25323c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25323c27" class="tk">MBFIDR29</a>;    <span class="ct">/* offset: 0x01EC size: 16 bit */</span></td></tr>
<tr name="25324" id="25324">
<td>25324</td><td></td></tr>
<tr name="25325" id="25325">
<td>25325</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25326" id="25326">
<td>25326</td><td>        <a id="25326c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25326c27" class="tk">MBIDXR29</a>;    <span class="ct">/* offset: 0x01EE size: 16 bit */</span></td></tr>
<tr name="25327" id="25327">
<td>25327</td><td></td></tr>
<tr name="25328" id="25328">
<td>25328</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25329" id="25329">
<td>25329</td><td>        <a id="25329c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25329c27" class="tk">MBCCSR30</a>;    <span class="ct">/* offset: 0x01F0 size: 16 bit */</span></td></tr>
<tr name="25330" id="25330">
<td>25330</td><td></td></tr>
<tr name="25331" id="25331">
<td>25331</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25332" id="25332">
<td>25332</td><td>        <a id="25332c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25332c27" class="tk">MBCCFR30</a>;    <span class="ct">/* offset: 0x01F2 size: 16 bit */</span></td></tr>
<tr name="25333" id="25333">
<td>25333</td><td></td></tr>
<tr name="25334" id="25334">
<td>25334</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25335" id="25335">
<td>25335</td><td>        <a id="25335c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25335c27" class="tk">MBFIDR30</a>;    <span class="ct">/* offset: 0x01F4 size: 16 bit */</span></td></tr>
<tr name="25336" id="25336">
<td>25336</td><td></td></tr>
<tr name="25337" id="25337">
<td>25337</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25338" id="25338">
<td>25338</td><td>        <a id="25338c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25338c27" class="tk">MBIDXR30</a>;    <span class="ct">/* offset: 0x01F6 size: 16 bit */</span></td></tr>
<tr name="25339" id="25339">
<td>25339</td><td></td></tr>
<tr name="25340" id="25340">
<td>25340</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25341" id="25341">
<td>25341</td><td>        <a id="25341c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25341c27" class="tk">MBCCSR31</a>;    <span class="ct">/* offset: 0x01F8 size: 16 bit */</span></td></tr>
<tr name="25342" id="25342">
<td>25342</td><td></td></tr>
<tr name="25343" id="25343">
<td>25343</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25344" id="25344">
<td>25344</td><td>        <a id="25344c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25344c27" class="tk">MBCCFR31</a>;    <span class="ct">/* offset: 0x01FA size: 16 bit */</span></td></tr>
<tr name="25345" id="25345">
<td>25345</td><td></td></tr>
<tr name="25346" id="25346">
<td>25346</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25347" id="25347">
<td>25347</td><td>        <a id="25347c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25347c27" class="tk">MBFIDR31</a>;    <span class="ct">/* offset: 0x01FC size: 16 bit */</span></td></tr>
<tr name="25348" id="25348">
<td>25348</td><td></td></tr>
<tr name="25349" id="25349">
<td>25349</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25350" id="25350">
<td>25350</td><td>        <a id="25350c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25350c27" class="tk">MBIDXR31</a>;    <span class="ct">/* offset: 0x01FE size: 16 bit */</span></td></tr>
<tr name="25351" id="25351">
<td>25351</td><td></td></tr>
<tr name="25352" id="25352">
<td>25352</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25353" id="25353">
<td>25353</td><td>        <a id="25353c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25353c27" class="tk">MBCCSR32</a>;    <span class="ct">/* offset: 0x0200 size: 16 bit */</span></td></tr>
<tr name="25354" id="25354">
<td>25354</td><td></td></tr>
<tr name="25355" id="25355">
<td>25355</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25356" id="25356">
<td>25356</td><td>        <a id="25356c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25356c27" class="tk">MBCCFR32</a>;    <span class="ct">/* offset: 0x0202 size: 16 bit */</span></td></tr>
<tr name="25357" id="25357">
<td>25357</td><td></td></tr>
<tr name="25358" id="25358">
<td>25358</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25359" id="25359">
<td>25359</td><td>        <a id="25359c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25359c27" class="tk">MBFIDR32</a>;    <span class="ct">/* offset: 0x0204 size: 16 bit */</span></td></tr>
<tr name="25360" id="25360">
<td>25360</td><td></td></tr>
<tr name="25361" id="25361">
<td>25361</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25362" id="25362">
<td>25362</td><td>        <a id="25362c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25362c27" class="tk">MBIDXR32</a>;    <span class="ct">/* offset: 0x0206 size: 16 bit */</span></td></tr>
<tr name="25363" id="25363">
<td>25363</td><td></td></tr>
<tr name="25364" id="25364">
<td>25364</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25365" id="25365">
<td>25365</td><td>        <a id="25365c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25365c27" class="tk">MBCCSR33</a>;    <span class="ct">/* offset: 0x0208 size: 16 bit */</span></td></tr>
<tr name="25366" id="25366">
<td>25366</td><td></td></tr>
<tr name="25367" id="25367">
<td>25367</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25368" id="25368">
<td>25368</td><td>        <a id="25368c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25368c27" class="tk">MBCCFR33</a>;    <span class="ct">/* offset: 0x020A size: 16 bit */</span></td></tr>
<tr name="25369" id="25369">
<td>25369</td><td></td></tr>
<tr name="25370" id="25370">
<td>25370</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25371" id="25371">
<td>25371</td><td>        <a id="25371c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25371c27" class="tk">MBFIDR33</a>;    <span class="ct">/* offset: 0x020C size: 16 bit */</span></td></tr>
<tr name="25372" id="25372">
<td>25372</td><td></td></tr>
<tr name="25373" id="25373">
<td>25373</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25374" id="25374">
<td>25374</td><td>        <a id="25374c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25374c27" class="tk">MBIDXR33</a>;    <span class="ct">/* offset: 0x020E size: 16 bit */</span></td></tr>
<tr name="25375" id="25375">
<td>25375</td><td></td></tr>
<tr name="25376" id="25376">
<td>25376</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25377" id="25377">
<td>25377</td><td>        <a id="25377c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25377c27" class="tk">MBCCSR34</a>;    <span class="ct">/* offset: 0x0210 size: 16 bit */</span></td></tr>
<tr name="25378" id="25378">
<td>25378</td><td></td></tr>
<tr name="25379" id="25379">
<td>25379</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25380" id="25380">
<td>25380</td><td>        <a id="25380c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25380c27" class="tk">MBCCFR34</a>;    <span class="ct">/* offset: 0x0212 size: 16 bit */</span></td></tr>
<tr name="25381" id="25381">
<td>25381</td><td></td></tr>
<tr name="25382" id="25382">
<td>25382</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25383" id="25383">
<td>25383</td><td>        <a id="25383c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25383c27" class="tk">MBFIDR34</a>;    <span class="ct">/* offset: 0x0214 size: 16 bit */</span></td></tr>
<tr name="25384" id="25384">
<td>25384</td><td></td></tr>
<tr name="25385" id="25385">
<td>25385</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25386" id="25386">
<td>25386</td><td>        <a id="25386c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25386c27" class="tk">MBIDXR34</a>;    <span class="ct">/* offset: 0x0216 size: 16 bit */</span></td></tr>
<tr name="25387" id="25387">
<td>25387</td><td></td></tr>
<tr name="25388" id="25388">
<td>25388</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25389" id="25389">
<td>25389</td><td>        <a id="25389c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25389c27" class="tk">MBCCSR35</a>;    <span class="ct">/* offset: 0x0218 size: 16 bit */</span></td></tr>
<tr name="25390" id="25390">
<td>25390</td><td></td></tr>
<tr name="25391" id="25391">
<td>25391</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25392" id="25392">
<td>25392</td><td>        <a id="25392c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25392c27" class="tk">MBCCFR35</a>;    <span class="ct">/* offset: 0x021A size: 16 bit */</span></td></tr>
<tr name="25393" id="25393">
<td>25393</td><td></td></tr>
<tr name="25394" id="25394">
<td>25394</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25395" id="25395">
<td>25395</td><td>        <a id="25395c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25395c27" class="tk">MBFIDR35</a>;    <span class="ct">/* offset: 0x021C size: 16 bit */</span></td></tr>
<tr name="25396" id="25396">
<td>25396</td><td></td></tr>
<tr name="25397" id="25397">
<td>25397</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25398" id="25398">
<td>25398</td><td>        <a id="25398c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25398c27" class="tk">MBIDXR35</a>;    <span class="ct">/* offset: 0x021E size: 16 bit */</span></td></tr>
<tr name="25399" id="25399">
<td>25399</td><td></td></tr>
<tr name="25400" id="25400">
<td>25400</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25401" id="25401">
<td>25401</td><td>        <a id="25401c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25401c27" class="tk">MBCCSR36</a>;    <span class="ct">/* offset: 0x0220 size: 16 bit */</span></td></tr>
<tr name="25402" id="25402">
<td>25402</td><td></td></tr>
<tr name="25403" id="25403">
<td>25403</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25404" id="25404">
<td>25404</td><td>        <a id="25404c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25404c27" class="tk">MBCCFR36</a>;    <span class="ct">/* offset: 0x0222 size: 16 bit */</span></td></tr>
<tr name="25405" id="25405">
<td>25405</td><td></td></tr>
<tr name="25406" id="25406">
<td>25406</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25407" id="25407">
<td>25407</td><td>        <a id="25407c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25407c27" class="tk">MBFIDR36</a>;    <span class="ct">/* offset: 0x0224 size: 16 bit */</span></td></tr>
<tr name="25408" id="25408">
<td>25408</td><td></td></tr>
<tr name="25409" id="25409">
<td>25409</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25410" id="25410">
<td>25410</td><td>        <a id="25410c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25410c27" class="tk">MBIDXR36</a>;    <span class="ct">/* offset: 0x0226 size: 16 bit */</span></td></tr>
<tr name="25411" id="25411">
<td>25411</td><td></td></tr>
<tr name="25412" id="25412">
<td>25412</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25413" id="25413">
<td>25413</td><td>        <a id="25413c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25413c27" class="tk">MBCCSR37</a>;    <span class="ct">/* offset: 0x0228 size: 16 bit */</span></td></tr>
<tr name="25414" id="25414">
<td>25414</td><td></td></tr>
<tr name="25415" id="25415">
<td>25415</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25416" id="25416">
<td>25416</td><td>        <a id="25416c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25416c27" class="tk">MBCCFR37</a>;    <span class="ct">/* offset: 0x022A size: 16 bit */</span></td></tr>
<tr name="25417" id="25417">
<td>25417</td><td></td></tr>
<tr name="25418" id="25418">
<td>25418</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25419" id="25419">
<td>25419</td><td>        <a id="25419c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25419c27" class="tk">MBFIDR37</a>;    <span class="ct">/* offset: 0x022C size: 16 bit */</span></td></tr>
<tr name="25420" id="25420">
<td>25420</td><td></td></tr>
<tr name="25421" id="25421">
<td>25421</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25422" id="25422">
<td>25422</td><td>        <a id="25422c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25422c27" class="tk">MBIDXR37</a>;    <span class="ct">/* offset: 0x022E size: 16 bit */</span></td></tr>
<tr name="25423" id="25423">
<td>25423</td><td></td></tr>
<tr name="25424" id="25424">
<td>25424</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25425" id="25425">
<td>25425</td><td>        <a id="25425c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25425c27" class="tk">MBCCSR38</a>;    <span class="ct">/* offset: 0x0230 size: 16 bit */</span></td></tr>
<tr name="25426" id="25426">
<td>25426</td><td></td></tr>
<tr name="25427" id="25427">
<td>25427</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25428" id="25428">
<td>25428</td><td>        <a id="25428c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25428c27" class="tk">MBCCFR38</a>;    <span class="ct">/* offset: 0x0232 size: 16 bit */</span></td></tr>
<tr name="25429" id="25429">
<td>25429</td><td></td></tr>
<tr name="25430" id="25430">
<td>25430</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25431" id="25431">
<td>25431</td><td>        <a id="25431c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25431c27" class="tk">MBFIDR38</a>;    <span class="ct">/* offset: 0x0234 size: 16 bit */</span></td></tr>
<tr name="25432" id="25432">
<td>25432</td><td></td></tr>
<tr name="25433" id="25433">
<td>25433</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25434" id="25434">
<td>25434</td><td>        <a id="25434c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25434c27" class="tk">MBIDXR38</a>;    <span class="ct">/* offset: 0x0236 size: 16 bit */</span></td></tr>
<tr name="25435" id="25435">
<td>25435</td><td></td></tr>
<tr name="25436" id="25436">
<td>25436</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25437" id="25437">
<td>25437</td><td>        <a id="25437c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25437c27" class="tk">MBCCSR39</a>;    <span class="ct">/* offset: 0x0238 size: 16 bit */</span></td></tr>
<tr name="25438" id="25438">
<td>25438</td><td></td></tr>
<tr name="25439" id="25439">
<td>25439</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25440" id="25440">
<td>25440</td><td>        <a id="25440c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25440c27" class="tk">MBCCFR39</a>;    <span class="ct">/* offset: 0x023A size: 16 bit */</span></td></tr>
<tr name="25441" id="25441">
<td>25441</td><td></td></tr>
<tr name="25442" id="25442">
<td>25442</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25443" id="25443">
<td>25443</td><td>        <a id="25443c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25443c27" class="tk">MBFIDR39</a>;    <span class="ct">/* offset: 0x023C size: 16 bit */</span></td></tr>
<tr name="25444" id="25444">
<td>25444</td><td></td></tr>
<tr name="25445" id="25445">
<td>25445</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25446" id="25446">
<td>25446</td><td>        <a id="25446c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25446c27" class="tk">MBIDXR39</a>;    <span class="ct">/* offset: 0x023E size: 16 bit */</span></td></tr>
<tr name="25447" id="25447">
<td>25447</td><td></td></tr>
<tr name="25448" id="25448">
<td>25448</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25449" id="25449">
<td>25449</td><td>        <a id="25449c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25449c27" class="tk">MBCCSR40</a>;    <span class="ct">/* offset: 0x0240 size: 16 bit */</span></td></tr>
<tr name="25450" id="25450">
<td>25450</td><td></td></tr>
<tr name="25451" id="25451">
<td>25451</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25452" id="25452">
<td>25452</td><td>        <a id="25452c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25452c27" class="tk">MBCCFR40</a>;    <span class="ct">/* offset: 0x0242 size: 16 bit */</span></td></tr>
<tr name="25453" id="25453">
<td>25453</td><td></td></tr>
<tr name="25454" id="25454">
<td>25454</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25455" id="25455">
<td>25455</td><td>        <a id="25455c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25455c27" class="tk">MBFIDR40</a>;    <span class="ct">/* offset: 0x0244 size: 16 bit */</span></td></tr>
<tr name="25456" id="25456">
<td>25456</td><td></td></tr>
<tr name="25457" id="25457">
<td>25457</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25458" id="25458">
<td>25458</td><td>        <a id="25458c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25458c27" class="tk">MBIDXR40</a>;    <span class="ct">/* offset: 0x0246 size: 16 bit */</span></td></tr>
<tr name="25459" id="25459">
<td>25459</td><td></td></tr>
<tr name="25460" id="25460">
<td>25460</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25461" id="25461">
<td>25461</td><td>        <a id="25461c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25461c27" class="tk">MBCCSR41</a>;    <span class="ct">/* offset: 0x0248 size: 16 bit */</span></td></tr>
<tr name="25462" id="25462">
<td>25462</td><td></td></tr>
<tr name="25463" id="25463">
<td>25463</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25464" id="25464">
<td>25464</td><td>        <a id="25464c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25464c27" class="tk">MBCCFR41</a>;    <span class="ct">/* offset: 0x024A size: 16 bit */</span></td></tr>
<tr name="25465" id="25465">
<td>25465</td><td></td></tr>
<tr name="25466" id="25466">
<td>25466</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25467" id="25467">
<td>25467</td><td>        <a id="25467c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25467c27" class="tk">MBFIDR41</a>;    <span class="ct">/* offset: 0x024C size: 16 bit */</span></td></tr>
<tr name="25468" id="25468">
<td>25468</td><td></td></tr>
<tr name="25469" id="25469">
<td>25469</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25470" id="25470">
<td>25470</td><td>        <a id="25470c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25470c27" class="tk">MBIDXR41</a>;    <span class="ct">/* offset: 0x024E size: 16 bit */</span></td></tr>
<tr name="25471" id="25471">
<td>25471</td><td></td></tr>
<tr name="25472" id="25472">
<td>25472</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25473" id="25473">
<td>25473</td><td>        <a id="25473c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25473c27" class="tk">MBCCSR42</a>;    <span class="ct">/* offset: 0x0250 size: 16 bit */</span></td></tr>
<tr name="25474" id="25474">
<td>25474</td><td></td></tr>
<tr name="25475" id="25475">
<td>25475</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25476" id="25476">
<td>25476</td><td>        <a id="25476c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25476c27" class="tk">MBCCFR42</a>;    <span class="ct">/* offset: 0x0252 size: 16 bit */</span></td></tr>
<tr name="25477" id="25477">
<td>25477</td><td></td></tr>
<tr name="25478" id="25478">
<td>25478</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25479" id="25479">
<td>25479</td><td>        <a id="25479c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25479c27" class="tk">MBFIDR42</a>;    <span class="ct">/* offset: 0x0254 size: 16 bit */</span></td></tr>
<tr name="25480" id="25480">
<td>25480</td><td></td></tr>
<tr name="25481" id="25481">
<td>25481</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25482" id="25482">
<td>25482</td><td>        <a id="25482c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25482c27" class="tk">MBIDXR42</a>;    <span class="ct">/* offset: 0x0256 size: 16 bit */</span></td></tr>
<tr name="25483" id="25483">
<td>25483</td><td></td></tr>
<tr name="25484" id="25484">
<td>25484</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25485" id="25485">
<td>25485</td><td>        <a id="25485c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25485c27" class="tk">MBCCSR43</a>;    <span class="ct">/* offset: 0x0258 size: 16 bit */</span></td></tr>
<tr name="25486" id="25486">
<td>25486</td><td></td></tr>
<tr name="25487" id="25487">
<td>25487</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25488" id="25488">
<td>25488</td><td>        <a id="25488c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25488c27" class="tk">MBCCFR43</a>;    <span class="ct">/* offset: 0x025A size: 16 bit */</span></td></tr>
<tr name="25489" id="25489">
<td>25489</td><td></td></tr>
<tr name="25490" id="25490">
<td>25490</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25491" id="25491">
<td>25491</td><td>        <a id="25491c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25491c27" class="tk">MBFIDR43</a>;    <span class="ct">/* offset: 0x025C size: 16 bit */</span></td></tr>
<tr name="25492" id="25492">
<td>25492</td><td></td></tr>
<tr name="25493" id="25493">
<td>25493</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25494" id="25494">
<td>25494</td><td>        <a id="25494c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25494c27" class="tk">MBIDXR43</a>;    <span class="ct">/* offset: 0x025E size: 16 bit */</span></td></tr>
<tr name="25495" id="25495">
<td>25495</td><td></td></tr>
<tr name="25496" id="25496">
<td>25496</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25497" id="25497">
<td>25497</td><td>        <a id="25497c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25497c27" class="tk">MBCCSR44</a>;    <span class="ct">/* offset: 0x0260 size: 16 bit */</span></td></tr>
<tr name="25498" id="25498">
<td>25498</td><td></td></tr>
<tr name="25499" id="25499">
<td>25499</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25500" id="25500">
<td>25500</td><td>        <a id="25500c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25500c27" class="tk">MBCCFR44</a>;    <span class="ct">/* offset: 0x0262 size: 16 bit */</span></td></tr>
<tr name="25501" id="25501">
<td>25501</td><td></td></tr>
<tr name="25502" id="25502">
<td>25502</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25503" id="25503">
<td>25503</td><td>        <a id="25503c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25503c27" class="tk">MBFIDR44</a>;    <span class="ct">/* offset: 0x0264 size: 16 bit */</span></td></tr>
<tr name="25504" id="25504">
<td>25504</td><td></td></tr>
<tr name="25505" id="25505">
<td>25505</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25506" id="25506">
<td>25506</td><td>        <a id="25506c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25506c27" class="tk">MBIDXR44</a>;    <span class="ct">/* offset: 0x0266 size: 16 bit */</span></td></tr>
<tr name="25507" id="25507">
<td>25507</td><td></td></tr>
<tr name="25508" id="25508">
<td>25508</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25509" id="25509">
<td>25509</td><td>        <a id="25509c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25509c27" class="tk">MBCCSR45</a>;    <span class="ct">/* offset: 0x0268 size: 16 bit */</span></td></tr>
<tr name="25510" id="25510">
<td>25510</td><td></td></tr>
<tr name="25511" id="25511">
<td>25511</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25512" id="25512">
<td>25512</td><td>        <a id="25512c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25512c27" class="tk">MBCCFR45</a>;    <span class="ct">/* offset: 0x026A size: 16 bit */</span></td></tr>
<tr name="25513" id="25513">
<td>25513</td><td></td></tr>
<tr name="25514" id="25514">
<td>25514</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25515" id="25515">
<td>25515</td><td>        <a id="25515c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25515c27" class="tk">MBFIDR45</a>;    <span class="ct">/* offset: 0x026C size: 16 bit */</span></td></tr>
<tr name="25516" id="25516">
<td>25516</td><td></td></tr>
<tr name="25517" id="25517">
<td>25517</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25518" id="25518">
<td>25518</td><td>        <a id="25518c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25518c27" class="tk">MBIDXR45</a>;    <span class="ct">/* offset: 0x026E size: 16 bit */</span></td></tr>
<tr name="25519" id="25519">
<td>25519</td><td></td></tr>
<tr name="25520" id="25520">
<td>25520</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25521" id="25521">
<td>25521</td><td>        <a id="25521c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25521c27" class="tk">MBCCSR46</a>;    <span class="ct">/* offset: 0x0270 size: 16 bit */</span></td></tr>
<tr name="25522" id="25522">
<td>25522</td><td></td></tr>
<tr name="25523" id="25523">
<td>25523</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25524" id="25524">
<td>25524</td><td>        <a id="25524c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25524c27" class="tk">MBCCFR46</a>;    <span class="ct">/* offset: 0x0272 size: 16 bit */</span></td></tr>
<tr name="25525" id="25525">
<td>25525</td><td></td></tr>
<tr name="25526" id="25526">
<td>25526</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25527" id="25527">
<td>25527</td><td>        <a id="25527c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25527c27" class="tk">MBFIDR46</a>;    <span class="ct">/* offset: 0x0274 size: 16 bit */</span></td></tr>
<tr name="25528" id="25528">
<td>25528</td><td></td></tr>
<tr name="25529" id="25529">
<td>25529</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25530" id="25530">
<td>25530</td><td>        <a id="25530c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25530c27" class="tk">MBIDXR46</a>;    <span class="ct">/* offset: 0x0276 size: 16 bit */</span></td></tr>
<tr name="25531" id="25531">
<td>25531</td><td></td></tr>
<tr name="25532" id="25532">
<td>25532</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25533" id="25533">
<td>25533</td><td>        <a id="25533c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25533c27" class="tk">MBCCSR47</a>;    <span class="ct">/* offset: 0x0278 size: 16 bit */</span></td></tr>
<tr name="25534" id="25534">
<td>25534</td><td></td></tr>
<tr name="25535" id="25535">
<td>25535</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25536" id="25536">
<td>25536</td><td>        <a id="25536c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25536c27" class="tk">MBCCFR47</a>;    <span class="ct">/* offset: 0x027A size: 16 bit */</span></td></tr>
<tr name="25537" id="25537">
<td>25537</td><td></td></tr>
<tr name="25538" id="25538">
<td>25538</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25539" id="25539">
<td>25539</td><td>        <a id="25539c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25539c27" class="tk">MBFIDR47</a>;    <span class="ct">/* offset: 0x027C size: 16 bit */</span></td></tr>
<tr name="25540" id="25540">
<td>25540</td><td></td></tr>
<tr name="25541" id="25541">
<td>25541</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25542" id="25542">
<td>25542</td><td>        <a id="25542c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25542c27" class="tk">MBIDXR47</a>;    <span class="ct">/* offset: 0x027E size: 16 bit */</span></td></tr>
<tr name="25543" id="25543">
<td>25543</td><td></td></tr>
<tr name="25544" id="25544">
<td>25544</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25545" id="25545">
<td>25545</td><td>        <a id="25545c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25545c27" class="tk">MBCCSR48</a>;    <span class="ct">/* offset: 0x0280 size: 16 bit */</span></td></tr>
<tr name="25546" id="25546">
<td>25546</td><td></td></tr>
<tr name="25547" id="25547">
<td>25547</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25548" id="25548">
<td>25548</td><td>        <a id="25548c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25548c27" class="tk">MBCCFR48</a>;    <span class="ct">/* offset: 0x0282 size: 16 bit */</span></td></tr>
<tr name="25549" id="25549">
<td>25549</td><td></td></tr>
<tr name="25550" id="25550">
<td>25550</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25551" id="25551">
<td>25551</td><td>        <a id="25551c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25551c27" class="tk">MBFIDR48</a>;    <span class="ct">/* offset: 0x0284 size: 16 bit */</span></td></tr>
<tr name="25552" id="25552">
<td>25552</td><td></td></tr>
<tr name="25553" id="25553">
<td>25553</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25554" id="25554">
<td>25554</td><td>        <a id="25554c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25554c27" class="tk">MBIDXR48</a>;    <span class="ct">/* offset: 0x0286 size: 16 bit */</span></td></tr>
<tr name="25555" id="25555">
<td>25555</td><td></td></tr>
<tr name="25556" id="25556">
<td>25556</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25557" id="25557">
<td>25557</td><td>        <a id="25557c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25557c27" class="tk">MBCCSR49</a>;    <span class="ct">/* offset: 0x0288 size: 16 bit */</span></td></tr>
<tr name="25558" id="25558">
<td>25558</td><td></td></tr>
<tr name="25559" id="25559">
<td>25559</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25560" id="25560">
<td>25560</td><td>        <a id="25560c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25560c27" class="tk">MBCCFR49</a>;    <span class="ct">/* offset: 0x028A size: 16 bit */</span></td></tr>
<tr name="25561" id="25561">
<td>25561</td><td></td></tr>
<tr name="25562" id="25562">
<td>25562</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25563" id="25563">
<td>25563</td><td>        <a id="25563c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25563c27" class="tk">MBFIDR49</a>;    <span class="ct">/* offset: 0x028C size: 16 bit */</span></td></tr>
<tr name="25564" id="25564">
<td>25564</td><td></td></tr>
<tr name="25565" id="25565">
<td>25565</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25566" id="25566">
<td>25566</td><td>        <a id="25566c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25566c27" class="tk">MBIDXR49</a>;    <span class="ct">/* offset: 0x028E size: 16 bit */</span></td></tr>
<tr name="25567" id="25567">
<td>25567</td><td></td></tr>
<tr name="25568" id="25568">
<td>25568</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25569" id="25569">
<td>25569</td><td>        <a id="25569c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25569c27" class="tk">MBCCSR50</a>;    <span class="ct">/* offset: 0x0290 size: 16 bit */</span></td></tr>
<tr name="25570" id="25570">
<td>25570</td><td></td></tr>
<tr name="25571" id="25571">
<td>25571</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25572" id="25572">
<td>25572</td><td>        <a id="25572c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25572c27" class="tk">MBCCFR50</a>;    <span class="ct">/* offset: 0x0292 size: 16 bit */</span></td></tr>
<tr name="25573" id="25573">
<td>25573</td><td></td></tr>
<tr name="25574" id="25574">
<td>25574</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25575" id="25575">
<td>25575</td><td>        <a id="25575c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25575c27" class="tk">MBFIDR50</a>;    <span class="ct">/* offset: 0x0294 size: 16 bit */</span></td></tr>
<tr name="25576" id="25576">
<td>25576</td><td></td></tr>
<tr name="25577" id="25577">
<td>25577</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25578" id="25578">
<td>25578</td><td>        <a id="25578c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25578c27" class="tk">MBIDXR50</a>;    <span class="ct">/* offset: 0x0296 size: 16 bit */</span></td></tr>
<tr name="25579" id="25579">
<td>25579</td><td></td></tr>
<tr name="25580" id="25580">
<td>25580</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25581" id="25581">
<td>25581</td><td>        <a id="25581c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25581c27" class="tk">MBCCSR51</a>;    <span class="ct">/* offset: 0x0298 size: 16 bit */</span></td></tr>
<tr name="25582" id="25582">
<td>25582</td><td></td></tr>
<tr name="25583" id="25583">
<td>25583</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25584" id="25584">
<td>25584</td><td>        <a id="25584c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25584c27" class="tk">MBCCFR51</a>;    <span class="ct">/* offset: 0x029A size: 16 bit */</span></td></tr>
<tr name="25585" id="25585">
<td>25585</td><td></td></tr>
<tr name="25586" id="25586">
<td>25586</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25587" id="25587">
<td>25587</td><td>        <a id="25587c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25587c27" class="tk">MBFIDR51</a>;    <span class="ct">/* offset: 0x029C size: 16 bit */</span></td></tr>
<tr name="25588" id="25588">
<td>25588</td><td></td></tr>
<tr name="25589" id="25589">
<td>25589</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25590" id="25590">
<td>25590</td><td>        <a id="25590c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25590c27" class="tk">MBIDXR51</a>;    <span class="ct">/* offset: 0x029E size: 16 bit */</span></td></tr>
<tr name="25591" id="25591">
<td>25591</td><td></td></tr>
<tr name="25592" id="25592">
<td>25592</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25593" id="25593">
<td>25593</td><td>        <a id="25593c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25593c27" class="tk">MBCCSR52</a>;    <span class="ct">/* offset: 0x02A0 size: 16 bit */</span></td></tr>
<tr name="25594" id="25594">
<td>25594</td><td></td></tr>
<tr name="25595" id="25595">
<td>25595</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25596" id="25596">
<td>25596</td><td>        <a id="25596c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25596c27" class="tk">MBCCFR52</a>;    <span class="ct">/* offset: 0x02A2 size: 16 bit */</span></td></tr>
<tr name="25597" id="25597">
<td>25597</td><td></td></tr>
<tr name="25598" id="25598">
<td>25598</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25599" id="25599">
<td>25599</td><td>        <a id="25599c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25599c27" class="tk">MBFIDR52</a>;    <span class="ct">/* offset: 0x02A4 size: 16 bit */</span></td></tr>
<tr name="25600" id="25600">
<td>25600</td><td></td></tr>
<tr name="25601" id="25601">
<td>25601</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25602" id="25602">
<td>25602</td><td>        <a id="25602c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25602c27" class="tk">MBIDXR52</a>;    <span class="ct">/* offset: 0x02A6 size: 16 bit */</span></td></tr>
<tr name="25603" id="25603">
<td>25603</td><td></td></tr>
<tr name="25604" id="25604">
<td>25604</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25605" id="25605">
<td>25605</td><td>        <a id="25605c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25605c27" class="tk">MBCCSR53</a>;    <span class="ct">/* offset: 0x02A8 size: 16 bit */</span></td></tr>
<tr name="25606" id="25606">
<td>25606</td><td></td></tr>
<tr name="25607" id="25607">
<td>25607</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25608" id="25608">
<td>25608</td><td>        <a id="25608c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25608c27" class="tk">MBCCFR53</a>;    <span class="ct">/* offset: 0x02AA size: 16 bit */</span></td></tr>
<tr name="25609" id="25609">
<td>25609</td><td></td></tr>
<tr name="25610" id="25610">
<td>25610</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25611" id="25611">
<td>25611</td><td>        <a id="25611c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25611c27" class="tk">MBFIDR53</a>;    <span class="ct">/* offset: 0x02AC size: 16 bit */</span></td></tr>
<tr name="25612" id="25612">
<td>25612</td><td></td></tr>
<tr name="25613" id="25613">
<td>25613</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25614" id="25614">
<td>25614</td><td>        <a id="25614c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25614c27" class="tk">MBIDXR53</a>;    <span class="ct">/* offset: 0x02AE size: 16 bit */</span></td></tr>
<tr name="25615" id="25615">
<td>25615</td><td></td></tr>
<tr name="25616" id="25616">
<td>25616</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25617" id="25617">
<td>25617</td><td>        <a id="25617c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25617c27" class="tk">MBCCSR54</a>;    <span class="ct">/* offset: 0x02B0 size: 16 bit */</span></td></tr>
<tr name="25618" id="25618">
<td>25618</td><td></td></tr>
<tr name="25619" id="25619">
<td>25619</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25620" id="25620">
<td>25620</td><td>        <a id="25620c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25620c27" class="tk">MBCCFR54</a>;    <span class="ct">/* offset: 0x02B2 size: 16 bit */</span></td></tr>
<tr name="25621" id="25621">
<td>25621</td><td></td></tr>
<tr name="25622" id="25622">
<td>25622</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25623" id="25623">
<td>25623</td><td>        <a id="25623c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25623c27" class="tk">MBFIDR54</a>;    <span class="ct">/* offset: 0x02B4 size: 16 bit */</span></td></tr>
<tr name="25624" id="25624">
<td>25624</td><td></td></tr>
<tr name="25625" id="25625">
<td>25625</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25626" id="25626">
<td>25626</td><td>        <a id="25626c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25626c27" class="tk">MBIDXR54</a>;    <span class="ct">/* offset: 0x02B6 size: 16 bit */</span></td></tr>
<tr name="25627" id="25627">
<td>25627</td><td></td></tr>
<tr name="25628" id="25628">
<td>25628</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25629" id="25629">
<td>25629</td><td>        <a id="25629c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25629c27" class="tk">MBCCSR55</a>;    <span class="ct">/* offset: 0x02B8 size: 16 bit */</span></td></tr>
<tr name="25630" id="25630">
<td>25630</td><td></td></tr>
<tr name="25631" id="25631">
<td>25631</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25632" id="25632">
<td>25632</td><td>        <a id="25632c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25632c27" class="tk">MBCCFR55</a>;    <span class="ct">/* offset: 0x02BA size: 16 bit */</span></td></tr>
<tr name="25633" id="25633">
<td>25633</td><td></td></tr>
<tr name="25634" id="25634">
<td>25634</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25635" id="25635">
<td>25635</td><td>        <a id="25635c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25635c27" class="tk">MBFIDR55</a>;    <span class="ct">/* offset: 0x02BC size: 16 bit */</span></td></tr>
<tr name="25636" id="25636">
<td>25636</td><td></td></tr>
<tr name="25637" id="25637">
<td>25637</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25638" id="25638">
<td>25638</td><td>        <a id="25638c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25638c27" class="tk">MBIDXR55</a>;    <span class="ct">/* offset: 0x02BE size: 16 bit */</span></td></tr>
<tr name="25639" id="25639">
<td>25639</td><td></td></tr>
<tr name="25640" id="25640">
<td>25640</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25641" id="25641">
<td>25641</td><td>        <a id="25641c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25641c27" class="tk">MBCCSR56</a>;    <span class="ct">/* offset: 0x02C0 size: 16 bit */</span></td></tr>
<tr name="25642" id="25642">
<td>25642</td><td></td></tr>
<tr name="25643" id="25643">
<td>25643</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25644" id="25644">
<td>25644</td><td>        <a id="25644c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25644c27" class="tk">MBCCFR56</a>;    <span class="ct">/* offset: 0x02C2 size: 16 bit */</span></td></tr>
<tr name="25645" id="25645">
<td>25645</td><td></td></tr>
<tr name="25646" id="25646">
<td>25646</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25647" id="25647">
<td>25647</td><td>        <a id="25647c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25647c27" class="tk">MBFIDR56</a>;    <span class="ct">/* offset: 0x02C4 size: 16 bit */</span></td></tr>
<tr name="25648" id="25648">
<td>25648</td><td></td></tr>
<tr name="25649" id="25649">
<td>25649</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25650" id="25650">
<td>25650</td><td>        <a id="25650c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25650c27" class="tk">MBIDXR56</a>;    <span class="ct">/* offset: 0x02C6 size: 16 bit */</span></td></tr>
<tr name="25651" id="25651">
<td>25651</td><td></td></tr>
<tr name="25652" id="25652">
<td>25652</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25653" id="25653">
<td>25653</td><td>        <a id="25653c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25653c27" class="tk">MBCCSR57</a>;    <span class="ct">/* offset: 0x02C8 size: 16 bit */</span></td></tr>
<tr name="25654" id="25654">
<td>25654</td><td></td></tr>
<tr name="25655" id="25655">
<td>25655</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25656" id="25656">
<td>25656</td><td>        <a id="25656c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25656c27" class="tk">MBCCFR57</a>;    <span class="ct">/* offset: 0x02CA size: 16 bit */</span></td></tr>
<tr name="25657" id="25657">
<td>25657</td><td></td></tr>
<tr name="25658" id="25658">
<td>25658</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25659" id="25659">
<td>25659</td><td>        <a id="25659c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25659c27" class="tk">MBFIDR57</a>;    <span class="ct">/* offset: 0x02CC size: 16 bit */</span></td></tr>
<tr name="25660" id="25660">
<td>25660</td><td></td></tr>
<tr name="25661" id="25661">
<td>25661</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25662" id="25662">
<td>25662</td><td>        <a id="25662c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25662c27" class="tk">MBIDXR57</a>;    <span class="ct">/* offset: 0x02CE size: 16 bit */</span></td></tr>
<tr name="25663" id="25663">
<td>25663</td><td></td></tr>
<tr name="25664" id="25664">
<td>25664</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25665" id="25665">
<td>25665</td><td>        <a id="25665c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25665c27" class="tk">MBCCSR58</a>;    <span class="ct">/* offset: 0x02D0 size: 16 bit */</span></td></tr>
<tr name="25666" id="25666">
<td>25666</td><td></td></tr>
<tr name="25667" id="25667">
<td>25667</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25668" id="25668">
<td>25668</td><td>        <a id="25668c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25668c27" class="tk">MBCCFR58</a>;    <span class="ct">/* offset: 0x02D2 size: 16 bit */</span></td></tr>
<tr name="25669" id="25669">
<td>25669</td><td></td></tr>
<tr name="25670" id="25670">
<td>25670</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25671" id="25671">
<td>25671</td><td>        <a id="25671c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25671c27" class="tk">MBFIDR58</a>;    <span class="ct">/* offset: 0x02D4 size: 16 bit */</span></td></tr>
<tr name="25672" id="25672">
<td>25672</td><td></td></tr>
<tr name="25673" id="25673">
<td>25673</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25674" id="25674">
<td>25674</td><td>        <a id="25674c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25674c27" class="tk">MBIDXR58</a>;    <span class="ct">/* offset: 0x02D6 size: 16 bit */</span></td></tr>
<tr name="25675" id="25675">
<td>25675</td><td></td></tr>
<tr name="25676" id="25676">
<td>25676</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25677" id="25677">
<td>25677</td><td>        <a id="25677c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25677c27" class="tk">MBCCSR59</a>;    <span class="ct">/* offset: 0x02D8 size: 16 bit */</span></td></tr>
<tr name="25678" id="25678">
<td>25678</td><td></td></tr>
<tr name="25679" id="25679">
<td>25679</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25680" id="25680">
<td>25680</td><td>        <a id="25680c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25680c27" class="tk">MBCCFR59</a>;    <span class="ct">/* offset: 0x02DA size: 16 bit */</span></td></tr>
<tr name="25681" id="25681">
<td>25681</td><td></td></tr>
<tr name="25682" id="25682">
<td>25682</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25683" id="25683">
<td>25683</td><td>        <a id="25683c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25683c27" class="tk">MBFIDR59</a>;    <span class="ct">/* offset: 0x02DC size: 16 bit */</span></td></tr>
<tr name="25684" id="25684">
<td>25684</td><td></td></tr>
<tr name="25685" id="25685">
<td>25685</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25686" id="25686">
<td>25686</td><td>        <a id="25686c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25686c27" class="tk">MBIDXR59</a>;    <span class="ct">/* offset: 0x02DE size: 16 bit */</span></td></tr>
<tr name="25687" id="25687">
<td>25687</td><td></td></tr>
<tr name="25688" id="25688">
<td>25688</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25689" id="25689">
<td>25689</td><td>        <a id="25689c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25689c27" class="tk">MBCCSR60</a>;    <span class="ct">/* offset: 0x02E0 size: 16 bit */</span></td></tr>
<tr name="25690" id="25690">
<td>25690</td><td></td></tr>
<tr name="25691" id="25691">
<td>25691</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25692" id="25692">
<td>25692</td><td>        <a id="25692c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25692c27" class="tk">MBCCFR60</a>;    <span class="ct">/* offset: 0x02E2 size: 16 bit */</span></td></tr>
<tr name="25693" id="25693">
<td>25693</td><td></td></tr>
<tr name="25694" id="25694">
<td>25694</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25695" id="25695">
<td>25695</td><td>        <a id="25695c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25695c27" class="tk">MBFIDR60</a>;    <span class="ct">/* offset: 0x02E4 size: 16 bit */</span></td></tr>
<tr name="25696" id="25696">
<td>25696</td><td></td></tr>
<tr name="25697" id="25697">
<td>25697</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25698" id="25698">
<td>25698</td><td>        <a id="25698c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25698c27" class="tk">MBIDXR60</a>;    <span class="ct">/* offset: 0x02E6 size: 16 bit */</span></td></tr>
<tr name="25699" id="25699">
<td>25699</td><td></td></tr>
<tr name="25700" id="25700">
<td>25700</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25701" id="25701">
<td>25701</td><td>        <a id="25701c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25701c27" class="tk">MBCCSR61</a>;    <span class="ct">/* offset: 0x02E8 size: 16 bit */</span></td></tr>
<tr name="25702" id="25702">
<td>25702</td><td></td></tr>
<tr name="25703" id="25703">
<td>25703</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25704" id="25704">
<td>25704</td><td>        <a id="25704c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25704c27" class="tk">MBCCFR61</a>;    <span class="ct">/* offset: 0x02EA size: 16 bit */</span></td></tr>
<tr name="25705" id="25705">
<td>25705</td><td></td></tr>
<tr name="25706" id="25706">
<td>25706</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25707" id="25707">
<td>25707</td><td>        <a id="25707c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25707c27" class="tk">MBFIDR61</a>;    <span class="ct">/* offset: 0x02EC size: 16 bit */</span></td></tr>
<tr name="25708" id="25708">
<td>25708</td><td></td></tr>
<tr name="25709" id="25709">
<td>25709</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25710" id="25710">
<td>25710</td><td>        <a id="25710c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25710c27" class="tk">MBIDXR61</a>;    <span class="ct">/* offset: 0x02EE size: 16 bit */</span></td></tr>
<tr name="25711" id="25711">
<td>25711</td><td></td></tr>
<tr name="25712" id="25712">
<td>25712</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25713" id="25713">
<td>25713</td><td>        <a id="25713c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25713c27" class="tk">MBCCSR62</a>;    <span class="ct">/* offset: 0x02F0 size: 16 bit */</span></td></tr>
<tr name="25714" id="25714">
<td>25714</td><td></td></tr>
<tr name="25715" id="25715">
<td>25715</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25716" id="25716">
<td>25716</td><td>        <a id="25716c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25716c27" class="tk">MBCCFR62</a>;    <span class="ct">/* offset: 0x02F2 size: 16 bit */</span></td></tr>
<tr name="25717" id="25717">
<td>25717</td><td></td></tr>
<tr name="25718" id="25718">
<td>25718</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25719" id="25719">
<td>25719</td><td>        <a id="25719c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25719c27" class="tk">MBFIDR62</a>;    <span class="ct">/* offset: 0x02F4 size: 16 bit */</span></td></tr>
<tr name="25720" id="25720">
<td>25720</td><td></td></tr>
<tr name="25721" id="25721">
<td>25721</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25722" id="25722">
<td>25722</td><td>        <a id="25722c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25722c27" class="tk">MBIDXR62</a>;    <span class="ct">/* offset: 0x02F6 size: 16 bit */</span></td></tr>
<tr name="25723" id="25723">
<td>25723</td><td></td></tr>
<tr name="25724" id="25724">
<td>25724</td><td>        <span class="ct">/* Message Buffer Configuration Control Status Register */</span></td></tr>
<tr name="25725" id="25725">
<td>25725</td><td>        <a id="25725c9" class="tk">FR_MBCCSR_16B_tag</a> <a id="25725c27" class="tk">MBCCSR63</a>;    <span class="ct">/* offset: 0x02F8 size: 16 bit */</span></td></tr>
<tr name="25726" id="25726">
<td>25726</td><td></td></tr>
<tr name="25727" id="25727">
<td>25727</td><td>        <span class="ct">/* Message Buffer Cycle Counter Filter Register */</span></td></tr>
<tr name="25728" id="25728">
<td>25728</td><td>        <a id="25728c9" class="tk">FR_MBCCFR_16B_tag</a> <a id="25728c27" class="tk">MBCCFR63</a>;    <span class="ct">/* offset: 0x02FA size: 16 bit */</span></td></tr>
<tr name="25729" id="25729">
<td>25729</td><td></td></tr>
<tr name="25730" id="25730">
<td>25730</td><td>        <span class="ct">/* Message Buffer Frame ID Register */</span></td></tr>
<tr name="25731" id="25731">
<td>25731</td><td>        <a id="25731c9" class="tk">FR_MBFIDR_16B_tag</a> <a id="25731c27" class="tk">MBFIDR63</a>;    <span class="ct">/* offset: 0x02FC size: 16 bit */</span></td></tr>
<tr name="25732" id="25732">
<td>25732</td><td></td></tr>
<tr name="25733" id="25733">
<td>25733</td><td>        <span class="ct">/* Message Buffer Index Register */</span></td></tr>
<tr name="25734" id="25734">
<td>25734</td><td>        <a id="25734c9" class="tk">FR_MBIDXR_16B_tag</a> <a id="25734c27" class="tk">MBIDXR63</a>;    <span class="ct">/* offset: 0x02FE size: 16 bit */</span></td></tr>
<tr name="25735" id="25735">
<td>25735</td><td>      <span class="br">}</span>;</td></tr>
<tr name="25736" id="25736">
<td>25736</td><td>    <span class="br">}</span>;</td></tr>
<tr name="25737" id="25737">
<td>25737</td><td></td></tr>
<tr name="25738" id="25738">
<td>25738</td><td>    <a id="25738c5" class="tk">int8_t</a> <a id="25738c12" class="tk">FR_reserved_0300</a>[15616];</td></tr>
<tr name="25739" id="25739">
<td>25739</td><td>  <span class="br">}</span> <a id="25739c5" class="tk">FR_tag</a>;</td></tr>
<tr name="25740" id="25740">
<td>25740</td><td></td></tr>
<tr name="25741" id="25741">
<td>25741</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <a id="25741c17" class="tk">uF_HEADER</a>              <span class="ct">/* frame header */</span></td></tr>
<tr name="25742" id="25742">
<td>25742</td><td>  <span class="br">{</span></td></tr>
<tr name="25743" id="25743">
<td>25743</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="25744" id="25744">
<td>25744</td><td>     <a id="25744c6" class="tk">vuint16_t</a><a id="25744c15" class="tk">:</a></td></tr>
<tr name="25745" id="25745">
<td>25745</td><td>      1;</td></tr>
<tr name="25746" id="25746">
<td>25746</td><td>      <a id="25746c7" class="tk">vuint16_t</a> <a id="25746c17" class="tk">PPI</a><a id="25746c20" class="tk">:</a>1;                 <span class="ct">/* Payload Preamble Indicator */</span></td></tr>
<tr name="25747" id="25747">
<td>25747</td><td>      <a id="25747c7" class="tk">vuint16_t</a> <a id="25747c17" class="tk">NUF</a><a id="25747c20" class="tk">:</a>1;                 <span class="ct">/* Null Frame Indicator */</span></td></tr>
<tr name="25748" id="25748">
<td>25748</td><td>      <a id="25748c7" class="tk">vuint16_t</a> <a id="25748c17" class="tk">SYF</a><a id="25748c20" class="tk">:</a>1;                 <span class="ct">/* Sync Frame Indicator */</span></td></tr>
<tr name="25749" id="25749">
<td>25749</td><td>      <a id="25749c7" class="tk">vuint16_t</a> <a id="25749c17" class="tk">SUF</a><a id="25749c20" class="tk">:</a>1;                 <span class="ct">/* Startup Frame Indicator */</span></td></tr>
<tr name="25750" id="25750">
<td>25750</td><td>      <a id="25750c7" class="tk">vuint16_t</a> <a id="25750c17" class="tk">FID</a><a id="25750c20" class="tk">:</a>11;                <span class="ct">/* Frame ID */</span></td></tr>
<tr name="25751" id="25751">
<td>25751</td><td>     <a id="25751c6" class="tk">vuint16_t</a><a id="25751c15" class="tk">:</a></td></tr>
<tr name="25752" id="25752">
<td>25752</td><td>      2;</td></tr>
<tr name="25753" id="25753">
<td>25753</td><td>      <a id="25753c7" class="tk">vuint16_t</a> <a id="25753c17" class="tk">CYCCNT</a><a id="25753c23" class="tk">:</a>6;              <span class="ct">/* Cycle Count */</span></td></tr>
<tr name="25754" id="25754">
<td>25754</td><td>     <a id="25754c6" class="tk">vuint16_t</a><a id="25754c15" class="tk">:</a></td></tr>
<tr name="25755" id="25755">
<td>25755</td><td>      1;</td></tr>
<tr name="25756" id="25756">
<td>25756</td><td>      <a id="25756c7" class="tk">vuint16_t</a> <a id="25756c17" class="tk">PLDLEN</a><a id="25756c23" class="tk">:</a>7;              <span class="ct">/* Payload Length */</span></td></tr>
<tr name="25757" id="25757">
<td>25757</td><td>     <a id="25757c6" class="tk">vuint16_t</a><a id="25757c15" class="tk">:</a></td></tr>
<tr name="25758" id="25758">
<td>25758</td><td>      5;</td></tr>
<tr name="25759" id="25759">
<td>25759</td><td>      <a id="25759c7" class="tk">vuint16_t</a> <a id="25759c17" class="tk">HDCRC</a><a id="25759c22" class="tk">:</a>11;              <span class="ct">/* Header CRC */</span></td></tr>
<tr name="25760" id="25760">
<td>25760</td><td>    <span class="br">}</span> <a id="25760c7" class="tk">B</a>;</td></tr>
<tr name="25761" id="25761">
<td>25761</td><td></td></tr>
<tr name="25762" id="25762">
<td>25762</td><td>    <a id="25762c5" class="tk">vuint16_t</a> <a id="25762c15" class="tk">WORDS</a>[3];</td></tr>
<tr name="25763" id="25763">
<td>25763</td><td>  <span class="br">}</span> <a id="25763c5" class="tk">F_HEADER_t</a>;</td></tr>
<tr name="25764" id="25764">
<td>25764</td><td></td></tr>
<tr name="25765" id="25765">
<td>25765</td><td>  <span class="kw">typedef</span> <span class="kw">union</span> <a id="25765c17" class="tk">uS_STSTUS</a>              <span class="ct">/* slot status */</span></td></tr>
<tr name="25766" id="25766">
<td>25766</td><td>  <span class="br">{</span></td></tr>
<tr name="25767" id="25767">
<td>25767</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="25768" id="25768">
<td>25768</td><td>      <a id="25768c7" class="tk">vuint16_t</a> <a id="25768c17" class="tk">VFB</a><a id="25768c20" class="tk">:</a>1;                 <span class="ct">/* Valid Frame on channel B */</span></td></tr>
<tr name="25769" id="25769">
<td>25769</td><td>      <a id="25769c7" class="tk">vuint16_t</a> <a id="25769c17" class="tk">SYB</a><a id="25769c20" class="tk">:</a>1;                 <span class="ct">/* Sync Frame Indicator channel B */</span></td></tr>
<tr name="25770" id="25770">
<td>25770</td><td>      <a id="25770c7" class="tk">vuint16_t</a> <a id="25770c17" class="tk">NFB</a><a id="25770c20" class="tk">:</a>1;                 <span class="ct">/* Null Frame Indicator channel B */</span></td></tr>
<tr name="25771" id="25771">
<td>25771</td><td>      <a id="25771c7" class="tk">vuint16_t</a> <a id="25771c17" class="tk">SUB</a><a id="25771c20" class="tk">:</a>1;                 <span class="ct">/* Startup Frame Indicator channel B */</span></td></tr>
<tr name="25772" id="25772">
<td>25772</td><td>      <a id="25772c7" class="tk">vuint16_t</a> <a id="25772c17" class="tk">SEB</a><a id="25772c20" class="tk">:</a>1;                 <span class="ct">/* Syntax Error on channel B */</span></td></tr>
<tr name="25773" id="25773">
<td>25773</td><td>      <a id="25773c7" class="tk">vuint16_t</a> <a id="25773c17" class="tk">CEB</a><a id="25773c20" class="tk">:</a>1;                 <span class="ct">/* Content Error on channel B */</span></td></tr>
<tr name="25774" id="25774">
<td>25774</td><td>      <a id="25774c7" class="tk">vuint16_t</a> <a id="25774c17" class="tk">BVB</a><a id="25774c20" class="tk">:</a>1;                 <span class="ct">/* Boundary Violation on channel B */</span></td></tr>
<tr name="25775" id="25775">
<td>25775</td><td>      <a id="25775c7" class="tk">vuint16_t</a> <a id="25775c17" class="tk">CH</a><a id="25775c19" class="tk">:</a>1;                  <span class="ct">/* Channel */</span></td></tr>
<tr name="25776" id="25776">
<td>25776</td><td>      <a id="25776c7" class="tk">vuint16_t</a> <a id="25776c17" class="tk">VFA</a><a id="25776c20" class="tk">:</a>1;                 <span class="ct">/* Valid Frame on channel A */</span></td></tr>
<tr name="25777" id="25777">
<td>25777</td><td>      <a id="25777c7" class="tk">vuint16_t</a> <a id="25777c17" class="tk">SYA</a><a id="25777c20" class="tk">:</a>1;                 <span class="ct">/* Sync Frame Indicator channel A */</span></td></tr>
<tr name="25778" id="25778">
<td>25778</td><td>      <a id="25778c7" class="tk">vuint16_t</a> <a id="25778c17" class="tk">NFA</a><a id="25778c20" class="tk">:</a>1;                 <span class="ct">/* Null Frame Indicator channel A */</span></td></tr>
<tr name="25779" id="25779">
<td>25779</td><td>      <a id="25779c7" class="tk">vuint16_t</a> <a id="25779c17" class="tk">SUA</a><a id="25779c20" class="tk">:</a>1;                 <span class="ct">/* Startup Frame Indicator channel A */</span></td></tr>
<tr name="25780" id="25780">
<td>25780</td><td>      <a id="25780c7" class="tk">vuint16_t</a> <a id="25780c17" class="tk">SEA</a><a id="25780c20" class="tk">:</a>1;                 <span class="ct">/* Syntax Error on channel A */</span></td></tr>
<tr name="25781" id="25781">
<td>25781</td><td>      <a id="25781c7" class="tk">vuint16_t</a> <a id="25781c17" class="tk">CEA</a><a id="25781c20" class="tk">:</a>1;                 <span class="ct">/* Content Error on channel A */</span></td></tr>
<tr name="25782" id="25782">
<td>25782</td><td>      <a id="25782c7" class="tk">vuint16_t</a> <a id="25782c17" class="tk">BVA</a><a id="25782c20" class="tk">:</a>1;                 <span class="ct">/* Boundary Violation on channel A */</span></td></tr>
<tr name="25783" id="25783">
<td>25783</td><td>     <a id="25783c6" class="tk">vuint16_t</a><a id="25783c15" class="tk">:</a></td></tr>
<tr name="25784" id="25784">
<td>25784</td><td>      1;</td></tr>
<tr name="25785" id="25785">
<td>25785</td><td>    <span class="br">}</span> <a id="25785c7" class="tk">RX</a>;</td></tr>
<tr name="25786" id="25786">
<td>25786</td><td></td></tr>
<tr name="25787" id="25787">
<td>25787</td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="25788" id="25788">
<td>25788</td><td>      <a id="25788c7" class="tk">vuint16_t</a> <a id="25788c17" class="tk">VFB</a><a id="25788c20" class="tk">:</a>1;                 <span class="ct">/* Valid Frame on channel B */</span></td></tr>
<tr name="25789" id="25789">
<td>25789</td><td>      <a id="25789c7" class="tk">vuint16_t</a> <a id="25789c17" class="tk">SYB</a><a id="25789c20" class="tk">:</a>1;                 <span class="ct">/* Sync Frame Indicator channel B */</span></td></tr>
<tr name="25790" id="25790">
<td>25790</td><td>      <a id="25790c7" class="tk">vuint16_t</a> <a id="25790c17" class="tk">NFB</a><a id="25790c20" class="tk">:</a>1;                 <span class="ct">/* Null Frame Indicator channel B */</span></td></tr>
<tr name="25791" id="25791">
<td>25791</td><td>      <a id="25791c7" class="tk">vuint16_t</a> <a id="25791c17" class="tk">SUB</a><a id="25791c20" class="tk">:</a>1;                 <span class="ct">/* Startup Frame Indicator channel B */</span></td></tr>
<tr name="25792" id="25792">
<td>25792</td><td>      <a id="25792c7" class="tk">vuint16_t</a> <a id="25792c17" class="tk">SEB</a><a id="25792c20" class="tk">:</a>1;                 <span class="ct">/* Syntax Error on channel B */</span></td></tr>
<tr name="25793" id="25793">
<td>25793</td><td>      <a id="25793c7" class="tk">vuint16_t</a> <a id="25793c17" class="tk">CEB</a><a id="25793c20" class="tk">:</a>1;                 <span class="ct">/* Content Error on channel B */</span></td></tr>
<tr name="25794" id="25794">
<td>25794</td><td>      <a id="25794c7" class="tk">vuint16_t</a> <a id="25794c17" class="tk">BVB</a><a id="25794c20" class="tk">:</a>1;                 <span class="ct">/* Boundary Violation on channel B */</span></td></tr>
<tr name="25795" id="25795">
<td>25795</td><td>      <a id="25795c7" class="tk">vuint16_t</a> <a id="25795c17" class="tk">TCB</a><a id="25795c20" class="tk">:</a>1;                 <span class="ct">/* Tx Conflict on channel B */</span></td></tr>
<tr name="25796" id="25796">
<td>25796</td><td>      <a id="25796c7" class="tk">vuint16_t</a> <a id="25796c17" class="tk">VFA</a><a id="25796c20" class="tk">:</a>1;                 <span class="ct">/* Valid Frame on channel A */</span></td></tr>
<tr name="25797" id="25797">
<td>25797</td><td>      <a id="25797c7" class="tk">vuint16_t</a> <a id="25797c17" class="tk">SYA</a><a id="25797c20" class="tk">:</a>1;                 <span class="ct">/* Sync Frame Indicator channel A */</span></td></tr>
<tr name="25798" id="25798">
<td>25798</td><td>      <a id="25798c7" class="tk">vuint16_t</a> <a id="25798c17" class="tk">NFA</a><a id="25798c20" class="tk">:</a>1;                 <span class="ct">/* Null Frame Indicator channel A */</span></td></tr>
<tr name="25799" id="25799">
<td>25799</td><td>      <a id="25799c7" class="tk">vuint16_t</a> <a id="25799c17" class="tk">SUA</a><a id="25799c20" class="tk">:</a>1;                 <span class="ct">/* Startup Frame Indicator channel A */</span></td></tr>
<tr name="25800" id="25800">
<td>25800</td><td>      <a id="25800c7" class="tk">vuint16_t</a> <a id="25800c17" class="tk">SEA</a><a id="25800c20" class="tk">:</a>1;                 <span class="ct">/* Syntax Error on channel A */</span></td></tr>
<tr name="25801" id="25801">
<td>25801</td><td>      <a id="25801c7" class="tk">vuint16_t</a> <a id="25801c17" class="tk">CEA</a><a id="25801c20" class="tk">:</a>1;                 <span class="ct">/* Content Error on channel A */</span></td></tr>
<tr name="25802" id="25802">
<td>25802</td><td>      <a id="25802c7" class="tk">vuint16_t</a> <a id="25802c17" class="tk">BVA</a><a id="25802c20" class="tk">:</a>1;                 <span class="ct">/* Boundary Violation on channel A */</span></td></tr>
<tr name="25803" id="25803">
<td>25803</td><td>      <a id="25803c7" class="tk">vuint16_t</a> <a id="25803c17" class="tk">TCA</a><a id="25803c20" class="tk">:</a>1;                 <span class="ct">/* Tx Conflict on channel A */</span></td></tr>
<tr name="25804" id="25804">
<td>25804</td><td>    <span class="br">}</span> <a id="25804c7" class="tk">TX</a>;</td></tr>
<tr name="25805" id="25805">
<td>25805</td><td></td></tr>
<tr name="25806" id="25806">
<td>25806</td><td>    <a id="25806c5" class="tk">vuint16_t</a> <a id="25806c15" class="tk">R</a>;</td></tr>
<tr name="25807" id="25807">
<td>25807</td><td>  <span class="br">}</span> <a id="25807c5" class="tk">S_STATUS_t</a>;</td></tr>
<tr name="25808" id="25808">
<td>25808</td><td></td></tr>
<tr name="25809" id="25809">
<td>25809</td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <a id="25809c18" class="tk">uMB_HEADER</a>            <span class="ct">/* message buffer header */</span></td></tr>
<tr name="25810" id="25810">
<td>25810</td><td>  <span class="br">{</span></td></tr>
<tr name="25811" id="25811">
<td>25811</td><td>    <a id="25811c5" class="tk">F_HEADER_t</a> <a id="25811c16" class="tk">FRAME_HEADER</a>;</td></tr>
<tr name="25812" id="25812">
<td>25812</td><td>    <a id="25812c5" class="tk">vuint16_t</a> <a id="25812c15" class="tk">DATA_OFFSET</a>;</td></tr>
<tr name="25813" id="25813">
<td>25813</td><td>    <a id="25813c5" class="tk">S_STATUS_t</a> <a id="25813c16" class="tk">SLOT_STATUS</a>;</td></tr>
<tr name="25814" id="25814">
<td>25814</td><td>  <span class="br">}</span> <a id="25814c5" class="tk">MB_HEADER_t</a>;</td></tr>
<tr name="25815" id="25815">
<td>25815</td><td></td></tr>
<tr name="25816" id="25816">
<td>25816</td><td><span class="pp">#define</span> <a id="25816c9" class="tk">FR</a>                             (<a id="25816c41" class="tk">*</a>(<span class="kw">volatile</span> <a id="25816c52" class="tk">FR_tag</a> <a id="25816c59" class="tk">*</a>) 0xFFFE0000UL)</td></tr>
<tr name="25817" id="25817">
<td>25817</td><td><span class="pp">#ifdef</span> <a id="25817c8" class="tk">__MWERKS__</a></td></tr>
<tr name="25818" id="25818">
<td>25818</td><td></td></tr>
<tr name="25819" id="25819">
<td>25819</td><td><span class="pp">#pragma</span> <a id="25819c9" class="tk">pop</a></td></tr>
<tr name="25820" id="25820">
<td>25820</td><td></td></tr>
<tr name="25821" id="25821">
<td>25821</td><td><span class="pp">#endif</span></td></tr>
<tr name="25822" id="25822">
<td>25822</td><td></td></tr>
<tr name="25823" id="25823">
<td>25823</td><td><span class="pp">#ifdef</span> <a id="25823c8" class="tk">__cplusplus</a></td></tr>
<tr name="25824" id="25824">
<td>25824</td><td></td></tr>
<tr name="25825" id="25825">
<td>25825</td><td><span class="br">}</span></td></tr>
<tr name="25826" id="25826">
<td>25826</td><td><span class="pp">#endif</span></td></tr>
<tr name="25827" id="25827">
<td>25827</td><td><span class="pp">#endif</span>                                 <span class="ct">/* _leopard_H_*/</span></td></tr>
<tr name="25828" id="25828">
<td>25828</td><td></td></tr>
<tr name="25829" id="25829">
<td>25829</td><td><span class="ct">/* End of file */</span></td></tr>
<tr name="25830" id="25830">
<td>25830</td><td></td></tr>
</table>
</pre>
</body>
</html>
