// Individual bit access constants
const char B0 = 0;
const char B1 = 1;
const char B2 = 2;
const char B3 = 3;
const char B4 = 4;
const char B5 = 5;
const char B6 = 6;
const char B7 = 7;

const unsigned long __FLASH_SIZE = 0x00009000;

const unsigned short ICS_AUTO                  =     0;
const unsigned short ICS_OFF                   =     3;

// Addres offset from Output to Input (port) registers
const signed short   OUTPUT_TO_INPUT_OFFSET    =     4;

// Rx space registers
sfr rx unsigned short R0  absolute 0x00;
sfr rx unsigned short R1  absolute 0x01;
sfr rx unsigned short R2  absolute 0x02;
sfr rx unsigned short R3  absolute 0x03;
sfr rx unsigned short R4  absolute 0x04;
sfr rx unsigned short R5  absolute 0x05;
sfr rx unsigned short R6  absolute 0x06;
sfr rx unsigned short R7  absolute 0x07;
sfr rx unsigned short R8  absolute 0x08;
sfr rx unsigned short R9  absolute 0x09;
sfr rx unsigned short R10 absolute 0x0A;
sfr rx unsigned short R11 absolute 0x0B;
sfr rx unsigned short R12 absolute 0x0C;
sfr rx unsigned short R13 absolute 0x0D;
sfr rx unsigned short R14 absolute 0x0E;
sfr rx unsigned short R15 absolute 0x0F;
sfr rx unsigned short R16 absolute 0x10;
sfr rx unsigned short R17 absolute 0x11;
sfr rx unsigned short R18 absolute 0x12;
sfr rx unsigned short R19 absolute 0x13;
sfr rx unsigned short R20 absolute 0x14;
sfr rx unsigned short R21 absolute 0x15;
sfr rx unsigned short R22 absolute 0x16;
sfr rx unsigned short R23 absolute 0x17;
sfr rx unsigned short R24 absolute 0x18;
sfr rx unsigned short R25 absolute 0x19;
sfr rx unsigned short R26 absolute 0x1A;
sfr rx unsigned short R27 absolute 0x1B;
sfr rx unsigned short R28 absolute 0x1C;
sfr rx unsigned short R29 absolute 0x1D;
sfr rx unsigned short R30 absolute 0x1E;
sfr rx unsigned short R31 absolute 0x1F;

// X, Y and Z registers
sfr rx unsigned short XL absolute 0x1A;
sfr rx unsigned short XH absolute 0x1B;
sfr rx unsigned short YL absolute 0x1C;
sfr rx unsigned short YH absolute 0x1D;
sfr rx unsigned short ZL absolute 0x1E;
sfr rx unsigned short ZH absolute 0x1F;
sfr rx unsigned int   X  absolute 0x1A;
sfr rx unsigned int   Y  absolute 0x1C;
sfr rx unsigned int   Z  absolute 0x1E;


// Interrupt Vector Table Constants
const unsigned short IVT_ADDR_OSC = 0x0002;
const unsigned short IVT_ADDR_PORTC = 0x0004;
const unsigned short IVT_ADDR_PORTR = 0x0008;
const unsigned short IVT_ADDR_RTC = 0x0014;
const unsigned short IVT_ADDR_TWIC = 0x0018;
const unsigned short IVT_ADDR_TCC0 = 0x001C;
const unsigned short IVT_ADDR_TCC1 = 0x0028;
const unsigned short IVT_ADDR_SPIC = 0x0030;
const unsigned short IVT_ADDR_USARTC0 = 0x0032;
const unsigned short IVT_ADDR_NVM = 0x0040;
const unsigned short IVT_ADDR_PORTB = 0x0044;
const unsigned short IVT_ADDR_PORTE = 0x0056;
const unsigned short IVT_ADDR_TWIE = 0x005A;
const unsigned short IVT_ADDR_TCE0 = 0x005E;
const unsigned short IVT_ADDR_USARTE0 = 0x0074;
const unsigned short IVT_ADDR_PORTD = 0x0080;
const unsigned short IVT_ADDR_PORTA = 0x0084;
const unsigned short IVT_ADDR_ACA = 0x0088;
const unsigned short IVT_ADDR_ADCA = 0x008E;
const unsigned short IVT_ADDR_TCD0 = 0x009A;
const unsigned short IVT_ADDR_SPID = 0x00AE;
const unsigned short IVT_ADDR_USARTD0 = 0x00B0;
const unsigned short IVT_ADDR_PORTF = 0x00D0;
const unsigned short IVT_ADDR_TCF0 = 0x00D8;

sfr io   unsigned char volatile GPIO_GPIOR0               absolute 0x0000;
sfr io   unsigned char volatile GPIO_GPIOR1               absolute 0x0001;
sfr io   unsigned char volatile GPIO_GPIOR2               absolute 0x0002;
sfr io   unsigned char volatile GPIO_GPIOR3               absolute 0x0003;
sfr io   unsigned char volatile OCD_OCDR0                 absolute 0x002E;
    const register unsigned short int OCDRD0 = 0;
    sbit  OCDRD0_bit at OCD_OCDR0.B0;
    const register unsigned short int OCDRD1 = 1;
    sbit  OCDRD1_bit at OCD_OCDR0.B1;
    const register unsigned short int OCDRD2 = 2;
    sbit  OCDRD2_bit at OCD_OCDR0.B2;
    const register unsigned short int OCDRD3 = 3;
    sbit  OCDRD3_bit at OCD_OCDR0.B3;
    const register unsigned short int OCDRD4 = 4;
    sbit  OCDRD4_bit at OCD_OCDR0.B4;
    const register unsigned short int OCDRD5 = 5;
    sbit  OCDRD5_bit at OCD_OCDR0.B5;
    const register unsigned short int OCDRD6 = 6;
    sbit  OCDRD6_bit at OCD_OCDR0.B6;
    const register unsigned short int OCDRD7 = 7;
    sbit  OCDRD7_bit at OCD_OCDR0.B7;

sfr io   unsigned char volatile OCD_OCDR1                 absolute 0x002F;
    const register unsigned short int OCDRD = 0;
    sbit  OCDRD_bit at OCD_OCDR1.B0;

sfr io   unsigned char volatile CPU_CCP                   absolute 0x0034;
    const register unsigned short int CCP0 = 0;
    sbit  CCP0_bit at CPU_CCP.B0;
    const register unsigned short int CCP1 = 1;
    sbit  CCP1_bit at CPU_CCP.B1;
    const register unsigned short int CCP2 = 2;
    sbit  CCP2_bit at CPU_CCP.B2;
    const register unsigned short int CCP3 = 3;
    sbit  CCP3_bit at CPU_CCP.B3;
    const register unsigned short int CCP4 = 4;
    sbit  CCP4_bit at CPU_CCP.B4;
    const register unsigned short int CCP5 = 5;
    sbit  CCP5_bit at CPU_CCP.B5;
    const register unsigned short int CCP6 = 6;
    sbit  CCP6_bit at CPU_CCP.B6;
    const register unsigned short int CCP7 = 7;
    sbit  CCP7_bit at CPU_CCP.B7;

sfr io   unsigned char volatile CPU_RAMPD                 absolute 0x0038;
sfr io   unsigned char volatile CPU_RAMPX                 absolute 0x0039;
sfr io   unsigned char volatile CPU_RAMPY                 absolute 0x003A;
sfr io   unsigned char volatile CPU_RAMPZ                 absolute 0x003B;
sfr io   unsigned char volatile CPU_EIND                  absolute 0x003C;
sfr io   unsigned char volatile CPU_SPL                   absolute 0x003D;
sfr io   unsigned char volatile SPL                       absolute 0x003D;
sfr io   unsigned char volatile CPU_SPH                   absolute 0x003E;
sfr io   unsigned char volatile SPH                       absolute 0x003E;
sfr io   unsigned char volatile CPU_SREG                  absolute 0x003F;
sfr io   unsigned char volatile SREG                      absolute 0x003F;
    const register unsigned short int SREG_I = 7;
    sbit  SREG_I_bit at CPU_SREG.B7;
    const register unsigned short int SREG_T = 6;
    sbit  SREG_T_bit at CPU_SREG.B6;
    const register unsigned short int SREG_H = 5;
    sbit  SREG_H_bit at CPU_SREG.B5;
    const register unsigned short int SREG_S = 4;
    sbit  SREG_S_bit at CPU_SREG.B4;
    const register unsigned short int SREG_V = 3;
    sbit  SREG_V_bit at CPU_SREG.B3;
    const register unsigned short int SREG_N = 2;
    sbit  SREG_N_bit at CPU_SREG.B2;
    const register unsigned short int SREG_Z = 1;
    sbit  SREG_Z_bit at CPU_SREG.B1;
    const register unsigned short int SREG_C = 0;
    sbit  SREG_C_bit at CPU_SREG.B0;

sfr data unsigned char volatile CLK_CTRL                  absolute 0x0040;
    const register unsigned short int SCLKSEL0 = 0;
    sbit  SCLKSEL0_bit at CLK_CTRL.B0;
    const register unsigned short int SCLKSEL1 = 1;
    sbit  SCLKSEL1_bit at CLK_CTRL.B1;
    const register unsigned short int SCLKSEL2 = 2;
    sbit  SCLKSEL2_bit at CLK_CTRL.B2;

sfr data unsigned char volatile CLK_PSCTRL                absolute 0x0041;
    const register unsigned short int PSADIV0 = 2;
    sbit  PSADIV0_bit at CLK_PSCTRL.B2;
    const register unsigned short int PSADIV1 = 3;
    sbit  PSADIV1_bit at CLK_PSCTRL.B3;
    const register unsigned short int PSADIV2 = 4;
    sbit  PSADIV2_bit at CLK_PSCTRL.B4;
    const register unsigned short int PSADIV3 = 5;
    sbit  PSADIV3_bit at CLK_PSCTRL.B5;
    const register unsigned short int PSADIV4 = 6;
    sbit  PSADIV4_bit at CLK_PSCTRL.B6;
    const register unsigned short int PSBCDIV0 = 0;
    sbit  PSBCDIV0_bit at CLK_PSCTRL.B0;
    const register unsigned short int PSBCDIV1 = 1;
    sbit  PSBCDIV1_bit at CLK_PSCTRL.B1;

sfr data unsigned char volatile CLK_LOCK                  absolute 0x0042;
    const register unsigned short int LOCK_ = 0;
    sbit  LOCK_bit at CLK_LOCK.B0;

sfr data unsigned char volatile CLK_RTCCTRL               absolute 0x0043;
    const register unsigned short int RTCSRC0 = 1;
    sbit  RTCSRC0_bit at CLK_RTCCTRL.B1;
    const register unsigned short int RTCSRC1 = 2;
    sbit  RTCSRC1_bit at CLK_RTCCTRL.B2;
    const register unsigned short int RTCSRC2 = 3;
    sbit  RTCSRC2_bit at CLK_RTCCTRL.B3;
    const register unsigned short int RTCEN = 0;
    sbit  RTCEN_bit at CLK_RTCCTRL.B0;

sfr data unsigned char volatile PR_PRGEN                  absolute 0x0070;
    const register unsigned short int RTC = 2;
    sbit  RTC_bit at PR_PRGEN.B2;
    const register unsigned short int EVSYS = 1;
    sbit  EVSYS_bit at PR_PRGEN.B1;

sfr data unsigned char volatile PR_PRPA                   absolute 0x0071;
    const register unsigned short int ADC = 1;
    sbit  ADC_bit at PR_PRPA.B1;
    const register unsigned short int AC = 0;
    sbit  AC_bit at PR_PRPA.B0;

sfr data unsigned char volatile PR_PRPC                   absolute 0x0073;
    const register unsigned short int TWI = 6;
    sbit  TWI_bit at PR_PRPC.B6;
    const register unsigned short int USART0 = 4;
    sbit  USART0_bit at PR_PRPC.B4;
    const register unsigned short int SPI = 3;
    sbit  SPI_bit at PR_PRPC.B3;
    const register unsigned short int HIRES = 2;
    sbit  HIRES_bit at PR_PRPC.B2;
    const register unsigned short int TC1 = 1;
    sbit  TC1_bit at PR_PRPC.B1;
    const register unsigned short int TC0 = 0;
    sbit  TC0_bit at PR_PRPC.B0;

sfr data unsigned char volatile PR_PRPD                   absolute 0x0074;
    sbit  USART0_PR_PRPD_bit at PR_PRPD.B4;
    sbit  SPI_PR_PRPD_bit at PR_PRPD.B3;
    sbit  TC0_PR_PRPD_bit at PR_PRPD.B0;

sfr data unsigned char volatile PR_PRPE                   absolute 0x0075;
    sbit  TWI_PR_PRPE_bit at PR_PRPE.B6;
    sbit  USART0_PR_PRPE_bit at PR_PRPE.B4;
    sbit  TC0_PR_PRPE_bit at PR_PRPE.B0;

sfr data unsigned char volatile PR_PRPF                   absolute 0x0076;
    sbit  USART0_PR_PRPF_bit at PR_PRPF.B4;
    sbit  TC0_PR_PRPF_bit at PR_PRPF.B0;

sfr data unsigned char volatile SLEEP_CTRL                absolute 0x0048;
    const register unsigned short int SMODE0 = 1;
    sbit  SMODE0_bit at SLEEP_CTRL.B1;
    const register unsigned short int SMODE1 = 2;
    sbit  SMODE1_bit at SLEEP_CTRL.B2;
    const register unsigned short int SMODE2 = 3;
    sbit  SMODE2_bit at SLEEP_CTRL.B3;
    const register unsigned short int SEN = 0;
    sbit  SEN_bit at SLEEP_CTRL.B0;

sfr data unsigned char volatile OSC_CTRL                  absolute 0x0050;
    const register unsigned short int PLLEN = 4;
    sbit  PLLEN_bit at OSC_CTRL.B4;
    const register unsigned short int XOSCEN = 3;
    sbit  XOSCEN_bit at OSC_CTRL.B3;
    const register unsigned short int RC32KEN = 2;
    sbit  RC32KEN_bit at OSC_CTRL.B2;
    const register unsigned short int RC32MEN = 1;
    sbit  RC32MEN_bit at OSC_CTRL.B1;
    const register unsigned short int RC2MEN = 0;
    sbit  RC2MEN_bit at OSC_CTRL.B0;

sfr data unsigned char volatile OSC_STATUS                absolute 0x0051;
    const register unsigned short int PLLRDY = 4;
    sbit  PLLRDY_bit at OSC_STATUS.B4;
    const register unsigned short int XOSCRDY = 3;
    sbit  XOSCRDY_bit at OSC_STATUS.B3;
    const register unsigned short int RC32KRDY = 2;
    sbit  RC32KRDY_bit at OSC_STATUS.B2;
    const register unsigned short int RC32MRDY = 1;
    sbit  RC32MRDY_bit at OSC_STATUS.B1;
    const register unsigned short int RC2MRDY = 0;
    sbit  RC2MRDY_bit at OSC_STATUS.B0;

sfr data unsigned char volatile OSC_XOSCCTRL              absolute 0x0052;
    const register unsigned short int FRQRANGE0 = 6;
    sbit  FRQRANGE0_bit at OSC_XOSCCTRL.B6;
    const register unsigned short int FRQRANGE1 = 7;
    sbit  FRQRANGE1_bit at OSC_XOSCCTRL.B7;
    const register unsigned short int X32KLPM = 5;
    sbit  X32KLPM_bit at OSC_XOSCCTRL.B5;
    const register unsigned short int XOSCSEL0 = 0;
    sbit  XOSCSEL0_bit at OSC_XOSCCTRL.B0;
    const register unsigned short int XOSCSEL1 = 1;
    sbit  XOSCSEL1_bit at OSC_XOSCCTRL.B1;
    const register unsigned short int XOSCSEL2 = 2;
    sbit  XOSCSEL2_bit at OSC_XOSCCTRL.B2;
    const register unsigned short int XOSCSEL3 = 3;
    sbit  XOSCSEL3_bit at OSC_XOSCCTRL.B3;

sfr data unsigned char volatile OSC_XOSCFAIL              absolute 0x0053;
    const register unsigned short int XOSCFDIF = 1;
    sbit  XOSCFDIF_bit at OSC_XOSCFAIL.B1;
    const register unsigned short int XOSCFDEN = 0;
    sbit  XOSCFDEN_bit at OSC_XOSCFAIL.B0;

sfr data unsigned char volatile OSC_RC32KCAL              absolute 0x0054;
sfr data unsigned char volatile OSC_PLLCTRL               absolute 0x0055;
    const register unsigned short int PLLSRC0 = 6;
    sbit  PLLSRC0_bit at OSC_PLLCTRL.B6;
    const register unsigned short int PLLSRC1 = 7;
    sbit  PLLSRC1_bit at OSC_PLLCTRL.B7;
    const register unsigned short int PLLFAC0 = 0;
    sbit  PLLFAC0_bit at OSC_PLLCTRL.B0;
    const register unsigned short int PLLFAC1 = 1;
    sbit  PLLFAC1_bit at OSC_PLLCTRL.B1;
    const register unsigned short int PLLFAC2 = 2;
    sbit  PLLFAC2_bit at OSC_PLLCTRL.B2;
    const register unsigned short int PLLFAC3 = 3;
    sbit  PLLFAC3_bit at OSC_PLLCTRL.B3;
    const register unsigned short int PLLFAC4 = 4;
    sbit  PLLFAC4_bit at OSC_PLLCTRL.B4;

sfr data unsigned char volatile OSC_DFLLCTRL              absolute 0x0056;
    const register unsigned short int RC32MCREF = 1;
    sbit  RC32MCREF_bit at OSC_DFLLCTRL.B1;
    const register unsigned short int RC2MCREF = 0;
    sbit  RC2MCREF_bit at OSC_DFLLCTRL.B0;

sfr data unsigned char volatile DFLLRC32M_CTRL            absolute 0x0060;
    const register unsigned short int ENABLE = 0;
    sbit  ENABLE_bit at DFLLRC32M_CTRL.B0;

sfr data unsigned char volatile DFLLRC32M_CALA            absolute 0x0062;
    const register unsigned short int CALL0 = 0;
    sbit  CALL0_bit at DFLLRC32M_CALA.B0;
    const register unsigned short int CALL1 = 1;
    sbit  CALL1_bit at DFLLRC32M_CALA.B1;
    const register unsigned short int CALL2 = 2;
    sbit  CALL2_bit at DFLLRC32M_CALA.B2;
    const register unsigned short int CALL3 = 3;
    sbit  CALL3_bit at DFLLRC32M_CALA.B3;
    const register unsigned short int CALL4 = 4;
    sbit  CALL4_bit at DFLLRC32M_CALA.B4;
    const register unsigned short int CALL5 = 5;
    sbit  CALL5_bit at DFLLRC32M_CALA.B5;
    const register unsigned short int CALL6 = 6;
    sbit  CALL6_bit at DFLLRC32M_CALA.B6;

sfr data unsigned char volatile DFLLRC32M_CALB            absolute 0x0063;
    const register unsigned short int CALH0 = 0;
    sbit  CALH0_bit at DFLLRC32M_CALB.B0;
    const register unsigned short int CALH1 = 1;
    sbit  CALH1_bit at DFLLRC32M_CALB.B1;
    const register unsigned short int CALH2 = 2;
    sbit  CALH2_bit at DFLLRC32M_CALB.B2;
    const register unsigned short int CALH3 = 3;
    sbit  CALH3_bit at DFLLRC32M_CALB.B3;
    const register unsigned short int CALH4 = 4;
    sbit  CALH4_bit at DFLLRC32M_CALB.B4;
    const register unsigned short int CALH5 = 5;
    sbit  CALH5_bit at DFLLRC32M_CALB.B5;

sfr data unsigned char volatile DFLLRC32M_COMP0           absolute 0x0064;
sfr data unsigned char volatile DFLLRC32M_COMP1           absolute 0x0065;
sfr data unsigned char volatile DFLLRC32M_COMP2           absolute 0x0066;
sfr data unsigned char volatile DFLLRC2M_CTRL             absolute 0x0068;
    sbit  ENABLE_DFLLRC2M_CTRL_bit at DFLLRC2M_CTRL.B0;

sfr data unsigned char volatile DFLLRC2M_CALA             absolute 0x006A;
    sbit  CALL0_DFLLRC2M_CALA_bit at DFLLRC2M_CALA.B0;
    sbit  CALL1_DFLLRC2M_CALA_bit at DFLLRC2M_CALA.B1;
    sbit  CALL2_DFLLRC2M_CALA_bit at DFLLRC2M_CALA.B2;
    sbit  CALL3_DFLLRC2M_CALA_bit at DFLLRC2M_CALA.B3;
    sbit  CALL4_DFLLRC2M_CALA_bit at DFLLRC2M_CALA.B4;
    sbit  CALL5_DFLLRC2M_CALA_bit at DFLLRC2M_CALA.B5;
    sbit  CALL6_DFLLRC2M_CALA_bit at DFLLRC2M_CALA.B6;

sfr data unsigned char volatile DFLLRC2M_CALB             absolute 0x006B;
    sbit  CALH0_DFLLRC2M_CALB_bit at DFLLRC2M_CALB.B0;
    sbit  CALH1_DFLLRC2M_CALB_bit at DFLLRC2M_CALB.B1;
    sbit  CALH2_DFLLRC2M_CALB_bit at DFLLRC2M_CALB.B2;
    sbit  CALH3_DFLLRC2M_CALB_bit at DFLLRC2M_CALB.B3;
    sbit  CALH4_DFLLRC2M_CALB_bit at DFLLRC2M_CALB.B4;
    sbit  CALH5_DFLLRC2M_CALB_bit at DFLLRC2M_CALB.B5;

sfr data unsigned char volatile DFLLRC2M_COMP0            absolute 0x006C;
sfr data unsigned char volatile DFLLRC2M_COMP1            absolute 0x006D;
sfr data unsigned char volatile DFLLRC2M_COMP2            absolute 0x006E;
sfr data unsigned char volatile RST_STATUS                absolute 0x0078;
    const register unsigned short int SDRF = 6;
    sbit  SDRF_bit at RST_STATUS.B6;
    const register unsigned short int SRF = 5;
    sbit  SRF_bit at RST_STATUS.B5;
    const register unsigned short int PDIRF = 4;
    sbit  PDIRF_bit at RST_STATUS.B4;
    const register unsigned short int WDRF = 3;
    sbit  WDRF_bit at RST_STATUS.B3;
    const register unsigned short int BORF = 2;
    sbit  BORF_bit at RST_STATUS.B2;
    const register unsigned short int EXTRF = 1;
    sbit  EXTRF_bit at RST_STATUS.B1;
    const register unsigned short int PORF = 0;
    sbit  PORF_bit at RST_STATUS.B0;

sfr data unsigned char volatile RST_CTRL                  absolute 0x0079;
    const register unsigned short int SWRST = 0;
    sbit  SWRST_bit at RST_CTRL.B0;

sfr data unsigned char volatile WDT_CTRL                  absolute 0x0080;
    const register unsigned short int PER0 = 2;
    sbit  PER0_bit at WDT_CTRL.B2;
    const register unsigned short int PER1 = 3;
    sbit  PER1_bit at WDT_CTRL.B3;
    const register unsigned short int PER2 = 4;
    sbit  PER2_bit at WDT_CTRL.B4;
    const register unsigned short int PER3 = 5;
    sbit  PER3_bit at WDT_CTRL.B5;
    sbit  ENABLE_WDT_CTRL_bit at WDT_CTRL.B1;
    const register unsigned short int CEN = 0;
    sbit  CEN_bit at WDT_CTRL.B0;

sfr data unsigned char volatile WDT_WINCTRL               absolute 0x0081;
    const register unsigned short int WPER0 = 2;
    sbit  WPER0_bit at WDT_WINCTRL.B2;
    const register unsigned short int WPER1 = 3;
    sbit  WPER1_bit at WDT_WINCTRL.B3;
    const register unsigned short int WPER2 = 4;
    sbit  WPER2_bit at WDT_WINCTRL.B4;
    const register unsigned short int WPER3 = 5;
    sbit  WPER3_bit at WDT_WINCTRL.B5;
    const register unsigned short int WEN = 1;
    sbit  WEN_bit at WDT_WINCTRL.B1;
    const register unsigned short int WCEN = 0;
    sbit  WCEN_bit at WDT_WINCTRL.B0;

sfr data unsigned char volatile WDT_STATUS                absolute 0x0082;
    const register unsigned short int SYNCBUSY = 0;
    sbit  SYNCBUSY_bit at WDT_STATUS.B0;

sfr data unsigned char volatile MCU_DEVID0                absolute 0x0090;
sfr data unsigned char volatile MCU_DEVID1                absolute 0x0091;
sfr data unsigned char volatile MCU_DEVID2                absolute 0x0092;
sfr data unsigned char volatile MCU_REVID                 absolute 0x0093;
sfr data unsigned char volatile MCU_JTAGUID               absolute 0x0094;
sfr data unsigned char volatile MCU_MCUCR                 absolute 0x0096;
    const register unsigned short int JTAGD = 0;
    sbit  JTAGD_bit at MCU_MCUCR.B0;

sfr data unsigned char volatile MCU_EVSYSLOCK             absolute 0x0098;
    const register unsigned short int EVSYS1LOCK = 4;
    sbit  EVSYS1LOCK_bit at MCU_EVSYSLOCK.B4;
    const register unsigned short int EVSYS0LOCK = 0;
    sbit  EVSYS0LOCK_bit at MCU_EVSYSLOCK.B0;

sfr data unsigned char volatile MCU_AWEXLOCK              absolute 0x0099;
    const register unsigned short int AWEXELOCK = 2;
    sbit  AWEXELOCK_bit at MCU_AWEXLOCK.B2;
    const register unsigned short int AWEXCLOCK = 0;
    sbit  AWEXCLOCK_bit at MCU_AWEXLOCK.B0;

sfr data unsigned char volatile PMIC_STATUS               absolute 0x00A0;
    const register unsigned short int NMIEX = 7;
    sbit  NMIEX_bit at PMIC_STATUS.B7;
    const register unsigned short int HILVLEX = 2;
    sbit  HILVLEX_bit at PMIC_STATUS.B2;
    const register unsigned short int MEDLVLEX = 1;
    sbit  MEDLVLEX_bit at PMIC_STATUS.B1;
    const register unsigned short int LOLVLEX = 0;
    sbit  LOLVLEX_bit at PMIC_STATUS.B0;

sfr data unsigned char volatile PMIC_INTPRI               absolute 0x00A1;
    const register unsigned short int INTPRI0 = 0;
    sbit  INTPRI0_bit at PMIC_INTPRI.B0;
    const register unsigned short int INTPRI1 = 1;
    sbit  INTPRI1_bit at PMIC_INTPRI.B1;
    const register unsigned short int INTPRI2 = 2;
    sbit  INTPRI2_bit at PMIC_INTPRI.B2;
    const register unsigned short int INTPRI3 = 3;
    sbit  INTPRI3_bit at PMIC_INTPRI.B3;
    const register unsigned short int INTPRI4 = 4;
    sbit  INTPRI4_bit at PMIC_INTPRI.B4;
    const register unsigned short int INTPRI5 = 5;
    sbit  INTPRI5_bit at PMIC_INTPRI.B5;
    const register unsigned short int INTPRI6 = 6;
    sbit  INTPRI6_bit at PMIC_INTPRI.B6;
    const register unsigned short int INTPRI7 = 7;
    sbit  INTPRI7_bit at PMIC_INTPRI.B7;

sfr data unsigned char volatile PMIC_CTRL                 absolute 0x00A2;
    const register unsigned short int RREN = 7;
    sbit  RREN_bit at PMIC_CTRL.B7;
    const register unsigned short int IVSEL = 6;
    sbit  IVSEL_bit at PMIC_CTRL.B6;
    const register unsigned short int HILVLEN = 2;
    sbit  HILVLEN_bit at PMIC_CTRL.B2;
    const register unsigned short int MEDLVLEN = 1;
    sbit  MEDLVLEN_bit at PMIC_CTRL.B1;
    const register unsigned short int LOLVLEN = 0;
    sbit  LOLVLEN_bit at PMIC_CTRL.B0;

sfr data unsigned char volatile CRC_CTRL                  absolute 0x00D0;
    const register unsigned short int RESET0 = 6;
    sbit  RESET0_bit at CRC_CTRL.B6;
    const register unsigned short int RESET1 = 7;
    sbit  RESET1_bit at CRC_CTRL.B7;
    const register unsigned short int CRC32 = 5;
    sbit  CRC32_bit at CRC_CTRL.B5;
    const register unsigned short int SOURCE0 = 0;
    sbit  SOURCE0_bit at CRC_CTRL.B0;
    const register unsigned short int SOURCE1 = 1;
    sbit  SOURCE1_bit at CRC_CTRL.B1;
    const register unsigned short int SOURCE2 = 2;
    sbit  SOURCE2_bit at CRC_CTRL.B2;
    const register unsigned short int SOURCE3 = 3;
    sbit  SOURCE3_bit at CRC_CTRL.B3;

sfr data unsigned char volatile CRC_STATUS                absolute 0x00D1;
    const register unsigned short int ZERO = 1;
    sbit  ZERO_bit at CRC_STATUS.B1;
    const register unsigned short int BUSY = 0;
    sbit  BUSY_bit at CRC_STATUS.B0;

sfr data unsigned char volatile CRC_DATAIN                absolute 0x00D3;
sfr data unsigned char volatile CRC_CHECKSUM0             absolute 0x00D4;
sfr data unsigned char volatile CRC_CHECKSUM1             absolute 0x00D5;
sfr data unsigned char volatile CRC_CHECKSUM2             absolute 0x00D6;
sfr data unsigned char volatile CRC_CHECKSUM3             absolute 0x00D7;
sfr data unsigned char volatile EVSYS_CH0MUX              absolute 0x0180;
    const register unsigned short int CHMUX0 = 0;
    sbit  CHMUX0_bit at EVSYS_CH0MUX.B0;
    const register unsigned short int CHMUX1 = 1;
    sbit  CHMUX1_bit at EVSYS_CH0MUX.B1;
    const register unsigned short int CHMUX2 = 2;
    sbit  CHMUX2_bit at EVSYS_CH0MUX.B2;
    const register unsigned short int CHMUX3 = 3;
    sbit  CHMUX3_bit at EVSYS_CH0MUX.B3;
    const register unsigned short int CHMUX4 = 4;
    sbit  CHMUX4_bit at EVSYS_CH0MUX.B4;
    const register unsigned short int CHMUX5 = 5;
    sbit  CHMUX5_bit at EVSYS_CH0MUX.B5;
    const register unsigned short int CHMUX6 = 6;
    sbit  CHMUX6_bit at EVSYS_CH0MUX.B6;
    const register unsigned short int CHMUX7 = 7;
    sbit  CHMUX7_bit at EVSYS_CH0MUX.B7;

sfr data unsigned char volatile EVSYS_CH1MUX              absolute 0x0181;
    sbit  CHMUX0_EVSYS_CH1MUX_bit at EVSYS_CH1MUX.B0;
    sbit  CHMUX1_EVSYS_CH1MUX_bit at EVSYS_CH1MUX.B1;
    sbit  CHMUX2_EVSYS_CH1MUX_bit at EVSYS_CH1MUX.B2;
    sbit  CHMUX3_EVSYS_CH1MUX_bit at EVSYS_CH1MUX.B3;
    sbit  CHMUX4_EVSYS_CH1MUX_bit at EVSYS_CH1MUX.B4;
    sbit  CHMUX5_EVSYS_CH1MUX_bit at EVSYS_CH1MUX.B5;
    sbit  CHMUX6_EVSYS_CH1MUX_bit at EVSYS_CH1MUX.B6;
    sbit  CHMUX7_EVSYS_CH1MUX_bit at EVSYS_CH1MUX.B7;

sfr data unsigned char volatile EVSYS_CH2MUX              absolute 0x0182;
    sbit  CHMUX0_EVSYS_CH2MUX_bit at EVSYS_CH2MUX.B0;
    sbit  CHMUX1_EVSYS_CH2MUX_bit at EVSYS_CH2MUX.B1;
    sbit  CHMUX2_EVSYS_CH2MUX_bit at EVSYS_CH2MUX.B2;
    sbit  CHMUX3_EVSYS_CH2MUX_bit at EVSYS_CH2MUX.B3;
    sbit  CHMUX4_EVSYS_CH2MUX_bit at EVSYS_CH2MUX.B4;
    sbit  CHMUX5_EVSYS_CH2MUX_bit at EVSYS_CH2MUX.B5;
    sbit  CHMUX6_EVSYS_CH2MUX_bit at EVSYS_CH2MUX.B6;
    sbit  CHMUX7_EVSYS_CH2MUX_bit at EVSYS_CH2MUX.B7;

sfr data unsigned char volatile EVSYS_CH3MUX              absolute 0x0183;
    sbit  CHMUX0_EVSYS_CH3MUX_bit at EVSYS_CH3MUX.B0;
    sbit  CHMUX1_EVSYS_CH3MUX_bit at EVSYS_CH3MUX.B1;
    sbit  CHMUX2_EVSYS_CH3MUX_bit at EVSYS_CH3MUX.B2;
    sbit  CHMUX3_EVSYS_CH3MUX_bit at EVSYS_CH3MUX.B3;
    sbit  CHMUX4_EVSYS_CH3MUX_bit at EVSYS_CH3MUX.B4;
    sbit  CHMUX5_EVSYS_CH3MUX_bit at EVSYS_CH3MUX.B5;
    sbit  CHMUX6_EVSYS_CH3MUX_bit at EVSYS_CH3MUX.B6;
    sbit  CHMUX7_EVSYS_CH3MUX_bit at EVSYS_CH3MUX.B7;

sfr data unsigned char volatile EVSYS_CH0CTRL             absolute 0x0188;
    const register unsigned short int QDIRM0 = 5;
    sbit  QDIRM0_bit at EVSYS_CH0CTRL.B5;
    const register unsigned short int QDIRM1 = 6;
    sbit  QDIRM1_bit at EVSYS_CH0CTRL.B6;
    const register unsigned short int QDIEN = 4;
    sbit  QDIEN_bit at EVSYS_CH0CTRL.B4;
    const register unsigned short int QDEN = 3;
    sbit  QDEN_bit at EVSYS_CH0CTRL.B3;
    const register unsigned short int DIGFILT0 = 0;
    sbit  DIGFILT0_bit at EVSYS_CH0CTRL.B0;
    const register unsigned short int DIGFILT1 = 1;
    sbit  DIGFILT1_bit at EVSYS_CH0CTRL.B1;
    const register unsigned short int DIGFILT2 = 2;
    sbit  DIGFILT2_bit at EVSYS_CH0CTRL.B2;

sfr data unsigned char volatile EVSYS_CH1CTRL             absolute 0x0189;
    sbit  DIGFILT0_EVSYS_CH1CTRL_bit at EVSYS_CH1CTRL.B0;
    sbit  DIGFILT1_EVSYS_CH1CTRL_bit at EVSYS_CH1CTRL.B1;
    sbit  DIGFILT2_EVSYS_CH1CTRL_bit at EVSYS_CH1CTRL.B2;

sfr data unsigned char volatile EVSYS_CH2CTRL             absolute 0x018A;
    sbit  DIGFILT0_EVSYS_CH2CTRL_bit at EVSYS_CH2CTRL.B0;
    sbit  DIGFILT1_EVSYS_CH2CTRL_bit at EVSYS_CH2CTRL.B1;
    sbit  DIGFILT2_EVSYS_CH2CTRL_bit at EVSYS_CH2CTRL.B2;

sfr data unsigned char volatile EVSYS_CH3CTRL             absolute 0x018B;
    sbit  DIGFILT0_EVSYS_CH3CTRL_bit at EVSYS_CH3CTRL.B0;
    sbit  DIGFILT1_EVSYS_CH3CTRL_bit at EVSYS_CH3CTRL.B1;
    sbit  DIGFILT2_EVSYS_CH3CTRL_bit at EVSYS_CH3CTRL.B2;

sfr data unsigned char volatile EVSYS_STROBE              absolute 0x0190;
sfr data unsigned char volatile EVSYS_DATA                absolute 0x0191;
sfr data unsigned char volatile NVM_ADDR0                 absolute 0x01C0;
sfr data unsigned char volatile NVM_ADDR1                 absolute 0x01C1;
sfr data unsigned char volatile NVM_ADDR2                 absolute 0x01C2;
sfr data unsigned char volatile NVM_DATA0                 absolute 0x01C4;
sfr data unsigned char volatile NVM_DATA1                 absolute 0x01C5;
sfr data unsigned char volatile NVM_DATA2                 absolute 0x01C6;
sfr data unsigned char volatile NVM_CMD                   absolute 0x01CA;
    const register unsigned short int CMD0 = 0;
    sbit  CMD0_bit at NVM_CMD.B0;
    const register unsigned short int CMD1 = 1;
    sbit  CMD1_bit at NVM_CMD.B1;
    const register unsigned short int CMD2 = 2;
    sbit  CMD2_bit at NVM_CMD.B2;
    const register unsigned short int CMD3 = 3;
    sbit  CMD3_bit at NVM_CMD.B3;
    const register unsigned short int CMD4 = 4;
    sbit  CMD4_bit at NVM_CMD.B4;
    const register unsigned short int CMD5 = 5;
    sbit  CMD5_bit at NVM_CMD.B5;
    const register unsigned short int CMD6 = 6;
    sbit  CMD6_bit at NVM_CMD.B6;
    const register unsigned short int CMD7 = 7;
    sbit  CMD7_bit at NVM_CMD.B7;

sfr data unsigned char volatile NVM_CTRLA                 absolute 0x01CB;
    const register unsigned short int CMDEX = 0;
    sbit  CMDEX_bit at NVM_CTRLA.B0;

sfr data unsigned char volatile NVM_CTRLB                 absolute 0x01CC;
    const register unsigned short int EEMAPEN = 3;
    sbit  EEMAPEN_bit at NVM_CTRLB.B3;
    const register unsigned short int FPRM = 2;
    sbit  FPRM_bit at NVM_CTRLB.B2;
    const register unsigned short int EPRM = 1;
    sbit  EPRM_bit at NVM_CTRLB.B1;
    const register unsigned short int SPMLOCK = 0;
    sbit  SPMLOCK_bit at NVM_CTRLB.B0;

sfr data unsigned char volatile NVM_INTCTRL               absolute 0x01CD;
    const register unsigned short int SPMLVL0 = 2;
    sbit  SPMLVL0_bit at NVM_INTCTRL.B2;
    const register unsigned short int SPMLVL1 = 3;
    sbit  SPMLVL1_bit at NVM_INTCTRL.B3;
    const register unsigned short int EELVL0 = 0;
    sbit  EELVL0_bit at NVM_INTCTRL.B0;
    const register unsigned short int EELVL1 = 1;
    sbit  EELVL1_bit at NVM_INTCTRL.B1;

sfr data unsigned char volatile NVM_STATUS                absolute 0x01CF;
    const register unsigned short int NVMBUSY = 7;
    sbit  NVMBUSY_bit at NVM_STATUS.B7;
    const register unsigned short int FBUSY = 6;
    sbit  FBUSY_bit at NVM_STATUS.B6;
    const register unsigned short int EELOAD = 1;
    sbit  EELOAD_bit at NVM_STATUS.B1;
    const register unsigned short int FLOAD = 0;
    sbit  FLOAD_bit at NVM_STATUS.B0;

sfr data unsigned char volatile NVM_LOCKBITS              absolute 0x01D0;
    const register unsigned short int BLBB0 = 6;
    sbit  BLBB0_bit at NVM_LOCKBITS.B6;
    const register unsigned short int BLBB1 = 7;
    sbit  BLBB1_bit at NVM_LOCKBITS.B7;
    const register unsigned short int BLBA0 = 4;
    sbit  BLBA0_bit at NVM_LOCKBITS.B4;
    const register unsigned short int BLBA1 = 5;
    sbit  BLBA1_bit at NVM_LOCKBITS.B5;
    const register unsigned short int BLBAT0 = 2;
    sbit  BLBAT0_bit at NVM_LOCKBITS.B2;
    const register unsigned short int BLBAT1 = 3;
    sbit  BLBAT1_bit at NVM_LOCKBITS.B3;
    const register unsigned short int LB0 = 0;
    sbit  LB0_bit at NVM_LOCKBITS.B0;
    const register unsigned short int LB1 = 1;
    sbit  LB1_bit at NVM_LOCKBITS.B1;

sfr io   unsigned char volatile FUSE_FUSEBYTE0            absolute 0x0000;
    const register unsigned short int USERID0 = 0;
    sbit  USERID0_bit at FUSE_FUSEBYTE0.B0;
    const register unsigned short int USERID1 = 1;
    sbit  USERID1_bit at FUSE_FUSEBYTE0.B1;
    const register unsigned short int USERID2 = 2;
    sbit  USERID2_bit at FUSE_FUSEBYTE0.B2;
    const register unsigned short int USERID3 = 3;
    sbit  USERID3_bit at FUSE_FUSEBYTE0.B3;
    const register unsigned short int USERID4 = 4;
    sbit  USERID4_bit at FUSE_FUSEBYTE0.B4;
    const register unsigned short int USERID5 = 5;
    sbit  USERID5_bit at FUSE_FUSEBYTE0.B5;
    const register unsigned short int USERID6 = 6;
    sbit  USERID6_bit at FUSE_FUSEBYTE0.B6;
    const register unsigned short int USERID7 = 7;
    sbit  USERID7_bit at FUSE_FUSEBYTE0.B7;

sfr io   unsigned char volatile FUSE_FUSEBYTE1            absolute 0x0001;
    const register unsigned short int WDWP0 = 4;
    sbit  WDWP0_bit at FUSE_FUSEBYTE1.B4;
    const register unsigned short int WDWP1 = 5;
    sbit  WDWP1_bit at FUSE_FUSEBYTE1.B5;
    const register unsigned short int WDWP2 = 6;
    sbit  WDWP2_bit at FUSE_FUSEBYTE1.B6;
    const register unsigned short int WDWP3 = 7;
    sbit  WDWP3_bit at FUSE_FUSEBYTE1.B7;
    const register unsigned short int WDP0 = 0;
    sbit  WDP0_bit at FUSE_FUSEBYTE1.B0;
    const register unsigned short int WDP1 = 1;
    sbit  WDP1_bit at FUSE_FUSEBYTE1.B1;
    const register unsigned short int WDP2 = 2;
    sbit  WDP2_bit at FUSE_FUSEBYTE1.B2;
    const register unsigned short int WDP3 = 3;
    sbit  WDP3_bit at FUSE_FUSEBYTE1.B3;

sfr io   unsigned char volatile FUSE_FUSEBYTE2            absolute 0x0002;
    const register unsigned short int DVSDON = 7;
    sbit  DVSDON_bit at FUSE_FUSEBYTE2.B7;
    const register unsigned short int BOOTRST = 6;
    sbit  BOOTRST_bit at FUSE_FUSEBYTE2.B6;
    const register unsigned short int TOSCSEL = 5;
    sbit  TOSCSEL_bit at FUSE_FUSEBYTE2.B5;
    const register unsigned short int BODPD0 = 0;
    sbit  BODPD0_bit at FUSE_FUSEBYTE2.B0;
    const register unsigned short int BODPD1 = 1;
    sbit  BODPD1_bit at FUSE_FUSEBYTE2.B1;

sfr io   unsigned char volatile FUSE_FUSEBYTE4            absolute 0x0004;
    const register unsigned short int RSTDISBL = 4;
    sbit  RSTDISBL_bit at FUSE_FUSEBYTE4.B4;
    const register unsigned short int SUT0 = 2;
    sbit  SUT0_bit at FUSE_FUSEBYTE4.B2;
    const register unsigned short int SUT1 = 3;
    sbit  SUT1_bit at FUSE_FUSEBYTE4.B3;
    const register unsigned short int WDLOCK = 1;
    sbit  WDLOCK_bit at FUSE_FUSEBYTE4.B1;

sfr io   unsigned char volatile FUSE_FUSEBYTE5            absolute 0x0005;
    const register unsigned short int BODACT0 = 4;
    sbit  BODACT0_bit at FUSE_FUSEBYTE5.B4;
    const register unsigned short int BODACT1 = 5;
    sbit  BODACT1_bit at FUSE_FUSEBYTE5.B5;
    const register unsigned short int EESAVE = 3;
    sbit  EESAVE_bit at FUSE_FUSEBYTE5.B3;
    const register unsigned short int BODLVL0 = 0;
    sbit  BODLVL0_bit at FUSE_FUSEBYTE5.B0;
    const register unsigned short int BODLVL1 = 1;
    sbit  BODLVL1_bit at FUSE_FUSEBYTE5.B1;
    const register unsigned short int BODLVL2 = 2;
    sbit  BODLVL2_bit at FUSE_FUSEBYTE5.B2;

sfr io   unsigned char volatile LOCKBIT_LOCKBITS          absolute 0x0000;
    sbit  BLBB0_LOCKBIT_LOCKBITS_bit at LOCKBIT_LOCKBITS.B6;
    sbit  BLBB1_LOCKBIT_LOCKBITS_bit at LOCKBIT_LOCKBITS.B7;
    sbit  BLBA0_LOCKBIT_LOCKBITS_bit at LOCKBIT_LOCKBITS.B4;
    sbit  BLBA1_LOCKBIT_LOCKBITS_bit at LOCKBIT_LOCKBITS.B5;
    sbit  BLBAT0_LOCKBIT_LOCKBITS_bit at LOCKBIT_LOCKBITS.B2;
    sbit  BLBAT1_LOCKBIT_LOCKBITS_bit at LOCKBIT_LOCKBITS.B3;
    sbit  LB0_LOCKBIT_LOCKBITS_bit at LOCKBIT_LOCKBITS.B0;
    sbit  LB1_LOCKBIT_LOCKBITS_bit at LOCKBIT_LOCKBITS.B1;

sfr io   unsigned char volatile PROD_SIGNATURES_RCOSC2M   absolute 0x0000;
sfr io   unsigned char volatile PROD_SIGNATURES_RCOSC32K  absolute 0x0002;
sfr io   unsigned char volatile PROD_SIGNATURES_RCOSC32M  absolute 0x0003;
sfr io   unsigned char volatile PROD_SIGNATURES_LOTNUM0   absolute 0x0008;
sfr io   unsigned char volatile PROD_SIGNATURES_LOTNUM1   absolute 0x0009;
sfr io   unsigned char volatile PROD_SIGNATURES_LOTNUM2   absolute 0x000A;
sfr io   unsigned char volatile PROD_SIGNATURES_LOTNUM3   absolute 0x000B;
sfr io   unsigned char volatile PROD_SIGNATURES_LOTNUM4   absolute 0x000C;
sfr io   unsigned char volatile PROD_SIGNATURES_LOTNUM5   absolute 0x000D;
sfr io   unsigned char volatile PROD_SIGNATURES_WAFNUM    absolute 0x0010;
sfr io   unsigned char volatile PROD_SIGNATURES_COORDX0   absolute 0x0012;
sfr io   unsigned char volatile PROD_SIGNATURES_COORDX1   absolute 0x0013;
sfr io   unsigned char volatile PROD_SIGNATURES_COORDY0   absolute 0x0014;
sfr io   unsigned char volatile PROD_SIGNATURES_COORDY1   absolute 0x0015;
sfr io   unsigned char volatile PROD_SIGNATURES_ADCACAL0  absolute 0x0020;
sfr io   unsigned char volatile PROD_SIGNATURES_ADCACAL1  absolute 0x0021;
sfr io   unsigned char volatile PROD_SIGNATURES_ADCBCAL0  absolute 0x0024;
sfr io   unsigned char volatile PROD_SIGNATURES_ADCBCAL1  absolute 0x0025;
sfr io   unsigned char volatile PROD_SIGNATURES_TEMPSENSE0 absolute 0x002E;
sfr io   unsigned char volatile PROD_SIGNATURES_TEMPSENSE1 absolute 0x002F;
sfr data unsigned char volatile ACA_AC0CTRL               absolute 0x0380;
    const register unsigned short int INTMODE0 = 6;
    sbit  INTMODE0_bit at ACA_AC0CTRL.B6;
    const register unsigned short int INTMODE1 = 7;
    sbit  INTMODE1_bit at ACA_AC0CTRL.B7;
    const register unsigned short int INTLVL0 = 4;
    sbit  INTLVL0_bit at ACA_AC0CTRL.B4;
    const register unsigned short int INTLVL1 = 5;
    sbit  INTLVL1_bit at ACA_AC0CTRL.B5;
    const register unsigned short int HSMODE = 3;
    sbit  HSMODE_bit at ACA_AC0CTRL.B3;
    const register unsigned short int HYSMODE0 = 1;
    sbit  HYSMODE0_bit at ACA_AC0CTRL.B1;
    const register unsigned short int HYSMODE1 = 2;
    sbit  HYSMODE1_bit at ACA_AC0CTRL.B2;
    sbit  ENABLE_ACA_AC0CTRL_bit at ACA_AC0CTRL.B0;

sfr data unsigned char volatile ACA_AC1CTRL               absolute 0x0381;
    sbit  INTMODE0_ACA_AC1CTRL_bit at ACA_AC1CTRL.B6;
    sbit  INTMODE1_ACA_AC1CTRL_bit at ACA_AC1CTRL.B7;
    sbit  INTLVL0_ACA_AC1CTRL_bit at ACA_AC1CTRL.B4;
    sbit  INTLVL1_ACA_AC1CTRL_bit at ACA_AC1CTRL.B5;
    sbit  HSMODE_ACA_AC1CTRL_bit at ACA_AC1CTRL.B3;
    sbit  HYSMODE0_ACA_AC1CTRL_bit at ACA_AC1CTRL.B1;
    sbit  HYSMODE1_ACA_AC1CTRL_bit at ACA_AC1CTRL.B2;
    sbit  ENABLE_ACA_AC1CTRL_bit at ACA_AC1CTRL.B0;

sfr data unsigned char volatile ACA_AC0MUXCTRL            absolute 0x0382;
    const register unsigned short int MUXPOS0 = 3;
    sbit  MUXPOS0_bit at ACA_AC0MUXCTRL.B3;
    const register unsigned short int MUXPOS1 = 4;
    sbit  MUXPOS1_bit at ACA_AC0MUXCTRL.B4;
    const register unsigned short int MUXPOS2 = 5;
    sbit  MUXPOS2_bit at ACA_AC0MUXCTRL.B5;
    const register unsigned short int MUXNEG0 = 0;
    sbit  MUXNEG0_bit at ACA_AC0MUXCTRL.B0;
    const register unsigned short int MUXNEG1 = 1;
    sbit  MUXNEG1_bit at ACA_AC0MUXCTRL.B1;
    const register unsigned short int MUXNEG2 = 2;
    sbit  MUXNEG2_bit at ACA_AC0MUXCTRL.B2;

sfr data unsigned char volatile ACA_AC1MUXCTRL            absolute 0x0383;
    sbit  MUXPOS0_ACA_AC1MUXCTRL_bit at ACA_AC1MUXCTRL.B3;
    sbit  MUXPOS1_ACA_AC1MUXCTRL_bit at ACA_AC1MUXCTRL.B4;
    sbit  MUXPOS2_ACA_AC1MUXCTRL_bit at ACA_AC1MUXCTRL.B5;
    sbit  MUXNEG0_ACA_AC1MUXCTRL_bit at ACA_AC1MUXCTRL.B0;
    sbit  MUXNEG1_ACA_AC1MUXCTRL_bit at ACA_AC1MUXCTRL.B1;
    sbit  MUXNEG2_ACA_AC1MUXCTRL_bit at ACA_AC1MUXCTRL.B2;

sfr data unsigned char volatile ACA_CTRLA                 absolute 0x0384;
    const register unsigned short int AC0OUT = 0;
    sbit  AC0OUT_bit at ACA_CTRLA.B0;

sfr data unsigned char volatile ACA_CTRLB                 absolute 0x0385;
    const register unsigned short int SCALEFAC0 = 0;
    sbit  SCALEFAC0_bit at ACA_CTRLB.B0;
    const register unsigned short int SCALEFAC1 = 1;
    sbit  SCALEFAC1_bit at ACA_CTRLB.B1;
    const register unsigned short int SCALEFAC2 = 2;
    sbit  SCALEFAC2_bit at ACA_CTRLB.B2;
    const register unsigned short int SCALEFAC3 = 3;
    sbit  SCALEFAC3_bit at ACA_CTRLB.B3;
    const register unsigned short int SCALEFAC4 = 4;
    sbit  SCALEFAC4_bit at ACA_CTRLB.B4;
    const register unsigned short int SCALEFAC5 = 5;
    sbit  SCALEFAC5_bit at ACA_CTRLB.B5;

sfr data unsigned char volatile ACA_WINCTRL               absolute 0x0386;
    sbit  WEN_ACA_WINCTRL_bit at ACA_WINCTRL.B4;
    const register unsigned short int WINTMODE0 = 2;
    sbit  WINTMODE0_bit at ACA_WINCTRL.B2;
    const register unsigned short int WINTMODE1 = 3;
    sbit  WINTMODE1_bit at ACA_WINCTRL.B3;
    const register unsigned short int WINTLVL0 = 0;
    sbit  WINTLVL0_bit at ACA_WINCTRL.B0;
    const register unsigned short int WINTLVL1 = 1;
    sbit  WINTLVL1_bit at ACA_WINCTRL.B1;

sfr data unsigned char volatile ACA_STATUS                absolute 0x0387;
    const register unsigned short int WSTATE0 = 6;
    sbit  WSTATE0_bit at ACA_STATUS.B6;
    const register unsigned short int WSTATE1 = 7;
    sbit  WSTATE1_bit at ACA_STATUS.B7;
    const register unsigned short int AC1STATE = 5;
    sbit  AC1STATE_bit at ACA_STATUS.B5;
    const register unsigned short int AC0STATE = 4;
    sbit  AC0STATE_bit at ACA_STATUS.B4;
    const register unsigned short int WIF = 2;
    sbit  WIF_bit at ACA_STATUS.B2;
    const register unsigned short int AC1IF = 1;
    sbit  AC1IF_bit at ACA_STATUS.B1;
    const register unsigned short int AC0IF = 0;
    sbit  AC0IF_bit at ACA_STATUS.B0;

sfr data unsigned char volatile ADCA_CTRLA                absolute 0x0200;
    const register unsigned short int CH0START = 2;
    sbit  CH0START_bit at ADCA_CTRLA.B2;
    const register unsigned short int FLUSH = 1;
    sbit  FLUSH_bit at ADCA_CTRLA.B1;
    sbit  ENABLE_ADCA_CTRLA_bit at ADCA_CTRLA.B0;

sfr data unsigned char volatile ADCA_CTRLB                absolute 0x0201;
    const register unsigned short int CURRLIMIT0 = 5;
    sbit  CURRLIMIT0_bit at ADCA_CTRLB.B5;
    const register unsigned short int CURRLIMIT1 = 6;
    sbit  CURRLIMIT1_bit at ADCA_CTRLB.B6;
    const register unsigned short int CONMODE = 4;
    sbit  CONMODE_bit at ADCA_CTRLB.B4;
    const register unsigned short int FREERUN = 3;
    sbit  FREERUN_bit at ADCA_CTRLB.B3;
    const register unsigned short int RESOLUTION0 = 1;
    sbit  RESOLUTION0_bit at ADCA_CTRLB.B1;
    const register unsigned short int RESOLUTION1 = 2;
    sbit  RESOLUTION1_bit at ADCA_CTRLB.B2;

sfr data unsigned char volatile ADCA_REFCTRL              absolute 0x0202;
    const register unsigned short int REFSEL0 = 4;
    sbit  REFSEL0_bit at ADCA_REFCTRL.B4;
    const register unsigned short int REFSEL1 = 5;
    sbit  REFSEL1_bit at ADCA_REFCTRL.B5;
    const register unsigned short int REFSEL2 = 6;
    sbit  REFSEL2_bit at ADCA_REFCTRL.B6;
    const register unsigned short int BANDGAP = 1;
    sbit  BANDGAP_bit at ADCA_REFCTRL.B1;
    const register unsigned short int TEMPREF = 0;
    sbit  TEMPREF_bit at ADCA_REFCTRL.B0;

sfr data unsigned char volatile ADCA_EVCTRL               absolute 0x0203;
    const register unsigned short int EVSEL0 = 3;
    sbit  EVSEL0_bit at ADCA_EVCTRL.B3;
    const register unsigned short int EVSEL1 = 4;
    sbit  EVSEL1_bit at ADCA_EVCTRL.B4;
    const register unsigned short int EVACT0 = 0;
    sbit  EVACT0_bit at ADCA_EVCTRL.B0;
    const register unsigned short int EVACT1 = 1;
    sbit  EVACT1_bit at ADCA_EVCTRL.B1;
    const register unsigned short int EVACT2 = 2;
    sbit  EVACT2_bit at ADCA_EVCTRL.B2;

sfr data unsigned char volatile ADCA_PRESCALER            absolute 0x0204;
    const register unsigned short int PRESCALER0 = 0;
    sbit  PRESCALER0_bit at ADCA_PRESCALER.B0;
    const register unsigned short int PRESCALER1 = 1;
    sbit  PRESCALER1_bit at ADCA_PRESCALER.B1;
    const register unsigned short int PRESCALER2 = 2;
    sbit  PRESCALER2_bit at ADCA_PRESCALER.B2;

sfr data unsigned char volatile ADCA_INTFLAGS             absolute 0x0206;
    const register unsigned short int CH0IF = 0;
    sbit  CH0IF_bit at ADCA_INTFLAGS.B0;

sfr data unsigned char volatile ADCA_TEMP                 absolute 0x0207;
sfr data unsigned int  volatile ADCA_CAL                  absolute 0x020C;
sfr data unsigned int  volatile ADCA_CH0RES               absolute 0x0210;
sfr data unsigned char volatile ADCA_CH0RESL              absolute 0x0210;
sfr data unsigned char volatile ADCA_CH0RESH              absolute 0x0211;
sfr data unsigned int  volatile ADCA_CMP                  absolute 0x0218;
sfr data unsigned char volatile ADCA_CH0_CTRL             absolute 0x0220;
    const register unsigned short int START = 7;
    sbit  START_bit at ADCA_CH0_CTRL.B7;
    const register unsigned short int GAIN0 = 2;
    sbit  GAIN0_bit at ADCA_CH0_CTRL.B2;
    const register unsigned short int GAIN1 = 3;
    sbit  GAIN1_bit at ADCA_CH0_CTRL.B3;
    const register unsigned short int GAIN2 = 4;
    sbit  GAIN2_bit at ADCA_CH0_CTRL.B4;
    const register unsigned short int INPUTMODE0 = 0;
    sbit  INPUTMODE0_bit at ADCA_CH0_CTRL.B0;
    const register unsigned short int INPUTMODE1 = 1;
    sbit  INPUTMODE1_bit at ADCA_CH0_CTRL.B1;

sfr data unsigned char volatile ADCA_CH0_MUXCTRL          absolute 0x0221;
    sbit  MUXPOS0_ADCA_CH0_MUXCTRL_bit at ADCA_CH0_MUXCTRL.B3;
    sbit  MUXPOS1_ADCA_CH0_MUXCTRL_bit at ADCA_CH0_MUXCTRL.B4;
    sbit  MUXPOS2_ADCA_CH0_MUXCTRL_bit at ADCA_CH0_MUXCTRL.B5;
    const register unsigned short int MUXPOS3 = 6;
    sbit  MUXPOS3_bit at ADCA_CH0_MUXCTRL.B6;
    const register unsigned short int MUXINT0 = 3;
    sbit  MUXINT0_bit at ADCA_CH0_MUXCTRL.B3;
    const register unsigned short int MUXINT1 = 4;
    sbit  MUXINT1_bit at ADCA_CH0_MUXCTRL.B4;
    const register unsigned short int MUXINT2 = 5;
    sbit  MUXINT2_bit at ADCA_CH0_MUXCTRL.B5;
    const register unsigned short int MUXINT3 = 6;
    sbit  MUXINT3_bit at ADCA_CH0_MUXCTRL.B6;
    sbit  MUXNEG0_ADCA_CH0_MUXCTRL_bit at ADCA_CH0_MUXCTRL.B0;
    sbit  MUXNEG1_ADCA_CH0_MUXCTRL_bit at ADCA_CH0_MUXCTRL.B1;

sfr data unsigned char volatile ADCA_CH0_INTCTRL          absolute 0x0222;
    sbit  INTMODE0_ADCA_CH0_INTCTRL_bit at ADCA_CH0_INTCTRL.B2;
    sbit  INTMODE1_ADCA_CH0_INTCTRL_bit at ADCA_CH0_INTCTRL.B3;
    sbit  INTLVL0_ADCA_CH0_INTCTRL_bit at ADCA_CH0_INTCTRL.B0;
    sbit  INTLVL1_ADCA_CH0_INTCTRL_bit at ADCA_CH0_INTCTRL.B1;

sfr data unsigned char volatile ADCA_CH0_INTFLAGS         absolute 0x0223;
    const register unsigned short int CHIF = 0;
    sbit  CHIF_bit at ADCA_CH0_INTFLAGS.B0;

sfr data unsigned int  volatile ADCA_CH0_RES              absolute 0x0224;
sfr data unsigned char volatile ADCA_CH0_RESL             absolute 0x0224;
sfr data unsigned char volatile ADCA_CH0_RESH             absolute 0x0225;
sfr data unsigned char volatile ADCA_CH0_SCAN             absolute 0x0226;
    const register unsigned short int OFFSET0 = 4;
    sbit  OFFSET0_bit at ADCA_CH0_SCAN.B4;
    const register unsigned short int OFFSET1 = 5;
    sbit  OFFSET1_bit at ADCA_CH0_SCAN.B5;
    const register unsigned short int OFFSET2 = 6;
    sbit  OFFSET2_bit at ADCA_CH0_SCAN.B6;
    const register unsigned short int OFFSET3 = 7;
    sbit  OFFSET3_bit at ADCA_CH0_SCAN.B7;
    const register unsigned short int SCANNUM0 = 0;
    sbit  SCANNUM0_bit at ADCA_CH0_SCAN.B0;
    const register unsigned short int SCANNUM1 = 1;
    sbit  SCANNUM1_bit at ADCA_CH0_SCAN.B1;
    const register unsigned short int SCANNUM2 = 2;
    sbit  SCANNUM2_bit at ADCA_CH0_SCAN.B2;
    const register unsigned short int SCANNUM3 = 3;
    sbit  SCANNUM3_bit at ADCA_CH0_SCAN.B3;

sfr data unsigned char volatile RTC_CTRL                  absolute 0x0400;
    sbit  PRESCALER0_RTC_CTRL_bit at RTC_CTRL.B0;
    sbit  PRESCALER1_RTC_CTRL_bit at RTC_CTRL.B1;
    sbit  PRESCALER2_RTC_CTRL_bit at RTC_CTRL.B2;

sfr data unsigned char volatile RTC_STATUS                absolute 0x0401;
    sbit  SYNCBUSY_RTC_STATUS_bit at RTC_STATUS.B0;

sfr data unsigned char volatile RTC_INTCTRL               absolute 0x0402;
    const register unsigned short int COMPINTLVL0 = 2;
    sbit  COMPINTLVL0_bit at RTC_INTCTRL.B2;
    const register unsigned short int COMPINTLVL1 = 3;
    sbit  COMPINTLVL1_bit at RTC_INTCTRL.B3;
    const register unsigned short int OVFINTLVL0 = 0;
    sbit  OVFINTLVL0_bit at RTC_INTCTRL.B0;
    const register unsigned short int OVFINTLVL1 = 1;
    sbit  OVFINTLVL1_bit at RTC_INTCTRL.B1;

sfr data unsigned char volatile RTC_INTFLAGS              absolute 0x0403;
    const register unsigned short int COMPIF = 1;
    sbit  COMPIF_bit at RTC_INTFLAGS.B1;
    const register unsigned short int OVFIF = 0;
    sbit  OVFIF_bit at RTC_INTFLAGS.B0;

sfr data unsigned char volatile RTC_TEMP                  absolute 0x0404;
sfr data unsigned int  volatile RTC_CNT                   absolute 0x0408;
sfr data unsigned char volatile RTC_CNTL                  absolute 0x0408;
sfr data unsigned char volatile RTC_CNTH                  absolute 0x0409;
sfr data unsigned int  volatile RTC_PER                   absolute 0x040A;
sfr data unsigned char volatile RTC_PERL                  absolute 0x040A;
sfr data unsigned char volatile RTC_PERH                  absolute 0x040B;
sfr data unsigned int  volatile RTC_COMP                  absolute 0x040C;
sfr data unsigned char volatile RTC_COMPL                 absolute 0x040C;
sfr data unsigned char volatile RTC_COMPH                 absolute 0x040D;
sfr data unsigned char volatile TWIC_CTRL                 absolute 0x0480;
    const register unsigned short int SDAHOLD0 = 1;
    sbit  SDAHOLD0_bit at TWIC_CTRL.B1;
    const register unsigned short int SDAHOLD1 = 2;
    sbit  SDAHOLD1_bit at TWIC_CTRL.B2;
    const register unsigned short int EDIEN = 0;
    sbit  EDIEN_bit at TWIC_CTRL.B0;

sfr data unsigned char volatile TWIC_MASTER_CTRLA         absolute 0x0481;
    sbit  INTLVL0_TWIC_MASTER_CTRLA_bit at TWIC_MASTER_CTRLA.B6;
    sbit  INTLVL1_TWIC_MASTER_CTRLA_bit at TWIC_MASTER_CTRLA.B7;
    const register unsigned short int RIEN = 5;
    sbit  RIEN_bit at TWIC_MASTER_CTRLA.B5;
    const register unsigned short int WIEN = 4;
    sbit  WIEN_bit at TWIC_MASTER_CTRLA.B4;
    sbit  ENABLE_TWIC_MASTER_CTRLA_bit at TWIC_MASTER_CTRLA.B3;

sfr data unsigned char volatile TWIC_MASTER_CTRLB         absolute 0x0482;
    const register unsigned short int TIMEOUT0 = 2;
    sbit  TIMEOUT0_bit at TWIC_MASTER_CTRLB.B2;
    const register unsigned short int TIMEOUT1 = 3;
    sbit  TIMEOUT1_bit at TWIC_MASTER_CTRLB.B3;
    const register unsigned short int QCEN = 1;
    sbit  QCEN_bit at TWIC_MASTER_CTRLB.B1;
    const register unsigned short int SMEN = 0;
    sbit  SMEN_bit at TWIC_MASTER_CTRLB.B0;

sfr data unsigned char volatile TWIC_MASTER_CTRLC         absolute 0x0483;
    const register unsigned short int ACKACT = 2;
    sbit  ACKACT_bit at TWIC_MASTER_CTRLC.B2;
    sbit  CMD0_TWIC_MASTER_CTRLC_bit at TWIC_MASTER_CTRLC.B0;
    sbit  CMD1_TWIC_MASTER_CTRLC_bit at TWIC_MASTER_CTRLC.B1;

sfr data unsigned char volatile TWIC_MASTER_STATUS        absolute 0x0484;
    const register unsigned short int RIF = 7;
    sbit  RIF_bit at TWIC_MASTER_STATUS.B7;
    sbit  WIF_TWIC_MASTER_STATUS_bit at TWIC_MASTER_STATUS.B6;
    const register unsigned short int CLKHOLD = 5;
    sbit  CLKHOLD_bit at TWIC_MASTER_STATUS.B5;
    const register unsigned short int RXACK = 4;
    sbit  RXACK_bit at TWIC_MASTER_STATUS.B4;
    const register unsigned short int ARBLOST = 3;
    sbit  ARBLOST_bit at TWIC_MASTER_STATUS.B3;
    const register unsigned short int BUSERR = 2;
    sbit  BUSERR_bit at TWIC_MASTER_STATUS.B2;
    const register unsigned short int BUSSTATE0 = 0;
    sbit  BUSSTATE0_bit at TWIC_MASTER_STATUS.B0;
    const register unsigned short int BUSSTATE1 = 1;
    sbit  BUSSTATE1_bit at TWIC_MASTER_STATUS.B1;

sfr data unsigned char volatile TWIC_MASTER_BAUD          absolute 0x0485;
sfr data unsigned char volatile TWIC_MASTER_ADDR          absolute 0x0486;
sfr data unsigned char volatile TWIC_MASTER_DATA          absolute 0x0487;
sfr data unsigned char volatile TWIC_SLAVE_CTRLA          absolute 0x0488;
    sbit  INTLVL0_TWIC_SLAVE_CTRLA_bit at TWIC_SLAVE_CTRLA.B6;
    sbit  INTLVL1_TWIC_SLAVE_CTRLA_bit at TWIC_SLAVE_CTRLA.B7;
    const register unsigned short int DIEN = 5;
    sbit  DIEN_bit at TWIC_SLAVE_CTRLA.B5;
    const register unsigned short int APIEN = 4;
    sbit  APIEN_bit at TWIC_SLAVE_CTRLA.B4;
    sbit  ENABLE_TWIC_SLAVE_CTRLA_bit at TWIC_SLAVE_CTRLA.B3;
    const register unsigned short int PIEN = 2;
    sbit  PIEN_bit at TWIC_SLAVE_CTRLA.B2;
    const register unsigned short int PMEN = 1;
    sbit  PMEN_bit at TWIC_SLAVE_CTRLA.B1;
    sbit  SMEN_TWIC_SLAVE_CTRLA_bit at TWIC_SLAVE_CTRLA.B0;

sfr data unsigned char volatile TWIC_SLAVE_CTRLB          absolute 0x0489;
    sbit  ACKACT_TWIC_SLAVE_CTRLB_bit at TWIC_SLAVE_CTRLB.B2;
    sbit  CMD0_TWIC_SLAVE_CTRLB_bit at TWIC_SLAVE_CTRLB.B0;
    sbit  CMD1_TWIC_SLAVE_CTRLB_bit at TWIC_SLAVE_CTRLB.B1;

sfr data unsigned char volatile TWIC_SLAVE_STATUS         absolute 0x048A;
    const register unsigned short int DIF = 7;
    sbit  DIF_bit at TWIC_SLAVE_STATUS.B7;
    const register unsigned short int APIF = 6;
    sbit  APIF_bit at TWIC_SLAVE_STATUS.B6;
    sbit  CLKHOLD_TWIC_SLAVE_STATUS_bit at TWIC_SLAVE_STATUS.B5;
    sbit  RXACK_TWIC_SLAVE_STATUS_bit at TWIC_SLAVE_STATUS.B4;
    const register unsigned short int COLL = 3;
    sbit  COLL_bit at TWIC_SLAVE_STATUS.B3;
    sbit  BUSERR_TWIC_SLAVE_STATUS_bit at TWIC_SLAVE_STATUS.B2;
    const register unsigned short int DIR_ = 1;
    sbit  DIR_bit at TWIC_SLAVE_STATUS.B1;
    const register unsigned short int AP = 0;
    sbit  AP_bit at TWIC_SLAVE_STATUS.B0;

sfr data unsigned char volatile TWIC_SLAVE_ADDR           absolute 0x048B;
sfr data unsigned char volatile TWIC_SLAVE_DATA           absolute 0x048C;
sfr data unsigned char volatile TWIC_SLAVE_ADDRMASK       absolute 0x048D;
    const register unsigned short int ADDRMASK0 = 1;
    sbit  ADDRMASK0_bit at TWIC_SLAVE_ADDRMASK.B1;
    const register unsigned short int ADDRMASK1 = 2;
    sbit  ADDRMASK1_bit at TWIC_SLAVE_ADDRMASK.B2;
    const register unsigned short int ADDRMASK2 = 3;
    sbit  ADDRMASK2_bit at TWIC_SLAVE_ADDRMASK.B3;
    const register unsigned short int ADDRMASK3 = 4;
    sbit  ADDRMASK3_bit at TWIC_SLAVE_ADDRMASK.B4;
    const register unsigned short int ADDRMASK4 = 5;
    sbit  ADDRMASK4_bit at TWIC_SLAVE_ADDRMASK.B5;
    const register unsigned short int ADDRMASK5 = 6;
    sbit  ADDRMASK5_bit at TWIC_SLAVE_ADDRMASK.B6;
    const register unsigned short int ADDRMASK6 = 7;
    sbit  ADDRMASK6_bit at TWIC_SLAVE_ADDRMASK.B7;
    const register unsigned short int ADDREN = 0;
    sbit  ADDREN_bit at TWIC_SLAVE_ADDRMASK.B0;

sfr data unsigned char volatile TWIE_CTRL                 absolute 0x04A0;
    sbit  SDAHOLD0_TWIE_CTRL_bit at TWIE_CTRL.B1;
    sbit  SDAHOLD1_TWIE_CTRL_bit at TWIE_CTRL.B2;
    sbit  EDIEN_TWIE_CTRL_bit at TWIE_CTRL.B0;

sfr data unsigned char volatile TWIE_MASTER_CTRLA         absolute 0x04A1;
    sbit  INTLVL0_TWIE_MASTER_CTRLA_bit at TWIE_MASTER_CTRLA.B6;
    sbit  INTLVL1_TWIE_MASTER_CTRLA_bit at TWIE_MASTER_CTRLA.B7;
    sbit  RIEN_TWIE_MASTER_CTRLA_bit at TWIE_MASTER_CTRLA.B5;
    sbit  WIEN_TWIE_MASTER_CTRLA_bit at TWIE_MASTER_CTRLA.B4;
    sbit  ENABLE_TWIE_MASTER_CTRLA_bit at TWIE_MASTER_CTRLA.B3;

sfr data unsigned char volatile TWIE_MASTER_CTRLB         absolute 0x04A2;
    sbit  TIMEOUT0_TWIE_MASTER_CTRLB_bit at TWIE_MASTER_CTRLB.B2;
    sbit  TIMEOUT1_TWIE_MASTER_CTRLB_bit at TWIE_MASTER_CTRLB.B3;
    sbit  QCEN_TWIE_MASTER_CTRLB_bit at TWIE_MASTER_CTRLB.B1;
    sbit  SMEN_TWIE_MASTER_CTRLB_bit at TWIE_MASTER_CTRLB.B0;

sfr data unsigned char volatile TWIE_MASTER_CTRLC         absolute 0x04A3;
    sbit  ACKACT_TWIE_MASTER_CTRLC_bit at TWIE_MASTER_CTRLC.B2;
    sbit  CMD0_TWIE_MASTER_CTRLC_bit at TWIE_MASTER_CTRLC.B0;
    sbit  CMD1_TWIE_MASTER_CTRLC_bit at TWIE_MASTER_CTRLC.B1;

sfr data unsigned char volatile TWIE_MASTER_STATUS        absolute 0x04A4;
    sbit  RIF_TWIE_MASTER_STATUS_bit at TWIE_MASTER_STATUS.B7;
    sbit  WIF_TWIE_MASTER_STATUS_bit at TWIE_MASTER_STATUS.B6;
    sbit  CLKHOLD_TWIE_MASTER_STATUS_bit at TWIE_MASTER_STATUS.B5;
    sbit  RXACK_TWIE_MASTER_STATUS_bit at TWIE_MASTER_STATUS.B4;
    sbit  ARBLOST_TWIE_MASTER_STATUS_bit at TWIE_MASTER_STATUS.B3;
    sbit  BUSERR_TWIE_MASTER_STATUS_bit at TWIE_MASTER_STATUS.B2;
    sbit  BUSSTATE0_TWIE_MASTER_STATUS_bit at TWIE_MASTER_STATUS.B0;
    sbit  BUSSTATE1_TWIE_MASTER_STATUS_bit at TWIE_MASTER_STATUS.B1;

sfr data unsigned char volatile TWIE_MASTER_BAUD          absolute 0x04A5;
sfr data unsigned char volatile TWIE_MASTER_ADDR          absolute 0x04A6;
sfr data unsigned char volatile TWIE_MASTER_DATA          absolute 0x04A7;
sfr data unsigned char volatile TWIE_SLAVE_CTRLA          absolute 0x04A8;
    sbit  INTLVL0_TWIE_SLAVE_CTRLA_bit at TWIE_SLAVE_CTRLA.B6;
    sbit  INTLVL1_TWIE_SLAVE_CTRLA_bit at TWIE_SLAVE_CTRLA.B7;
    sbit  DIEN_TWIE_SLAVE_CTRLA_bit at TWIE_SLAVE_CTRLA.B5;
    sbit  APIEN_TWIE_SLAVE_CTRLA_bit at TWIE_SLAVE_CTRLA.B4;
    sbit  ENABLE_TWIE_SLAVE_CTRLA_bit at TWIE_SLAVE_CTRLA.B3;
    sbit  PIEN_TWIE_SLAVE_CTRLA_bit at TWIE_SLAVE_CTRLA.B2;
    sbit  PMEN_TWIE_SLAVE_CTRLA_bit at TWIE_SLAVE_CTRLA.B1;
    sbit  SMEN_TWIE_SLAVE_CTRLA_bit at TWIE_SLAVE_CTRLA.B0;

sfr data unsigned char volatile TWIE_SLAVE_CTRLB          absolute 0x04A9;
    sbit  ACKACT_TWIE_SLAVE_CTRLB_bit at TWIE_SLAVE_CTRLB.B2;
    sbit  CMD0_TWIE_SLAVE_CTRLB_bit at TWIE_SLAVE_CTRLB.B0;
    sbit  CMD1_TWIE_SLAVE_CTRLB_bit at TWIE_SLAVE_CTRLB.B1;

sfr data unsigned char volatile TWIE_SLAVE_STATUS         absolute 0x04AA;
    sbit  DIF_TWIE_SLAVE_STATUS_bit at TWIE_SLAVE_STATUS.B7;
    sbit  APIF_TWIE_SLAVE_STATUS_bit at TWIE_SLAVE_STATUS.B6;
    sbit  CLKHOLD_TWIE_SLAVE_STATUS_bit at TWIE_SLAVE_STATUS.B5;
    sbit  RXACK_TWIE_SLAVE_STATUS_bit at TWIE_SLAVE_STATUS.B4;
    sbit  COLL_TWIE_SLAVE_STATUS_bit at TWIE_SLAVE_STATUS.B3;
    sbit  BUSERR_TWIE_SLAVE_STATUS_bit at TWIE_SLAVE_STATUS.B2;
    sbit  DIR__TWIE_SLAVE_STATUS_bit at TWIE_SLAVE_STATUS.B1;
    sbit  AP_TWIE_SLAVE_STATUS_bit at TWIE_SLAVE_STATUS.B0;

sfr data unsigned char volatile TWIE_SLAVE_ADDR           absolute 0x04AB;
sfr data unsigned char volatile TWIE_SLAVE_DATA           absolute 0x04AC;
sfr data unsigned char volatile TWIE_SLAVE_ADDRMASK       absolute 0x04AD;
    sbit  ADDRMASK0_TWIE_SLAVE_ADDRMASK_bit at TWIE_SLAVE_ADDRMASK.B1;
    sbit  ADDRMASK1_TWIE_SLAVE_ADDRMASK_bit at TWIE_SLAVE_ADDRMASK.B2;
    sbit  ADDRMASK2_TWIE_SLAVE_ADDRMASK_bit at TWIE_SLAVE_ADDRMASK.B3;
    sbit  ADDRMASK3_TWIE_SLAVE_ADDRMASK_bit at TWIE_SLAVE_ADDRMASK.B4;
    sbit  ADDRMASK4_TWIE_SLAVE_ADDRMASK_bit at TWIE_SLAVE_ADDRMASK.B5;
    sbit  ADDRMASK5_TWIE_SLAVE_ADDRMASK_bit at TWIE_SLAVE_ADDRMASK.B6;
    sbit  ADDRMASK6_TWIE_SLAVE_ADDRMASK_bit at TWIE_SLAVE_ADDRMASK.B7;
    sbit  ADDREN_TWIE_SLAVE_ADDRMASK_bit at TWIE_SLAVE_ADDRMASK.B0;

sfr data unsigned char volatile PORTCFG_MPCMASK           absolute 0x00B0;
sfr data unsigned char volatile PORTCFG_VPCTRLA           absolute 0x00B2;
    const register unsigned short int VP1MAP0 = 4;
    sbit  VP1MAP0_bit at PORTCFG_VPCTRLA.B4;
    const register unsigned short int VP1MAP1 = 5;
    sbit  VP1MAP1_bit at PORTCFG_VPCTRLA.B5;
    const register unsigned short int VP1MAP2 = 6;
    sbit  VP1MAP2_bit at PORTCFG_VPCTRLA.B6;
    const register unsigned short int VP1MAP3 = 7;
    sbit  VP1MAP3_bit at PORTCFG_VPCTRLA.B7;
    const register unsigned short int VP0MAP0 = 0;
    sbit  VP0MAP0_bit at PORTCFG_VPCTRLA.B0;
    const register unsigned short int VP0MAP1 = 1;
    sbit  VP0MAP1_bit at PORTCFG_VPCTRLA.B1;
    const register unsigned short int VP0MAP2 = 2;
    sbit  VP0MAP2_bit at PORTCFG_VPCTRLA.B2;
    const register unsigned short int VP0MAP3 = 3;
    sbit  VP0MAP3_bit at PORTCFG_VPCTRLA.B3;

sfr data unsigned char volatile PORTCFG_VPCTRLB           absolute 0x00B3;
    const register unsigned short int VP3MAP0 = 4;
    sbit  VP3MAP0_bit at PORTCFG_VPCTRLB.B4;
    const register unsigned short int VP3MAP1 = 5;
    sbit  VP3MAP1_bit at PORTCFG_VPCTRLB.B5;
    const register unsigned short int VP3MAP2 = 6;
    sbit  VP3MAP2_bit at PORTCFG_VPCTRLB.B6;
    const register unsigned short int VP3MAP3 = 7;
    sbit  VP3MAP3_bit at PORTCFG_VPCTRLB.B7;
    const register unsigned short int VP2MAP0 = 0;
    sbit  VP2MAP0_bit at PORTCFG_VPCTRLB.B0;
    const register unsigned short int VP2MAP1 = 1;
    sbit  VP2MAP1_bit at PORTCFG_VPCTRLB.B1;
    const register unsigned short int VP2MAP2 = 2;
    sbit  VP2MAP2_bit at PORTCFG_VPCTRLB.B2;
    const register unsigned short int VP2MAP3 = 3;
    sbit  VP2MAP3_bit at PORTCFG_VPCTRLB.B3;

sfr data unsigned char volatile PORTCFG_CLKEVOUT          absolute 0x00B4;
    const register unsigned short int CLKOUT0 = 0;
    sbit  CLKOUT0_bit at PORTCFG_CLKEVOUT.B0;
    const register unsigned short int CLKOUT1 = 1;
    sbit  CLKOUT1_bit at PORTCFG_CLKEVOUT.B1;
    const register unsigned short int EVOUT0 = 4;
    sbit  EVOUT0_bit at PORTCFG_CLKEVOUT.B4;
    const register unsigned short int EVOUT1 = 5;
    sbit  EVOUT1_bit at PORTCFG_CLKEVOUT.B5;

sfr io   unsigned char volatile VPORT0_DIR                absolute 0x0010;
sfr io   unsigned char volatile VPORT0_OUT                absolute 0x0011;
sfr io   unsigned char volatile VPORT0_IN                 absolute 0x0012;
sfr io   unsigned char volatile VPORT0_INTFLAGS           absolute 0x0013;
    const register unsigned short int INT1IF = 1;
    sbit  INT1IF_bit at VPORT0_INTFLAGS.B1;
    const register unsigned short int INT0IF = 0;
    sbit  INT0IF_bit at VPORT0_INTFLAGS.B0;

sfr io   unsigned char volatile VPORT1_DIR                absolute 0x0014;
sfr io   unsigned char volatile VPORT1_OUT                absolute 0x0015;
sfr io   unsigned char volatile VPORT1_IN                 absolute 0x0016;
sfr io   unsigned char volatile VPORT1_INTFLAGS           absolute 0x0017;
    sbit  INT1IF_VPORT1_INTFLAGS_bit at VPORT1_INTFLAGS.B1;
    sbit  INT0IF_VPORT1_INTFLAGS_bit at VPORT1_INTFLAGS.B0;

sfr io   unsigned char volatile VPORT2_DIR                absolute 0x0018;
sfr io   unsigned char volatile VPORT2_OUT                absolute 0x0019;
sfr io   unsigned char volatile VPORT2_IN                 absolute 0x001A;
sfr io   unsigned char volatile VPORT2_INTFLAGS           absolute 0x001B;
    sbit  INT1IF_VPORT2_INTFLAGS_bit at VPORT2_INTFLAGS.B1;
    sbit  INT0IF_VPORT2_INTFLAGS_bit at VPORT2_INTFLAGS.B0;

sfr io   unsigned char volatile VPORT3_DIR                absolute 0x001C;
sfr io   unsigned char volatile VPORT3_OUT                absolute 0x001D;
sfr io   unsigned char volatile VPORT3_IN                 absolute 0x001E;
sfr io   unsigned char volatile VPORT3_INTFLAGS           absolute 0x001F;
    sbit  INT1IF_VPORT3_INTFLAGS_bit at VPORT3_INTFLAGS.B1;
    sbit  INT0IF_VPORT3_INTFLAGS_bit at VPORT3_INTFLAGS.B0;

sfr data unsigned char volatile PORTA_DIR                 absolute 0x0600;
sfr data unsigned char volatile PORTA_DIRSET              absolute 0x0601;
sfr data unsigned char volatile PORTA_DIRCLR              absolute 0x0602;
sfr data unsigned char volatile PORTA_DIRTGL              absolute 0x0603;
sfr data unsigned char volatile PORTA_OUT                 absolute 0x0604;
sfr data unsigned char volatile PORTA_OUTSET              absolute 0x0605;
sfr data unsigned char volatile PORTA_OUTCLR              absolute 0x0606;
sfr data unsigned char volatile PORTA_OUTTGL              absolute 0x0607;
sfr data unsigned char volatile PORTA_IN                  absolute 0x0608;
sfr data unsigned char volatile PORTA_INTCTRL             absolute 0x0609;
    const register unsigned short int INT1LVL0 = 2;
    sbit  INT1LVL0_bit at PORTA_INTCTRL.B2;
    const register unsigned short int INT1LVL1 = 3;
    sbit  INT1LVL1_bit at PORTA_INTCTRL.B3;
    const register unsigned short int INT0LVL0 = 0;
    sbit  INT0LVL0_bit at PORTA_INTCTRL.B0;
    const register unsigned short int INT0LVL1 = 1;
    sbit  INT0LVL1_bit at PORTA_INTCTRL.B1;

sfr data unsigned char volatile PORTA_INT0MASK            absolute 0x060A;
sfr data unsigned char volatile PORTA_INT1MASK            absolute 0x060B;
sfr data unsigned char volatile PORTA_INTFLAGS            absolute 0x060C;
    sbit  INT1IF_PORTA_INTFLAGS_bit at PORTA_INTFLAGS.B1;
    sbit  INT0IF_PORTA_INTFLAGS_bit at PORTA_INTFLAGS.B0;

sfr data unsigned char volatile PORTA_PIN0CTRL            absolute 0x0610;
    const register unsigned short int SRLEN = 7;
    sbit  SRLEN_bit at PORTA_PIN0CTRL.B7;
    const register unsigned short int INVEN = 6;
    sbit  INVEN_bit at PORTA_PIN0CTRL.B6;
    const register unsigned short int OPC0 = 3;
    sbit  OPC0_bit at PORTA_PIN0CTRL.B3;
    const register unsigned short int OPC1 = 4;
    sbit  OPC1_bit at PORTA_PIN0CTRL.B4;
    const register unsigned short int OPC2 = 5;
    sbit  OPC2_bit at PORTA_PIN0CTRL.B5;
    const register unsigned short int ISC0 = 0;
    sbit  ISC0_bit at PORTA_PIN0CTRL.B0;
    const register unsigned short int ISC1 = 1;
    sbit  ISC1_bit at PORTA_PIN0CTRL.B1;
    const register unsigned short int ISC2 = 2;
    sbit  ISC2_bit at PORTA_PIN0CTRL.B2;

sfr data unsigned char volatile PORTA_PIN1CTRL            absolute 0x0611;
    sbit  SRLEN_PORTA_PIN1CTRL_bit at PORTA_PIN1CTRL.B7;
    sbit  INVEN_PORTA_PIN1CTRL_bit at PORTA_PIN1CTRL.B6;
    sbit  OPC0_PORTA_PIN1CTRL_bit at PORTA_PIN1CTRL.B3;
    sbit  OPC1_PORTA_PIN1CTRL_bit at PORTA_PIN1CTRL.B4;
    sbit  OPC2_PORTA_PIN1CTRL_bit at PORTA_PIN1CTRL.B5;
    sbit  ISC0_PORTA_PIN1CTRL_bit at PORTA_PIN1CTRL.B0;
    sbit  ISC1_PORTA_PIN1CTRL_bit at PORTA_PIN1CTRL.B1;
    sbit  ISC2_PORTA_PIN1CTRL_bit at PORTA_PIN1CTRL.B2;

sfr data unsigned char volatile PORTA_PIN2CTRL            absolute 0x0612;
    sbit  SRLEN_PORTA_PIN2CTRL_bit at PORTA_PIN2CTRL.B7;
    sbit  INVEN_PORTA_PIN2CTRL_bit at PORTA_PIN2CTRL.B6;
    sbit  OPC0_PORTA_PIN2CTRL_bit at PORTA_PIN2CTRL.B3;
    sbit  OPC1_PORTA_PIN2CTRL_bit at PORTA_PIN2CTRL.B4;
    sbit  OPC2_PORTA_PIN2CTRL_bit at PORTA_PIN2CTRL.B5;
    sbit  ISC0_PORTA_PIN2CTRL_bit at PORTA_PIN2CTRL.B0;
    sbit  ISC1_PORTA_PIN2CTRL_bit at PORTA_PIN2CTRL.B1;
    sbit  ISC2_PORTA_PIN2CTRL_bit at PORTA_PIN2CTRL.B2;

sfr data unsigned char volatile PORTA_PIN3CTRL            absolute 0x0613;
    sbit  SRLEN_PORTA_PIN3CTRL_bit at PORTA_PIN3CTRL.B7;
    sbit  INVEN_PORTA_PIN3CTRL_bit at PORTA_PIN3CTRL.B6;
    sbit  OPC0_PORTA_PIN3CTRL_bit at PORTA_PIN3CTRL.B3;
    sbit  OPC1_PORTA_PIN3CTRL_bit at PORTA_PIN3CTRL.B4;
    sbit  OPC2_PORTA_PIN3CTRL_bit at PORTA_PIN3CTRL.B5;
    sbit  ISC0_PORTA_PIN3CTRL_bit at PORTA_PIN3CTRL.B0;
    sbit  ISC1_PORTA_PIN3CTRL_bit at PORTA_PIN3CTRL.B1;
    sbit  ISC2_PORTA_PIN3CTRL_bit at PORTA_PIN3CTRL.B2;

sfr data unsigned char volatile PORTA_PIN4CTRL            absolute 0x0614;
    sbit  SRLEN_PORTA_PIN4CTRL_bit at PORTA_PIN4CTRL.B7;
    sbit  INVEN_PORTA_PIN4CTRL_bit at PORTA_PIN4CTRL.B6;
    sbit  OPC0_PORTA_PIN4CTRL_bit at PORTA_PIN4CTRL.B3;
    sbit  OPC1_PORTA_PIN4CTRL_bit at PORTA_PIN4CTRL.B4;
    sbit  OPC2_PORTA_PIN4CTRL_bit at PORTA_PIN4CTRL.B5;
    sbit  ISC0_PORTA_PIN4CTRL_bit at PORTA_PIN4CTRL.B0;
    sbit  ISC1_PORTA_PIN4CTRL_bit at PORTA_PIN4CTRL.B1;
    sbit  ISC2_PORTA_PIN4CTRL_bit at PORTA_PIN4CTRL.B2;

sfr data unsigned char volatile PORTA_PIN5CTRL            absolute 0x0615;
    sbit  SRLEN_PORTA_PIN5CTRL_bit at PORTA_PIN5CTRL.B7;
    sbit  INVEN_PORTA_PIN5CTRL_bit at PORTA_PIN5CTRL.B6;
    sbit  OPC0_PORTA_PIN5CTRL_bit at PORTA_PIN5CTRL.B3;
    sbit  OPC1_PORTA_PIN5CTRL_bit at PORTA_PIN5CTRL.B4;
    sbit  OPC2_PORTA_PIN5CTRL_bit at PORTA_PIN5CTRL.B5;
    sbit  ISC0_PORTA_PIN5CTRL_bit at PORTA_PIN5CTRL.B0;
    sbit  ISC1_PORTA_PIN5CTRL_bit at PORTA_PIN5CTRL.B1;
    sbit  ISC2_PORTA_PIN5CTRL_bit at PORTA_PIN5CTRL.B2;

sfr data unsigned char volatile PORTA_PIN6CTRL            absolute 0x0616;
    sbit  SRLEN_PORTA_PIN6CTRL_bit at PORTA_PIN6CTRL.B7;
    sbit  INVEN_PORTA_PIN6CTRL_bit at PORTA_PIN6CTRL.B6;
    sbit  OPC0_PORTA_PIN6CTRL_bit at PORTA_PIN6CTRL.B3;
    sbit  OPC1_PORTA_PIN6CTRL_bit at PORTA_PIN6CTRL.B4;
    sbit  OPC2_PORTA_PIN6CTRL_bit at PORTA_PIN6CTRL.B5;
    sbit  ISC0_PORTA_PIN6CTRL_bit at PORTA_PIN6CTRL.B0;
    sbit  ISC1_PORTA_PIN6CTRL_bit at PORTA_PIN6CTRL.B1;
    sbit  ISC2_PORTA_PIN6CTRL_bit at PORTA_PIN6CTRL.B2;

sfr data unsigned char volatile PORTA_PIN7CTRL            absolute 0x0617;
    sbit  SRLEN_PORTA_PIN7CTRL_bit at PORTA_PIN7CTRL.B7;
    sbit  INVEN_PORTA_PIN7CTRL_bit at PORTA_PIN7CTRL.B6;
    sbit  OPC0_PORTA_PIN7CTRL_bit at PORTA_PIN7CTRL.B3;
    sbit  OPC1_PORTA_PIN7CTRL_bit at PORTA_PIN7CTRL.B4;
    sbit  OPC2_PORTA_PIN7CTRL_bit at PORTA_PIN7CTRL.B5;
    sbit  ISC0_PORTA_PIN7CTRL_bit at PORTA_PIN7CTRL.B0;
    sbit  ISC1_PORTA_PIN7CTRL_bit at PORTA_PIN7CTRL.B1;
    sbit  ISC2_PORTA_PIN7CTRL_bit at PORTA_PIN7CTRL.B2;

sfr data unsigned char volatile PORTB_DIR                 absolute 0x0620;
sfr data unsigned char volatile PORTB_DIRSET              absolute 0x0621;
sfr data unsigned char volatile PORTB_DIRCLR              absolute 0x0622;
sfr data unsigned char volatile PORTB_DIRTGL              absolute 0x0623;
sfr data unsigned char volatile PORTB_OUT                 absolute 0x0624;
sfr data unsigned char volatile PORTB_OUTSET              absolute 0x0625;
sfr data unsigned char volatile PORTB_OUTCLR              absolute 0x0626;
sfr data unsigned char volatile PORTB_OUTTGL              absolute 0x0627;
sfr data unsigned char volatile PORTB_IN                  absolute 0x0628;
sfr data unsigned char volatile PORTB_INTCTRL             absolute 0x0629;
    sbit  INT1LVL0_PORTB_INTCTRL_bit at PORTB_INTCTRL.B2;
    sbit  INT1LVL1_PORTB_INTCTRL_bit at PORTB_INTCTRL.B3;
    sbit  INT0LVL0_PORTB_INTCTRL_bit at PORTB_INTCTRL.B0;
    sbit  INT0LVL1_PORTB_INTCTRL_bit at PORTB_INTCTRL.B1;

sfr data unsigned char volatile PORTB_INT0MASK            absolute 0x062A;
sfr data unsigned char volatile PORTB_INT1MASK            absolute 0x062B;
sfr data unsigned char volatile PORTB_INTFLAGS            absolute 0x062C;
    sbit  INT1IF_PORTB_INTFLAGS_bit at PORTB_INTFLAGS.B1;
    sbit  INT0IF_PORTB_INTFLAGS_bit at PORTB_INTFLAGS.B0;

sfr data unsigned char volatile PORTB_PIN0CTRL            absolute 0x0630;
    sbit  SRLEN_PORTB_PIN0CTRL_bit at PORTB_PIN0CTRL.B7;
    sbit  INVEN_PORTB_PIN0CTRL_bit at PORTB_PIN0CTRL.B6;
    sbit  OPC0_PORTB_PIN0CTRL_bit at PORTB_PIN0CTRL.B3;
    sbit  OPC1_PORTB_PIN0CTRL_bit at PORTB_PIN0CTRL.B4;
    sbit  OPC2_PORTB_PIN0CTRL_bit at PORTB_PIN0CTRL.B5;
    sbit  ISC0_PORTB_PIN0CTRL_bit at PORTB_PIN0CTRL.B0;
    sbit  ISC1_PORTB_PIN0CTRL_bit at PORTB_PIN0CTRL.B1;
    sbit  ISC2_PORTB_PIN0CTRL_bit at PORTB_PIN0CTRL.B2;

sfr data unsigned char volatile PORTB_PIN1CTRL            absolute 0x0631;
    sbit  SRLEN_PORTB_PIN1CTRL_bit at PORTB_PIN1CTRL.B7;
    sbit  INVEN_PORTB_PIN1CTRL_bit at PORTB_PIN1CTRL.B6;
    sbit  OPC0_PORTB_PIN1CTRL_bit at PORTB_PIN1CTRL.B3;
    sbit  OPC1_PORTB_PIN1CTRL_bit at PORTB_PIN1CTRL.B4;
    sbit  OPC2_PORTB_PIN1CTRL_bit at PORTB_PIN1CTRL.B5;
    sbit  ISC0_PORTB_PIN1CTRL_bit at PORTB_PIN1CTRL.B0;
    sbit  ISC1_PORTB_PIN1CTRL_bit at PORTB_PIN1CTRL.B1;
    sbit  ISC2_PORTB_PIN1CTRL_bit at PORTB_PIN1CTRL.B2;

sfr data unsigned char volatile PORTB_PIN2CTRL            absolute 0x0632;
    sbit  SRLEN_PORTB_PIN2CTRL_bit at PORTB_PIN2CTRL.B7;
    sbit  INVEN_PORTB_PIN2CTRL_bit at PORTB_PIN2CTRL.B6;
    sbit  OPC0_PORTB_PIN2CTRL_bit at PORTB_PIN2CTRL.B3;
    sbit  OPC1_PORTB_PIN2CTRL_bit at PORTB_PIN2CTRL.B4;
    sbit  OPC2_PORTB_PIN2CTRL_bit at PORTB_PIN2CTRL.B5;
    sbit  ISC0_PORTB_PIN2CTRL_bit at PORTB_PIN2CTRL.B0;
    sbit  ISC1_PORTB_PIN2CTRL_bit at PORTB_PIN2CTRL.B1;
    sbit  ISC2_PORTB_PIN2CTRL_bit at PORTB_PIN2CTRL.B2;

sfr data unsigned char volatile PORTB_PIN3CTRL            absolute 0x0633;
    sbit  SRLEN_PORTB_PIN3CTRL_bit at PORTB_PIN3CTRL.B7;
    sbit  INVEN_PORTB_PIN3CTRL_bit at PORTB_PIN3CTRL.B6;
    sbit  OPC0_PORTB_PIN3CTRL_bit at PORTB_PIN3CTRL.B3;
    sbit  OPC1_PORTB_PIN3CTRL_bit at PORTB_PIN3CTRL.B4;
    sbit  OPC2_PORTB_PIN3CTRL_bit at PORTB_PIN3CTRL.B5;
    sbit  ISC0_PORTB_PIN3CTRL_bit at PORTB_PIN3CTRL.B0;
    sbit  ISC1_PORTB_PIN3CTRL_bit at PORTB_PIN3CTRL.B1;
    sbit  ISC2_PORTB_PIN3CTRL_bit at PORTB_PIN3CTRL.B2;

sfr data unsigned char volatile PORTB_PIN4CTRL            absolute 0x0634;
    sbit  SRLEN_PORTB_PIN4CTRL_bit at PORTB_PIN4CTRL.B7;
    sbit  INVEN_PORTB_PIN4CTRL_bit at PORTB_PIN4CTRL.B6;
    sbit  OPC0_PORTB_PIN4CTRL_bit at PORTB_PIN4CTRL.B3;
    sbit  OPC1_PORTB_PIN4CTRL_bit at PORTB_PIN4CTRL.B4;
    sbit  OPC2_PORTB_PIN4CTRL_bit at PORTB_PIN4CTRL.B5;
    sbit  ISC0_PORTB_PIN4CTRL_bit at PORTB_PIN4CTRL.B0;
    sbit  ISC1_PORTB_PIN4CTRL_bit at PORTB_PIN4CTRL.B1;
    sbit  ISC2_PORTB_PIN4CTRL_bit at PORTB_PIN4CTRL.B2;

sfr data unsigned char volatile PORTB_PIN5CTRL            absolute 0x0635;
    sbit  SRLEN_PORTB_PIN5CTRL_bit at PORTB_PIN5CTRL.B7;
    sbit  INVEN_PORTB_PIN5CTRL_bit at PORTB_PIN5CTRL.B6;
    sbit  OPC0_PORTB_PIN5CTRL_bit at PORTB_PIN5CTRL.B3;
    sbit  OPC1_PORTB_PIN5CTRL_bit at PORTB_PIN5CTRL.B4;
    sbit  OPC2_PORTB_PIN5CTRL_bit at PORTB_PIN5CTRL.B5;
    sbit  ISC0_PORTB_PIN5CTRL_bit at PORTB_PIN5CTRL.B0;
    sbit  ISC1_PORTB_PIN5CTRL_bit at PORTB_PIN5CTRL.B1;
    sbit  ISC2_PORTB_PIN5CTRL_bit at PORTB_PIN5CTRL.B2;

sfr data unsigned char volatile PORTB_PIN6CTRL            absolute 0x0636;
    sbit  SRLEN_PORTB_PIN6CTRL_bit at PORTB_PIN6CTRL.B7;
    sbit  INVEN_PORTB_PIN6CTRL_bit at PORTB_PIN6CTRL.B6;
    sbit  OPC0_PORTB_PIN6CTRL_bit at PORTB_PIN6CTRL.B3;
    sbit  OPC1_PORTB_PIN6CTRL_bit at PORTB_PIN6CTRL.B4;
    sbit  OPC2_PORTB_PIN6CTRL_bit at PORTB_PIN6CTRL.B5;
    sbit  ISC0_PORTB_PIN6CTRL_bit at PORTB_PIN6CTRL.B0;
    sbit  ISC1_PORTB_PIN6CTRL_bit at PORTB_PIN6CTRL.B1;
    sbit  ISC2_PORTB_PIN6CTRL_bit at PORTB_PIN6CTRL.B2;

sfr data unsigned char volatile PORTB_PIN7CTRL            absolute 0x0637;
    sbit  SRLEN_PORTB_PIN7CTRL_bit at PORTB_PIN7CTRL.B7;
    sbit  INVEN_PORTB_PIN7CTRL_bit at PORTB_PIN7CTRL.B6;
    sbit  OPC0_PORTB_PIN7CTRL_bit at PORTB_PIN7CTRL.B3;
    sbit  OPC1_PORTB_PIN7CTRL_bit at PORTB_PIN7CTRL.B4;
    sbit  OPC2_PORTB_PIN7CTRL_bit at PORTB_PIN7CTRL.B5;
    sbit  ISC0_PORTB_PIN7CTRL_bit at PORTB_PIN7CTRL.B0;
    sbit  ISC1_PORTB_PIN7CTRL_bit at PORTB_PIN7CTRL.B1;
    sbit  ISC2_PORTB_PIN7CTRL_bit at PORTB_PIN7CTRL.B2;

sfr data unsigned char volatile PORTC_DIR                 absolute 0x0640;
sfr data unsigned char volatile PORTC_DIRSET              absolute 0x0641;
sfr data unsigned char volatile PORTC_DIRCLR              absolute 0x0642;
sfr data unsigned char volatile PORTC_DIRTGL              absolute 0x0643;
sfr data unsigned char volatile PORTC_OUT                 absolute 0x0644;
sfr data unsigned char volatile PORTC_OUTSET              absolute 0x0645;
sfr data unsigned char volatile PORTC_OUTCLR              absolute 0x0646;
sfr data unsigned char volatile PORTC_OUTTGL              absolute 0x0647;
sfr data unsigned char volatile PORTC_IN                  absolute 0x0648;
sfr data unsigned char volatile PORTC_INTCTRL             absolute 0x0649;
    sbit  INT1LVL0_PORTC_INTCTRL_bit at PORTC_INTCTRL.B2;
    sbit  INT1LVL1_PORTC_INTCTRL_bit at PORTC_INTCTRL.B3;
    sbit  INT0LVL0_PORTC_INTCTRL_bit at PORTC_INTCTRL.B0;
    sbit  INT0LVL1_PORTC_INTCTRL_bit at PORTC_INTCTRL.B1;

sfr data unsigned char volatile PORTC_INT0MASK            absolute 0x064A;
sfr data unsigned char volatile PORTC_INT1MASK            absolute 0x064B;
sfr data unsigned char volatile PORTC_INTFLAGS            absolute 0x064C;
    sbit  INT1IF_PORTC_INTFLAGS_bit at PORTC_INTFLAGS.B1;
    sbit  INT0IF_PORTC_INTFLAGS_bit at PORTC_INTFLAGS.B0;

sfr data unsigned char volatile PORTC_PIN0CTRL            absolute 0x0650;
    sbit  SRLEN_PORTC_PIN0CTRL_bit at PORTC_PIN0CTRL.B7;
    sbit  INVEN_PORTC_PIN0CTRL_bit at PORTC_PIN0CTRL.B6;
    sbit  OPC0_PORTC_PIN0CTRL_bit at PORTC_PIN0CTRL.B3;
    sbit  OPC1_PORTC_PIN0CTRL_bit at PORTC_PIN0CTRL.B4;
    sbit  OPC2_PORTC_PIN0CTRL_bit at PORTC_PIN0CTRL.B5;
    sbit  ISC0_PORTC_PIN0CTRL_bit at PORTC_PIN0CTRL.B0;
    sbit  ISC1_PORTC_PIN0CTRL_bit at PORTC_PIN0CTRL.B1;
    sbit  ISC2_PORTC_PIN0CTRL_bit at PORTC_PIN0CTRL.B2;

sfr data unsigned char volatile PORTC_PIN1CTRL            absolute 0x0651;
    sbit  SRLEN_PORTC_PIN1CTRL_bit at PORTC_PIN1CTRL.B7;
    sbit  INVEN_PORTC_PIN1CTRL_bit at PORTC_PIN1CTRL.B6;
    sbit  OPC0_PORTC_PIN1CTRL_bit at PORTC_PIN1CTRL.B3;
    sbit  OPC1_PORTC_PIN1CTRL_bit at PORTC_PIN1CTRL.B4;
    sbit  OPC2_PORTC_PIN1CTRL_bit at PORTC_PIN1CTRL.B5;
    sbit  ISC0_PORTC_PIN1CTRL_bit at PORTC_PIN1CTRL.B0;
    sbit  ISC1_PORTC_PIN1CTRL_bit at PORTC_PIN1CTRL.B1;
    sbit  ISC2_PORTC_PIN1CTRL_bit at PORTC_PIN1CTRL.B2;

sfr data unsigned char volatile PORTC_PIN2CTRL            absolute 0x0652;
    sbit  SRLEN_PORTC_PIN2CTRL_bit at PORTC_PIN2CTRL.B7;
    sbit  INVEN_PORTC_PIN2CTRL_bit at PORTC_PIN2CTRL.B6;
    sbit  OPC0_PORTC_PIN2CTRL_bit at PORTC_PIN2CTRL.B3;
    sbit  OPC1_PORTC_PIN2CTRL_bit at PORTC_PIN2CTRL.B4;
    sbit  OPC2_PORTC_PIN2CTRL_bit at PORTC_PIN2CTRL.B5;
    sbit  ISC0_PORTC_PIN2CTRL_bit at PORTC_PIN2CTRL.B0;
    sbit  ISC1_PORTC_PIN2CTRL_bit at PORTC_PIN2CTRL.B1;
    sbit  ISC2_PORTC_PIN2CTRL_bit at PORTC_PIN2CTRL.B2;

sfr data unsigned char volatile PORTC_PIN3CTRL            absolute 0x0653;
    sbit  SRLEN_PORTC_PIN3CTRL_bit at PORTC_PIN3CTRL.B7;
    sbit  INVEN_PORTC_PIN3CTRL_bit at PORTC_PIN3CTRL.B6;
    sbit  OPC0_PORTC_PIN3CTRL_bit at PORTC_PIN3CTRL.B3;
    sbit  OPC1_PORTC_PIN3CTRL_bit at PORTC_PIN3CTRL.B4;
    sbit  OPC2_PORTC_PIN3CTRL_bit at PORTC_PIN3CTRL.B5;
    sbit  ISC0_PORTC_PIN3CTRL_bit at PORTC_PIN3CTRL.B0;
    sbit  ISC1_PORTC_PIN3CTRL_bit at PORTC_PIN3CTRL.B1;
    sbit  ISC2_PORTC_PIN3CTRL_bit at PORTC_PIN3CTRL.B2;

sfr data unsigned char volatile PORTC_PIN4CTRL            absolute 0x0654;
    sbit  SRLEN_PORTC_PIN4CTRL_bit at PORTC_PIN4CTRL.B7;
    sbit  INVEN_PORTC_PIN4CTRL_bit at PORTC_PIN4CTRL.B6;
    sbit  OPC0_PORTC_PIN4CTRL_bit at PORTC_PIN4CTRL.B3;
    sbit  OPC1_PORTC_PIN4CTRL_bit at PORTC_PIN4CTRL.B4;
    sbit  OPC2_PORTC_PIN4CTRL_bit at PORTC_PIN4CTRL.B5;
    sbit  ISC0_PORTC_PIN4CTRL_bit at PORTC_PIN4CTRL.B0;
    sbit  ISC1_PORTC_PIN4CTRL_bit at PORTC_PIN4CTRL.B1;
    sbit  ISC2_PORTC_PIN4CTRL_bit at PORTC_PIN4CTRL.B2;

sfr data unsigned char volatile PORTC_PIN5CTRL            absolute 0x0655;
    sbit  SRLEN_PORTC_PIN5CTRL_bit at PORTC_PIN5CTRL.B7;
    sbit  INVEN_PORTC_PIN5CTRL_bit at PORTC_PIN5CTRL.B6;
    sbit  OPC0_PORTC_PIN5CTRL_bit at PORTC_PIN5CTRL.B3;
    sbit  OPC1_PORTC_PIN5CTRL_bit at PORTC_PIN5CTRL.B4;
    sbit  OPC2_PORTC_PIN5CTRL_bit at PORTC_PIN5CTRL.B5;
    sbit  ISC0_PORTC_PIN5CTRL_bit at PORTC_PIN5CTRL.B0;
    sbit  ISC1_PORTC_PIN5CTRL_bit at PORTC_PIN5CTRL.B1;
    sbit  ISC2_PORTC_PIN5CTRL_bit at PORTC_PIN5CTRL.B2;

sfr data unsigned char volatile PORTC_PIN6CTRL            absolute 0x0656;
    sbit  SRLEN_PORTC_PIN6CTRL_bit at PORTC_PIN6CTRL.B7;
    sbit  INVEN_PORTC_PIN6CTRL_bit at PORTC_PIN6CTRL.B6;
    sbit  OPC0_PORTC_PIN6CTRL_bit at PORTC_PIN6CTRL.B3;
    sbit  OPC1_PORTC_PIN6CTRL_bit at PORTC_PIN6CTRL.B4;
    sbit  OPC2_PORTC_PIN6CTRL_bit at PORTC_PIN6CTRL.B5;
    sbit  ISC0_PORTC_PIN6CTRL_bit at PORTC_PIN6CTRL.B0;
    sbit  ISC1_PORTC_PIN6CTRL_bit at PORTC_PIN6CTRL.B1;
    sbit  ISC2_PORTC_PIN6CTRL_bit at PORTC_PIN6CTRL.B2;

sfr data unsigned char volatile PORTC_PIN7CTRL            absolute 0x0657;
    sbit  SRLEN_PORTC_PIN7CTRL_bit at PORTC_PIN7CTRL.B7;
    sbit  INVEN_PORTC_PIN7CTRL_bit at PORTC_PIN7CTRL.B6;
    sbit  OPC0_PORTC_PIN7CTRL_bit at PORTC_PIN7CTRL.B3;
    sbit  OPC1_PORTC_PIN7CTRL_bit at PORTC_PIN7CTRL.B4;
    sbit  OPC2_PORTC_PIN7CTRL_bit at PORTC_PIN7CTRL.B5;
    sbit  ISC0_PORTC_PIN7CTRL_bit at PORTC_PIN7CTRL.B0;
    sbit  ISC1_PORTC_PIN7CTRL_bit at PORTC_PIN7CTRL.B1;
    sbit  ISC2_PORTC_PIN7CTRL_bit at PORTC_PIN7CTRL.B2;

sfr data unsigned char volatile PORTD_DIR                 absolute 0x0660;
sfr data unsigned char volatile PORTD_DIRSET              absolute 0x0661;
sfr data unsigned char volatile PORTD_DIRCLR              absolute 0x0662;
sfr data unsigned char volatile PORTD_DIRTGL              absolute 0x0663;
sfr data unsigned char volatile PORTD_OUT                 absolute 0x0664;
sfr data unsigned char volatile PORTD_OUTSET              absolute 0x0665;
sfr data unsigned char volatile PORTD_OUTCLR              absolute 0x0666;
sfr data unsigned char volatile PORTD_OUTTGL              absolute 0x0667;
sfr data unsigned char volatile PORTD_IN                  absolute 0x0668;
sfr data unsigned char volatile PORTD_INTCTRL             absolute 0x0669;
    sbit  INT1LVL0_PORTD_INTCTRL_bit at PORTD_INTCTRL.B2;
    sbit  INT1LVL1_PORTD_INTCTRL_bit at PORTD_INTCTRL.B3;
    sbit  INT0LVL0_PORTD_INTCTRL_bit at PORTD_INTCTRL.B0;
    sbit  INT0LVL1_PORTD_INTCTRL_bit at PORTD_INTCTRL.B1;

sfr data unsigned char volatile PORTD_INT0MASK            absolute 0x066A;
sfr data unsigned char volatile PORTD_INT1MASK            absolute 0x066B;
sfr data unsigned char volatile PORTD_INTFLAGS            absolute 0x066C;
    sbit  INT1IF_PORTD_INTFLAGS_bit at PORTD_INTFLAGS.B1;
    sbit  INT0IF_PORTD_INTFLAGS_bit at PORTD_INTFLAGS.B0;

sfr data unsigned char volatile PORTD_PIN0CTRL            absolute 0x0670;
    sbit  SRLEN_PORTD_PIN0CTRL_bit at PORTD_PIN0CTRL.B7;
    sbit  INVEN_PORTD_PIN0CTRL_bit at PORTD_PIN0CTRL.B6;
    sbit  OPC0_PORTD_PIN0CTRL_bit at PORTD_PIN0CTRL.B3;
    sbit  OPC1_PORTD_PIN0CTRL_bit at PORTD_PIN0CTRL.B4;
    sbit  OPC2_PORTD_PIN0CTRL_bit at PORTD_PIN0CTRL.B5;
    sbit  ISC0_PORTD_PIN0CTRL_bit at PORTD_PIN0CTRL.B0;
    sbit  ISC1_PORTD_PIN0CTRL_bit at PORTD_PIN0CTRL.B1;
    sbit  ISC2_PORTD_PIN0CTRL_bit at PORTD_PIN0CTRL.B2;

sfr data unsigned char volatile PORTD_PIN1CTRL            absolute 0x0671;
    sbit  SRLEN_PORTD_PIN1CTRL_bit at PORTD_PIN1CTRL.B7;
    sbit  INVEN_PORTD_PIN1CTRL_bit at PORTD_PIN1CTRL.B6;
    sbit  OPC0_PORTD_PIN1CTRL_bit at PORTD_PIN1CTRL.B3;
    sbit  OPC1_PORTD_PIN1CTRL_bit at PORTD_PIN1CTRL.B4;
    sbit  OPC2_PORTD_PIN1CTRL_bit at PORTD_PIN1CTRL.B5;
    sbit  ISC0_PORTD_PIN1CTRL_bit at PORTD_PIN1CTRL.B0;
    sbit  ISC1_PORTD_PIN1CTRL_bit at PORTD_PIN1CTRL.B1;
    sbit  ISC2_PORTD_PIN1CTRL_bit at PORTD_PIN1CTRL.B2;

sfr data unsigned char volatile PORTD_PIN2CTRL            absolute 0x0672;
    sbit  SRLEN_PORTD_PIN2CTRL_bit at PORTD_PIN2CTRL.B7;
    sbit  INVEN_PORTD_PIN2CTRL_bit at PORTD_PIN2CTRL.B6;
    sbit  OPC0_PORTD_PIN2CTRL_bit at PORTD_PIN2CTRL.B3;
    sbit  OPC1_PORTD_PIN2CTRL_bit at PORTD_PIN2CTRL.B4;
    sbit  OPC2_PORTD_PIN2CTRL_bit at PORTD_PIN2CTRL.B5;
    sbit  ISC0_PORTD_PIN2CTRL_bit at PORTD_PIN2CTRL.B0;
    sbit  ISC1_PORTD_PIN2CTRL_bit at PORTD_PIN2CTRL.B1;
    sbit  ISC2_PORTD_PIN2CTRL_bit at PORTD_PIN2CTRL.B2;

sfr data unsigned char volatile PORTD_PIN3CTRL            absolute 0x0673;
    sbit  SRLEN_PORTD_PIN3CTRL_bit at PORTD_PIN3CTRL.B7;
    sbit  INVEN_PORTD_PIN3CTRL_bit at PORTD_PIN3CTRL.B6;
    sbit  OPC0_PORTD_PIN3CTRL_bit at PORTD_PIN3CTRL.B3;
    sbit  OPC1_PORTD_PIN3CTRL_bit at PORTD_PIN3CTRL.B4;
    sbit  OPC2_PORTD_PIN3CTRL_bit at PORTD_PIN3CTRL.B5;
    sbit  ISC0_PORTD_PIN3CTRL_bit at PORTD_PIN3CTRL.B0;
    sbit  ISC1_PORTD_PIN3CTRL_bit at PORTD_PIN3CTRL.B1;
    sbit  ISC2_PORTD_PIN3CTRL_bit at PORTD_PIN3CTRL.B2;

sfr data unsigned char volatile PORTD_PIN4CTRL            absolute 0x0674;
    sbit  SRLEN_PORTD_PIN4CTRL_bit at PORTD_PIN4CTRL.B7;
    sbit  INVEN_PORTD_PIN4CTRL_bit at PORTD_PIN4CTRL.B6;
    sbit  OPC0_PORTD_PIN4CTRL_bit at PORTD_PIN4CTRL.B3;
    sbit  OPC1_PORTD_PIN4CTRL_bit at PORTD_PIN4CTRL.B4;
    sbit  OPC2_PORTD_PIN4CTRL_bit at PORTD_PIN4CTRL.B5;
    sbit  ISC0_PORTD_PIN4CTRL_bit at PORTD_PIN4CTRL.B0;
    sbit  ISC1_PORTD_PIN4CTRL_bit at PORTD_PIN4CTRL.B1;
    sbit  ISC2_PORTD_PIN4CTRL_bit at PORTD_PIN4CTRL.B2;

sfr data unsigned char volatile PORTD_PIN5CTRL            absolute 0x0675;
    sbit  SRLEN_PORTD_PIN5CTRL_bit at PORTD_PIN5CTRL.B7;
    sbit  INVEN_PORTD_PIN5CTRL_bit at PORTD_PIN5CTRL.B6;
    sbit  OPC0_PORTD_PIN5CTRL_bit at PORTD_PIN5CTRL.B3;
    sbit  OPC1_PORTD_PIN5CTRL_bit at PORTD_PIN5CTRL.B4;
    sbit  OPC2_PORTD_PIN5CTRL_bit at PORTD_PIN5CTRL.B5;
    sbit  ISC0_PORTD_PIN5CTRL_bit at PORTD_PIN5CTRL.B0;
    sbit  ISC1_PORTD_PIN5CTRL_bit at PORTD_PIN5CTRL.B1;
    sbit  ISC2_PORTD_PIN5CTRL_bit at PORTD_PIN5CTRL.B2;

sfr data unsigned char volatile PORTD_PIN6CTRL            absolute 0x0676;
    sbit  SRLEN_PORTD_PIN6CTRL_bit at PORTD_PIN6CTRL.B7;
    sbit  INVEN_PORTD_PIN6CTRL_bit at PORTD_PIN6CTRL.B6;
    sbit  OPC0_PORTD_PIN6CTRL_bit at PORTD_PIN6CTRL.B3;
    sbit  OPC1_PORTD_PIN6CTRL_bit at PORTD_PIN6CTRL.B4;
    sbit  OPC2_PORTD_PIN6CTRL_bit at PORTD_PIN6CTRL.B5;
    sbit  ISC0_PORTD_PIN6CTRL_bit at PORTD_PIN6CTRL.B0;
    sbit  ISC1_PORTD_PIN6CTRL_bit at PORTD_PIN6CTRL.B1;
    sbit  ISC2_PORTD_PIN6CTRL_bit at PORTD_PIN6CTRL.B2;

sfr data unsigned char volatile PORTD_PIN7CTRL            absolute 0x0677;
    sbit  SRLEN_PORTD_PIN7CTRL_bit at PORTD_PIN7CTRL.B7;
    sbit  INVEN_PORTD_PIN7CTRL_bit at PORTD_PIN7CTRL.B6;
    sbit  OPC0_PORTD_PIN7CTRL_bit at PORTD_PIN7CTRL.B3;
    sbit  OPC1_PORTD_PIN7CTRL_bit at PORTD_PIN7CTRL.B4;
    sbit  OPC2_PORTD_PIN7CTRL_bit at PORTD_PIN7CTRL.B5;
    sbit  ISC0_PORTD_PIN7CTRL_bit at PORTD_PIN7CTRL.B0;
    sbit  ISC1_PORTD_PIN7CTRL_bit at PORTD_PIN7CTRL.B1;
    sbit  ISC2_PORTD_PIN7CTRL_bit at PORTD_PIN7CTRL.B2;

sfr data unsigned char volatile PORTE_DIR                 absolute 0x0680;
sfr data unsigned char volatile PORTE_DIRSET              absolute 0x0681;
sfr data unsigned char volatile PORTE_DIRCLR              absolute 0x0682;
sfr data unsigned char volatile PORTE_DIRTGL              absolute 0x0683;
sfr data unsigned char volatile PORTE_OUT                 absolute 0x0684;
sfr data unsigned char volatile PORTE_OUTSET              absolute 0x0685;
sfr data unsigned char volatile PORTE_OUTCLR              absolute 0x0686;
sfr data unsigned char volatile PORTE_OUTTGL              absolute 0x0687;
sfr data unsigned char volatile PORTE_IN                  absolute 0x0688;
sfr data unsigned char volatile PORTE_INTCTRL             absolute 0x0689;
    sbit  INT1LVL0_PORTE_INTCTRL_bit at PORTE_INTCTRL.B2;
    sbit  INT1LVL1_PORTE_INTCTRL_bit at PORTE_INTCTRL.B3;
    sbit  INT0LVL0_PORTE_INTCTRL_bit at PORTE_INTCTRL.B0;
    sbit  INT0LVL1_PORTE_INTCTRL_bit at PORTE_INTCTRL.B1;

sfr data unsigned char volatile PORTE_INT0MASK            absolute 0x068A;
sfr data unsigned char volatile PORTE_INT1MASK            absolute 0x068B;
sfr data unsigned char volatile PORTE_INTFLAGS            absolute 0x068C;
    sbit  INT1IF_PORTE_INTFLAGS_bit at PORTE_INTFLAGS.B1;
    sbit  INT0IF_PORTE_INTFLAGS_bit at PORTE_INTFLAGS.B0;

sfr data unsigned char volatile PORTE_PIN0CTRL            absolute 0x0690;
    sbit  SRLEN_PORTE_PIN0CTRL_bit at PORTE_PIN0CTRL.B7;
    sbit  INVEN_PORTE_PIN0CTRL_bit at PORTE_PIN0CTRL.B6;
    sbit  OPC0_PORTE_PIN0CTRL_bit at PORTE_PIN0CTRL.B3;
    sbit  OPC1_PORTE_PIN0CTRL_bit at PORTE_PIN0CTRL.B4;
    sbit  OPC2_PORTE_PIN0CTRL_bit at PORTE_PIN0CTRL.B5;
    sbit  ISC0_PORTE_PIN0CTRL_bit at PORTE_PIN0CTRL.B0;
    sbit  ISC1_PORTE_PIN0CTRL_bit at PORTE_PIN0CTRL.B1;
    sbit  ISC2_PORTE_PIN0CTRL_bit at PORTE_PIN0CTRL.B2;

sfr data unsigned char volatile PORTE_PIN1CTRL            absolute 0x0691;
    sbit  SRLEN_PORTE_PIN1CTRL_bit at PORTE_PIN1CTRL.B7;
    sbit  INVEN_PORTE_PIN1CTRL_bit at PORTE_PIN1CTRL.B6;
    sbit  OPC0_PORTE_PIN1CTRL_bit at PORTE_PIN1CTRL.B3;
    sbit  OPC1_PORTE_PIN1CTRL_bit at PORTE_PIN1CTRL.B4;
    sbit  OPC2_PORTE_PIN1CTRL_bit at PORTE_PIN1CTRL.B5;
    sbit  ISC0_PORTE_PIN1CTRL_bit at PORTE_PIN1CTRL.B0;
    sbit  ISC1_PORTE_PIN1CTRL_bit at PORTE_PIN1CTRL.B1;
    sbit  ISC2_PORTE_PIN1CTRL_bit at PORTE_PIN1CTRL.B2;

sfr data unsigned char volatile PORTE_PIN2CTRL            absolute 0x0692;
    sbit  SRLEN_PORTE_PIN2CTRL_bit at PORTE_PIN2CTRL.B7;
    sbit  INVEN_PORTE_PIN2CTRL_bit at PORTE_PIN2CTRL.B6;
    sbit  OPC0_PORTE_PIN2CTRL_bit at PORTE_PIN2CTRL.B3;
    sbit  OPC1_PORTE_PIN2CTRL_bit at PORTE_PIN2CTRL.B4;
    sbit  OPC2_PORTE_PIN2CTRL_bit at PORTE_PIN2CTRL.B5;
    sbit  ISC0_PORTE_PIN2CTRL_bit at PORTE_PIN2CTRL.B0;
    sbit  ISC1_PORTE_PIN2CTRL_bit at PORTE_PIN2CTRL.B1;
    sbit  ISC2_PORTE_PIN2CTRL_bit at PORTE_PIN2CTRL.B2;

sfr data unsigned char volatile PORTE_PIN3CTRL            absolute 0x0693;
    sbit  SRLEN_PORTE_PIN3CTRL_bit at PORTE_PIN3CTRL.B7;
    sbit  INVEN_PORTE_PIN3CTRL_bit at PORTE_PIN3CTRL.B6;
    sbit  OPC0_PORTE_PIN3CTRL_bit at PORTE_PIN3CTRL.B3;
    sbit  OPC1_PORTE_PIN3CTRL_bit at PORTE_PIN3CTRL.B4;
    sbit  OPC2_PORTE_PIN3CTRL_bit at PORTE_PIN3CTRL.B5;
    sbit  ISC0_PORTE_PIN3CTRL_bit at PORTE_PIN3CTRL.B0;
    sbit  ISC1_PORTE_PIN3CTRL_bit at PORTE_PIN3CTRL.B1;
    sbit  ISC2_PORTE_PIN3CTRL_bit at PORTE_PIN3CTRL.B2;

sfr data unsigned char volatile PORTE_PIN4CTRL            absolute 0x0694;
    sbit  SRLEN_PORTE_PIN4CTRL_bit at PORTE_PIN4CTRL.B7;
    sbit  INVEN_PORTE_PIN4CTRL_bit at PORTE_PIN4CTRL.B6;
    sbit  OPC0_PORTE_PIN4CTRL_bit at PORTE_PIN4CTRL.B3;
    sbit  OPC1_PORTE_PIN4CTRL_bit at PORTE_PIN4CTRL.B4;
    sbit  OPC2_PORTE_PIN4CTRL_bit at PORTE_PIN4CTRL.B5;
    sbit  ISC0_PORTE_PIN4CTRL_bit at PORTE_PIN4CTRL.B0;
    sbit  ISC1_PORTE_PIN4CTRL_bit at PORTE_PIN4CTRL.B1;
    sbit  ISC2_PORTE_PIN4CTRL_bit at PORTE_PIN4CTRL.B2;

sfr data unsigned char volatile PORTE_PIN5CTRL            absolute 0x0695;
    sbit  SRLEN_PORTE_PIN5CTRL_bit at PORTE_PIN5CTRL.B7;
    sbit  INVEN_PORTE_PIN5CTRL_bit at PORTE_PIN5CTRL.B6;
    sbit  OPC0_PORTE_PIN5CTRL_bit at PORTE_PIN5CTRL.B3;
    sbit  OPC1_PORTE_PIN5CTRL_bit at PORTE_PIN5CTRL.B4;
    sbit  OPC2_PORTE_PIN5CTRL_bit at PORTE_PIN5CTRL.B5;
    sbit  ISC0_PORTE_PIN5CTRL_bit at PORTE_PIN5CTRL.B0;
    sbit  ISC1_PORTE_PIN5CTRL_bit at PORTE_PIN5CTRL.B1;
    sbit  ISC2_PORTE_PIN5CTRL_bit at PORTE_PIN5CTRL.B2;

sfr data unsigned char volatile PORTE_PIN6CTRL            absolute 0x0696;
    sbit  SRLEN_PORTE_PIN6CTRL_bit at PORTE_PIN6CTRL.B7;
    sbit  INVEN_PORTE_PIN6CTRL_bit at PORTE_PIN6CTRL.B6;
    sbit  OPC0_PORTE_PIN6CTRL_bit at PORTE_PIN6CTRL.B3;
    sbit  OPC1_PORTE_PIN6CTRL_bit at PORTE_PIN6CTRL.B4;
    sbit  OPC2_PORTE_PIN6CTRL_bit at PORTE_PIN6CTRL.B5;
    sbit  ISC0_PORTE_PIN6CTRL_bit at PORTE_PIN6CTRL.B0;
    sbit  ISC1_PORTE_PIN6CTRL_bit at PORTE_PIN6CTRL.B1;
    sbit  ISC2_PORTE_PIN6CTRL_bit at PORTE_PIN6CTRL.B2;

sfr data unsigned char volatile PORTE_PIN7CTRL            absolute 0x0697;
    sbit  SRLEN_PORTE_PIN7CTRL_bit at PORTE_PIN7CTRL.B7;
    sbit  INVEN_PORTE_PIN7CTRL_bit at PORTE_PIN7CTRL.B6;
    sbit  OPC0_PORTE_PIN7CTRL_bit at PORTE_PIN7CTRL.B3;
    sbit  OPC1_PORTE_PIN7CTRL_bit at PORTE_PIN7CTRL.B4;
    sbit  OPC2_PORTE_PIN7CTRL_bit at PORTE_PIN7CTRL.B5;
    sbit  ISC0_PORTE_PIN7CTRL_bit at PORTE_PIN7CTRL.B0;
    sbit  ISC1_PORTE_PIN7CTRL_bit at PORTE_PIN7CTRL.B1;
    sbit  ISC2_PORTE_PIN7CTRL_bit at PORTE_PIN7CTRL.B2;

sfr data unsigned char volatile PORTF_DIR                 absolute 0x06A0;
sfr data unsigned char volatile PORTF_DIRSET              absolute 0x06A1;
sfr data unsigned char volatile PORTF_DIRCLR              absolute 0x06A2;
sfr data unsigned char volatile PORTF_DIRTGL              absolute 0x06A3;
sfr data unsigned char volatile PORTF_OUT                 absolute 0x06A4;
sfr data unsigned char volatile PORTF_OUTSET              absolute 0x06A5;
sfr data unsigned char volatile PORTF_OUTCLR              absolute 0x06A6;
sfr data unsigned char volatile PORTF_OUTTGL              absolute 0x06A7;
sfr data unsigned char volatile PORTF_IN                  absolute 0x06A8;
sfr data unsigned char volatile PORTF_INTCTRL             absolute 0x06A9;
    sbit  INT1LVL0_PORTF_INTCTRL_bit at PORTF_INTCTRL.B2;
    sbit  INT1LVL1_PORTF_INTCTRL_bit at PORTF_INTCTRL.B3;
    sbit  INT0LVL0_PORTF_INTCTRL_bit at PORTF_INTCTRL.B0;
    sbit  INT0LVL1_PORTF_INTCTRL_bit at PORTF_INTCTRL.B1;

sfr data unsigned char volatile PORTF_INT0MASK            absolute 0x06AA;
sfr data unsigned char volatile PORTF_INT1MASK            absolute 0x06AB;
sfr data unsigned char volatile PORTF_INTFLAGS            absolute 0x06AC;
    sbit  INT1IF_PORTF_INTFLAGS_bit at PORTF_INTFLAGS.B1;
    sbit  INT0IF_PORTF_INTFLAGS_bit at PORTF_INTFLAGS.B0;

sfr data unsigned char volatile PORTF_PIN0CTRL            absolute 0x06B0;
    sbit  SRLEN_PORTF_PIN0CTRL_bit at PORTF_PIN0CTRL.B7;
    sbit  INVEN_PORTF_PIN0CTRL_bit at PORTF_PIN0CTRL.B6;
    sbit  OPC0_PORTF_PIN0CTRL_bit at PORTF_PIN0CTRL.B3;
    sbit  OPC1_PORTF_PIN0CTRL_bit at PORTF_PIN0CTRL.B4;
    sbit  OPC2_PORTF_PIN0CTRL_bit at PORTF_PIN0CTRL.B5;
    sbit  ISC0_PORTF_PIN0CTRL_bit at PORTF_PIN0CTRL.B0;
    sbit  ISC1_PORTF_PIN0CTRL_bit at PORTF_PIN0CTRL.B1;
    sbit  ISC2_PORTF_PIN0CTRL_bit at PORTF_PIN0CTRL.B2;

sfr data unsigned char volatile PORTF_PIN1CTRL            absolute 0x06B1;
    sbit  SRLEN_PORTF_PIN1CTRL_bit at PORTF_PIN1CTRL.B7;
    sbit  INVEN_PORTF_PIN1CTRL_bit at PORTF_PIN1CTRL.B6;
    sbit  OPC0_PORTF_PIN1CTRL_bit at PORTF_PIN1CTRL.B3;
    sbit  OPC1_PORTF_PIN1CTRL_bit at PORTF_PIN1CTRL.B4;
    sbit  OPC2_PORTF_PIN1CTRL_bit at PORTF_PIN1CTRL.B5;
    sbit  ISC0_PORTF_PIN1CTRL_bit at PORTF_PIN1CTRL.B0;
    sbit  ISC1_PORTF_PIN1CTRL_bit at PORTF_PIN1CTRL.B1;
    sbit  ISC2_PORTF_PIN1CTRL_bit at PORTF_PIN1CTRL.B2;

sfr data unsigned char volatile PORTF_PIN2CTRL            absolute 0x06B2;
    sbit  SRLEN_PORTF_PIN2CTRL_bit at PORTF_PIN2CTRL.B7;
    sbit  INVEN_PORTF_PIN2CTRL_bit at PORTF_PIN2CTRL.B6;
    sbit  OPC0_PORTF_PIN2CTRL_bit at PORTF_PIN2CTRL.B3;
    sbit  OPC1_PORTF_PIN2CTRL_bit at PORTF_PIN2CTRL.B4;
    sbit  OPC2_PORTF_PIN2CTRL_bit at PORTF_PIN2CTRL.B5;
    sbit  ISC0_PORTF_PIN2CTRL_bit at PORTF_PIN2CTRL.B0;
    sbit  ISC1_PORTF_PIN2CTRL_bit at PORTF_PIN2CTRL.B1;
    sbit  ISC2_PORTF_PIN2CTRL_bit at PORTF_PIN2CTRL.B2;

sfr data unsigned char volatile PORTF_PIN3CTRL            absolute 0x06B3;
    sbit  SRLEN_PORTF_PIN3CTRL_bit at PORTF_PIN3CTRL.B7;
    sbit  INVEN_PORTF_PIN3CTRL_bit at PORTF_PIN3CTRL.B6;
    sbit  OPC0_PORTF_PIN3CTRL_bit at PORTF_PIN3CTRL.B3;
    sbit  OPC1_PORTF_PIN3CTRL_bit at PORTF_PIN3CTRL.B4;
    sbit  OPC2_PORTF_PIN3CTRL_bit at PORTF_PIN3CTRL.B5;
    sbit  ISC0_PORTF_PIN3CTRL_bit at PORTF_PIN3CTRL.B0;
    sbit  ISC1_PORTF_PIN3CTRL_bit at PORTF_PIN3CTRL.B1;
    sbit  ISC2_PORTF_PIN3CTRL_bit at PORTF_PIN3CTRL.B2;

sfr data unsigned char volatile PORTF_PIN4CTRL            absolute 0x06B4;
    sbit  SRLEN_PORTF_PIN4CTRL_bit at PORTF_PIN4CTRL.B7;
    sbit  INVEN_PORTF_PIN4CTRL_bit at PORTF_PIN4CTRL.B6;
    sbit  OPC0_PORTF_PIN4CTRL_bit at PORTF_PIN4CTRL.B3;
    sbit  OPC1_PORTF_PIN4CTRL_bit at PORTF_PIN4CTRL.B4;
    sbit  OPC2_PORTF_PIN4CTRL_bit at PORTF_PIN4CTRL.B5;
    sbit  ISC0_PORTF_PIN4CTRL_bit at PORTF_PIN4CTRL.B0;
    sbit  ISC1_PORTF_PIN4CTRL_bit at PORTF_PIN4CTRL.B1;
    sbit  ISC2_PORTF_PIN4CTRL_bit at PORTF_PIN4CTRL.B2;

sfr data unsigned char volatile PORTF_PIN5CTRL            absolute 0x06B5;
    sbit  SRLEN_PORTF_PIN5CTRL_bit at PORTF_PIN5CTRL.B7;
    sbit  INVEN_PORTF_PIN5CTRL_bit at PORTF_PIN5CTRL.B6;
    sbit  OPC0_PORTF_PIN5CTRL_bit at PORTF_PIN5CTRL.B3;
    sbit  OPC1_PORTF_PIN5CTRL_bit at PORTF_PIN5CTRL.B4;
    sbit  OPC2_PORTF_PIN5CTRL_bit at PORTF_PIN5CTRL.B5;
    sbit  ISC0_PORTF_PIN5CTRL_bit at PORTF_PIN5CTRL.B0;
    sbit  ISC1_PORTF_PIN5CTRL_bit at PORTF_PIN5CTRL.B1;
    sbit  ISC2_PORTF_PIN5CTRL_bit at PORTF_PIN5CTRL.B2;

sfr data unsigned char volatile PORTF_PIN6CTRL            absolute 0x06B6;
    sbit  SRLEN_PORTF_PIN6CTRL_bit at PORTF_PIN6CTRL.B7;
    sbit  INVEN_PORTF_PIN6CTRL_bit at PORTF_PIN6CTRL.B6;
    sbit  OPC0_PORTF_PIN6CTRL_bit at PORTF_PIN6CTRL.B3;
    sbit  OPC1_PORTF_PIN6CTRL_bit at PORTF_PIN6CTRL.B4;
    sbit  OPC2_PORTF_PIN6CTRL_bit at PORTF_PIN6CTRL.B5;
    sbit  ISC0_PORTF_PIN6CTRL_bit at PORTF_PIN6CTRL.B0;
    sbit  ISC1_PORTF_PIN6CTRL_bit at PORTF_PIN6CTRL.B1;
    sbit  ISC2_PORTF_PIN6CTRL_bit at PORTF_PIN6CTRL.B2;

sfr data unsigned char volatile PORTF_PIN7CTRL            absolute 0x06B7;
    sbit  SRLEN_PORTF_PIN7CTRL_bit at PORTF_PIN7CTRL.B7;
    sbit  INVEN_PORTF_PIN7CTRL_bit at PORTF_PIN7CTRL.B6;
    sbit  OPC0_PORTF_PIN7CTRL_bit at PORTF_PIN7CTRL.B3;
    sbit  OPC1_PORTF_PIN7CTRL_bit at PORTF_PIN7CTRL.B4;
    sbit  OPC2_PORTF_PIN7CTRL_bit at PORTF_PIN7CTRL.B5;
    sbit  ISC0_PORTF_PIN7CTRL_bit at PORTF_PIN7CTRL.B0;
    sbit  ISC1_PORTF_PIN7CTRL_bit at PORTF_PIN7CTRL.B1;
    sbit  ISC2_PORTF_PIN7CTRL_bit at PORTF_PIN7CTRL.B2;

sfr data unsigned char volatile PORTR_DIR                 absolute 0x07E0;
sfr data unsigned char volatile PORTR_DIRSET              absolute 0x07E1;
sfr data unsigned char volatile PORTR_DIRCLR              absolute 0x07E2;
sfr data unsigned char volatile PORTR_DIRTGL              absolute 0x07E3;
sfr data unsigned char volatile PORTR_OUT                 absolute 0x07E4;
sfr data unsigned char volatile PORTR_OUTSET              absolute 0x07E5;
sfr data unsigned char volatile PORTR_OUTCLR              absolute 0x07E6;
sfr data unsigned char volatile PORTR_OUTTGL              absolute 0x07E7;
sfr data unsigned char volatile PORTR_IN                  absolute 0x07E8;
sfr data unsigned char volatile PORTR_INTCTRL             absolute 0x07E9;
    sbit  INT1LVL0_PORTR_INTCTRL_bit at PORTR_INTCTRL.B2;
    sbit  INT1LVL1_PORTR_INTCTRL_bit at PORTR_INTCTRL.B3;
    sbit  INT0LVL0_PORTR_INTCTRL_bit at PORTR_INTCTRL.B0;
    sbit  INT0LVL1_PORTR_INTCTRL_bit at PORTR_INTCTRL.B1;

sfr data unsigned char volatile PORTR_INT0MASK            absolute 0x07EA;
sfr data unsigned char volatile PORTR_INT1MASK            absolute 0x07EB;
sfr data unsigned char volatile PORTR_INTFLAGS            absolute 0x07EC;
    sbit  INT1IF_PORTR_INTFLAGS_bit at PORTR_INTFLAGS.B1;
    sbit  INT0IF_PORTR_INTFLAGS_bit at PORTR_INTFLAGS.B0;

sfr data unsigned char volatile PORTR_PIN0CTRL            absolute 0x07F0;
    sbit  SRLEN_PORTR_PIN0CTRL_bit at PORTR_PIN0CTRL.B7;
    sbit  INVEN_PORTR_PIN0CTRL_bit at PORTR_PIN0CTRL.B6;
    sbit  OPC0_PORTR_PIN0CTRL_bit at PORTR_PIN0CTRL.B3;
    sbit  OPC1_PORTR_PIN0CTRL_bit at PORTR_PIN0CTRL.B4;
    sbit  OPC2_PORTR_PIN0CTRL_bit at PORTR_PIN0CTRL.B5;
    sbit  ISC0_PORTR_PIN0CTRL_bit at PORTR_PIN0CTRL.B0;
    sbit  ISC1_PORTR_PIN0CTRL_bit at PORTR_PIN0CTRL.B1;
    sbit  ISC2_PORTR_PIN0CTRL_bit at PORTR_PIN0CTRL.B2;

sfr data unsigned char volatile PORTR_PIN1CTRL            absolute 0x07F1;
    sbit  SRLEN_PORTR_PIN1CTRL_bit at PORTR_PIN1CTRL.B7;
    sbit  INVEN_PORTR_PIN1CTRL_bit at PORTR_PIN1CTRL.B6;
    sbit  OPC0_PORTR_PIN1CTRL_bit at PORTR_PIN1CTRL.B3;
    sbit  OPC1_PORTR_PIN1CTRL_bit at PORTR_PIN1CTRL.B4;
    sbit  OPC2_PORTR_PIN1CTRL_bit at PORTR_PIN1CTRL.B5;
    sbit  ISC0_PORTR_PIN1CTRL_bit at PORTR_PIN1CTRL.B0;
    sbit  ISC1_PORTR_PIN1CTRL_bit at PORTR_PIN1CTRL.B1;
    sbit  ISC2_PORTR_PIN1CTRL_bit at PORTR_PIN1CTRL.B2;

sfr data unsigned char volatile PORTR_PIN2CTRL            absolute 0x07F2;
    sbit  SRLEN_PORTR_PIN2CTRL_bit at PORTR_PIN2CTRL.B7;
    sbit  INVEN_PORTR_PIN2CTRL_bit at PORTR_PIN2CTRL.B6;
    sbit  OPC0_PORTR_PIN2CTRL_bit at PORTR_PIN2CTRL.B3;
    sbit  OPC1_PORTR_PIN2CTRL_bit at PORTR_PIN2CTRL.B4;
    sbit  OPC2_PORTR_PIN2CTRL_bit at PORTR_PIN2CTRL.B5;
    sbit  ISC0_PORTR_PIN2CTRL_bit at PORTR_PIN2CTRL.B0;
    sbit  ISC1_PORTR_PIN2CTRL_bit at PORTR_PIN2CTRL.B1;
    sbit  ISC2_PORTR_PIN2CTRL_bit at PORTR_PIN2CTRL.B2;

sfr data unsigned char volatile PORTR_PIN3CTRL            absolute 0x07F3;
    sbit  SRLEN_PORTR_PIN3CTRL_bit at PORTR_PIN3CTRL.B7;
    sbit  INVEN_PORTR_PIN3CTRL_bit at PORTR_PIN3CTRL.B6;
    sbit  OPC0_PORTR_PIN3CTRL_bit at PORTR_PIN3CTRL.B3;
    sbit  OPC1_PORTR_PIN3CTRL_bit at PORTR_PIN3CTRL.B4;
    sbit  OPC2_PORTR_PIN3CTRL_bit at PORTR_PIN3CTRL.B5;
    sbit  ISC0_PORTR_PIN3CTRL_bit at PORTR_PIN3CTRL.B0;
    sbit  ISC1_PORTR_PIN3CTRL_bit at PORTR_PIN3CTRL.B1;
    sbit  ISC2_PORTR_PIN3CTRL_bit at PORTR_PIN3CTRL.B2;

sfr data unsigned char volatile PORTR_PIN4CTRL            absolute 0x07F4;
    sbit  SRLEN_PORTR_PIN4CTRL_bit at PORTR_PIN4CTRL.B7;
    sbit  INVEN_PORTR_PIN4CTRL_bit at PORTR_PIN4CTRL.B6;
    sbit  OPC0_PORTR_PIN4CTRL_bit at PORTR_PIN4CTRL.B3;
    sbit  OPC1_PORTR_PIN4CTRL_bit at PORTR_PIN4CTRL.B4;
    sbit  OPC2_PORTR_PIN4CTRL_bit at PORTR_PIN4CTRL.B5;
    sbit  ISC0_PORTR_PIN4CTRL_bit at PORTR_PIN4CTRL.B0;
    sbit  ISC1_PORTR_PIN4CTRL_bit at PORTR_PIN4CTRL.B1;
    sbit  ISC2_PORTR_PIN4CTRL_bit at PORTR_PIN4CTRL.B2;

sfr data unsigned char volatile PORTR_PIN5CTRL            absolute 0x07F5;
    sbit  SRLEN_PORTR_PIN5CTRL_bit at PORTR_PIN5CTRL.B7;
    sbit  INVEN_PORTR_PIN5CTRL_bit at PORTR_PIN5CTRL.B6;
    sbit  OPC0_PORTR_PIN5CTRL_bit at PORTR_PIN5CTRL.B3;
    sbit  OPC1_PORTR_PIN5CTRL_bit at PORTR_PIN5CTRL.B4;
    sbit  OPC2_PORTR_PIN5CTRL_bit at PORTR_PIN5CTRL.B5;
    sbit  ISC0_PORTR_PIN5CTRL_bit at PORTR_PIN5CTRL.B0;
    sbit  ISC1_PORTR_PIN5CTRL_bit at PORTR_PIN5CTRL.B1;
    sbit  ISC2_PORTR_PIN5CTRL_bit at PORTR_PIN5CTRL.B2;

sfr data unsigned char volatile PORTR_PIN6CTRL            absolute 0x07F6;
    sbit  SRLEN_PORTR_PIN6CTRL_bit at PORTR_PIN6CTRL.B7;
    sbit  INVEN_PORTR_PIN6CTRL_bit at PORTR_PIN6CTRL.B6;
    sbit  OPC0_PORTR_PIN6CTRL_bit at PORTR_PIN6CTRL.B3;
    sbit  OPC1_PORTR_PIN6CTRL_bit at PORTR_PIN6CTRL.B4;
    sbit  OPC2_PORTR_PIN6CTRL_bit at PORTR_PIN6CTRL.B5;
    sbit  ISC0_PORTR_PIN6CTRL_bit at PORTR_PIN6CTRL.B0;
    sbit  ISC1_PORTR_PIN6CTRL_bit at PORTR_PIN6CTRL.B1;
    sbit  ISC2_PORTR_PIN6CTRL_bit at PORTR_PIN6CTRL.B2;

sfr data unsigned char volatile PORTR_PIN7CTRL            absolute 0x07F7;
    sbit  SRLEN_PORTR_PIN7CTRL_bit at PORTR_PIN7CTRL.B7;
    sbit  INVEN_PORTR_PIN7CTRL_bit at PORTR_PIN7CTRL.B6;
    sbit  OPC0_PORTR_PIN7CTRL_bit at PORTR_PIN7CTRL.B3;
    sbit  OPC1_PORTR_PIN7CTRL_bit at PORTR_PIN7CTRL.B4;
    sbit  OPC2_PORTR_PIN7CTRL_bit at PORTR_PIN7CTRL.B5;
    sbit  ISC0_PORTR_PIN7CTRL_bit at PORTR_PIN7CTRL.B0;
    sbit  ISC1_PORTR_PIN7CTRL_bit at PORTR_PIN7CTRL.B1;
    sbit  ISC2_PORTR_PIN7CTRL_bit at PORTR_PIN7CTRL.B2;

sfr data unsigned char volatile TCC0_CTRLA                absolute 0x0800;
    const register unsigned short int CLKSEL0 = 0;
    sbit  CLKSEL0_bit at TCC0_CTRLA.B0;
    const register unsigned short int CLKSEL1 = 1;
    sbit  CLKSEL1_bit at TCC0_CTRLA.B1;
    const register unsigned short int CLKSEL2 = 2;
    sbit  CLKSEL2_bit at TCC0_CTRLA.B2;
    const register unsigned short int CLKSEL3 = 3;
    sbit  CLKSEL3_bit at TCC0_CTRLA.B3;

sfr data unsigned char volatile TCC0_CTRLB                absolute 0x0801;
    const register unsigned short int CCDEN = 7;
    sbit  CCDEN_bit at TCC0_CTRLB.B7;
    const register unsigned short int CCCEN = 6;
    sbit  CCCEN_bit at TCC0_CTRLB.B6;
    const register unsigned short int CCBEN = 5;
    sbit  CCBEN_bit at TCC0_CTRLB.B5;
    const register unsigned short int CCAEN = 4;
    sbit  CCAEN_bit at TCC0_CTRLB.B4;
    const register unsigned short int WGMODE0 = 0;
    sbit  WGMODE0_bit at TCC0_CTRLB.B0;
    const register unsigned short int WGMODE1 = 1;
    sbit  WGMODE1_bit at TCC0_CTRLB.B1;
    const register unsigned short int WGMODE2 = 2;
    sbit  WGMODE2_bit at TCC0_CTRLB.B2;

sfr data unsigned char volatile TCC0_CTRLC                absolute 0x0802;
    const register unsigned short int CMPD = 3;
    sbit  CMPD_bit at TCC0_CTRLC.B3;
    const register unsigned short int CMPC = 2;
    sbit  CMPC_bit at TCC0_CTRLC.B2;
    const register unsigned short int CMPB = 1;
    sbit  CMPB_bit at TCC0_CTRLC.B1;
    const register unsigned short int CMPA = 0;
    sbit  CMPA_bit at TCC0_CTRLC.B0;

sfr data unsigned char volatile TCC0_CTRLD                absolute 0x0803;
    sbit  EVACT0_TCC0_CTRLD_bit at TCC0_CTRLD.B5;
    sbit  EVACT1_TCC0_CTRLD_bit at TCC0_CTRLD.B6;
    sbit  EVACT2_TCC0_CTRLD_bit at TCC0_CTRLD.B7;
    const register unsigned short int EVDLY = 4;
    sbit  EVDLY_bit at TCC0_CTRLD.B4;
    sbit  EVSEL0_TCC0_CTRLD_bit at TCC0_CTRLD.B0;
    sbit  EVSEL1_TCC0_CTRLD_bit at TCC0_CTRLD.B1;
    const register unsigned short int EVSEL2 = 2;
    sbit  EVSEL2_bit at TCC0_CTRLD.B2;
    const register unsigned short int EVSEL3 = 3;
    sbit  EVSEL3_bit at TCC0_CTRLD.B3;

sfr data unsigned char volatile TCC0_CTRLE                absolute 0x0804;
    const register unsigned short int BYTEM = 0;
    sbit  BYTEM_bit at TCC0_CTRLE.B0;

sfr data unsigned char volatile TCC0_INTCTRLA             absolute 0x0806;
    const register unsigned short int ERRINTLVL0 = 2;
    sbit  ERRINTLVL0_bit at TCC0_INTCTRLA.B2;
    const register unsigned short int ERRINTLVL1 = 3;
    sbit  ERRINTLVL1_bit at TCC0_INTCTRLA.B3;
    sbit  OVFINTLVL0_TCC0_INTCTRLA_bit at TCC0_INTCTRLA.B0;
    sbit  OVFINTLVL1_TCC0_INTCTRLA_bit at TCC0_INTCTRLA.B1;

sfr data unsigned char volatile TCC0_INTCTRLB             absolute 0x0807;
    const register unsigned short int CCDINTLVL0 = 6;
    sbit  CCDINTLVL0_bit at TCC0_INTCTRLB.B6;
    const register unsigned short int CCDINTLVL1 = 7;
    sbit  CCDINTLVL1_bit at TCC0_INTCTRLB.B7;
    const register unsigned short int CCCINTLVL0 = 4;
    sbit  CCCINTLVL0_bit at TCC0_INTCTRLB.B4;
    const register unsigned short int CCCINTLVL1 = 5;
    sbit  CCCINTLVL1_bit at TCC0_INTCTRLB.B5;
    const register unsigned short int CCBINTLVL0 = 2;
    sbit  CCBINTLVL0_bit at TCC0_INTCTRLB.B2;
    const register unsigned short int CCBINTLVL1 = 3;
    sbit  CCBINTLVL1_bit at TCC0_INTCTRLB.B3;
    const register unsigned short int CCAINTLVL0 = 0;
    sbit  CCAINTLVL0_bit at TCC0_INTCTRLB.B0;
    const register unsigned short int CCAINTLVL1 = 1;
    sbit  CCAINTLVL1_bit at TCC0_INTCTRLB.B1;

sfr data unsigned char volatile TCC0_CTRLFCLR             absolute 0x0808;
    sbit  CMD0_TCC0_CTRLFCLR_bit at TCC0_CTRLFCLR.B2;
    sbit  CMD1_TCC0_CTRLFCLR_bit at TCC0_CTRLFCLR.B3;
    const register unsigned short int LUPD = 1;
    sbit  LUPD_bit at TCC0_CTRLFCLR.B1;
    sbit  DIR__TCC0_CTRLFCLR_bit at TCC0_CTRLFCLR.B0;

sfr data unsigned char volatile TCC0_CTRLFSET             absolute 0x0809;
    sbit  CMD0_TCC0_CTRLFSET_bit at TCC0_CTRLFSET.B2;
    sbit  CMD1_TCC0_CTRLFSET_bit at TCC0_CTRLFSET.B3;
    sbit  LUPD_TCC0_CTRLFSET_bit at TCC0_CTRLFSET.B1;
    sbit  DIR__TCC0_CTRLFSET_bit at TCC0_CTRLFSET.B0;

sfr data unsigned char volatile TCC0_CTRLGCLR             absolute 0x080A;
    const register unsigned short int CCDBV = 4;
    sbit  CCDBV_bit at TCC0_CTRLGCLR.B4;
    const register unsigned short int CCCBV = 3;
    sbit  CCCBV_bit at TCC0_CTRLGCLR.B3;
    const register unsigned short int CCBBV = 2;
    sbit  CCBBV_bit at TCC0_CTRLGCLR.B2;
    const register unsigned short int CCABV = 1;
    sbit  CCABV_bit at TCC0_CTRLGCLR.B1;
    const register unsigned short int PERBV = 0;
    sbit  PERBV_bit at TCC0_CTRLGCLR.B0;

sfr data unsigned char volatile TCC0_CTRLGSET             absolute 0x080B;
    sbit  CCDBV_TCC0_CTRLGSET_bit at TCC0_CTRLGSET.B4;
    sbit  CCCBV_TCC0_CTRLGSET_bit at TCC0_CTRLGSET.B3;
    sbit  CCBBV_TCC0_CTRLGSET_bit at TCC0_CTRLGSET.B2;
    sbit  CCABV_TCC0_CTRLGSET_bit at TCC0_CTRLGSET.B1;
    sbit  PERBV_TCC0_CTRLGSET_bit at TCC0_CTRLGSET.B0;

sfr data unsigned char volatile TCC0_INTFLAGS             absolute 0x080C;
    const register unsigned short int CCDIF = 7;
    sbit  CCDIF_bit at TCC0_INTFLAGS.B7;
    const register unsigned short int CCCIF = 6;
    sbit  CCCIF_bit at TCC0_INTFLAGS.B6;
    const register unsigned short int CCBIF = 5;
    sbit  CCBIF_bit at TCC0_INTFLAGS.B5;
    const register unsigned short int CCAIF = 4;
    sbit  CCAIF_bit at TCC0_INTFLAGS.B4;
    const register unsigned short int ERRIF = 1;
    sbit  ERRIF_bit at TCC0_INTFLAGS.B1;
    sbit  OVFIF_TCC0_INTFLAGS_bit at TCC0_INTFLAGS.B0;

sfr data unsigned char volatile TCC0_TEMP                 absolute 0x080F;
sfr data unsigned int  volatile TCC0_CNT                  absolute 0x0820;
sfr data unsigned int  volatile TCC0_PER                  absolute 0x0826;
sfr data unsigned char volatile TCC0_PERL                 absolute 0x0826;
sfr data unsigned char volatile TCC0_PERH                 absolute 0x0827;
sfr data unsigned int  volatile TCC0_CCA                  absolute 0x0828;
sfr data unsigned char volatile TCC0_CCAL                 absolute 0x0828;
sfr data unsigned char volatile TCC0_CCAH                 absolute 0x0829;
sfr data unsigned int  volatile TCC0_CCB                  absolute 0x082A;
sfr data unsigned char volatile TCC0_CCBL                 absolute 0x082A;
sfr data unsigned char volatile TCC0_CCBH                 absolute 0x082B;
sfr data unsigned int  volatile TCC0_CCC                  absolute 0x082C;
sfr data unsigned char volatile TCC0_CCCL                 absolute 0x082C;
sfr data unsigned char volatile TCC0_CCCH                 absolute 0x082D;
sfr data unsigned int  volatile TCC0_CCD                  absolute 0x082E;
sfr data unsigned char volatile TCC0_CCDL                 absolute 0x082E;
sfr data unsigned char volatile TCC0_CCDH                 absolute 0x082F;
sfr data unsigned int  volatile TCC0_PERBUF               absolute 0x0836;
sfr data unsigned char volatile TCC0_PERBUFL              absolute 0x0836;
sfr data unsigned char volatile TCC0_PERBUFH              absolute 0x0837;
sfr data unsigned int  volatile TCC0_CCABUF               absolute 0x0838;
sfr data unsigned char volatile TCC0_CCABUFL              absolute 0x0838;
sfr data unsigned char volatile TCC0_CCABUFH              absolute 0x0839;
sfr data unsigned int  volatile TCC0_CCBBUF               absolute 0x083A;
sfr data unsigned char volatile TCC0_CCBBUFL              absolute 0x083A;
sfr data unsigned char volatile TCC0_CCBBUFH              absolute 0x083B;
sfr data unsigned int  volatile TCC0_CCCBUF               absolute 0x083C;
sfr data unsigned char volatile TCC0_CCCBUFL              absolute 0x083C;
sfr data unsigned char volatile TCC0_CCCBUFH              absolute 0x083D;
sfr data unsigned int  volatile TCC0_CCDBUF               absolute 0x083E;
sfr data unsigned char volatile TCC0_CCDBUFL              absolute 0x083E;
sfr data unsigned char volatile TCC0_CCDBUFH              absolute 0x083F;
sfr data unsigned char volatile TCC1_CTRLA                absolute 0x0840;
    sbit  CLKSEL0_TCC1_CTRLA_bit at TCC1_CTRLA.B0;
    sbit  CLKSEL1_TCC1_CTRLA_bit at TCC1_CTRLA.B1;
    sbit  CLKSEL2_TCC1_CTRLA_bit at TCC1_CTRLA.B2;
    sbit  CLKSEL3_TCC1_CTRLA_bit at TCC1_CTRLA.B3;

sfr data unsigned char volatile TCC1_CTRLB                absolute 0x0841;
    sbit  CCBEN_TCC1_CTRLB_bit at TCC1_CTRLB.B5;
    sbit  CCAEN_TCC1_CTRLB_bit at TCC1_CTRLB.B4;
    sbit  WGMODE0_TCC1_CTRLB_bit at TCC1_CTRLB.B0;
    sbit  WGMODE1_TCC1_CTRLB_bit at TCC1_CTRLB.B1;
    sbit  WGMODE2_TCC1_CTRLB_bit at TCC1_CTRLB.B2;

sfr data unsigned char volatile TCC1_CTRLC                absolute 0x0842;
    sbit  CMPB_TCC1_CTRLC_bit at TCC1_CTRLC.B1;
    sbit  CMPA_TCC1_CTRLC_bit at TCC1_CTRLC.B0;

sfr data unsigned char volatile TCC1_CTRLD                absolute 0x0843;
    sbit  EVACT0_TCC1_CTRLD_bit at TCC1_CTRLD.B5;
    sbit  EVACT1_TCC1_CTRLD_bit at TCC1_CTRLD.B6;
    sbit  EVACT2_TCC1_CTRLD_bit at TCC1_CTRLD.B7;
    sbit  EVDLY_TCC1_CTRLD_bit at TCC1_CTRLD.B4;
    sbit  EVSEL0_TCC1_CTRLD_bit at TCC1_CTRLD.B0;
    sbit  EVSEL1_TCC1_CTRLD_bit at TCC1_CTRLD.B1;
    sbit  EVSEL2_TCC1_CTRLD_bit at TCC1_CTRLD.B2;
    sbit  EVSEL3_TCC1_CTRLD_bit at TCC1_CTRLD.B3;

sfr data unsigned char volatile TCC1_CTRLE                absolute 0x0844;
    sbit  BYTEM_TCC1_CTRLE_bit at TCC1_CTRLE.B0;

sfr data unsigned char volatile TCC1_INTCTRLA             absolute 0x0846;
    sbit  ERRINTLVL0_TCC1_INTCTRLA_bit at TCC1_INTCTRLA.B2;
    sbit  ERRINTLVL1_TCC1_INTCTRLA_bit at TCC1_INTCTRLA.B3;
    sbit  OVFINTLVL0_TCC1_INTCTRLA_bit at TCC1_INTCTRLA.B0;
    sbit  OVFINTLVL1_TCC1_INTCTRLA_bit at TCC1_INTCTRLA.B1;

sfr data unsigned char volatile TCC1_INTCTRLB             absolute 0x0847;
    sbit  CCBINTLVL0_TCC1_INTCTRLB_bit at TCC1_INTCTRLB.B2;
    sbit  CCBINTLVL1_TCC1_INTCTRLB_bit at TCC1_INTCTRLB.B3;
    sbit  CCAINTLVL0_TCC1_INTCTRLB_bit at TCC1_INTCTRLB.B0;
    sbit  CCAINTLVL1_TCC1_INTCTRLB_bit at TCC1_INTCTRLB.B1;

sfr data unsigned char volatile TCC1_CTRLFCLR             absolute 0x0848;
    sbit  CMD0_TCC1_CTRLFCLR_bit at TCC1_CTRLFCLR.B2;
    sbit  CMD1_TCC1_CTRLFCLR_bit at TCC1_CTRLFCLR.B3;
    sbit  LUPD_TCC1_CTRLFCLR_bit at TCC1_CTRLFCLR.B1;
    sbit  DIR__TCC1_CTRLFCLR_bit at TCC1_CTRLFCLR.B0;

sfr data unsigned char volatile TCC1_CTRLFSET             absolute 0x0849;
    sbit  CMD0_TCC1_CTRLFSET_bit at TCC1_CTRLFSET.B2;
    sbit  CMD1_TCC1_CTRLFSET_bit at TCC1_CTRLFSET.B3;
    sbit  LUPD_TCC1_CTRLFSET_bit at TCC1_CTRLFSET.B1;
    sbit  DIR__TCC1_CTRLFSET_bit at TCC1_CTRLFSET.B0;

sfr data unsigned char volatile TCC1_CTRLGCLR             absolute 0x084A;
    sbit  CCBBV_TCC1_CTRLGCLR_bit at TCC1_CTRLGCLR.B2;
    sbit  CCABV_TCC1_CTRLGCLR_bit at TCC1_CTRLGCLR.B1;
    sbit  PERBV_TCC1_CTRLGCLR_bit at TCC1_CTRLGCLR.B0;

sfr data unsigned char volatile TCC1_CTRLGSET             absolute 0x084B;
    sbit  CCBBV_TCC1_CTRLGSET_bit at TCC1_CTRLGSET.B2;
    sbit  CCABV_TCC1_CTRLGSET_bit at TCC1_CTRLGSET.B1;
    sbit  PERBV_TCC1_CTRLGSET_bit at TCC1_CTRLGSET.B0;

sfr data unsigned char volatile TCC1_INTFLAGS             absolute 0x084C;
    sbit  CCBIF_TCC1_INTFLAGS_bit at TCC1_INTFLAGS.B5;
    sbit  CCAIF_TCC1_INTFLAGS_bit at TCC1_INTFLAGS.B4;
    sbit  ERRIF_TCC1_INTFLAGS_bit at TCC1_INTFLAGS.B1;
    sbit  OVFIF_TCC1_INTFLAGS_bit at TCC1_INTFLAGS.B0;

sfr data unsigned char volatile TCC1_TEMP                 absolute 0x084F;
sfr data unsigned int  volatile TCC1_CNT                  absolute 0x0860;
sfr data unsigned int  volatile TCC1_PER                  absolute 0x0866;
sfr data unsigned char volatile TCC1_PERL                 absolute 0x0866;
sfr data unsigned char volatile TCC1_PERH                 absolute 0x0867;
sfr data unsigned int  volatile TCC1_CCA                  absolute 0x0868;
sfr data unsigned char volatile TCC1_CCAL                 absolute 0x0868;
sfr data unsigned char volatile TCC1_CCAH                 absolute 0x0869;
sfr data unsigned int  volatile TCC1_CCB                  absolute 0x086A;
sfr data unsigned char volatile TCC1_CCBL                 absolute 0x086A;
sfr data unsigned char volatile TCC1_CCBH                 absolute 0x086B;
sfr data unsigned int  volatile TCC1_PERBUF               absolute 0x0876;
sfr data unsigned char volatile TCC1_PERBUFL              absolute 0x0876;
sfr data unsigned char volatile TCC1_PERBUFH              absolute 0x0877;
sfr data unsigned int  volatile TCC1_CCABUF               absolute 0x0878;
sfr data unsigned char volatile TCC1_CCABUFL              absolute 0x0878;
sfr data unsigned char volatile TCC1_CCABUFH              absolute 0x0879;
sfr data unsigned int  volatile TCC1_CCBBUF               absolute 0x087A;
sfr data unsigned char volatile TCC1_CCBBUFL              absolute 0x087A;
sfr data unsigned char volatile TCC1_CCBBUFH              absolute 0x087B;
sfr data unsigned char volatile AWEXC_CTRL                absolute 0x0880;
    const register unsigned short int PGM = 5;
    sbit  PGM_bit at AWEXC_CTRL.B5;
    const register unsigned short int CWCM = 4;
    sbit  CWCM_bit at AWEXC_CTRL.B4;
    const register unsigned short int DTICCDEN = 3;
    sbit  DTICCDEN_bit at AWEXC_CTRL.B3;
    const register unsigned short int DTICCCEN = 2;
    sbit  DTICCCEN_bit at AWEXC_CTRL.B2;
    const register unsigned short int DTICCBEN = 1;
    sbit  DTICCBEN_bit at AWEXC_CTRL.B1;
    const register unsigned short int DTICCAEN = 0;
    sbit  DTICCAEN_bit at AWEXC_CTRL.B0;

sfr data unsigned char volatile AWEXC_FDEMASK             absolute 0x0882;
sfr data unsigned char volatile AWEXC_FDCTRL              absolute 0x0883;
    const register unsigned short int FDDBD = 4;
    sbit  FDDBD_bit at AWEXC_FDCTRL.B4;
    const register unsigned short int FDMODE = 2;
    sbit  FDMODE_bit at AWEXC_FDCTRL.B2;
    const register unsigned short int FDACT0 = 0;
    sbit  FDACT0_bit at AWEXC_FDCTRL.B0;
    const register unsigned short int FDACT1 = 1;
    sbit  FDACT1_bit at AWEXC_FDCTRL.B1;

sfr data unsigned char volatile AWEXC_STATUS              absolute 0x0884;
    const register unsigned short int FDF = 2;
    sbit  FDF_bit at AWEXC_STATUS.B2;
    const register unsigned short int DTHSBUFV = 1;
    sbit  DTHSBUFV_bit at AWEXC_STATUS.B1;
    const register unsigned short int DTLSBUFV = 0;
    sbit  DTLSBUFV_bit at AWEXC_STATUS.B0;

sfr data unsigned char volatile AWEXC_DTBOTH              absolute 0x0886;
sfr data unsigned char volatile AWEXC_DTBOTHBUF           absolute 0x0887;
sfr data unsigned char volatile AWEXC_DTLS                absolute 0x0888;
sfr data unsigned char volatile AWEXC_DTHS                absolute 0x0889;
sfr data unsigned char volatile AWEXC_DTLSBUF             absolute 0x088A;
sfr data unsigned char volatile AWEXC_DTHSBUF             absolute 0x088B;
sfr data unsigned char volatile AWEXC_OUTOVEN             absolute 0x088C;
sfr data unsigned char volatile HIRESC_CTRLA              absolute 0x0890;
    const register unsigned short int HREN0 = 0;
    sbit  HREN0_bit at HIRESC_CTRLA.B0;
    const register unsigned short int HREN1 = 1;
    sbit  HREN1_bit at HIRESC_CTRLA.B1;

sfr data unsigned char volatile TCD0_CTRLA                absolute 0x0900;
    sbit  CLKSEL0_TCD0_CTRLA_bit at TCD0_CTRLA.B0;
    sbit  CLKSEL1_TCD0_CTRLA_bit at TCD0_CTRLA.B1;
    sbit  CLKSEL2_TCD0_CTRLA_bit at TCD0_CTRLA.B2;
    sbit  CLKSEL3_TCD0_CTRLA_bit at TCD0_CTRLA.B3;

sfr data unsigned char volatile TCD0_CTRLB                absolute 0x0901;
    sbit  CCDEN_TCD0_CTRLB_bit at TCD0_CTRLB.B7;
    sbit  CCCEN_TCD0_CTRLB_bit at TCD0_CTRLB.B6;
    sbit  CCBEN_TCD0_CTRLB_bit at TCD0_CTRLB.B5;
    sbit  CCAEN_TCD0_CTRLB_bit at TCD0_CTRLB.B4;
    sbit  WGMODE0_TCD0_CTRLB_bit at TCD0_CTRLB.B0;
    sbit  WGMODE1_TCD0_CTRLB_bit at TCD0_CTRLB.B1;
    sbit  WGMODE2_TCD0_CTRLB_bit at TCD0_CTRLB.B2;

sfr data unsigned char volatile TCD0_CTRLC                absolute 0x0902;
    sbit  CMPD_TCD0_CTRLC_bit at TCD0_CTRLC.B3;
    sbit  CMPC_TCD0_CTRLC_bit at TCD0_CTRLC.B2;
    sbit  CMPB_TCD0_CTRLC_bit at TCD0_CTRLC.B1;
    sbit  CMPA_TCD0_CTRLC_bit at TCD0_CTRLC.B0;

sfr data unsigned char volatile TCD0_CTRLD                absolute 0x0903;
    sbit  EVACT0_TCD0_CTRLD_bit at TCD0_CTRLD.B5;
    sbit  EVACT1_TCD0_CTRLD_bit at TCD0_CTRLD.B6;
    sbit  EVACT2_TCD0_CTRLD_bit at TCD0_CTRLD.B7;
    sbit  EVDLY_TCD0_CTRLD_bit at TCD0_CTRLD.B4;
    sbit  EVSEL0_TCD0_CTRLD_bit at TCD0_CTRLD.B0;
    sbit  EVSEL1_TCD0_CTRLD_bit at TCD0_CTRLD.B1;
    sbit  EVSEL2_TCD0_CTRLD_bit at TCD0_CTRLD.B2;
    sbit  EVSEL3_TCD0_CTRLD_bit at TCD0_CTRLD.B3;

sfr data unsigned char volatile TCD0_CTRLE                absolute 0x0904;
    sbit  BYTEM_TCD0_CTRLE_bit at TCD0_CTRLE.B0;

sfr data unsigned char volatile TCD0_INTCTRLA             absolute 0x0906;
    sbit  ERRINTLVL0_TCD0_INTCTRLA_bit at TCD0_INTCTRLA.B2;
    sbit  ERRINTLVL1_TCD0_INTCTRLA_bit at TCD0_INTCTRLA.B3;
    sbit  OVFINTLVL0_TCD0_INTCTRLA_bit at TCD0_INTCTRLA.B0;
    sbit  OVFINTLVL1_TCD0_INTCTRLA_bit at TCD0_INTCTRLA.B1;

sfr data unsigned char volatile TCD0_INTCTRLB             absolute 0x0907;
    sbit  CCDINTLVL0_TCD0_INTCTRLB_bit at TCD0_INTCTRLB.B6;
    sbit  CCDINTLVL1_TCD0_INTCTRLB_bit at TCD0_INTCTRLB.B7;
    sbit  CCCINTLVL0_TCD0_INTCTRLB_bit at TCD0_INTCTRLB.B4;
    sbit  CCCINTLVL1_TCD0_INTCTRLB_bit at TCD0_INTCTRLB.B5;
    sbit  CCBINTLVL0_TCD0_INTCTRLB_bit at TCD0_INTCTRLB.B2;
    sbit  CCBINTLVL1_TCD0_INTCTRLB_bit at TCD0_INTCTRLB.B3;
    sbit  CCAINTLVL0_TCD0_INTCTRLB_bit at TCD0_INTCTRLB.B0;
    sbit  CCAINTLVL1_TCD0_INTCTRLB_bit at TCD0_INTCTRLB.B1;

sfr data unsigned char volatile TCD0_CTRLFCLR             absolute 0x0908;
    sbit  CMD0_TCD0_CTRLFCLR_bit at TCD0_CTRLFCLR.B2;
    sbit  CMD1_TCD0_CTRLFCLR_bit at TCD0_CTRLFCLR.B3;
    sbit  LUPD_TCD0_CTRLFCLR_bit at TCD0_CTRLFCLR.B1;
    sbit  DIR__TCD0_CTRLFCLR_bit at TCD0_CTRLFCLR.B0;

sfr data unsigned char volatile TCD0_CTRLFSET             absolute 0x0909;
    sbit  CMD0_TCD0_CTRLFSET_bit at TCD0_CTRLFSET.B2;
    sbit  CMD1_TCD0_CTRLFSET_bit at TCD0_CTRLFSET.B3;
    sbit  LUPD_TCD0_CTRLFSET_bit at TCD0_CTRLFSET.B1;
    sbit  DIR__TCD0_CTRLFSET_bit at TCD0_CTRLFSET.B0;

sfr data unsigned char volatile TCD0_CTRLGCLR             absolute 0x090A;
    sbit  CCDBV_TCD0_CTRLGCLR_bit at TCD0_CTRLGCLR.B4;
    sbit  CCCBV_TCD0_CTRLGCLR_bit at TCD0_CTRLGCLR.B3;
    sbit  CCBBV_TCD0_CTRLGCLR_bit at TCD0_CTRLGCLR.B2;
    sbit  CCABV_TCD0_CTRLGCLR_bit at TCD0_CTRLGCLR.B1;
    sbit  PERBV_TCD0_CTRLGCLR_bit at TCD0_CTRLGCLR.B0;

sfr data unsigned char volatile TCD0_CTRLGSET             absolute 0x090B;
    sbit  CCDBV_TCD0_CTRLGSET_bit at TCD0_CTRLGSET.B4;
    sbit  CCCBV_TCD0_CTRLGSET_bit at TCD0_CTRLGSET.B3;
    sbit  CCBBV_TCD0_CTRLGSET_bit at TCD0_CTRLGSET.B2;
    sbit  CCABV_TCD0_CTRLGSET_bit at TCD0_CTRLGSET.B1;
    sbit  PERBV_TCD0_CTRLGSET_bit at TCD0_CTRLGSET.B0;

sfr data unsigned char volatile TCD0_INTFLAGS             absolute 0x090C;
    sbit  CCDIF_TCD0_INTFLAGS_bit at TCD0_INTFLAGS.B7;
    sbit  CCCIF_TCD0_INTFLAGS_bit at TCD0_INTFLAGS.B6;
    sbit  CCBIF_TCD0_INTFLAGS_bit at TCD0_INTFLAGS.B5;
    sbit  CCAIF_TCD0_INTFLAGS_bit at TCD0_INTFLAGS.B4;
    sbit  ERRIF_TCD0_INTFLAGS_bit at TCD0_INTFLAGS.B1;
    sbit  OVFIF_TCD0_INTFLAGS_bit at TCD0_INTFLAGS.B0;

sfr data unsigned char volatile TCD0_TEMP                 absolute 0x090F;
sfr data unsigned int  volatile TCD0_CNT                  absolute 0x0920;
sfr data unsigned int  volatile TCD0_PER                  absolute 0x0926;
sfr data unsigned char volatile TCD0_PERL                 absolute 0x0926;
sfr data unsigned char volatile TCD0_PERH                 absolute 0x0927;
sfr data unsigned int  volatile TCD0_CCA                  absolute 0x0928;
sfr data unsigned char volatile TCD0_CCAL                 absolute 0x0928;
sfr data unsigned char volatile TCD0_CCAH                 absolute 0x0929;
sfr data unsigned int  volatile TCD0_CCB                  absolute 0x092A;
sfr data unsigned char volatile TCD0_CCBL                 absolute 0x092A;
sfr data unsigned char volatile TCD0_CCBH                 absolute 0x092B;
sfr data unsigned int  volatile TCD0_CCC                  absolute 0x092C;
sfr data unsigned char volatile TCD0_CCCL                 absolute 0x092C;
sfr data unsigned char volatile TCD0_CCCH                 absolute 0x092D;
sfr data unsigned int  volatile TCD0_CCD                  absolute 0x092E;
sfr data unsigned char volatile TCD0_CCDL                 absolute 0x092E;
sfr data unsigned char volatile TCD0_CCDH                 absolute 0x092F;
sfr data unsigned int  volatile TCD0_PERBUF               absolute 0x0936;
sfr data unsigned char volatile TCD0_PERBUFL              absolute 0x0936;
sfr data unsigned char volatile TCD0_PERBUFH              absolute 0x0937;
sfr data unsigned int  volatile TCD0_CCABUF               absolute 0x0938;
sfr data unsigned char volatile TCD0_CCABUFL              absolute 0x0938;
sfr data unsigned char volatile TCD0_CCABUFH              absolute 0x0939;
sfr data unsigned int  volatile TCD0_CCBBUF               absolute 0x093A;
sfr data unsigned char volatile TCD0_CCBBUFL              absolute 0x093A;
sfr data unsigned char volatile TCD0_CCBBUFH              absolute 0x093B;
sfr data unsigned int  volatile TCD0_CCCBUF               absolute 0x093C;
sfr data unsigned char volatile TCD0_CCCBUFL              absolute 0x093C;
sfr data unsigned char volatile TCD0_CCCBUFH              absolute 0x093D;
sfr data unsigned int  volatile TCD0_CCDBUF               absolute 0x093E;
sfr data unsigned char volatile TCD0_CCDBUFL              absolute 0x093E;
sfr data unsigned char volatile TCD0_CCDBUFH              absolute 0x093F;
sfr data unsigned char volatile TCE0_CTRLA                absolute 0x0A00;
    sbit  CLKSEL0_TCE0_CTRLA_bit at TCE0_CTRLA.B0;
    sbit  CLKSEL1_TCE0_CTRLA_bit at TCE0_CTRLA.B1;
    sbit  CLKSEL2_TCE0_CTRLA_bit at TCE0_CTRLA.B2;
    sbit  CLKSEL3_TCE0_CTRLA_bit at TCE0_CTRLA.B3;

sfr data unsigned char volatile TCE0_CTRLB                absolute 0x0A01;
    sbit  CCDEN_TCE0_CTRLB_bit at TCE0_CTRLB.B7;
    sbit  CCCEN_TCE0_CTRLB_bit at TCE0_CTRLB.B6;
    sbit  CCBEN_TCE0_CTRLB_bit at TCE0_CTRLB.B5;
    sbit  CCAEN_TCE0_CTRLB_bit at TCE0_CTRLB.B4;
    sbit  WGMODE0_TCE0_CTRLB_bit at TCE0_CTRLB.B0;
    sbit  WGMODE1_TCE0_CTRLB_bit at TCE0_CTRLB.B1;
    sbit  WGMODE2_TCE0_CTRLB_bit at TCE0_CTRLB.B2;

sfr data unsigned char volatile TCE0_CTRLC                absolute 0x0A02;
    sbit  CMPD_TCE0_CTRLC_bit at TCE0_CTRLC.B3;
    sbit  CMPC_TCE0_CTRLC_bit at TCE0_CTRLC.B2;
    sbit  CMPB_TCE0_CTRLC_bit at TCE0_CTRLC.B1;
    sbit  CMPA_TCE0_CTRLC_bit at TCE0_CTRLC.B0;

sfr data unsigned char volatile TCE0_CTRLD                absolute 0x0A03;
    sbit  EVACT0_TCE0_CTRLD_bit at TCE0_CTRLD.B5;
    sbit  EVACT1_TCE0_CTRLD_bit at TCE0_CTRLD.B6;
    sbit  EVACT2_TCE0_CTRLD_bit at TCE0_CTRLD.B7;
    sbit  EVDLY_TCE0_CTRLD_bit at TCE0_CTRLD.B4;
    sbit  EVSEL0_TCE0_CTRLD_bit at TCE0_CTRLD.B0;
    sbit  EVSEL1_TCE0_CTRLD_bit at TCE0_CTRLD.B1;
    sbit  EVSEL2_TCE0_CTRLD_bit at TCE0_CTRLD.B2;
    sbit  EVSEL3_TCE0_CTRLD_bit at TCE0_CTRLD.B3;

sfr data unsigned char volatile TCE0_CTRLE                absolute 0x0A04;
    sbit  BYTEM_TCE0_CTRLE_bit at TCE0_CTRLE.B0;

sfr data unsigned char volatile TCE0_INTCTRLA             absolute 0x0A06;
    sbit  ERRINTLVL0_TCE0_INTCTRLA_bit at TCE0_INTCTRLA.B2;
    sbit  ERRINTLVL1_TCE0_INTCTRLA_bit at TCE0_INTCTRLA.B3;
    sbit  OVFINTLVL0_TCE0_INTCTRLA_bit at TCE0_INTCTRLA.B0;
    sbit  OVFINTLVL1_TCE0_INTCTRLA_bit at TCE0_INTCTRLA.B1;

sfr data unsigned char volatile TCE0_INTCTRLB             absolute 0x0A07;
    sbit  CCDINTLVL0_TCE0_INTCTRLB_bit at TCE0_INTCTRLB.B6;
    sbit  CCDINTLVL1_TCE0_INTCTRLB_bit at TCE0_INTCTRLB.B7;
    sbit  CCCINTLVL0_TCE0_INTCTRLB_bit at TCE0_INTCTRLB.B4;
    sbit  CCCINTLVL1_TCE0_INTCTRLB_bit at TCE0_INTCTRLB.B5;
    sbit  CCBINTLVL0_TCE0_INTCTRLB_bit at TCE0_INTCTRLB.B2;
    sbit  CCBINTLVL1_TCE0_INTCTRLB_bit at TCE0_INTCTRLB.B3;
    sbit  CCAINTLVL0_TCE0_INTCTRLB_bit at TCE0_INTCTRLB.B0;
    sbit  CCAINTLVL1_TCE0_INTCTRLB_bit at TCE0_INTCTRLB.B1;

sfr data unsigned char volatile TCE0_CTRLFCLR             absolute 0x0A08;
    sbit  CMD0_TCE0_CTRLFCLR_bit at TCE0_CTRLFCLR.B2;
    sbit  CMD1_TCE0_CTRLFCLR_bit at TCE0_CTRLFCLR.B3;
    sbit  LUPD_TCE0_CTRLFCLR_bit at TCE0_CTRLFCLR.B1;
    sbit  DIR__TCE0_CTRLFCLR_bit at TCE0_CTRLFCLR.B0;

sfr data unsigned char volatile TCE0_CTRLFSET             absolute 0x0A09;
    sbit  CMD0_TCE0_CTRLFSET_bit at TCE0_CTRLFSET.B2;
    sbit  CMD1_TCE0_CTRLFSET_bit at TCE0_CTRLFSET.B3;
    sbit  LUPD_TCE0_CTRLFSET_bit at TCE0_CTRLFSET.B1;
    sbit  DIR__TCE0_CTRLFSET_bit at TCE0_CTRLFSET.B0;

sfr data unsigned char volatile TCE0_CTRLGCLR             absolute 0x0A0A;
    sbit  CCDBV_TCE0_CTRLGCLR_bit at TCE0_CTRLGCLR.B4;
    sbit  CCCBV_TCE0_CTRLGCLR_bit at TCE0_CTRLGCLR.B3;
    sbit  CCBBV_TCE0_CTRLGCLR_bit at TCE0_CTRLGCLR.B2;
    sbit  CCABV_TCE0_CTRLGCLR_bit at TCE0_CTRLGCLR.B1;
    sbit  PERBV_TCE0_CTRLGCLR_bit at TCE0_CTRLGCLR.B0;

sfr data unsigned char volatile TCE0_CTRLGSET             absolute 0x0A0B;
    sbit  CCDBV_TCE0_CTRLGSET_bit at TCE0_CTRLGSET.B4;
    sbit  CCCBV_TCE0_CTRLGSET_bit at TCE0_CTRLGSET.B3;
    sbit  CCBBV_TCE0_CTRLGSET_bit at TCE0_CTRLGSET.B2;
    sbit  CCABV_TCE0_CTRLGSET_bit at TCE0_CTRLGSET.B1;
    sbit  PERBV_TCE0_CTRLGSET_bit at TCE0_CTRLGSET.B0;

sfr data unsigned char volatile TCE0_INTFLAGS             absolute 0x0A0C;
    sbit  CCDIF_TCE0_INTFLAGS_bit at TCE0_INTFLAGS.B7;
    sbit  CCCIF_TCE0_INTFLAGS_bit at TCE0_INTFLAGS.B6;
    sbit  CCBIF_TCE0_INTFLAGS_bit at TCE0_INTFLAGS.B5;
    sbit  CCAIF_TCE0_INTFLAGS_bit at TCE0_INTFLAGS.B4;
    sbit  ERRIF_TCE0_INTFLAGS_bit at TCE0_INTFLAGS.B1;
    sbit  OVFIF_TCE0_INTFLAGS_bit at TCE0_INTFLAGS.B0;

sfr data unsigned char volatile TCE0_TEMP                 absolute 0x0A0F;
sfr data unsigned int  volatile TCE0_CNT                  absolute 0x0A20;
sfr data unsigned int  volatile TCE0_PER                  absolute 0x0A26;
sfr data unsigned char volatile TCE0_PERL                 absolute 0x0A26;
sfr data unsigned char volatile TCE0_PERH                 absolute 0x0A27;
sfr data unsigned int  volatile TCE0_CCA                  absolute 0x0A28;
sfr data unsigned char volatile TCE0_CCAL                 absolute 0x0A28;
sfr data unsigned char volatile TCE0_CCAH                 absolute 0x0A29;
sfr data unsigned int  volatile TCE0_CCB                  absolute 0x0A2A;
sfr data unsigned char volatile TCE0_CCBL                 absolute 0x0A2A;
sfr data unsigned char volatile TCE0_CCBH                 absolute 0x0A2B;
sfr data unsigned int  volatile TCE0_CCC                  absolute 0x0A2C;
sfr data unsigned char volatile TCE0_CCCL                 absolute 0x0A2C;
sfr data unsigned char volatile TCE0_CCCH                 absolute 0x0A2D;
sfr data unsigned int  volatile TCE0_CCD                  absolute 0x0A2E;
sfr data unsigned char volatile TCE0_CCDL                 absolute 0x0A2E;
sfr data unsigned char volatile TCE0_CCDH                 absolute 0x0A2F;
sfr data unsigned int  volatile TCE0_PERBUF               absolute 0x0A36;
sfr data unsigned char volatile TCE0_PERBUFL              absolute 0x0A36;
sfr data unsigned char volatile TCE0_PERBUFH              absolute 0x0A37;
sfr data unsigned int  volatile TCE0_CCABUF               absolute 0x0A38;
sfr data unsigned char volatile TCE0_CCABUFL              absolute 0x0A38;
sfr data unsigned char volatile TCE0_CCABUFH              absolute 0x0A39;
sfr data unsigned int  volatile TCE0_CCBBUF               absolute 0x0A3A;
sfr data unsigned char volatile TCE0_CCBBUFL              absolute 0x0A3A;
sfr data unsigned char volatile TCE0_CCBBUFH              absolute 0x0A3B;
sfr data unsigned int  volatile TCE0_CCCBUF               absolute 0x0A3C;
sfr data unsigned char volatile TCE0_CCCBUFL              absolute 0x0A3C;
sfr data unsigned char volatile TCE0_CCCBUFH              absolute 0x0A3D;
sfr data unsigned int  volatile TCE0_CCDBUF               absolute 0x0A3E;
sfr data unsigned char volatile TCE0_CCDBUFL              absolute 0x0A3E;
sfr data unsigned char volatile TCE0_CCDBUFH              absolute 0x0A3F;
sfr data unsigned char volatile AWEXE_CTRL                absolute 0x0A80;
    sbit  PGM_AWEXE_CTRL_bit at AWEXE_CTRL.B5;
    sbit  CWCM_AWEXE_CTRL_bit at AWEXE_CTRL.B4;
    sbit  DTICCDEN_AWEXE_CTRL_bit at AWEXE_CTRL.B3;
    sbit  DTICCCEN_AWEXE_CTRL_bit at AWEXE_CTRL.B2;
    sbit  DTICCBEN_AWEXE_CTRL_bit at AWEXE_CTRL.B1;
    sbit  DTICCAEN_AWEXE_CTRL_bit at AWEXE_CTRL.B0;

sfr data unsigned char volatile AWEXE_FDEMASK             absolute 0x0A82;
sfr data unsigned char volatile AWEXE_FDCTRL              absolute 0x0A83;
    sbit  FDDBD_AWEXE_FDCTRL_bit at AWEXE_FDCTRL.B4;
    sbit  FDMODE_AWEXE_FDCTRL_bit at AWEXE_FDCTRL.B2;
    sbit  FDACT0_AWEXE_FDCTRL_bit at AWEXE_FDCTRL.B0;
    sbit  FDACT1_AWEXE_FDCTRL_bit at AWEXE_FDCTRL.B1;

sfr data unsigned char volatile AWEXE_STATUS              absolute 0x0A84;
    sbit  FDF_AWEXE_STATUS_bit at AWEXE_STATUS.B2;
    sbit  DTHSBUFV_AWEXE_STATUS_bit at AWEXE_STATUS.B1;
    sbit  DTLSBUFV_AWEXE_STATUS_bit at AWEXE_STATUS.B0;

sfr data unsigned char volatile AWEXE_DTBOTH              absolute 0x0A86;
sfr data unsigned char volatile AWEXE_DTBOTHBUF           absolute 0x0A87;
sfr data unsigned char volatile AWEXE_DTLS                absolute 0x0A88;
sfr data unsigned char volatile AWEXE_DTHS                absolute 0x0A89;
sfr data unsigned char volatile AWEXE_DTLSBUF             absolute 0x0A8A;
sfr data unsigned char volatile AWEXE_DTHSBUF             absolute 0x0A8B;
sfr data unsigned char volatile AWEXE_OUTOVEN             absolute 0x0A8C;
sfr data unsigned char volatile TCF0_CTRLA                absolute 0x0B00;
    sbit  CLKSEL0_TCF0_CTRLA_bit at TCF0_CTRLA.B0;
    sbit  CLKSEL1_TCF0_CTRLA_bit at TCF0_CTRLA.B1;
    sbit  CLKSEL2_TCF0_CTRLA_bit at TCF0_CTRLA.B2;
    sbit  CLKSEL3_TCF0_CTRLA_bit at TCF0_CTRLA.B3;

sfr data unsigned char volatile TCF0_CTRLB                absolute 0x0B01;
    sbit  CCDEN_TCF0_CTRLB_bit at TCF0_CTRLB.B7;
    sbit  CCCEN_TCF0_CTRLB_bit at TCF0_CTRLB.B6;
    sbit  CCBEN_TCF0_CTRLB_bit at TCF0_CTRLB.B5;
    sbit  CCAEN_TCF0_CTRLB_bit at TCF0_CTRLB.B4;
    sbit  WGMODE0_TCF0_CTRLB_bit at TCF0_CTRLB.B0;
    sbit  WGMODE1_TCF0_CTRLB_bit at TCF0_CTRLB.B1;
    sbit  WGMODE2_TCF0_CTRLB_bit at TCF0_CTRLB.B2;

sfr data unsigned char volatile TCF0_CTRLC                absolute 0x0B02;
    sbit  CMPD_TCF0_CTRLC_bit at TCF0_CTRLC.B3;
    sbit  CMPC_TCF0_CTRLC_bit at TCF0_CTRLC.B2;
    sbit  CMPB_TCF0_CTRLC_bit at TCF0_CTRLC.B1;
    sbit  CMPA_TCF0_CTRLC_bit at TCF0_CTRLC.B0;

sfr data unsigned char volatile TCF0_CTRLD                absolute 0x0B03;
    sbit  EVACT0_TCF0_CTRLD_bit at TCF0_CTRLD.B5;
    sbit  EVACT1_TCF0_CTRLD_bit at TCF0_CTRLD.B6;
    sbit  EVACT2_TCF0_CTRLD_bit at TCF0_CTRLD.B7;
    sbit  EVDLY_TCF0_CTRLD_bit at TCF0_CTRLD.B4;
    sbit  EVSEL0_TCF0_CTRLD_bit at TCF0_CTRLD.B0;
    sbit  EVSEL1_TCF0_CTRLD_bit at TCF0_CTRLD.B1;
    sbit  EVSEL2_TCF0_CTRLD_bit at TCF0_CTRLD.B2;
    sbit  EVSEL3_TCF0_CTRLD_bit at TCF0_CTRLD.B3;

sfr data unsigned char volatile TCF0_CTRLE                absolute 0x0B04;
    sbit  BYTEM_TCF0_CTRLE_bit at TCF0_CTRLE.B0;

sfr data unsigned char volatile TCF0_INTCTRLA             absolute 0x0B06;
    sbit  ERRINTLVL0_TCF0_INTCTRLA_bit at TCF0_INTCTRLA.B2;
    sbit  ERRINTLVL1_TCF0_INTCTRLA_bit at TCF0_INTCTRLA.B3;
    sbit  OVFINTLVL0_TCF0_INTCTRLA_bit at TCF0_INTCTRLA.B0;
    sbit  OVFINTLVL1_TCF0_INTCTRLA_bit at TCF0_INTCTRLA.B1;

sfr data unsigned char volatile TCF0_INTCTRLB             absolute 0x0B07;
    sbit  CCDINTLVL0_TCF0_INTCTRLB_bit at TCF0_INTCTRLB.B6;
    sbit  CCDINTLVL1_TCF0_INTCTRLB_bit at TCF0_INTCTRLB.B7;
    sbit  CCCINTLVL0_TCF0_INTCTRLB_bit at TCF0_INTCTRLB.B4;
    sbit  CCCINTLVL1_TCF0_INTCTRLB_bit at TCF0_INTCTRLB.B5;
    sbit  CCBINTLVL0_TCF0_INTCTRLB_bit at TCF0_INTCTRLB.B2;
    sbit  CCBINTLVL1_TCF0_INTCTRLB_bit at TCF0_INTCTRLB.B3;
    sbit  CCAINTLVL0_TCF0_INTCTRLB_bit at TCF0_INTCTRLB.B0;
    sbit  CCAINTLVL1_TCF0_INTCTRLB_bit at TCF0_INTCTRLB.B1;

sfr data unsigned char volatile TCF0_CTRLFCLR             absolute 0x0B08;
    sbit  CMD0_TCF0_CTRLFCLR_bit at TCF0_CTRLFCLR.B2;
    sbit  CMD1_TCF0_CTRLFCLR_bit at TCF0_CTRLFCLR.B3;
    sbit  LUPD_TCF0_CTRLFCLR_bit at TCF0_CTRLFCLR.B1;
    sbit  DIR__TCF0_CTRLFCLR_bit at TCF0_CTRLFCLR.B0;

sfr data unsigned char volatile TCF0_CTRLFSET             absolute 0x0B09;
    sbit  CMD0_TCF0_CTRLFSET_bit at TCF0_CTRLFSET.B2;
    sbit  CMD1_TCF0_CTRLFSET_bit at TCF0_CTRLFSET.B3;
    sbit  LUPD_TCF0_CTRLFSET_bit at TCF0_CTRLFSET.B1;
    sbit  DIR__TCF0_CTRLFSET_bit at TCF0_CTRLFSET.B0;

sfr data unsigned char volatile TCF0_CTRLGCLR             absolute 0x0B0A;
    sbit  CCDBV_TCF0_CTRLGCLR_bit at TCF0_CTRLGCLR.B4;
    sbit  CCCBV_TCF0_CTRLGCLR_bit at TCF0_CTRLGCLR.B3;
    sbit  CCBBV_TCF0_CTRLGCLR_bit at TCF0_CTRLGCLR.B2;
    sbit  CCABV_TCF0_CTRLGCLR_bit at TCF0_CTRLGCLR.B1;
    sbit  PERBV_TCF0_CTRLGCLR_bit at TCF0_CTRLGCLR.B0;

sfr data unsigned char volatile TCF0_CTRLGSET             absolute 0x0B0B;
    sbit  CCDBV_TCF0_CTRLGSET_bit at TCF0_CTRLGSET.B4;
    sbit  CCCBV_TCF0_CTRLGSET_bit at TCF0_CTRLGSET.B3;
    sbit  CCBBV_TCF0_CTRLGSET_bit at TCF0_CTRLGSET.B2;
    sbit  CCABV_TCF0_CTRLGSET_bit at TCF0_CTRLGSET.B1;
    sbit  PERBV_TCF0_CTRLGSET_bit at TCF0_CTRLGSET.B0;

sfr data unsigned char volatile TCF0_INTFLAGS             absolute 0x0B0C;
    sbit  CCDIF_TCF0_INTFLAGS_bit at TCF0_INTFLAGS.B7;
    sbit  CCCIF_TCF0_INTFLAGS_bit at TCF0_INTFLAGS.B6;
    sbit  CCBIF_TCF0_INTFLAGS_bit at TCF0_INTFLAGS.B5;
    sbit  CCAIF_TCF0_INTFLAGS_bit at TCF0_INTFLAGS.B4;
    sbit  ERRIF_TCF0_INTFLAGS_bit at TCF0_INTFLAGS.B1;
    sbit  OVFIF_TCF0_INTFLAGS_bit at TCF0_INTFLAGS.B0;

sfr data unsigned char volatile TCF0_TEMP                 absolute 0x0B0F;
sfr data unsigned int  volatile TCF0_CNT                  absolute 0x0B20;
sfr data unsigned int  volatile TCF0_PER                  absolute 0x0B26;
sfr data unsigned char volatile TCF0_PERL                 absolute 0x0B26;
sfr data unsigned char volatile TCF0_PERH                 absolute 0x0B27;
sfr data unsigned int  volatile TCF0_CCA                  absolute 0x0B28;
sfr data unsigned char volatile TCF0_CCAL                 absolute 0x0B28;
sfr data unsigned char volatile TCF0_CCAH                 absolute 0x0B29;
sfr data unsigned int  volatile TCF0_CCB                  absolute 0x0B2A;
sfr data unsigned char volatile TCF0_CCBL                 absolute 0x0B2A;
sfr data unsigned char volatile TCF0_CCBH                 absolute 0x0B2B;
sfr data unsigned int  volatile TCF0_CCC                  absolute 0x0B2C;
sfr data unsigned char volatile TCF0_CCCL                 absolute 0x0B2C;
sfr data unsigned char volatile TCF0_CCCH                 absolute 0x0B2D;
sfr data unsigned int  volatile TCF0_CCD                  absolute 0x0B2E;
sfr data unsigned char volatile TCF0_CCDL                 absolute 0x0B2E;
sfr data unsigned char volatile TCF0_CCDH                 absolute 0x0B2F;
sfr data unsigned int  volatile TCF0_PERBUF               absolute 0x0B36;
sfr data unsigned char volatile TCF0_PERBUFL              absolute 0x0B36;
sfr data unsigned char volatile TCF0_PERBUFH              absolute 0x0B37;
sfr data unsigned int  volatile TCF0_CCABUF               absolute 0x0B38;
sfr data unsigned char volatile TCF0_CCABUFL              absolute 0x0B38;
sfr data unsigned char volatile TCF0_CCABUFH              absolute 0x0B39;
sfr data unsigned int  volatile TCF0_CCBBUF               absolute 0x0B3A;
sfr data unsigned char volatile TCF0_CCBBUFL              absolute 0x0B3A;
sfr data unsigned char volatile TCF0_CCBBUFH              absolute 0x0B3B;
sfr data unsigned int  volatile TCF0_CCCBUF               absolute 0x0B3C;
sfr data unsigned char volatile TCF0_CCCBUFL              absolute 0x0B3C;
sfr data unsigned char volatile TCF0_CCCBUFH              absolute 0x0B3D;
sfr data unsigned int  volatile TCF0_CCDBUF               absolute 0x0B3E;
sfr data unsigned char volatile TCF0_CCDBUFL              absolute 0x0B3E;
sfr data unsigned char volatile TCF0_CCDBUFH              absolute 0x0B3F;
sfr data unsigned char volatile USARTC0_DATA              absolute 0x08A0;
sfr data unsigned char volatile USARTC0_STATUS            absolute 0x08A1;
    const register unsigned short int RXCIF = 7;
    sbit  RXCIF_bit at USARTC0_STATUS.B7;
    const register unsigned short int TXCIF = 6;
    sbit  TXCIF_bit at USARTC0_STATUS.B6;
    const register unsigned short int DREIF = 5;
    sbit  DREIF_bit at USARTC0_STATUS.B5;
    const register unsigned short int FERR = 4;
    sbit  FERR_bit at USARTC0_STATUS.B4;
    const register unsigned short int BUFOVF = 3;
    sbit  BUFOVF_bit at USARTC0_STATUS.B3;
    const register unsigned short int PERR = 2;
    sbit  PERR_bit at USARTC0_STATUS.B2;
    const register unsigned short int RXB8 = 0;
    sbit  RXB8_bit at USARTC0_STATUS.B0;

sfr data unsigned char volatile USARTC0_CTRLA             absolute 0x08A3;
    const register unsigned short int RXCINTLVL0 = 4;
    sbit  RXCINTLVL0_bit at USARTC0_CTRLA.B4;
    const register unsigned short int RXCINTLVL1 = 5;
    sbit  RXCINTLVL1_bit at USARTC0_CTRLA.B5;
    const register unsigned short int TXCINTLVL0 = 2;
    sbit  TXCINTLVL0_bit at USARTC0_CTRLA.B2;
    const register unsigned short int TXCINTLVL1 = 3;
    sbit  TXCINTLVL1_bit at USARTC0_CTRLA.B3;
    const register unsigned short int DREINTLVL0 = 0;
    sbit  DREINTLVL0_bit at USARTC0_CTRLA.B0;
    const register unsigned short int DREINTLVL1 = 1;
    sbit  DREINTLVL1_bit at USARTC0_CTRLA.B1;

sfr data unsigned char volatile USARTC0_CTRLB             absolute 0x08A4;
    const register unsigned short int RXEN = 4;
    sbit  RXEN_bit at USARTC0_CTRLB.B4;
    const register unsigned short int TXEN = 3;
    sbit  TXEN_bit at USARTC0_CTRLB.B3;
    const register unsigned short int CLK2X = 2;
    sbit  CLK2X_bit at USARTC0_CTRLB.B2;
    const register unsigned short int MPCM = 1;
    sbit  MPCM_bit at USARTC0_CTRLB.B1;
    const register unsigned short int TXB8 = 0;
    sbit  TXB8_bit at USARTC0_CTRLB.B0;

sfr data unsigned char volatile USARTC0_CTRLC             absolute 0x08A5;
    const register unsigned short int CMODE0 = 6;
    sbit  CMODE0_bit at USARTC0_CTRLC.B6;
    const register unsigned short int CMODE1 = 7;
    sbit  CMODE1_bit at USARTC0_CTRLC.B7;
    const register unsigned short int PMODE0 = 4;
    sbit  PMODE0_bit at USARTC0_CTRLC.B4;
    const register unsigned short int PMODE1 = 5;
    sbit  PMODE1_bit at USARTC0_CTRLC.B5;
    const register unsigned short int SBMODE = 3;
    sbit  SBMODE_bit at USARTC0_CTRLC.B3;
    const register unsigned short int CHSIZE0 = 0;
    sbit  CHSIZE0_bit at USARTC0_CTRLC.B0;
    const register unsigned short int CHSIZE1 = 1;
    sbit  CHSIZE1_bit at USARTC0_CTRLC.B1;
    const register unsigned short int CHSIZE2 = 2;
    sbit  CHSIZE2_bit at USARTC0_CTRLC.B2;
    const register unsigned short int UDORD = 2;
    sbit  UDORD_bit at USARTC0_CTRLC.B2;
    const register unsigned short int UCPHA = 1;
    sbit  UCPHA_bit at USARTC0_CTRLC.B1;

sfr data unsigned char volatile USARTC0_BAUDCTRLA         absolute 0x08A6;
    const register unsigned short int BSEL0 = 0;
    sbit  BSEL0_bit at USARTC0_BAUDCTRLA.B0;
    const register unsigned short int BSEL1 = 1;
    sbit  BSEL1_bit at USARTC0_BAUDCTRLA.B1;
    const register unsigned short int BSEL2 = 2;
    sbit  BSEL2_bit at USARTC0_BAUDCTRLA.B2;
    const register unsigned short int BSEL3 = 3;
    sbit  BSEL3_bit at USARTC0_BAUDCTRLA.B3;
    const register unsigned short int BSEL4 = 4;
    sbit  BSEL4_bit at USARTC0_BAUDCTRLA.B4;
    const register unsigned short int BSEL5 = 5;
    sbit  BSEL5_bit at USARTC0_BAUDCTRLA.B5;
    const register unsigned short int BSEL6 = 6;
    sbit  BSEL6_bit at USARTC0_BAUDCTRLA.B6;
    const register unsigned short int BSEL7 = 7;
    sbit  BSEL7_bit at USARTC0_BAUDCTRLA.B7;

sfr data unsigned char volatile USARTC0_BAUDCTRLB         absolute 0x08A7;
    const register unsigned short int BSCALE0 = 4;
    sbit  BSCALE0_bit at USARTC0_BAUDCTRLB.B4;
    const register unsigned short int BSCALE1 = 5;
    sbit  BSCALE1_bit at USARTC0_BAUDCTRLB.B5;
    const register unsigned short int BSCALE2 = 6;
    sbit  BSCALE2_bit at USARTC0_BAUDCTRLB.B6;
    const register unsigned short int BSCALE3 = 7;
    sbit  BSCALE3_bit at USARTC0_BAUDCTRLB.B7;
    sbit  BSEL0_USARTC0_BAUDCTRLB_bit at USARTC0_BAUDCTRLB.B0;
    sbit  BSEL1_USARTC0_BAUDCTRLB_bit at USARTC0_BAUDCTRLB.B1;
    sbit  BSEL2_USARTC0_BAUDCTRLB_bit at USARTC0_BAUDCTRLB.B2;
    sbit  BSEL3_USARTC0_BAUDCTRLB_bit at USARTC0_BAUDCTRLB.B3;

sfr data unsigned char volatile USARTD0_DATA              absolute 0x09A0;
sfr data unsigned char volatile USARTD0_STATUS            absolute 0x09A1;
    sbit  RXCIF_USARTD0_STATUS_bit at USARTD0_STATUS.B7;
    sbit  TXCIF_USARTD0_STATUS_bit at USARTD0_STATUS.B6;
    sbit  DREIF_USARTD0_STATUS_bit at USARTD0_STATUS.B5;
    sbit  FERR_USARTD0_STATUS_bit at USARTD0_STATUS.B4;
    sbit  BUFOVF_USARTD0_STATUS_bit at USARTD0_STATUS.B3;
    sbit  PERR_USARTD0_STATUS_bit at USARTD0_STATUS.B2;
    sbit  RXB8_USARTD0_STATUS_bit at USARTD0_STATUS.B0;

sfr data unsigned char volatile USARTD0_CTRLA             absolute 0x09A3;
    sbit  RXCINTLVL0_USARTD0_CTRLA_bit at USARTD0_CTRLA.B4;
    sbit  RXCINTLVL1_USARTD0_CTRLA_bit at USARTD0_CTRLA.B5;
    sbit  TXCINTLVL0_USARTD0_CTRLA_bit at USARTD0_CTRLA.B2;
    sbit  TXCINTLVL1_USARTD0_CTRLA_bit at USARTD0_CTRLA.B3;
    sbit  DREINTLVL0_USARTD0_CTRLA_bit at USARTD0_CTRLA.B0;
    sbit  DREINTLVL1_USARTD0_CTRLA_bit at USARTD0_CTRLA.B1;

sfr data unsigned char volatile USARTD0_CTRLB             absolute 0x09A4;
    sbit  RXEN_USARTD0_CTRLB_bit at USARTD0_CTRLB.B4;
    sbit  TXEN_USARTD0_CTRLB_bit at USARTD0_CTRLB.B3;
    sbit  CLK2X_USARTD0_CTRLB_bit at USARTD0_CTRLB.B2;
    sbit  MPCM_USARTD0_CTRLB_bit at USARTD0_CTRLB.B1;
    sbit  TXB8_USARTD0_CTRLB_bit at USARTD0_CTRLB.B0;

sfr data unsigned char volatile USARTD0_CTRLC             absolute 0x09A5;
    sbit  CMODE0_USARTD0_CTRLC_bit at USARTD0_CTRLC.B6;
    sbit  CMODE1_USARTD0_CTRLC_bit at USARTD0_CTRLC.B7;
    sbit  PMODE0_USARTD0_CTRLC_bit at USARTD0_CTRLC.B4;
    sbit  PMODE1_USARTD0_CTRLC_bit at USARTD0_CTRLC.B5;
    sbit  SBMODE_USARTD0_CTRLC_bit at USARTD0_CTRLC.B3;
    sbit  CHSIZE0_USARTD0_CTRLC_bit at USARTD0_CTRLC.B0;
    sbit  CHSIZE1_USARTD0_CTRLC_bit at USARTD0_CTRLC.B1;
    sbit  CHSIZE2_USARTD0_CTRLC_bit at USARTD0_CTRLC.B2;
    sbit  UDORD_USARTD0_CTRLC_bit at USARTD0_CTRLC.B2;
    sbit  UCPHA_USARTD0_CTRLC_bit at USARTD0_CTRLC.B1;

sfr data unsigned char volatile USARTD0_BAUDCTRLA         absolute 0x09A6;
    sbit  BSEL0_USARTD0_BAUDCTRLA_bit at USARTD0_BAUDCTRLA.B0;
    sbit  BSEL1_USARTD0_BAUDCTRLA_bit at USARTD0_BAUDCTRLA.B1;
    sbit  BSEL2_USARTD0_BAUDCTRLA_bit at USARTD0_BAUDCTRLA.B2;
    sbit  BSEL3_USARTD0_BAUDCTRLA_bit at USARTD0_BAUDCTRLA.B3;
    sbit  BSEL4_USARTD0_BAUDCTRLA_bit at USARTD0_BAUDCTRLA.B4;
    sbit  BSEL5_USARTD0_BAUDCTRLA_bit at USARTD0_BAUDCTRLA.B5;
    sbit  BSEL6_USARTD0_BAUDCTRLA_bit at USARTD0_BAUDCTRLA.B6;
    sbit  BSEL7_USARTD0_BAUDCTRLA_bit at USARTD0_BAUDCTRLA.B7;

sfr data unsigned char volatile USARTD0_BAUDCTRLB         absolute 0x09A7;
    sbit  BSCALE0_USARTD0_BAUDCTRLB_bit at USARTD0_BAUDCTRLB.B4;
    sbit  BSCALE1_USARTD0_BAUDCTRLB_bit at USARTD0_BAUDCTRLB.B5;
    sbit  BSCALE2_USARTD0_BAUDCTRLB_bit at USARTD0_BAUDCTRLB.B6;
    sbit  BSCALE3_USARTD0_BAUDCTRLB_bit at USARTD0_BAUDCTRLB.B7;
    sbit  BSEL0_USARTD0_BAUDCTRLB_bit at USARTD0_BAUDCTRLB.B0;
    sbit  BSEL1_USARTD0_BAUDCTRLB_bit at USARTD0_BAUDCTRLB.B1;
    sbit  BSEL2_USARTD0_BAUDCTRLB_bit at USARTD0_BAUDCTRLB.B2;
    sbit  BSEL3_USARTD0_BAUDCTRLB_bit at USARTD0_BAUDCTRLB.B3;

sfr data unsigned char volatile USARTE0_DATA              absolute 0x0AA0;
sfr data unsigned char volatile USARTE0_STATUS            absolute 0x0AA1;
    sbit  RXCIF_USARTE0_STATUS_bit at USARTE0_STATUS.B7;
    sbit  TXCIF_USARTE0_STATUS_bit at USARTE0_STATUS.B6;
    sbit  DREIF_USARTE0_STATUS_bit at USARTE0_STATUS.B5;
    sbit  FERR_USARTE0_STATUS_bit at USARTE0_STATUS.B4;
    sbit  BUFOVF_USARTE0_STATUS_bit at USARTE0_STATUS.B3;
    sbit  PERR_USARTE0_STATUS_bit at USARTE0_STATUS.B2;
    sbit  RXB8_USARTE0_STATUS_bit at USARTE0_STATUS.B0;

sfr data unsigned char volatile USARTE0_CTRLA             absolute 0x0AA3;
    sbit  RXCINTLVL0_USARTE0_CTRLA_bit at USARTE0_CTRLA.B4;
    sbit  RXCINTLVL1_USARTE0_CTRLA_bit at USARTE0_CTRLA.B5;
    sbit  TXCINTLVL0_USARTE0_CTRLA_bit at USARTE0_CTRLA.B2;
    sbit  TXCINTLVL1_USARTE0_CTRLA_bit at USARTE0_CTRLA.B3;
    sbit  DREINTLVL0_USARTE0_CTRLA_bit at USARTE0_CTRLA.B0;
    sbit  DREINTLVL1_USARTE0_CTRLA_bit at USARTE0_CTRLA.B1;

sfr data unsigned char volatile USARTE0_CTRLB             absolute 0x0AA4;
    sbit  RXEN_USARTE0_CTRLB_bit at USARTE0_CTRLB.B4;
    sbit  TXEN_USARTE0_CTRLB_bit at USARTE0_CTRLB.B3;
    sbit  CLK2X_USARTE0_CTRLB_bit at USARTE0_CTRLB.B2;
    sbit  MPCM_USARTE0_CTRLB_bit at USARTE0_CTRLB.B1;
    sbit  TXB8_USARTE0_CTRLB_bit at USARTE0_CTRLB.B0;

sfr data unsigned char volatile USARTE0_CTRLC             absolute 0x0AA5;
    sbit  CMODE0_USARTE0_CTRLC_bit at USARTE0_CTRLC.B6;
    sbit  CMODE1_USARTE0_CTRLC_bit at USARTE0_CTRLC.B7;
    sbit  PMODE0_USARTE0_CTRLC_bit at USARTE0_CTRLC.B4;
    sbit  PMODE1_USARTE0_CTRLC_bit at USARTE0_CTRLC.B5;
    sbit  SBMODE_USARTE0_CTRLC_bit at USARTE0_CTRLC.B3;
    sbit  CHSIZE0_USARTE0_CTRLC_bit at USARTE0_CTRLC.B0;
    sbit  CHSIZE1_USARTE0_CTRLC_bit at USARTE0_CTRLC.B1;
    sbit  CHSIZE2_USARTE0_CTRLC_bit at USARTE0_CTRLC.B2;
    sbit  UDORD_USARTE0_CTRLC_bit at USARTE0_CTRLC.B2;
    sbit  UCPHA_USARTE0_CTRLC_bit at USARTE0_CTRLC.B1;

sfr data unsigned char volatile USARTE0_BAUDCTRLA         absolute 0x0AA6;
    sbit  BSEL0_USARTE0_BAUDCTRLA_bit at USARTE0_BAUDCTRLA.B0;
    sbit  BSEL1_USARTE0_BAUDCTRLA_bit at USARTE0_BAUDCTRLA.B1;
    sbit  BSEL2_USARTE0_BAUDCTRLA_bit at USARTE0_BAUDCTRLA.B2;
    sbit  BSEL3_USARTE0_BAUDCTRLA_bit at USARTE0_BAUDCTRLA.B3;
    sbit  BSEL4_USARTE0_BAUDCTRLA_bit at USARTE0_BAUDCTRLA.B4;
    sbit  BSEL5_USARTE0_BAUDCTRLA_bit at USARTE0_BAUDCTRLA.B5;
    sbit  BSEL6_USARTE0_BAUDCTRLA_bit at USARTE0_BAUDCTRLA.B6;
    sbit  BSEL7_USARTE0_BAUDCTRLA_bit at USARTE0_BAUDCTRLA.B7;

sfr data unsigned char volatile USARTE0_BAUDCTRLB         absolute 0x0AA7;
    sbit  BSCALE0_USARTE0_BAUDCTRLB_bit at USARTE0_BAUDCTRLB.B4;
    sbit  BSCALE1_USARTE0_BAUDCTRLB_bit at USARTE0_BAUDCTRLB.B5;
    sbit  BSCALE2_USARTE0_BAUDCTRLB_bit at USARTE0_BAUDCTRLB.B6;
    sbit  BSCALE3_USARTE0_BAUDCTRLB_bit at USARTE0_BAUDCTRLB.B7;
    sbit  BSEL0_USARTE0_BAUDCTRLB_bit at USARTE0_BAUDCTRLB.B0;
    sbit  BSEL1_USARTE0_BAUDCTRLB_bit at USARTE0_BAUDCTRLB.B1;
    sbit  BSEL2_USARTE0_BAUDCTRLB_bit at USARTE0_BAUDCTRLB.B2;
    sbit  BSEL3_USARTE0_BAUDCTRLB_bit at USARTE0_BAUDCTRLB.B3;

sfr data unsigned char volatile SPIC_CTRL                 absolute 0x08C0;
    sbit  CLK2X_SPIC_CTRL_bit at SPIC_CTRL.B7;
    sbit  ENABLE_SPIC_CTRL_bit at SPIC_CTRL.B6;
    const register unsigned short int DORD = 5;
    sbit  DORD_bit at SPIC_CTRL.B5;
    const register unsigned short int MASTER = 4;
    sbit  MASTER_bit at SPIC_CTRL.B4;
    const register unsigned short int MODE0 = 2;
    sbit  MODE0_bit at SPIC_CTRL.B2;
    const register unsigned short int MODE1 = 3;
    sbit  MODE1_bit at SPIC_CTRL.B3;
    sbit  PRESCALER0_SPIC_CTRL_bit at SPIC_CTRL.B0;
    sbit  PRESCALER1_SPIC_CTRL_bit at SPIC_CTRL.B1;

sfr data unsigned char volatile SPIC_INTCTRL              absolute 0x08C1;
    sbit  INTLVL0_SPIC_INTCTRL_bit at SPIC_INTCTRL.B0;
    sbit  INTLVL1_SPIC_INTCTRL_bit at SPIC_INTCTRL.B1;

sfr data unsigned char volatile SPIC_STATUS               absolute 0x08C2;
    const register unsigned short int IF_ = 7;
    sbit  IF_bit at SPIC_STATUS.B7;
    const register unsigned short int WRCOL = 6;
    sbit  WRCOL_bit at SPIC_STATUS.B6;

sfr data unsigned char volatile SPIC_DATA                 absolute 0x08C3;
sfr data unsigned char volatile SPID_CTRL                 absolute 0x09C0;
    sbit  CLK2X_SPID_CTRL_bit at SPID_CTRL.B7;
    sbit  ENABLE_SPID_CTRL_bit at SPID_CTRL.B6;
    sbit  DORD_SPID_CTRL_bit at SPID_CTRL.B5;
    sbit  MASTER_SPID_CTRL_bit at SPID_CTRL.B4;
    sbit  MODE0_SPID_CTRL_bit at SPID_CTRL.B2;
    sbit  MODE1_SPID_CTRL_bit at SPID_CTRL.B3;
    sbit  PRESCALER0_SPID_CTRL_bit at SPID_CTRL.B0;
    sbit  PRESCALER1_SPID_CTRL_bit at SPID_CTRL.B1;

sfr data unsigned char volatile SPID_INTCTRL              absolute 0x09C1;
    sbit  INTLVL0_SPID_INTCTRL_bit at SPID_INTCTRL.B0;
    sbit  INTLVL1_SPID_INTCTRL_bit at SPID_INTCTRL.B1;

sfr data unsigned char volatile SPID_STATUS               absolute 0x09C2;
    sbit  IF__SPID_STATUS_bit at SPID_STATUS.B7;
    sbit  WRCOL_SPID_STATUS_bit at SPID_STATUS.B6;

sfr data unsigned char volatile SPID_DATA                 absolute 0x09C3;
sfr data unsigned char volatile SPIE_CTRL                 absolute 0x0AC0;
    sbit  CLK2X_SPIE_CTRL_bit at SPIE_CTRL.B7;
    sbit  ENABLE_SPIE_CTRL_bit at SPIE_CTRL.B6;
    sbit  DORD_SPIE_CTRL_bit at SPIE_CTRL.B5;
    sbit  MASTER_SPIE_CTRL_bit at SPIE_CTRL.B4;
    sbit  MODE0_SPIE_CTRL_bit at SPIE_CTRL.B2;
    sbit  MODE1_SPIE_CTRL_bit at SPIE_CTRL.B3;
    sbit  PRESCALER0_SPIE_CTRL_bit at SPIE_CTRL.B0;
    sbit  PRESCALER1_SPIE_CTRL_bit at SPIE_CTRL.B1;

sfr data unsigned char volatile SPIE_INTCTRL              absolute 0x0AC1;
    sbit  INTLVL0_SPIE_INTCTRL_bit at SPIE_INTCTRL.B0;
    sbit  INTLVL1_SPIE_INTCTRL_bit at SPIE_INTCTRL.B1;

sfr data unsigned char volatile SPIE_STATUS               absolute 0x0AC2;
    sbit  IF__SPIE_STATUS_bit at SPIE_STATUS.B7;
    sbit  WRCOL_SPIE_STATUS_bit at SPIE_STATUS.B6;

sfr data unsigned char volatile SPIE_DATA                 absolute 0x0AC3;
sfr data unsigned char volatile IRCOM_CTRL                absolute 0x08F8;
    sbit  EVSEL0_IRCOM_CTRL_bit at IRCOM_CTRL.B0;
    sbit  EVSEL1_IRCOM_CTRL_bit at IRCOM_CTRL.B1;
    sbit  EVSEL2_IRCOM_CTRL_bit at IRCOM_CTRL.B2;
    sbit  EVSEL3_IRCOM_CTRL_bit at IRCOM_CTRL.B3;

sfr data unsigned char volatile IRCOM_TXPLCTRL            absolute 0x08F9;
sfr data unsigned char volatile IRCOM_RXPLCTRL            absolute 0x08FA;
