<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - DSBF_CIC_interpolation_compensator.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../DSBF_CIC_interpolation_compensator.vhd" target="rtwreport_document_frame" id="linkToText_plain">DSBF_CIC_interpolation_compensator.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: D:\NIH3Repo\simulink_models\models\delay_and_sum_beamformer\hdlsrc\DSBF\DSBF_CIC_interpolation_compensator.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- </span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- Generated by MATLAB 9.7 and HDL Coder 3.15</span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- </span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="8">    8   </a>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- </span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- Module: DSBF_CIC_interpolation_compensator</span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Source Path: DSBF/dataplane/Avalon Data Processing/delay signals/delay signal/CIC interpolation compensator</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- Hierarchy Level: 4</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- Discrete FIR Filter HDL Optimized</span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">-- </span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="19">   19   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" name="20">   20   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" name="21">   21   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" name="22">   22   </a>
</span><span><a class="LN" name="23">   23   </a><span class="KW">ENTITY</span> DSBF_CIC_interpolation_compensator <span class="KW">IS</span>
</span><span><a class="LN" name="24">   24   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="25">   25   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="26">   26   </a>        enb_1_2048_0                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="27">   27   </a>        dataIn                            :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="28">   28   </a>        validIn                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="29">   29   </a>        dataOut                           :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En26</span>
</span><span><a class="LN" name="30">   30   </a>        validOut                          :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" name="31">   31   </a>        );
</span><span><a class="LN" name="32">   32   </a><span class="KW">END</span> DSBF_CIC_interpolation_compensator;
</span><span><a class="LN" name="33">   33   </a>
</span><span><a class="LN" name="34">   34   </a>
</span><span><a class="LN" name="35">   35   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> DSBF_CIC_interpolation_compensator <span class="KW">IS</span>
</span><span><a class="LN" name="36">   36   </a>
</span><span><a class="LN" name="37">   37   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" name="38">   38   </a>  <span class="KW">COMPONENT</span> DSBF_FilterBank
</span><span><a class="LN" name="39">   39   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="40">   40   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="41">   41   </a>          enb_1_2048_0                    :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="42">   42   </a>          dataIn                          :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="43">   43   </a>          validIn                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="44">   44   </a>          syncReset                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="45">   45   </a>          dataOut                         :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En26</span>
</span><span><a class="LN" name="46">   46   </a>          validOut                        :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" name="47">   47   </a>          );
</span><span><a class="LN" name="48">   48   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="49">   49   </a>
</span><span><a class="LN" name="50">   50   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" name="51">   51   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : DSBF_FilterBank
</span><span><a class="LN" name="52">   52   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.DSBF_FilterBank(rtl);
</span><span><a class="LN" name="53">   53   </a>
</span><span><a class="LN" name="54">   54   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="55">   55   </a>  <span class="KW">SIGNAL</span> syncReset                        : std_logic;
</span><span><a class="LN" name="56">   56   </a>  <span class="KW">SIGNAL</span> dataOut_tmp                      : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="57">   57   </a>
</span><span><a class="LN" name="58">   58   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" name="59">   59   </a>  u_FilterBank : DSBF_FilterBank
</span><span><a class="LN" name="60">   60   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="61">   61   </a>              reset =&gt; reset,
</span><span><a class="LN" name="62">   62   </a>              enb_1_2048_0 =&gt; enb_1_2048_0,
</span><span><a class="LN" name="63">   63   </a>              dataIn =&gt; dataIn,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="64">   64   </a>              validIn =&gt; validIn,
</span><span><a class="LN" name="65">   65   </a>              syncReset =&gt; syncReset,
</span><span><a class="LN" name="66">   66   </a>              dataOut =&gt; dataOut_tmp,  <span class="CT">-- sfix32_En26</span>
</span><span><a class="LN" name="67">   67   </a>              validOut =&gt; validOut
</span><span><a class="LN" name="68">   68   </a>              );
</span><span><a class="LN" name="69">   69   </a>
</span><span><a class="LN" name="70">   70   </a>  syncReset &lt;= '0';
</span><span><a class="LN" name="71">   71   </a>
</span><span><a class="LN" name="72">   72   </a>  dataOut &lt;= dataOut_tmp;
</span><span><a class="LN" name="73">   73   </a>
</span><span><a class="LN" name="74">   74   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" name="75">   75   </a>
</span><span><a class="LN" name="76">   76   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>