Determining the location of the ModelSim executable...

Using: c:/altera/23.1std/questa_fse/win64/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off VGA_Test -c VGA_Test --vector_source="C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/Waveform.vwf" --testbench_file="C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Copyright (C) 2024  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Jul 10 13:08:18 2024
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off VGA_Test -c VGA_Test --vector_source="C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/Waveform.vwf" --testbench_file="C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/simulation/qsim/Waveform.vwf.vt"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

 pin "VGA_R[5]" in vector source file when writing test bench files

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/simulation/qsim/" VGA_Test -c VGA_Test

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Copyright (C) 2024  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Jul 10 13:08:20 2024
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/simulation/qsim/" VGA_Test -c VGA_Test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file VGA_Test.vo in folder "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4728 megabytes
    Info: Processing ended: Wed Jul 10 13:08:22 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/simulation/qsim/VGA_Test.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/altera/23.1std/questa_fse/win64//vsim -c -do VGA_Test.do

Reading pref.tcl


# 2023.3


# do VGA_Test.do

# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1

# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023

# Start time: 13:08:24 on Jul 10,2024
# vlog -work work VGA_Test.vo 

# -- Compiling module VGA_Test

# 

# Top level modules:
# 	VGA_Test

# End time: 13:08:25 on Jul 10,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023

# Start time: 13:08:25 on Jul 10,2024
# vlog -work work Waveform.vwf.vt 

# -- Compiling module VGA_Test_vlg_vec_tst

# 

# Top level modules:
# 	VGA_Test_vlg_vec_tst

# End time: 13:08:25 on Jul 10,2024, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.VGA_Test_vlg_vec_tst 
# Start time: 13:08:25 on Jul 10,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //

# Loading work.VGA_Test_vlg_vec_tst(fast)

# ** UI-Msg (Error) (suppressible): (vsim-3561) No objects found matching '*'.

# ** UI-Msg (Error) (suppressible): (vsim-3561) No objects found matching 'i1'.
# after#30

# ** Note: $finish    : Waveform.vwf.vt(59)
#    Time: 100 us  Iteration: 0  Instance: /VGA_Test_vlg_vec_tst

# End time: 13:08:27 on Jul 10,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/Waveform.vwf...

Reading C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/simulation/qsim/VGA_Test.msim.vcd...

Processing channel transitions... 

Warning: VGA_B[7] - signal not found in VCD.

Warning: VGA_B[6] - signal not found in VCD.

Warning: VGA_B[5] - signal not found in VCD.

Warning: VGA_B[4] - signal not found in VCD.

Warning: VGA_B[3] - signal not found in VCD.

Warning: VGA_B[2] - signal not found in VCD.

Warning: VGA_B[1] - signal not found in VCD.

Warning: VGA_B[0] - signal not found in VCD.

Warning: VGA_G[7] - signal not found in VCD.

Warning: VGA_G[6] - signal not found in VCD.

Warning: VGA_G[5] - signal not found in VCD.

Warning: VGA_G[4] - signal not found in VCD.

Warning: VGA_G[3] - signal not found in VCD.

Warning: VGA_G[2] - signal not found in VCD.

Warning: VGA_G[1] - signal not found in VCD.

Warning: VGA_G[0] - signal not found in VCD.

Warning: VGA_BLANK_N - signal not found in VCD.

Warning: VGA_HS - signal not found in VCD.

Warning: VGA_R[7] - signal not found in VCD.

Warning: VGA_R[6] - signal not found in VCD.

Warning: VGA_R[5] - signal not found in VCD.

Warning: VGA_R[4] - signal not found in VCD.

Warning: VGA_R[3] - signal not found in VCD.

Warning: VGA_R[2] - signal not found in VCD.

Warning: VGA_R[1] - signal not found in VCD.

Warning: VGA_R[0] - signal not found in VCD.

Warning: VGA_SYNC_N - signal not found in VCD.

Warning: VGA_VS - signal not found in VCD.

Warning: CLOCK_50 - signal not found in VCD.

Writing the resulting VWF to C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/simulation/qsim/VGA_Test_20240710130827.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.