

================================================================
== Vitis HLS Report for 'Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1'
================================================================
* Date:           Wed Oct  1 20:50:14 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ffn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.564 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     3074|     3074|  12.296 us|  12.296 us|  3073|  3073|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_37_1  |     3072|     3072|         2|          1|          1|  3072|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       21|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       35|     -|
|Register             |        -|      -|       27|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       27|       56|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln37_fu_67_p2          |         +|   0|  0|  12|          12|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln37_fu_73_p2         |      icmp|   0|  0|   5|          12|          12|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  21|          26|          16|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   1|          2|    1|          2|
    |ap_sig_allocacmp_i_6     |  16|          2|   12|         24|
    |i_fu_36                  |  16|          2|   12|         24|
    |z3_strm_blk_n            |   1|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  35|         10|   27|         54|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_6_reg_110              |  12|   0|   12|          0|
    |i_fu_36                  |  12|   0|   12|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  27|   0|   27|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1|  return value|
|z3_strm_dout        |   in|   32|     ap_fifo|                                     z3_strm|       pointer|
|z3_strm_empty_n     |   in|    1|     ap_fifo|                                     z3_strm|       pointer|
|z3_strm_read        |  out|    1|     ap_fifo|                                     z3_strm|       pointer|
|local_vec_address0  |  out|   12|   ap_memory|                                   local_vec|         array|
|local_vec_ce0       |  out|    1|   ap_memory|                                   local_vec|         array|
|local_vec_we0       |  out|    1|   ap_memory|                                   local_vec|         array|
|local_vec_d0        |  out|   32|   ap_memory|                                   local_vec|         array|
+--------------------+-----+-----+------------+--------------------------------------------+--------------+

