Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_funcs.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_primitives.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/xor18.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/parity.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/parityenable.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/checkbit_handler.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/correct_one_bit.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/axi_interface.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/ipif_pkg.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_or.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_0_header.vh
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_1/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_1/hdl/fifo_generator_v13_1.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/ipif_pkg.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_1/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd
Duplicated file found; will not be sent for synthesis: /home/engenharia/Tony/mem5000/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_1/hdl/fifo_generator_v13_1.vhd
CRC performance measure: elapsed=00:00:00.01s;;memory_peak=2012.469MB;;memory_gain=0.004MB
