<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Core Port Implementation</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript">
$(document).ready(initResizable);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 92px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/RT<br><span id="projectnumber">2.6.7</span></div>
  </td>
  <td style="padding-left: 3em;">
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_r_m___c_o_r_e.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Core Port Implementation<div class="ingroups"><a class="el" href="group__ports.html">Ports</a> &raquo; <a class="el" href="group__gcc.html">GCC Ports</a> &raquo; <a class="el" href="group___a_r_m.html">ARM7/9</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for Core Port Implementation:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___a_r_m___c_o_r_e.png" border="0" alt="" usemap="#group______a__r__m______c__o__r__e"/>
<map name="group______a__r__m______c__o__r__e" id="group______a__r__m______c__o__r__e">
<area shape="rect" id="node1" href="group___r_v_c_t___a_r_m_c_mx___v7_m___c_o_r_e.html" title="ARMv7&#45;M Specific Implementation" alt="" coords="375,5,585,29"/><area shape="rect" id="node2" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html" title="ARMv7&#45;M Specific Implementation" alt="" coords="375,53,585,77"/><area shape="rect" id="node3" href="group___i_a_r___a_r_m_c_mx___c_o_r_e.html" title="Core Port Implementation" alt="" coords="396,108,564,132"/><area shape="rect" id="node4" href="group___m_s_p430___c_o_r_e.html" title="Core Port Implementation" alt="" coords="396,175,564,199"/><area shape="rect" id="node5" href="group___a_v_r___c_o_r_e.html" title="Core Port Implementation" alt="" coords="396,231,564,255"/><area shape="rect" id="node6" href="group___a_r_m_c_mx___v6_m___c_o_r_e.html" title="ARMv6&#45;M Specific Implementation" alt="" coords="375,279,585,303"/><area shape="rect" id="node7" href="group___r_v_c_t___a_r_m_c_mx___v6_m___c_o_r_e.html" title="ARMv6&#45;M Specific Implementation" alt="" coords="375,327,585,351"/><area shape="rect" id="node8" href="group___i_a_r___a_r_m_c_mx___v6_m___c_o_r_e.html" title="ARMv6&#45;M Specific Implementation" alt="" coords="375,375,585,399"/><area shape="rect" id="node9" href="group___r_v_c_t___a_r_m_c_mx___c_o_r_e.html" title="Core Port Implementation" alt="" coords="396,424,564,448"/><area shape="rect" id="node10" href="group___a_r_m_c_mx___c_o_r_e.html" title="Core Port Implementation" alt="" coords="396,476,564,500"/><area shape="rect" id="node11" href="group___a_r_m_c_mx___v7_m___c_o_r_e.html" title="ARMv7&#45;M Specific Implementation" alt="" coords="375,524,585,548"/><area shape="rect" id="node12" href="group___a_r_m.html" title="ARM7/9" alt="" coords="5,327,68,351"/><area shape="rect" id="node13" href="group___p_p_c___c_o_r_e.html" title="PowerPC specific port code, structures and macros. " alt="" coords="396,588,564,612"/><area shape="rect" id="node14" href="group__core.html" title="Port" alt="" coords="457,655,503,679"/></map>
</td></tr></table></center>
</div>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>ARM7/9 specific port code, structures and macros. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structextctx.html">extctx</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt saved context.  <a href="structextctx.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structintctx.html">intctx</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">System saved context.  <a href="structintctx.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcontext.html">context</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform dependent part of the <code><a class="el" href="struct_thread.html" title="Structure representing a thread. ">Thread</a></code> structure.  <a href="structcontext.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaffa627cc34d473a5c1b00810798c1592"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#gaffa627cc34d473a5c1b00810798c1592">port_halt</a> (void)</td></tr>
<tr class="memdesc:gaffa627cc34d473a5c1b00810798c1592"><td class="mdescLeft">&#160;</td><td class="mdescRight">Halts the system.  <a href="#gaffa627cc34d473a5c1b00810798c1592">More...</a><br /></td></tr>
<tr class="separator:gaffa627cc34d473a5c1b00810798c1592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ef5f090a97bb3e66c7d9da7c4af3c52"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga0ef5f090a97bb3e66c7d9da7c4af3c52">_port_thread_start</a> (void)</td></tr>
<tr class="memdesc:ga0ef5f090a97bb3e66c7d9da7c4af3c52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start a thread by invoking its work function.  <a href="#ga0ef5f090a97bb3e66c7d9da7c4af3c52">More...</a><br /></td></tr>
<tr class="separator:ga0ef5f090a97bb3e66c7d9da7c4af3c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga91e6d852698de5c4bf64881e7d14f815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga91e6d852698de5c4bf64881e7d14f815">ARM_CORE_ARM7TDMI</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga91e6d852698de5c4bf64881e7d14f815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa36c7e740d8c131ae06e6d37370dced3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#gaa36c7e740d8c131ae06e6d37370dced3">ARM_CORE_ARM9</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gaa36c7e740d8c131ae06e6d37370dced3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59d58292dbd1d8b49306d65c7d25dd7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga59d58292dbd1d8b49306d65c7d25dd7e">ARM_ENABLE_WFI_IDLE</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga59d58292dbd1d8b49306d65c7d25dd7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">If enabled allows the idle thread to enter a low power mode.  <a href="#ga59d58292dbd1d8b49306d65c7d25dd7e">More...</a><br /></td></tr>
<tr class="separator:ga59d58292dbd1d8b49306d65c7d25dd7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2fab66956f41a7c7a55e9cf15d7c5fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#gab2fab66956f41a7c7a55e9cf15d7c5fb">CH_ARCHITECTURE_ARM</a></td></tr>
<tr class="memdesc:gab2fab66956f41a7c7a55e9cf15d7c5fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defining a generic ARM architecture.  <a href="#gab2fab66956f41a7c7a55e9cf15d7c5fb">More...</a><br /></td></tr>
<tr class="separator:gab2fab66956f41a7c7a55e9cf15d7c5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea548a5814ea88ce5b6ded3eaa4df5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga7ea548a5814ea88ce5b6ded3eaa4df5c">CH_ARCHITECTURE_ARMx</a></td></tr>
<tr class="memdesc:ga7ea548a5814ea88ce5b6ded3eaa4df5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defining the specific ARM architecture.  <a href="#ga7ea548a5814ea88ce5b6ded3eaa4df5c">More...</a><br /></td></tr>
<tr class="separator:ga7ea548a5814ea88ce5b6ded3eaa4df5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee128c531d64d5a635def6857fef3179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#gaee128c531d64d5a635def6857fef3179">CH_ARCHITECTURE_NAME</a>&#160;&#160;&#160;&quot;ARMx&quot;</td></tr>
<tr class="memdesc:gaee128c531d64d5a635def6857fef3179"><td class="mdescLeft">&#160;</td><td class="mdescRight">Name of the implemented architecture.  <a href="#gaee128c531d64d5a635def6857fef3179">More...</a><br /></td></tr>
<tr class="separator:gaee128c531d64d5a635def6857fef3179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad807bcd87b78f852f9cdf25022c0f11b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#gad807bcd87b78f852f9cdf25022c0f11b">CH_CORE_VARIANT_NAME</a>&#160;&#160;&#160;&quot;ARMxy&quot;</td></tr>
<tr class="memdesc:gad807bcd87b78f852f9cdf25022c0f11b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Name of the architecture variant (optional).  <a href="#gad807bcd87b78f852f9cdf25022c0f11b">More...</a><br /></td></tr>
<tr class="separator:gad807bcd87b78f852f9cdf25022c0f11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga386c6f8aa08916d3390bd0fb2780f077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga386c6f8aa08916d3390bd0fb2780f077">CH_PORT_INFO</a>&#160;&#160;&#160;&quot;ARM|THUMB|Interworking&quot;</td></tr>
<tr class="memdesc:ga386c6f8aa08916d3390bd0fb2780f077"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port-specific information string.  <a href="#ga386c6f8aa08916d3390bd0fb2780f077">More...</a><br /></td></tr>
<tr class="separator:ga386c6f8aa08916d3390bd0fb2780f077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga386c6f8aa08916d3390bd0fb2780f077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga386c6f8aa08916d3390bd0fb2780f077">CH_PORT_INFO</a>&#160;&#160;&#160;&quot;Pure ARM mode&quot;</td></tr>
<tr class="memdesc:ga386c6f8aa08916d3390bd0fb2780f077"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port-specific information string.  <a href="#ga386c6f8aa08916d3390bd0fb2780f077">More...</a><br /></td></tr>
<tr class="separator:ga386c6f8aa08916d3390bd0fb2780f077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga477daebfafd837101372032276529787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga477daebfafd837101372032276529787">CH_COMPILER_NAME</a>&#160;&#160;&#160;&quot;GCC &quot; __VERSION__</td></tr>
<tr class="memdesc:ga477daebfafd837101372032276529787"><td class="mdescLeft">&#160;</td><td class="mdescRight">Name of the compiler supported by this port.  <a href="#ga477daebfafd837101372032276529787">More...</a><br /></td></tr>
<tr class="separator:ga477daebfafd837101372032276529787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5777aa68e4c4786b577953c7237a95d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#gaf5777aa68e4c4786b577953c7237a95d">SETUP_CONTEXT</a>(workspace,  wsize,  pf,  arg)</td></tr>
<tr class="memdesc:gaf5777aa68e4c4786b577953c7237a95d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform dependent part of the <code><a class="el" href="group__threads.html#gac6de13d4044b32d3ae9e2066b5d4c030" title="Creates a new thread into a static memory area. ">chThdCreateI()</a></code> API.  <a href="#gaf5777aa68e4c4786b577953c7237a95d">More...</a><br /></td></tr>
<tr class="separator:gaf5777aa68e4c4786b577953c7237a95d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eb4a4369c2d2fe0d2f0214ddc56d78a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga7eb4a4369c2d2fe0d2f0214ddc56d78a">PORT_IDLE_THREAD_STACK_SIZE</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga7eb4a4369c2d2fe0d2f0214ddc56d78a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stack size for the system idle thread.  <a href="#ga7eb4a4369c2d2fe0d2f0214ddc56d78a">More...</a><br /></td></tr>
<tr class="separator:ga7eb4a4369c2d2fe0d2f0214ddc56d78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a9c892ced18dda34b086372a0c49ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga05a9c892ced18dda34b086372a0c49ea">PORT_INT_REQUIRED_STACK</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:ga05a9c892ced18dda34b086372a0c49ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Per-thread stack overhead for interrupts servicing.  <a href="#ga05a9c892ced18dda34b086372a0c49ea">More...</a><br /></td></tr>
<tr class="separator:ga05a9c892ced18dda34b086372a0c49ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae5413761dbdc6dd267ba0d43a9098ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#gaae5413761dbdc6dd267ba0d43a9098ac">STACK_ALIGN</a>(n)&#160;&#160;&#160;((((n) - 1) | (sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>) - 1)) + 1)</td></tr>
<tr class="memdesc:gaae5413761dbdc6dd267ba0d43a9098ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enforces a correct alignment for a stack area size value.  <a href="#gaae5413761dbdc6dd267ba0d43a9098ac">More...</a><br /></td></tr>
<tr class="separator:gaae5413761dbdc6dd267ba0d43a9098ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a83c1c8bde96b77299c36dc598d33d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#gaf7a83c1c8bde96b77299c36dc598d33d">THD_WA_SIZE</a>(n)</td></tr>
<tr class="memdesc:gaf7a83c1c8bde96b77299c36dc598d33d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes the thread working area global size.  <a href="#gaf7a83c1c8bde96b77299c36dc598d33d">More...</a><br /></td></tr>
<tr class="separator:gaf7a83c1c8bde96b77299c36dc598d33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8b681d521d3b6c25e7a0304674732c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#gac8b681d521d3b6c25e7a0304674732c9">WORKING_AREA</a>(s,  n)&#160;&#160;&#160;<a class="el" href="structstkalign__t.html">stkalign_t</a> s[<a class="el" href="group___r_v_c_t___a_r_m_c_mx___v7_m___c_o_r_e.html#gaf7a83c1c8bde96b77299c36dc598d33d">THD_WA_SIZE</a>(n) / sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>)]</td></tr>
<tr class="memdesc:gac8b681d521d3b6c25e7a0304674732c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Static working area allocation.  <a href="#gac8b681d521d3b6c25e7a0304674732c9">More...</a><br /></td></tr>
<tr class="separator:gac8b681d521d3b6c25e7a0304674732c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1bf4fcf135197fa2b8faf1935a25186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#gaf1bf4fcf135197fa2b8faf1935a25186">PORT_IRQ_PROLOGUE</a>()</td></tr>
<tr class="memdesc:gaf1bf4fcf135197fa2b8faf1935a25186"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ prologue code.  <a href="#gaf1bf4fcf135197fa2b8faf1935a25186">More...</a><br /></td></tr>
<tr class="separator:gaf1bf4fcf135197fa2b8faf1935a25186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65dc6ecfb3cd68961f7abde3a25c2260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga65dc6ecfb3cd68961f7abde3a25c2260">PORT_IRQ_EPILOGUE</a>()</td></tr>
<tr class="memdesc:ga65dc6ecfb3cd68961f7abde3a25c2260"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ epilogue code.  <a href="#ga65dc6ecfb3cd68961f7abde3a25c2260">More...</a><br /></td></tr>
<tr class="separator:ga65dc6ecfb3cd68961f7abde3a25c2260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae312af21c95e70c459af69c298eb0f9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#gae312af21c95e70c459af69c298eb0f9a">PORT_IRQ_HANDLER</a>(id)&#160;&#160;&#160;__attribute__((naked)) void id(void)</td></tr>
<tr class="memdesc:gae312af21c95e70c459af69c298eb0f9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ handler function declaration.  <a href="#gae312af21c95e70c459af69c298eb0f9a">More...</a><br /></td></tr>
<tr class="separator:gae312af21c95e70c459af69c298eb0f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14d1e819dc6e26882fce8ace5e8cfe5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga14d1e819dc6e26882fce8ace5e8cfe5c">PORT_FAST_IRQ_HANDLER</a>(id)&#160;&#160;&#160;__attribute__((interrupt(&quot;FIQ&quot;))) void id(void)</td></tr>
<tr class="memdesc:ga14d1e819dc6e26882fce8ace5e8cfe5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast IRQ handler function declaration.  <a href="#ga14d1e819dc6e26882fce8ace5e8cfe5c">More...</a><br /></td></tr>
<tr class="separator:ga14d1e819dc6e26882fce8ace5e8cfe5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c2ba800834495bb295891490cb1c760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga5c2ba800834495bb295891490cb1c760">port_init</a>()</td></tr>
<tr class="memdesc:ga5c2ba800834495bb295891490cb1c760"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port-related initialization code.  <a href="#ga5c2ba800834495bb295891490cb1c760">More...</a><br /></td></tr>
<tr class="separator:ga5c2ba800834495bb295891490cb1c760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93afe5003f89aed6823c53abde85008c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga93afe5003f89aed6823c53abde85008c">port_lock</a>()&#160;&#160;&#160;asm volatile (&quot;msr     CPSR_c, #0x9F&quot; : : : &quot;memory&quot;)</td></tr>
<tr class="memdesc:ga93afe5003f89aed6823c53abde85008c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Kernel-lock action.  <a href="#ga93afe5003f89aed6823c53abde85008c">More...</a><br /></td></tr>
<tr class="separator:ga93afe5003f89aed6823c53abde85008c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f8aec032be1430c9aa2da540bbb3d02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga7f8aec032be1430c9aa2da540bbb3d02">port_unlock</a>()&#160;&#160;&#160;asm volatile (&quot;msr     CPSR_c, #0x1F&quot; : : : &quot;memory&quot;)</td></tr>
<tr class="memdesc:ga7f8aec032be1430c9aa2da540bbb3d02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Kernel-unlock action.  <a href="#ga7f8aec032be1430c9aa2da540bbb3d02">More...</a><br /></td></tr>
<tr class="separator:ga7f8aec032be1430c9aa2da540bbb3d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad2c29ddbf3beaa7a56a92934c6ecc10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#gaad2c29ddbf3beaa7a56a92934c6ecc10">port_lock_from_isr</a>()</td></tr>
<tr class="memdesc:gaad2c29ddbf3beaa7a56a92934c6ecc10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Kernel-lock action from an interrupt handler.  <a href="#gaad2c29ddbf3beaa7a56a92934c6ecc10">More...</a><br /></td></tr>
<tr class="separator:gaad2c29ddbf3beaa7a56a92934c6ecc10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga808180b335dab0cc87ccdae7abf1e7e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga808180b335dab0cc87ccdae7abf1e7e1">port_unlock_from_isr</a>()</td></tr>
<tr class="memdesc:ga808180b335dab0cc87ccdae7abf1e7e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Kernel-unlock action from an interrupt handler.  <a href="#ga808180b335dab0cc87ccdae7abf1e7e1">More...</a><br /></td></tr>
<tr class="separator:ga808180b335dab0cc87ccdae7abf1e7e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6d31bd514eb29e7197ef1cd55282e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#gaf6d31bd514eb29e7197ef1cd55282e72">port_disable</a>()</td></tr>
<tr class="memdesc:gaf6d31bd514eb29e7197ef1cd55282e72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables all the interrupt sources.  <a href="#gaf6d31bd514eb29e7197ef1cd55282e72">More...</a><br /></td></tr>
<tr class="separator:gaf6d31bd514eb29e7197ef1cd55282e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e90cd880fe5c41f84b2e2fe5e519343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga1e90cd880fe5c41f84b2e2fe5e519343">port_suspend</a>()&#160;&#160;&#160;asm volatile (&quot;msr     CPSR_c, #0x9F&quot; : : : &quot;memory&quot;)</td></tr>
<tr class="memdesc:ga1e90cd880fe5c41f84b2e2fe5e519343"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the interrupt sources below kernel-level priority.  <a href="#ga1e90cd880fe5c41f84b2e2fe5e519343">More...</a><br /></td></tr>
<tr class="separator:ga1e90cd880fe5c41f84b2e2fe5e519343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41dd91365ec18f6fa7c2b2691357313d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga41dd91365ec18f6fa7c2b2691357313d">port_enable</a>()&#160;&#160;&#160;asm volatile (&quot;msr     CPSR_c, #0x1F&quot; : : : &quot;memory&quot;)</td></tr>
<tr class="memdesc:ga41dd91365ec18f6fa7c2b2691357313d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables all the interrupt sources.  <a href="#ga41dd91365ec18f6fa7c2b2691357313d">More...</a><br /></td></tr>
<tr class="separator:ga41dd91365ec18f6fa7c2b2691357313d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc9d69f00e5be735f0cd4b5af2ec0641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#gacc9d69f00e5be735f0cd4b5af2ec0641">port_switch</a>(ntp,  otp)&#160;&#160;&#160;_port_switch_arm(ntp, otp)</td></tr>
<tr class="memdesc:gacc9d69f00e5be735f0cd4b5af2ec0641"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a context switch between two threads.  <a href="#gacc9d69f00e5be735f0cd4b5af2ec0641">More...</a><br /></td></tr>
<tr class="separator:gacc9d69f00e5be735f0cd4b5af2ec0641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eb6f9e0395b47b8d5e3eeae4fe0c116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a>&#160;&#160;&#160;inline</td></tr>
<tr class="memdesc:ga2eb6f9e0395b47b8d5e3eeae4fe0c116"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inline function modifier.  <a href="#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">More...</a><br /></td></tr>
<tr class="separator:ga2eb6f9e0395b47b8d5e3eeae4fe0c116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8883267a1c9ca4a465f53b8030f1deb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga8883267a1c9ca4a465f53b8030f1deb3">ROMCONST</a>&#160;&#160;&#160;const</td></tr>
<tr class="memdesc:ga8883267a1c9ca4a465f53b8030f1deb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ROM constant modifier.  <a href="#ga8883267a1c9ca4a465f53b8030f1deb3">More...</a><br /></td></tr>
<tr class="separator:ga8883267a1c9ca4a465f53b8030f1deb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33623da05bb55497534c3dc26ebebeb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga33623da05bb55497534c3dc26ebebeb2">PACK_STRUCT_STRUCT</a>&#160;&#160;&#160;__attribute__((packed))</td></tr>
<tr class="memdesc:ga33623da05bb55497534c3dc26ebebeb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Packed structure modifier (within).  <a href="#ga33623da05bb55497534c3dc26ebebeb2">More...</a><br /></td></tr>
<tr class="separator:ga33623da05bb55497534c3dc26ebebeb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73199061891adf1b912d20835c7d5e96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga73199061891adf1b912d20835c7d5e96">PACK_STRUCT_BEGIN</a></td></tr>
<tr class="memdesc:ga73199061891adf1b912d20835c7d5e96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Packed structure modifier (before).  <a href="#ga73199061891adf1b912d20835c7d5e96">More...</a><br /></td></tr>
<tr class="separator:ga73199061891adf1b912d20835c7d5e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga465fef70f294e21cbf4ea51fc342f20e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga465fef70f294e21cbf4ea51fc342f20e">PACK_STRUCT_END</a></td></tr>
<tr class="memdesc:ga465fef70f294e21cbf4ea51fc342f20e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Packed structure modifier (after).  <a href="#ga465fef70f294e21cbf4ea51fc342f20e">More...</a><br /></td></tr>
<tr class="separator:ga465fef70f294e21cbf4ea51fc342f20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaddbadbd04757fc134d1d5995055ee778"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#gaddbadbd04757fc134d1d5995055ee778">stkalign_t</a></td></tr>
<tr class="memdesc:gaddbadbd04757fc134d1d5995055ee778"><td class="mdescLeft">&#160;</td><td class="mdescRight">32 bits stack and memory alignment enforcement.  <a href="#gaddbadbd04757fc134d1d5995055ee778">More...</a><br /></td></tr>
<tr class="separator:gaddbadbd04757fc134d1d5995055ee778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga735acef63faba808a517f820bc81caf5"><td class="memItemLeft" align="right" valign="top">typedef void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga735acef63faba808a517f820bc81caf5">regarm_t</a></td></tr>
<tr class="memdesc:ga735acef63faba808a517f820bc81caf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic ARM register.  <a href="#ga735acef63faba808a517f820bc81caf5">More...</a><br /></td></tr>
<tr class="separator:ga735acef63faba808a517f820bc81caf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b21255bd7f7192db778983b15089208"><td class="memItemLeft" align="right" valign="top">typedef bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga2b21255bd7f7192db778983b15089208">bool_t</a></td></tr>
<tr class="separator:ga2b21255bd7f7192db778983b15089208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a5d8a9ab4f4a012d6763548c3b21ec7"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga6a5d8a9ab4f4a012d6763548c3b21ec7">tmode_t</a></td></tr>
<tr class="separator:ga6a5d8a9ab4f4a012d6763548c3b21ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52d7ed152360a74632afa37bbeeca7ca"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga52d7ed152360a74632afa37bbeeca7ca">tstate_t</a></td></tr>
<tr class="separator:ga52d7ed152360a74632afa37bbeeca7ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga205898ea166481281fec650f2a7e85a3"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga205898ea166481281fec650f2a7e85a3">trefs_t</a></td></tr>
<tr class="separator:ga205898ea166481281fec650f2a7e85a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba0f430efd76bf097164ae3be7d25ba9"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#gaba0f430efd76bf097164ae3be7d25ba9">tslices_t</a></td></tr>
<tr class="separator:gaba0f430efd76bf097164ae3be7d25ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f2488ba73e5969cbc0f7033735374ee"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga5f2488ba73e5969cbc0f7033735374ee">tprio_t</a></td></tr>
<tr class="separator:ga5f2488ba73e5969cbc0f7033735374ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35bcb0c321cd7bc45bf1a11fa17ebdd3"><td class="memItemLeft" align="right" valign="top">typedef int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga35bcb0c321cd7bc45bf1a11fa17ebdd3">msg_t</a></td></tr>
<tr class="separator:ga35bcb0c321cd7bc45bf1a11fa17ebdd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5ed33935b8347e213aeb76582642e7"><td class="memItemLeft" align="right" valign="top">typedef int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#gada5ed33935b8347e213aeb76582642e7">eventid_t</a></td></tr>
<tr class="separator:gada5ed33935b8347e213aeb76582642e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabff0c32475baf20ea8c5c710d6e8b708"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#gabff0c32475baf20ea8c5c710d6e8b708">eventmask_t</a></td></tr>
<tr class="separator:gabff0c32475baf20ea8c5c710d6e8b708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd4a4d2075269350ade2f697b8372704"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#gabd4a4d2075269350ade2f697b8372704">flagsmask_t</a></td></tr>
<tr class="separator:gabd4a4d2075269350ade2f697b8372704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3e32a98d431a02106616da3071832dd"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#gae3e32a98d431a02106616da3071832dd">systime_t</a></td></tr>
<tr class="separator:gae3e32a98d431a02106616da3071832dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090b3bab5602157ebf706a44041dc05e"><td class="memItemLeft" align="right" valign="top">typedef int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m___c_o_r_e.html#ga090b3bab5602157ebf706a44041dc05e">cnt_t</a></td></tr>
<tr class="separator:ga090b3bab5602157ebf706a44041dc05e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gaffa627cc34d473a5c1b00810798c1592"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void port_halt </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Halts the system. </p>
<p>Halts the system. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8c_source.html#l00044">44</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8c_source.html">ports/GCC/ARM/chcore.c</a>.</p>

<p>References <a class="el" href="group__core.html#ga0544046d4df19935e29784adbd848465">port_disable()</a>, and <a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group___a_r_m___c_o_r_e_gaffa627cc34d473a5c1b00810798c1592_cgraph.png" border="0" usemap="#group___a_r_m___c_o_r_e_gaffa627cc34d473a5c1b00810798c1592_cgraph" alt=""/></div>
<map name="group___a_r_m___c_o_r_e_gaffa627cc34d473a5c1b00810798c1592_cgraph" id="group___a_r_m___c_o_r_e_gaffa627cc34d473a5c1b00810798c1592_cgraph">
<area shape="rect" id="node2" href="group__core.html#ga0544046d4df19935e29784adbd848465" title="Disables all the interrupt sources. " alt="" coords="125,5,217,29"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga0ef5f090a97bb3e66c7d9da7c4af3c52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _port_thread_start </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start a thread by invoking its work function. </p>
<p>If the work function returns <code><a class="el" href="group__threads.html#ga24ab3a3a4d70214ee360867a1c3c75ac" title="Terminates the current thread. ">chThdExit()</a></code> is automatically invoked. </p>

<p>Definition at line <a class="el" href="_g_c_c_2_a_r_m_c_mx_2chcore__v6m_8c_source.html#l00198">198</a> of file <a class="el" href="_g_c_c_2_a_r_m_c_mx_2chcore__v6m_8c_source.html">GCC/ARMCMx/chcore_v6m.c</a>.</p>

</div>
</div>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga91e6d852698de5c4bf64881e7d14f815"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_CORE_ARM7TDMI&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ARM77TDMI core identifier. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00044">44</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa36c7e740d8c131ae06e6d37370dced3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_CORE_ARM9&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ARM9 core identifier. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00045">45</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga59d58292dbd1d8b49306d65c7d25dd7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_ENABLE_WFI_IDLE&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If enabled allows the idle thread to enter a low power mode. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00072">72</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab2fab66956f41a7c7a55e9cf15d7c5fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_ARCHITECTURE_ARM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defining a generic ARM architecture. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00082">82</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ea548a5814ea88ce5b6ded3eaa4df5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_ARCHITECTURE_ARMx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defining the specific ARM architecture. </p>
<dl class="section note"><dt>Note</dt><dd>This macro is for documentation only, the real name changes depending on the selected architecture, the possible names are:<ul>
<li>CH_ARCHITECTURE_ARM7TDMI.</li>
<li>CH_ARCHITECTURE_ARM9.</li>
</ul>
</dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00093">93</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaee128c531d64d5a635def6857fef3179"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_ARCHITECTURE_NAME&#160;&#160;&#160;&quot;ARMx&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Name of the implemented architecture. </p>
<dl class="section note"><dt>Note</dt><dd>The value is for documentation only, the real value changes depending on the selected architecture, the possible values are:<ul>
<li>"ARM7".</li>
<li>"ARM9".</li>
</ul>
</dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00103">103</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad807bcd87b78f852f9cdf25022c0f11b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_CORE_VARIANT_NAME&#160;&#160;&#160;&quot;ARMxy&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Name of the architecture variant (optional). </p>
<dl class="section note"><dt>Note</dt><dd>The value is for documentation only, the real value changes depending on the selected architecture, the possible values are:<ul>
<li>"ARM7TDMI"</li>
<li>"ARM9"</li>
</ul>
</dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00113">113</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

<p>Referenced by <a class="el" href="group__test.html#ga6b0a5b39f57674777d7b044e1a15603a">TestThread()</a>.</p>

</div>
</div>
<a class="anchor" id="ga386c6f8aa08916d3390bd0fb2780f077"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_PORT_INFO&#160;&#160;&#160;&quot;ARM|THUMB|Interworking&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port-specific information string. </p>
<dl class="section note"><dt>Note</dt><dd>The value is for documentation only, the real value changes depending on the selected options, the possible values are:<ul>
<li>"Pure ARM"</li>
<li>"Pure THUMB"</li>
<li>"Interworking"</li>
</ul>
</dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00144">144</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga386c6f8aa08916d3390bd0fb2780f077"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_PORT_INFO&#160;&#160;&#160;&quot;Pure ARM mode&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port-specific information string. </p>
<dl class="section note"><dt>Note</dt><dd>The value is for documentation only, the real value changes depending on the selected options, the possible values are:<ul>
<li>"Pure ARM"</li>
<li>"Pure THUMB"</li>
<li>"Interworking"</li>
</ul>
</dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00144">144</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga477daebfafd837101372032276529787"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_COMPILER_NAME&#160;&#160;&#160;&quot;GCC &quot; __VERSION__</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Name of the compiler supported by this port. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00150">150</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf5777aa68e4c4786b577953c7237a95d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SETUP_CONTEXT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">workspace, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">wsize, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pf, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">arg&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                          \</div>
<div class="line">  tp-&gt;p_ctx.r13 = (<span class="keyword">struct </span><a class="code" href="structintctx.html">intctx</a> *)((uint8_t *)workspace +                  \</div>
<div class="line">                                     wsize -                                \</div>
<div class="line">                                     sizeof(<span class="keyword">struct</span> <a class="code" href="structintctx.html">intctx</a>));                \</div>
<div class="line">  tp-&gt;p_ctx.r13-&gt;r4 = pf;                                                   \</div>
<div class="line">  tp-&gt;p_ctx.r13-&gt;r5 = arg;                                                  \</div>
<div class="line">  tp-&gt;p_ctx.r13-&gt;lr = <a class="code" href="group___a_r_m___c_o_r_e.html#ga0ef5f090a97bb3e66c7d9da7c4af3c52">_port_thread_start</a>;                                   \</div>
<div class="line">}</div>
<div class="ttc" id="group___a_r_m___c_o_r_e_html_ga0ef5f090a97bb3e66c7d9da7c4af3c52"><div class="ttname"><a href="group___a_r_m___c_o_r_e.html#ga0ef5f090a97bb3e66c7d9da7c4af3c52">_port_thread_start</a></div><div class="ttdeci">void _port_thread_start(void)</div><div class="ttdoc">Start a thread by invoking its work function. </div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m_c_mx_2chcore__v6m_8c_source.html#l00198">GCC/ARMCMx/chcore_v6m.c:198</a></div></div>
<div class="ttc" id="structintctx_html"><div class="ttname"><a href="structintctx.html">intctx</a></div><div class="ttdoc">System saved context. </div><div class="ttdef"><b>Definition:</b> <a href="kernel_2templates_2chcore_8h_source.html#l00130">kernel/templates/chcore.h:130</a></div></div>
</div><!-- fragment -->
<p>Platform dependent part of the <code><a class="el" href="group__threads.html#gac6de13d4044b32d3ae9e2066b5d4c030" title="Creates a new thread into a static memory area. ">chThdCreateI()</a></code> API. </p>
<p>This code usually setup the context switching frame represented by an <code>intctx</code> structure. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00213">213</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7eb4a4369c2d2fe0d2f0214ddc56d78a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_IDLE_THREAD_STACK_SIZE&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stack size for the system idle thread. </p>
<p>This size depends on the idle thread implementation, usually the idle thread should take no more space than those reserved by <code>PORT_INT_REQUIRED_STACK</code>. </p><dl class="section note"><dt>Note</dt><dd>In this port it is set to 4 because the idle thread does have a stack frame when compiling without optimizations. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00231">231</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga05a9c892ced18dda34b086372a0c49ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_INT_REQUIRED_STACK&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Per-thread stack overhead for interrupts servicing. </p>
<p>This constant is used in the calculation of the correct working area size. This value can be zero on those architecture where there is a separate interrupt stack and the stack space between <code>intctx</code> and <code>extctx</code> is known to be zero. </p><dl class="section note"><dt>Note</dt><dd>In this port 0x10 is a safe value, it can be reduced after careful analysis of the generated code. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00245">245</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae5413761dbdc6dd267ba0d43a9098ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STACK_ALIGN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((((n) - 1) | (sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>) - 1)) + 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enforces a correct alignment for a stack area size value. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00251">251</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf7a83c1c8bde96b77299c36dc598d33d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define THD_WA_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="group___a_r_m___c_o_r_e.html#gaae5413761dbdc6dd267ba0d43a9098ac">STACK_ALIGN</a>(<span class="keyword">sizeof</span>(<a class="code" href="struct_thread.html">Thread</a>) +                         \</div>
<div class="line">                                   <span class="keyword">sizeof</span>(<span class="keyword">struct</span> <a class="code" href="structintctx.html">intctx</a>) +                  \</div>
<div class="line">                                   <span class="keyword">sizeof</span>(<span class="keyword">struct</span> <a class="code" href="structextctx.html">extctx</a>) +                  \</div>
<div class="line">                                   (n) + (<a class="code" href="group___a_r_m___c_o_r_e.html#ga05a9c892ced18dda34b086372a0c49ea">PORT_INT_REQUIRED_STACK</a>))</div>
<div class="ttc" id="group___a_r_m___c_o_r_e_html_ga05a9c892ced18dda34b086372a0c49ea"><div class="ttname"><a href="group___a_r_m___c_o_r_e.html#ga05a9c892ced18dda34b086372a0c49ea">PORT_INT_REQUIRED_STACK</a></div><div class="ttdeci">#define PORT_INT_REQUIRED_STACK</div><div class="ttdoc">Per-thread stack overhead for interrupts servicing. </div><div class="ttdef"><b>Definition:</b> <a href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00245">ports/GCC/ARM/chcore.h:245</a></div></div>
<div class="ttc" id="struct_thread_html"><div class="ttname"><a href="struct_thread.html">Thread</a></div><div class="ttdoc">Structure representing a thread. </div><div class="ttdef"><b>Definition:</b> <a href="chthreads_8h_source.html#l00099">chthreads.h:99</a></div></div>
<div class="ttc" id="structintctx_html"><div class="ttname"><a href="structintctx.html">intctx</a></div><div class="ttdoc">System saved context. </div><div class="ttdef"><b>Definition:</b> <a href="kernel_2templates_2chcore_8h_source.html#l00130">kernel/templates/chcore.h:130</a></div></div>
<div class="ttc" id="structextctx_html"><div class="ttname"><a href="structextctx.html">extctx</a></div><div class="ttdoc">Interrupt saved context. </div><div class="ttdef"><b>Definition:</b> <a href="kernel_2templates_2chcore_8h_source.html#l00122">kernel/templates/chcore.h:122</a></div></div>
<div class="ttc" id="group___a_r_m___c_o_r_e_html_gaae5413761dbdc6dd267ba0d43a9098ac"><div class="ttname"><a href="group___a_r_m___c_o_r_e.html#gaae5413761dbdc6dd267ba0d43a9098ac">STACK_ALIGN</a></div><div class="ttdeci">#define STACK_ALIGN(n)</div><div class="ttdoc">Enforces a correct alignment for a stack area size value. </div><div class="ttdef"><b>Definition:</b> <a href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00251">ports/GCC/ARM/chcore.h:251</a></div></div>
</div><!-- fragment -->
<p>Computes the thread working area global size. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00256">256</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac8b681d521d3b6c25e7a0304674732c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WORKING_AREA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">s, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="structstkalign__t.html">stkalign_t</a> s[<a class="el" href="group___r_v_c_t___a_r_m_c_mx___v7_m___c_o_r_e.html#gaf7a83c1c8bde96b77299c36dc598d33d">THD_WA_SIZE</a>(n) / sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>)]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Static working area allocation. </p>
<p>This macro is used to allocate a static thread working area aligned as both position and size. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00266">266</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf1bf4fcf135197fa2b8faf1935a25186"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_IRQ_PROLOGUE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                               \</div>
<div class="line">  asm <span class="keyword">volatile</span> (<span class="stringliteral">&quot;stmfd    sp!, {r0-r3, r12, lr}&quot;</span> : : : <span class="stringliteral">&quot;memory&quot;</span>);           \</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>IRQ prologue code. </p>
<p>This macro must be inserted at the start of all IRQ handlers enabled to invoke system APIs. </p><dl class="section note"><dt>Note</dt><dd>This macro has a different implementation depending if compiled in ARM or THUMB mode. </dd>
<dd>
The THUMB implementation starts with ARM code because interrupt vectors are always invoked in ARM mode regardless the bit 0 value. The switch in THUMB mode is done in the function prologue so it is transparent to the user code. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00289">289</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga65dc6ecfb3cd68961f7abde3a25c2260"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_IRQ_EPILOGUE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                               \</div>
<div class="line">  asm <span class="keyword">volatile</span> (<span class="stringliteral">&quot;b       _port_irq_common&quot;</span> : : : <span class="stringliteral">&quot;memory&quot;</span>);                 \</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>IRQ epilogue code. </p>
<p>This macro must be inserted at the end of all IRQ handlers enabled to invoke system APIs. </p><dl class="section note"><dt>Note</dt><dd>This macro has a different implementation depending if compiled in ARM or THUMB mode. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00309">309</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae312af21c95e70c459af69c298eb0f9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_IRQ_HANDLER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">id</td><td>)</td>
          <td>&#160;&#160;&#160;__attribute__((naked)) void id(void)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IRQ handler function declaration. </p>
<dl class="section note"><dt>Note</dt><dd><code>id</code> can be a function name or a vector number depending on the port implementation. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00321">321</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga14d1e819dc6e26882fce8ace5e8cfe5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_FAST_IRQ_HANDLER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">id</td><td>)</td>
          <td>&#160;&#160;&#160;__attribute__((interrupt(&quot;FIQ&quot;))) void id(void)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast IRQ handler function declaration. </p>
<dl class="section note"><dt>Note</dt><dd><code>id</code> can be a function name or a vector number depending on the port implementation. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00330">330</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c2ba800834495bb295891490cb1c760"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void port_init</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port-related initialization code. </p>
<dl class="section note"><dt>Note</dt><dd>This function is empty in this port. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00338">338</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

<p>Referenced by <a class="el" href="group__system.html#gafe2c7de6567e98e487e009e81e3be10b">chSysInit()</a>.</p>

</div>
</div>
<a class="anchor" id="ga93afe5003f89aed6823c53abde85008c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void port_lock</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;asm volatile (&quot;msr     CPSR_c, #0x9F&quot; : : : &quot;memory&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Kernel-lock action. </p>
<p>Usually this function just disables interrupts but may perform more actions. </p><dl class="section note"><dt>Note</dt><dd>In this port it disables the IRQ sources and keeps FIQ sources enabled. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00352">352</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f8aec032be1430c9aa2da540bbb3d02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void port_unlock</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;asm volatile (&quot;msr     CPSR_c, #0x1F&quot; : : : &quot;memory&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Kernel-unlock action. </p>
<p>Usually this function just enables interrupts but may perform more actions. </p><dl class="section note"><dt>Note</dt><dd>In this port it enables both the IRQ and FIQ sources. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00366">366</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaad2c29ddbf3beaa7a56a92934c6ecc10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void port_lock_from_isr</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Kernel-lock action from an interrupt handler. </p>
<p>This function is invoked before invoking I-class APIs from interrupt handlers. The implementation is architecture dependent, in its simplest form it is void. </p><dl class="section note"><dt>Note</dt><dd>Empty in this port. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00376">376</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga808180b335dab0cc87ccdae7abf1e7e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void port_unlock_from_isr</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Kernel-unlock action from an interrupt handler. </p>
<p>This function is invoked after invoking I-class APIs from interrupt handlers. The implementation is architecture dependent, in its simplest form it is void. </p><dl class="section note"><dt>Note</dt><dd>Empty in this port. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00385">385</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf6d31bd514eb29e7197ef1cd55282e72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void port_disable</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                                    \</div>
<div class="line">  asm <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mrs     r3, CPSR                       \n\t&quot;</span>               \</div>
<div class="line">                <span class="stringliteral">&quot;orr     r3, #0x80                      \n\t&quot;</span>               \</div>
<div class="line">                <span class="stringliteral">&quot;msr     CPSR_c, r3                     \n\t&quot;</span>               \</div>
<div class="line">                <span class="stringliteral">&quot;orr     r3, #0x40                      \n\t&quot;</span>               \</div>
<div class="line">                <span class="stringliteral">&quot;msr     CPSR_c, r3&quot;</span> : : : <span class="stringliteral">&quot;r3&quot;</span>, <span class="stringliteral">&quot;memory&quot;</span>);                 \</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Disables all the interrupt sources. </p>
<dl class="section note"><dt>Note</dt><dd>Of course non-maskable interrupt sources are not included. </dd>
<dd>
In this port it disables both the IRQ and FIQ sources. </dd>
<dd>
Implements a workaround for spurious interrupts taken from the NXP LPC214x datasheet. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00399">399</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e90cd880fe5c41f84b2e2fe5e519343"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void port_suspend</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;asm volatile (&quot;msr     CPSR_c, #0x9F&quot; : : : &quot;memory&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the interrupt sources below kernel-level priority. </p>
<dl class="section note"><dt>Note</dt><dd>Interrupt sources above kernel level remains enabled. </dd>
<dd>
In this port it disables the IRQ sources and enables the FIQ sources. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00419">419</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga41dd91365ec18f6fa7c2b2691357313d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void port_enable</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;asm volatile (&quot;msr     CPSR_c, #0x1F&quot; : : : &quot;memory&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables all the interrupt sources. </p>
<dl class="section note"><dt>Note</dt><dd>In this port it enables both the IRQ and FIQ sources. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00431">431</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacc9d69f00e5be735f0cd4b5af2ec0641"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define port_switch</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ntp, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">otp&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;_port_switch_arm(ntp, otp)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs a context switch between two threads. </p>
<p>This is the most critical code in any port, this function is responsible for the context switch between 2 threads. </p><dl class="section note"><dt>Note</dt><dd>The implementation of this code affects <b>directly</b> the context switch performance so optimize here as much as you can. </dd>
<dd>
Implemented as inlined code for performance reasons.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ntp</td><td>the thread to be switched in </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">otp</td><td>the thread to be switched out </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00465">465</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2eb6f9e0395b47b8d5e3eeae4fe0c116"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INLINE&#160;&#160;&#160;inline</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inline function modifier. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html#l00059">59</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html">ports/GCC/ARM/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8883267a1c9ca4a465f53b8030f1deb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ROMCONST&#160;&#160;&#160;const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ROM constant modifier. </p>
<dl class="section note"><dt>Note</dt><dd>It is set to use the "const" keyword in this port. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html#l00065">65</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html">ports/GCC/ARM/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga33623da05bb55497534c3dc26ebebeb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PACK_STRUCT_STRUCT&#160;&#160;&#160;__attribute__((packed))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Packed structure modifier (within). </p>
<dl class="section note"><dt>Note</dt><dd>It uses the "packed" GCC attribute. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html#l00071">71</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html">ports/GCC/ARM/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga73199061891adf1b912d20835c7d5e96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PACK_STRUCT_BEGIN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Packed structure modifier (before). </p>
<dl class="section note"><dt>Note</dt><dd>Empty in this port. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html#l00077">77</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html">ports/GCC/ARM/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga465fef70f294e21cbf4ea51fc342f20e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PACK_STRUCT_END</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Packed structure modifier (after). </p>
<dl class="section note"><dt>Note</dt><dd>Empty in this port. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html#l00083">83</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html">ports/GCC/ARM/chtypes.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gaddbadbd04757fc134d1d5995055ee778"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint32_t <a class="el" href="structstkalign__t.html">stkalign_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>32 bits stack and memory alignment enforcement. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00159">159</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga735acef63faba808a517f820bc81caf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void* <a class="el" href="group___a_r_m___c_o_r_e.html#ga735acef63faba808a517f820bc81caf5">regarm_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generic ARM register. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html#l00164">164</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chcore_8h_source.html">ports/GCC/ARM/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b21255bd7f7192db778983b15089208"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef bool <a class="el" href="group__types.html#ga7556af1cb61728b53228fa3af1c851de">bool_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fast boolean type. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html#l00043">43</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html">ports/GCC/ARM/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a5d8a9ab4f4a012d6763548c3b21ec7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="group__types.html#ga6a5d8a9ab4f4a012d6763548c3b21ec7">tmode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="struct_thread.html" title="Structure representing a thread. ">Thread</a> flags. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html#l00044">44</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html">ports/GCC/ARM/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga52d7ed152360a74632afa37bbeeca7ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="group__types.html#ga52d7ed152360a74632afa37bbeeca7ca">tstate_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="struct_thread.html" title="Structure representing a thread. ">Thread</a> state. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html#l00045">45</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html">ports/GCC/ARM/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga205898ea166481281fec650f2a7e85a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="group__types.html#ga205898ea166481281fec650f2a7e85a3">trefs_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="struct_thread.html" title="Structure representing a thread. ">Thread</a> references counter. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html#l00046">46</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html">ports/GCC/ARM/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaba0f430efd76bf097164ae3be7d25ba9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="group___a_r_m___c_o_r_e.html#gaba0f430efd76bf097164ae3be7d25ba9">tslices_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="struct_thread.html" title="Structure representing a thread. ">Thread</a> time slices counter. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html#l00047">47</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html">ports/GCC/ARM/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f2488ba73e5969cbc0f7033735374ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint32_t <a class="el" href="group__types.html#ga5f2488ba73e5969cbc0f7033735374ee">tprio_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="struct_thread.html" title="Structure representing a thread. ">Thread</a> priority. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html#l00048">48</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html">ports/GCC/ARM/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga35bcb0c321cd7bc45bf1a11fa17ebdd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef int32_t <a class="el" href="group__types.html#ga35bcb0c321cd7bc45bf1a11fa17ebdd3">msg_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Inter-thread message. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html#l00049">49</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html">ports/GCC/ARM/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada5ed33935b8347e213aeb76582642e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef int32_t <a class="el" href="group__types.html#gada5ed33935b8347e213aeb76582642e7">eventid_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Id. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html#l00050">50</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html">ports/GCC/ARM/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabff0c32475baf20ea8c5c710d6e8b708"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint32_t <a class="el" href="group__types.html#gabff0c32475baf20ea8c5c710d6e8b708">eventmask_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event mask. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html#l00051">51</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html">ports/GCC/ARM/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabd4a4d2075269350ade2f697b8372704"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint32_t <a class="el" href="group___a_r_m___c_o_r_e.html#gabd4a4d2075269350ade2f697b8372704">flagsmask_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event flags. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html#l00052">52</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html">ports/GCC/ARM/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae3e32a98d431a02106616da3071832dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint32_t <a class="el" href="group__types.html#gae3e32a98d431a02106616da3071832dd">systime_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System time. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html#l00053">53</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html">ports/GCC/ARM/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga090b3bab5602157ebf706a44041dc05e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef int32_t <a class="el" href="group__types.html#ga090b3bab5602157ebf706a44041dc05e">cnt_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Resources counter. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html#l00054">54</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_2chtypes_8h_source.html">ports/GCC/ARM/chtypes.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
    <li class="footer">
      <a href="http://sourceforge.net/projects/chibios">
        <img src="http://sflogo.sourceforge.net/sflogo.php?group_id=205897&amp;type=11"
             border="0" width="120" height="30"
             alt="Get ChibiOS/RT embedded RTOS at SourceForge.net. Fast,
                  secure and Free Open Source software downloads"/>
      </a>
    </li>
  </ul>
</div>
<!-- Piwik -->
<script type="text/javascript">
var pkBaseURL = (("https:" == document.location.protocol) ? "https://apps.sourceforge.net/piwik/chibios/" : "http://apps.sourceforge.net/piwik/chibios/");
document.write(unescape("%3Cscript src='" + pkBaseURL + "piwik.js' type='text/javascript'%3E%3C/script%3E"));
</script><script type="text/javascript">
piwik_action_name = '';
piwik_idsite = 1;
piwik_url = pkBaseURL + "piwik.php";
piwik_log(piwik_action_name, piwik_idsite, piwik_url);
</script>
<object><noscript><p><img src="http://apps.sourceforge.net/piwik/chibios/piwik.php?idsite=1" alt="piwik"/></p></noscript></object>
<!-- End Piwik Tag -->
</body>
</html>
