<spirit:component xmlns:actel-cc="http://www.actel.com/XMLSchema/CoreConsole" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1/component.xsd">
  <spirit:vendor>Actel</spirit:vendor>
  <spirit:library>DirectCore</spirit:library>
  <spirit:name>CORESDR</spirit:name>
  <spirit:version>4.3.103</spirit:version>
  <spirit:busInterfaces>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
  </spirit:memoryMaps>
  <spirit:hwModel>
    <spirit:views>
      <spirit:view>
        <spirit:name>VHDLSource</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:fileSetRef>fs-VHDLSource-Base-U</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-Base-U">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>VHDLSimulation</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:fileSetRef>TB_USER_VHDL_STIMULUS_FILESET-U</spirit:fileSetRef>
        <spirit:fileSetRef>TB_USER_VHDL_ANY_SIMULATION_FILESET</spirit:fileSetRef>
        <spirit:fileSetRef>TB_VERIF_VHDL_STIMULUS_FILESET-U</spirit:fileSetRef>
        <spirit:fileSetRef>TB_VERIF_VHDL_STIMULUS_FILESET-U2</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="TB_USER_VHDL_STIMULUS_FILESET-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="TB_USER_VHDL_ANY_SIMULATION_FILESET">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="TB_VERIF_VHDL_STIMULUS_FILESET-U">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="Verif_X48"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="TB_VERIF_VHDL_STIMULUS_FILESET-U2">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="Verif_X40"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>VerilogSource</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:fileSetRef>fs-VerilogSource-Base-U</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-Base-U">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>VerilogSimulation</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:fileSetRef>TB_USER_VERILOG_STIMULUS_FILESET-U</spirit:fileSetRef>
        <spirit:fileSetRef>TB_VERIF_VERILOG_STIMULUS_FILESET-U</spirit:fileSetRef>
        <spirit:fileSetRef>TB_VERIF_VERILOG_STIMULUS_FILESET-U2</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="TB_USER_VERILOG_STIMULUS_FILESET-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="TB_VERIF_VERILOG_STIMULUS_FILESET-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="Verif_X48"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="TB_VERIF_VERILOG_STIMULUS_FILESET-U2">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="Verif_X40"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>Documentation</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language></spirit:language>
        <spirit:fileSetRef>fs-Docs_RTL-U</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-Docs_RTL-U">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
    </spirit:views>
    <spirit:signals>
      <spirit:signal>
        <spirit:name>AUTO_PCH</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>BA</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>1</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>BL</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>1</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>B_SIZE</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>CAS_N</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>CKE</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>CL</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>2</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>CLK</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>COLBITS</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>2</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>CS_N</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left spirit:dependency="id('SDRAM_CHIPS') - 1" spirit:resolve="dependent">7</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>DELAY</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>15</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>DQM</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>D_REQ</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MRD</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>2</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>OE</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RADDR</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left spirit:dependency="id('SDRAM_RASIZE') - 1" spirit:resolve="dependent">31</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RAS</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RAS_N</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RC</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RCD</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>2</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>REF</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>15</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>REGDIMM</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RESET_N</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RFC</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>ROWBITS</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>1</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RP</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>2</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RRD</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>1</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RW_ACK</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>R_REQ</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>R_VALID</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>SA</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>13</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>SD_INIT</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>WE_N</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>WR</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>1</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>W_REQ</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>W_VALID</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
    </spirit:signals>
    <spirit:hwParameters>
      <spirit:hwParameter spirit:id="FAMILY" spirit:name="FAMILY" spirit:prompt="FPGA Family:" spirit:dataType="int" spirit:choiceRef="Choice_FamilyValue" spirit:choiceStyle="combo" spirit:configGroups="globalConfig" spirit:resolve="user">11</spirit:hwParameter>
      <spirit:hwParameter spirit:id="SDRAM_CHIPS" spirit:name="SDRAM_CHIPS" spirit:prompt="SDRAM Chip Select" spirit:dataType="int" spirit:resolve="user" spirit:minimum="1" spirit:maximum="8">8</spirit:hwParameter>
      <spirit:hwParameter spirit:id="SDRAM_COLBITS" spirit:name="SDRAM_COLBITS" spirit:prompt="No. of Column bits" spirit:dataType="int" spirit:resolve="user" spirit:minimum="8" spirit:maximum="12">12</spirit:hwParameter>
      <spirit:hwParameter spirit:id="SDRAM_ROWBITS" spirit:name="SDRAM_ROWBITS" spirit:prompt="No. of Row bits" spirit:dataType="int" spirit:resolve="user" spirit:minimum="11" spirit:maximum="14">14</spirit:hwParameter>
      <spirit:hwParameter spirit:id="SDRAM_CHIPBITS" spirit:name="SDRAM_CHIPBITS" spirit:prompt="No. of Chip bits" spirit:dataType="int" spirit:resolve="user" spirit:minimum="1" spirit:maximum="3">3</spirit:hwParameter>
      <spirit:hwParameter spirit:id="SDRAM_BANKSTATMODULES" spirit:name="SDRAM_BANKSTATMODULES" spirit:prompt="No. of bank status modules used" spirit:dataType="int" spirit:resolve="user" spirit:minimum="4" spirit:maximum="8">4</spirit:hwParameter>
      <spirit:hwParameter spirit:id="SDRAM_RASIZE" spirit:name="SDRAM_RASIZE" spirit:prompt="Local address bus size" spirit:dataType="int" spirit:resolve="generated" spirit:minimum="8" spirit:maximum="31">31</spirit:hwParameter>
    </spirit:hwParameters>
    <spirit:deletedhwParameters>
    </spirit:deletedhwParameters>
  <spirit:vendorExtensions>
    <actel-cc:variantParameters>
      <actel-cc:variantParameter spirit:id="HDL_license" spirit:name="HDL_license" spirit:prompt="License:" spirit:dataType="string" actel-cc:choiceRef="Choice_HDL_license" spirit:configGroups="globalConfig" spirit:resolve="user">U</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="testbench" spirit:name="testbench" spirit:prompt="Testbench:" spirit:dataType="string" actel-cc:choiceRef="Choice_testbench" spirit:resolve="user">User</actel-cc:variantParameter>
    </actel-cc:variantParameters></spirit:vendorExtensions>
  </spirit:hwModel>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>Choice_FamilyValue</spirit:name>
      <spirit:enumeration spirit:text="Axcelerator">11</spirit:enumeration>
      <spirit:enumeration spirit:text="RTAX-S">12</spirit:enumeration>
      <spirit:enumeration spirit:text="ProASIC3">15</spirit:enumeration>
      <spirit:enumeration spirit:text="ProASIC3E">16</spirit:enumeration>
      <spirit:enumeration spirit:text="ProASIC3L">22</spirit:enumeration>
      <spirit:enumeration spirit:text="Fusion">17</spirit:enumeration>
      <spirit:enumeration spirit:text="RTG4">25</spirit:enumeration>
      <spirit:enumeration spirit:text="SmartFusion2">19</spirit:enumeration>
      <spirit:enumeration spirit:text="IGLOO2">24</spirit:enumeration>
      <spirit:enumeration spirit:text="IGLOO">20</spirit:enumeration>
      <spirit:enumeration spirit:text="IGLOOe">21</spirit:enumeration>
      <spirit:enumeration spirit:text="IGLOO+">23</spirit:enumeration>
      <spirit:enumeration spirit:text="PA">14</spirit:enumeration>
      <spirit:enumeration spirit:text="SmartFusion">18</spirit:enumeration>
      <spirit:enumeration spirit:text="PolarFire">26</spirit:enumeration>
      <spirit:enumeration spirit:text="PolarFireSoC">27</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_HDL_license</spirit:name>
      <spirit:enumeration spirit:text="RTL">U</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_testbench</spirit:name>
      <spirit:enumeration spirit:text="None">None</spirit:enumeration>
      <spirit:enumeration spirit:text="User">User</spirit:enumeration>
      <spirit:enumeration spirit:text="Verif_x48">Verif_X48</spirit:enumeration>
      <spirit:enumeration spirit:text="Verif_x40">Verif_X40</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-Base-U">
    <spirit:file>
      <spirit:name>rtl/vhdl/core/coresdr.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/openbank.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fastsdram.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fastinit.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/components.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/coresdr_pkg.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="TB_USER_VHDL_STIMULUS_FILESET-U">
    <spirit:file>
      <spirit:name>rtl/vhdl/test/mt48lc4m16a2.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>coreparameters.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/test/tb_user.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:ModuleUnderTest>TB_USER</actel-cc:ModuleUnderTest>
      <actel-cc:SimulationTime>-all</actel-cc:SimulationTime>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="TB_USER_VERILOG_STIMULUS_FILESET-U">
    <spirit:file>
      <spirit:name>coreparameters.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:isIncludeFile></actel-cc:isIncludeFile>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/test/mt48lc16m16a2.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/test/tb_user.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:ModuleUnderTest>TB_USER</actel-cc:ModuleUnderTest>
      <actel-cc:SimulationTime>-all</actel-cc:SimulationTime>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="TB_VERIF_VERILOG_STIMULUS_FILESET-U">
    <spirit:file>
      <spirit:name>rtl/vlog/test_verif/tb_user_X48.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:SimulationTime>-all</actel-cc:SimulationTime>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/test_verif/sdr.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>sdr_parameters.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:isIncludeFile></actel-cc:isIncludeFile>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>coreparameters.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-Base-U">
    <spirit:file>
      <spirit:name>rtl/vlog/core/coresdr.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/openbank.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fastsdram.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fastinit.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-Docs_RTL-U">
    <spirit:file>
      <spirit:name>docs/CoreSDR_HB.pdf</spirit:name>
      <spirit:userFileType>PDF</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>docs/CoreSDR_RN.pdf</spirit:name>
      <spirit:userFileType>PDF</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="TB_VERIF_VERILOG_STIMULUS_FILESET-U2">
    <spirit:file>
      <spirit:name>rtl/vlog/test_verif_x40/sdr.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>sdr_parameters.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:isIncludeFile></actel-cc:isIncludeFile>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/test_verif_x40/tb_user_X40.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:SimulationTime>-all</actel-cc:SimulationTime>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>coreparameters.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="TB_USER_VHDL_ANY_SIMULATION_FILESET">
    <spirit:file>
      <spirit:name>mti/scripts/wave_vhdl.do</spirit:name>
      <spirit:userFileType>DO</spirit:userFileType>
    <spirit:vendorExtensions>
      <actel-cc:IncludeInRunDo></actel-cc:IncludeInRunDo>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="TB_VERIF_VHDL_STIMULUS_FILESET-U">
    <spirit:file>
      <spirit:name>rtl/vhdl/test_verif/sdr.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>sdr_parameters.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>coreparameters.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/test_verif/tb_user_X48.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="TB_VERIF_VHDL_STIMULUS_FILESET-U2">
    <spirit:file>
      <spirit:name>rtl/vhdl/test_verif_x40/sdr.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>sdr_parameters.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>coreparameters.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/test_verif_x40/tb_user_X40.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  </spirit:fileSets>
  <spirit:vendorExtensions>
    <actel-cc:displayName>CoreSDR</actel-cc:displayName>
    <actel-cc:description>CORESDR provides a high performance interface to single data rate(SDR) synchronous dynamic random access memory(SDRAM) devices. CORESDR accepts read and write commands using the simple local bus interface, and translates these requests to the command sequences required by SDRAM devices. CORESDR also performs all initialization and refresh functions. CORESDR uses bank management techniques to monitor the status of each SDRAM bank. Banks are only opened or closed when necessary, minimizing access delays. Up to four banks can be managed at one time.</actel-cc:description>
    <actel-cc:packageTimestamp>20200514151520</actel-cc:packageTimestamp>
    <actel-cc:type typeName="IP"/>
    <actel-cc:instantiateOnCreation value="false"/>
    <actel-cc:diveInPermission value="READ_WRITE"/>
    <actel-cc:categories categoryName="OS" style="hidden">
      <actel-cc:category name="PC">
      </actel-cc:category>
      <actel-cc:category name="Linux">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="min_libero_version" style="hidden">
      <actel-cc:category name="9.2">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Core Provider">
      <actel-cc:category name="Actel">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Functional Category">
      <actel-cc:category name="Peripherals">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Market Segment">
      <actel-cc:category name="Aerospace">
      </actel-cc:category>
      <actel-cc:category name="Automotive">
      </actel-cc:category>
      <actel-cc:category name="Military">
      </actel-cc:category>
      <actel-cc:category name="Industrial">
      </actel-cc:category>
      <actel-cc:category name="Medical">
      </actel-cc:category>
      <actel-cc:category name="Consumer">
      </actel-cc:category>
      <actel-cc:category name="Multimedia">
      </actel-cc:category>
      <actel-cc:category name="Gaming">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Temperature Grade" style="hidden">
      <actel-cc:category name="Automotive">
      </actel-cc:category>
      <actel-cc:category name="Commercial">
      </actel-cc:category>
      <actel-cc:category name="Industrial">
      </actel-cc:category>
      <actel-cc:category name="Military">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Interface Type">
      <actel-cc:category name="AmbaBus">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Product Family" style="checkbox">
      <actel-cc:category name="Axcelerator">
      </actel-cc:category>
      <actel-cc:category name="RTAX-S">
      </actel-cc:category>
      <actel-cc:category name="ProASIC3">
      </actel-cc:category>
      <actel-cc:category name="ProASIC3E">
      </actel-cc:category>
      <actel-cc:category name="ProASIC3L">
      </actel-cc:category>
      <actel-cc:category name="Fusion">
      </actel-cc:category>
      <actel-cc:category name="RTG4">
      </actel-cc:category>
      <actel-cc:category name="SmartFusion2">
      </actel-cc:category>
      <actel-cc:category name="IGLOO2">
      </actel-cc:category>
      <actel-cc:category name="IGLOO">
      </actel-cc:category>
      <actel-cc:category name="IGLOOe">
      </actel-cc:category>
      <actel-cc:category name="IGLOO+">
      </actel-cc:category>
      <actel-cc:category name="PA">
      </actel-cc:category>
      <actel-cc:category name="SmartFusion">
      </actel-cc:category>
      <actel-cc:category name="PolarFire">
      </actel-cc:category>
      <actel-cc:category name="PolarFireSoC">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:requireUniquify></actel-cc:requireUniquify>
  </spirit:vendorExtensions>
</spirit:component>
