// Seed: 3253478031
module module_0 (
    input tri id_0,
    input wor id_1,
    input wire id_2,
    input supply0 id_3,
    input tri module_0
    , id_8,
    input tri1 id_5,
    output supply0 id_6
);
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    output wor id_2,
    input supply0 id_3,
    input wor id_4,
    input uwire id_5,
    output wand id_6,
    input tri id_7,
    input supply0 id_8,
    output supply0 id_9,
    input supply1 id_10,
    input supply0 id_11,
    input wor id_12,
    input wor id_13,
    input uwire id_14,
    output wor id_15,
    input tri1 id_16,
    output wand id_17
);
  wire id_19;
  module_0(
      id_4, id_10, id_12, id_5, id_1, id_3, id_17
  );
  assign id_2 = 0;
  wire id_20;
endmodule
