

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5'
================================================================
* Date:           Mon Jul 14 02:16:19 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.925 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1348|     1348|  13.480 us|  13.480 us|  1345|  1345|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_3_channel_pad_5_loop_for_channel_pad_5  |     1346|     1346|         4|          1|          1|  1344|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:137->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 7 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:135->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 8 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten72 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten72"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln135 = store i5 0, i5 %c" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:135->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 11 'store' 'store_ln135' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln137 = store i7 0, i7 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:137->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 12 'store' 'store_ln137' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i276"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten72_load = load i11 %indvar_flatten72" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:135->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 14 'load' 'indvar_flatten72_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.79ns)   --->   "%icmp_ln135 = icmp_eq  i11 %indvar_flatten72_load, i11 1344" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:135->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 15 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.79ns)   --->   "%add_ln135 = add i11 %indvar_flatten72_load, i11 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:135->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 16 'add' 'add_ln135' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %for.inc15.i288, void %loop_for_ap_5.i.preheader.exitStub" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:135->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 17 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%n_load = load i7 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:137->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 18 'load' 'n_load' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%c_load = load i5 %c" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:135->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 19 'load' 'c_load' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.77ns)   --->   "%icmp_ln137 = icmp_eq  i7 %n_load, i7 84" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:137->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 20 'icmp' 'icmp_ln137' <Predicate = (!icmp_ln135)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.36ns)   --->   "%select_ln135 = select i1 %icmp_ln137, i7 0, i7 %n_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:135->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 21 'select' 'select_ln135' <Predicate = (!icmp_ln135)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln135_1 = add i5 %c_load, i5 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:135->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 22 'add' 'add_ln135_1' <Predicate = (!icmp_ln135)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.41ns)   --->   "%select_ln135_1 = select i1 %icmp_ln137, i5 %add_ln135_1, i5 %c_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:135->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 23 'select' 'select_ln135_1' <Predicate = (!icmp_ln135)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%select_ln135_1_cast = zext i5 %select_ln135_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:135->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 24 'zext' 'select_ln135_1_cast' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_1 : Operation 25 [3/3] (0.99ns) (grouped into DSP with root node add_ln138)   --->   "%p_cast96 = mul i11 %select_ln135_1_cast, i11 84" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:135->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 25 'mul' 'p_cast96' <Predicate = (!icmp_ln135)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %select_ln135, i32 1, i32 6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:138->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 26 'partselect' 'tmp_12' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.78ns)   --->   "%icmp_ln138 = icmp_eq  i6 %tmp_12, i6 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:138->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 27 'icmp' 'icmp_ln138' <Predicate = (!icmp_ln135)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.77ns)   --->   "%add_ln137 = add i7 %select_ln135, i7 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:137->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 28 'add' 'add_ln137' <Predicate = (!icmp_ln135)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln135 = store i11 %add_ln135, i11 %indvar_flatten72" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:135->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 29 'store' 'store_ln135' <Predicate = (!icmp_ln135)> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln135 = store i5 %select_ln135_1, i5 %c" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:135->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 30 'store' 'store_ln135' <Predicate = (!icmp_ln135)> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln137 = store i7 %add_ln137, i7 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:137->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 31 'store' 'store_ln137' <Predicate = (!icmp_ln135)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 32 [2/3] (0.99ns) (grouped into DSP with root node add_ln138)   --->   "%p_cast96 = mul i11 %select_ln135_1_cast, i11 84" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:135->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 32 'mul' 'p_cast96' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 33 [1/3] (0.00ns) (grouped into DSP with root node add_ln138)   --->   "%p_cast96 = mul i11 %select_ln135_1_cast, i11 84" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:135->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 33 'mul' 'p_cast96' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %select_ln135_1, i6 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:137->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 34 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln135_1, i4 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:137->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 35 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln137_2 = zext i9 %tmp" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:137->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 36 'zext' 'zext_ln137_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln137_1 = add i11 %p_shl, i11 %zext_ln137_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:137->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 37 'add' 'add_ln137_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i7 %select_ln135" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:137->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 38 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i7 %select_ln135" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:137->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 39 'zext' 'zext_ln137_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.77ns)   --->   "%icmp_ln138_1 = icmp_ugt  i7 %select_ln135, i7 81" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:138->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 40 'icmp' 'icmp_ln138_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.28ns)   --->   "%or_ln138 = or i1 %icmp_ln138, i1 %icmp_ln138_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:138->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 41 'or' 'or_ln138' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln138 = add i11 %zext_ln137, i11 %p_cast96" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:138->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 42 'add' 'add_ln138' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/1] (0.77ns)   --->   "%add_ln138_1 = add i8 %zext_ln137_1, i8 254" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:138->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 43 'add' 'add_ln138_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i8 %add_ln138_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:138->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 44 'sext' 'sext_ln138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln138_2 = add i11 %sext_ln138, i11 %add_ln137_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:138->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 45 'add' 'add_ln138_2' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i11 %add_ln138_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:138->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 46 'zext' 'zext_ln138_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%OutConv4_addr = getelementptr i16 %OutConv4, i64 0, i64 %zext_ln138_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:138->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 47 'getelementptr' 'OutConv4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (1.23ns)   --->   "%OutConv4_load = load i11 %OutConv4_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:138->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 48 'load' 'OutConv4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_3 : Operation 59 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln135)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 2.83>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_for_3_channel_pad_5_loop_for_channel_pad_5_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1344, i64 1344, i64 1344"   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln137 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:137->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 51 'specpipeline' 'specpipeline_ln137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln138 = add i11 %zext_ln137, i11 %p_cast96" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:138->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 52 'add' 'add_ln138' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i11 %add_ln138" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:138->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 53 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%OutPadConv5_addr = getelementptr i16 %OutPadConv5, i64 0, i64 %zext_ln138" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:138->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 54 'getelementptr' 'OutPadConv5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutConv4_load = load i11 %OutConv4_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:138->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 55 'load' 'OutConv4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_4 : Operation 56 [1/1] (0.35ns)   --->   "%storemerge591 = select i1 %or_ln138, i16 0, i16 %OutConv4_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:138->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 56 'select' 'storemerge591' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln138 = store i16 %storemerge591, i11 %OutPadConv5_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:138->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 57 'store' 'store_ln138' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1344> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln137 = br void %for.body4.i276" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:137->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:43]   --->   Operation 58 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ OutPadConv5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ OutConv4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                     (alloca           ) [ 01000]
c                     (alloca           ) [ 01000]
indvar_flatten72      (alloca           ) [ 01000]
store_ln0             (store            ) [ 00000]
store_ln135           (store            ) [ 00000]
store_ln137           (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
indvar_flatten72_load (load             ) [ 00000]
icmp_ln135            (icmp             ) [ 01110]
add_ln135             (add              ) [ 00000]
br_ln135              (br               ) [ 00000]
n_load                (load             ) [ 00000]
c_load                (load             ) [ 00000]
icmp_ln137            (icmp             ) [ 00000]
select_ln135          (select           ) [ 01110]
add_ln135_1           (add              ) [ 00000]
select_ln135_1        (select           ) [ 01110]
select_ln135_1_cast   (zext             ) [ 01110]
tmp_12                (partselect       ) [ 00000]
icmp_ln138            (icmp             ) [ 01110]
add_ln137             (add              ) [ 00000]
store_ln135           (store            ) [ 00000]
store_ln135           (store            ) [ 00000]
store_ln137           (store            ) [ 00000]
p_cast96              (mul              ) [ 01001]
p_shl                 (bitconcatenate   ) [ 00000]
tmp                   (bitconcatenate   ) [ 00000]
zext_ln137_2          (zext             ) [ 00000]
add_ln137_1           (add              ) [ 00000]
zext_ln137            (zext             ) [ 01001]
zext_ln137_1          (zext             ) [ 00000]
icmp_ln138_1          (icmp             ) [ 00000]
or_ln138              (or               ) [ 01001]
add_ln138_1           (add              ) [ 00000]
sext_ln138            (sext             ) [ 00000]
add_ln138_2           (add              ) [ 00000]
zext_ln138_1          (zext             ) [ 00000]
OutConv4_addr         (getelementptr    ) [ 01001]
specloopname_ln0      (specloopname     ) [ 00000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
specpipeline_ln137    (specpipeline     ) [ 00000]
add_ln138             (add              ) [ 00000]
zext_ln138            (zext             ) [ 00000]
OutPadConv5_addr      (getelementptr    ) [ 00000]
OutConv4_load         (load             ) [ 00000]
storemerge591         (select           ) [ 00000]
store_ln138           (store            ) [ 00000]
br_ln137              (br               ) [ 00000]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="OutPadConv5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutPadConv5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OutConv4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutConv4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_for_3_channel_pad_5_loop_for_channel_pad_5_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="n_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="c_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten72_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten72/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="OutConv4_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="11" slack="0"/>
<pin id="76" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutConv4_addr/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="11" slack="0"/>
<pin id="81" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OutConv4_load/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="OutPadConv5_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="11" slack="0"/>
<pin id="89" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutPadConv5_addr/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln138_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="11" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln0_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="11" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln135_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="5" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln137_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="7" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln137/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="indvar_flatten72_load_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="11" slack="0"/>
<pin id="115" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten72_load/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln135_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="11" slack="0"/>
<pin id="118" dir="0" index="1" bw="11" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln135_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln135/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="n_load_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="0"/>
<pin id="130" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="c_load_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="0"/>
<pin id="133" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln137_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="0" index="1" bw="7" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln137/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="select_ln135_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="7" slack="0"/>
<pin id="144" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln135/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln135_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln135_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="select_ln135_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="5" slack="0"/>
<pin id="157" dir="0" index="2" bw="5" slack="0"/>
<pin id="158" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln135_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="select_ln135_1_cast_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="0"/>
<pin id="164" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln135_1_cast/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_12_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="0" index="1" bw="7" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="0" index="3" bw="4" slack="0"/>
<pin id="171" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln138_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln137_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln135_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="0"/>
<pin id="190" dir="0" index="1" bw="11" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln135_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="0" index="1" bw="5" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln137_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="0" index="1" bw="7" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln137/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_shl_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="0"/>
<pin id="205" dir="0" index="1" bw="5" slack="2"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="9" slack="0"/>
<pin id="212" dir="0" index="1" bw="5" slack="2"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln137_2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="9" slack="0"/>
<pin id="219" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_2/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln137_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="0"/>
<pin id="223" dir="0" index="1" bw="9" slack="0"/>
<pin id="224" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137_1/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln137_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="2"/>
<pin id="229" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln137_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="2"/>
<pin id="232" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_1/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln138_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="2"/>
<pin id="235" dir="0" index="1" bw="7" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138_1/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="or_ln138_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="2"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln138/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln138_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="0"/>
<pin id="245" dir="0" index="1" bw="2" slack="0"/>
<pin id="246" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138_1/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sext_ln138_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln138/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln138_2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="11" slack="0"/>
<pin id="256" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138_2/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln138_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_1/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln138_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="11" slack="0"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="storemerge591_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="16" slack="0"/>
<pin id="272" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge591/4 "/>
</bind>
</comp>

<comp id="276" class="1007" name="grp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="0" index="1" bw="5" slack="0"/>
<pin id="279" dir="0" index="2" bw="7" slack="0"/>
<pin id="280" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_cast96/1 add_ln138/3 "/>
</bind>
</comp>

<comp id="285" class="1005" name="n_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="0"/>
<pin id="287" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="292" class="1005" name="c_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="299" class="1005" name="indvar_flatten72_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="11" slack="0"/>
<pin id="301" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten72 "/>
</bind>
</comp>

<comp id="306" class="1005" name="icmp_ln135_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="2"/>
<pin id="308" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln135 "/>
</bind>
</comp>

<comp id="310" class="1005" name="select_ln135_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="7" slack="2"/>
<pin id="312" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="select_ln135 "/>
</bind>
</comp>

<comp id="317" class="1005" name="select_ln135_1_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="2"/>
<pin id="319" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="select_ln135_1 "/>
</bind>
</comp>

<comp id="323" class="1005" name="select_ln135_1_cast_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="11" slack="1"/>
<pin id="325" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln135_1_cast "/>
</bind>
</comp>

<comp id="328" class="1005" name="icmp_ln138_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="2"/>
<pin id="330" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln138 "/>
</bind>
</comp>

<comp id="333" class="1005" name="zext_ln137_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="11" slack="1"/>
<pin id="335" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln137 "/>
</bind>
</comp>

<comp id="338" class="1005" name="or_ln138_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln138 "/>
</bind>
</comp>

<comp id="343" class="1005" name="OutConv4_addr_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="11" slack="1"/>
<pin id="345" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="OutConv4_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="40" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="40" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="113" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="113" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="134" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="128" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="152"><net_src comp="131" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="134" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="148" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="131" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="165"><net_src comp="154" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="140" pin="3"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="180"><net_src comp="166" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="140" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="28" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="122" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="154" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="182" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="30" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="26" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="34" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="220"><net_src comp="210" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="203" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="217" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="233" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="230" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="38" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="243" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="221" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="253" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="267"><net_src comp="264" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="273"><net_src comp="58" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="79" pin="3"/><net_sink comp="268" pin=2"/></net>

<net id="275"><net_src comp="268" pin="3"/><net_sink comp="92" pin=1"/></net>

<net id="281"><net_src comp="162" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="20" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="227" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="284"><net_src comp="276" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="288"><net_src comp="60" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="291"><net_src comp="285" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="295"><net_src comp="64" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="302"><net_src comp="68" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="305"><net_src comp="299" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="309"><net_src comp="116" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="140" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="316"><net_src comp="310" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="320"><net_src comp="154" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="326"><net_src comp="162" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="331"><net_src comp="176" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="336"><net_src comp="227" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="341"><net_src comp="238" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="346"><net_src comp="72" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="79" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OutPadConv5 | {4 }
 - Input state : 
	Port: CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 : OutConv4 | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln135 : 1
		store_ln137 : 1
		indvar_flatten72_load : 1
		icmp_ln135 : 2
		add_ln135 : 2
		br_ln135 : 3
		n_load : 1
		c_load : 1
		icmp_ln137 : 2
		select_ln135 : 3
		add_ln135_1 : 2
		select_ln135_1 : 3
		select_ln135_1_cast : 4
		p_cast96 : 5
		tmp_12 : 4
		icmp_ln138 : 5
		add_ln137 : 4
		store_ln135 : 3
		store_ln135 : 4
		store_ln137 : 5
	State 2
	State 3
		zext_ln137_2 : 1
		add_ln137_1 : 2
		or_ln138 : 1
		add_ln138 : 1
		add_ln138_1 : 1
		sext_ln138 : 2
		add_ln138_2 : 3
		zext_ln138_1 : 4
		OutConv4_addr : 5
		OutConv4_load : 6
	State 4
		zext_ln138 : 1
		OutPadConv5_addr : 2
		storemerge591 : 1
		store_ln138 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln135_fu_122      |    0    |    0    |    18   |
|          |     add_ln135_1_fu_148     |    0    |    0    |    12   |
|    add   |      add_ln137_fu_182      |    0    |    0    |    14   |
|          |     add_ln137_1_fu_221     |    0    |    0    |    17   |
|          |     add_ln138_1_fu_243     |    0    |    0    |    14   |
|          |     add_ln138_2_fu_253     |    0    |    0    |    17   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln135_fu_116     |    0    |    0    |    18   |
|   icmp   |      icmp_ln137_fu_134     |    0    |    0    |    14   |
|          |      icmp_ln138_fu_176     |    0    |    0    |    13   |
|          |     icmp_ln138_1_fu_233    |    0    |    0    |    14   |
|----------|----------------------------|---------|---------|---------|
|          |     select_ln135_fu_140    |    0    |    0    |    7    |
|  select  |    select_ln135_1_fu_154   |    0    |    0    |    5    |
|          |    storemerge591_fu_268    |    0    |    0    |    16   |
|----------|----------------------------|---------|---------|---------|
|    or    |       or_ln138_fu_238      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_276         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          | select_ln135_1_cast_fu_162 |    0    |    0    |    0    |
|          |     zext_ln137_2_fu_217    |    0    |    0    |    0    |
|   zext   |      zext_ln137_fu_227     |    0    |    0    |    0    |
|          |     zext_ln137_1_fu_230    |    0    |    0    |    0    |
|          |     zext_ln138_1_fu_259    |    0    |    0    |    0    |
|          |      zext_ln138_fu_264     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|        tmp_12_fu_166       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        p_shl_fu_203        |    0    |    0    |    0    |
|          |         tmp_fu_210         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |      sext_ln138_fu_249     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |   181   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   OutConv4_addr_reg_343   |   11   |
|         c_reg_292         |    5   |
|     icmp_ln135_reg_306    |    1   |
|     icmp_ln138_reg_328    |    1   |
|  indvar_flatten72_reg_299 |   11   |
|         n_reg_285         |    7   |
|      or_ln138_reg_338     |    1   |
|select_ln135_1_cast_reg_323|   11   |
|   select_ln135_1_reg_317  |    5   |
|    select_ln135_reg_310   |    7   |
|     zext_ln137_reg_333    |   11   |
+---------------------------+--------+
|           Total           |   71   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_79 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
|    grp_fu_276    |  p0  |   3  |   7  |   21   ||    0    ||    14   |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   43   ||  0.903  ||    0    ||    23   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   181  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |   23   |
|  Register |    -   |    -   |   71   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   71   |   204  |
+-----------+--------+--------+--------+--------+
