#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 18 21:25:15 2021
# Process ID: 10336
# Current directory: C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16368 C:\Users\KuldeepGohil\Desktop\Spring2021\CECS461\Labs\Lab2\lab2\lab2.xpr
# Log file: C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2/vivado.log
# Journal file: C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2/lab2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'S:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 822.594 ; gain = 186.305
update_compile_order -fileset sources_1
save_project_as lab3 C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3 -force
save_project_as: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1230.801 ; gain = 0.000
set_property  ip_repo_paths  C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/led_ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/led_ip'.
open_bd_design {C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - switches
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - buttons
Successfully read diagram <design_1> from BD file <C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1251.969 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:led_ip:1.0 led_ip_0
endgroup
set_property name led_ip [get_bd_cells led_ip_0]
set_property -dict [list CONFIG.LED_WIDTH {4}] [get_bd_cells led_ip]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/led_ip/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins led_ip/S_AXI]
</led_ip/S_AXI/S_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins led_ip/LED]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </processing_system7_0/Data> at <0x40000000 [ 8K ]>
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
INFO: [Device 21-403] Loading part xc7z010clg400-1
regenerate_bd_layout
set_property name LED [get_bd_ports LED_0]
validate_bd_design
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
add_files -fileset constrs_1 -norecurse C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/led_ip/lab3_zybo.xdc
export_ip_user_files -of_objects  [get_files C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/constrs_1/new/lab2.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/constrs_1/new/lab2.xdc
file delete -force C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/constrs_1/new/lab2.xdc
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'design_1_processing_system7_0_0'. Sub-design: 'C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci'.
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'design_1_axi_gpio_0_0'. Sub-design: 'C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xci'.
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'design_1_xbar_0'. Sub-design: 'C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.xci'.
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'design_1_rst_ps7_0_100M_0'. Sub-design: 'C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xci'.
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'design_1_axi_gpio_0_1'. Sub-design: 'C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xci'.
set_property synth_checkpoint_mode Singular [get_files  C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
Wrote  : <C:\Users\KuldeepGohil\Desktop\Spring2021\CECS461\Labs\Lab3\lab3.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block switches .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buttons .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_ip .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
Exporting to file C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1421.762 ; gain = 83.496
export_ip_user_files -of_objects [get_files C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 design_1_synth_1
[Thu Mar 18 21:36:46 2021] Launched design_1_synth_1...
Run output will be captured here: C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.runs/design_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.ip_user_files -ipstatic_source_dir C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.cache/compile_simlib/modelsim} {questa=C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.cache/compile_simlib/questa} {riviera=C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.cache/compile_simlib/riviera} {activehdl=C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 18 21:37:17 2021] Launched design_1_synth_1, synth_1...
Run output will be captured here:
design_1_synth_1: C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.runs/design_1_synth_1/runme.log
synth_1: C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.runs/synth_1/runme.log
[Thu Mar 18 21:37:17 2021] Launched impl_1...
Run output will be captured here: C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 18 21:42:38 2021...
