
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys HDL compiler and linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

Modified Files: 2
FID:  path (prevtimestamp, timestamp)
22       C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v (2023-10-11 17:24:34, 2023-10-30 15:59:03)
24       C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v (2023-10-19 17:20:16, 2023-10-30 15:59:18)

*******************************************************************
Modules that may have changed as a result of file changes: 2
MID:  lib.cell.view
7        work.aluGroupDecoder.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v (2023-10-19 17:20:16, 2023-10-30 15:59:18) <-- (module definition)
22       work.opxMultiplexer.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v (2023-10-11 17:24:34, 2023-10-30 15:59:03) <-- (module definition)

*******************************************************************
Unmodified files: 39
FID:  path (timestamp)
0        C:/Users/Duncan/git/ForthCPU/constants.v (2023-10-28 12:09:09)
42       C:\Users\Duncan\git\ForthCPU\GPIO\source\devBoard.v (2023-10-30 15:18:25)
1        C:\Users\Duncan\git\ForthCPU\RAM\source\RAM.v (2023-10-25 16:18:23)
2        C:\Users\Duncan\git\ForthCPU\UART\source\../../constants.v (2023-10-28 12:09:09)
3        C:\Users\Duncan\git\ForthCPU\UART\source\UART.v (2023-10-28 15:58:08)
4        C:\Users\Duncan\git\ForthCPU\UART\source\receiver.v (2023-10-26 19:24:23)
5        C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v (2023-10-27 19:03:26)
6        C:\Users\Duncan\git\ForthCPU\aluB\source\alu.v (2023-10-30 15:48:01)
7        C:\Users\Duncan\git\ForthCPU\aluB\source\aluAMux.v (2023-10-15 17:23:07)
8        C:\Users\Duncan\git\ForthCPU\aluB\source\aluBMux.v (2023-10-14 22:26:23)
9        C:\Users\Duncan\git\ForthCPU\aluB\source\fullALU.v (2023-10-15 00:41:21)
10       C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v (2023-10-19 15:53:59)
11       C:\Users\Duncan\git\ForthCPU\bootROM\source\rom.v (2023-10-25 17:23:34)
12       C:\Users\Duncan\git\ForthCPU\branchLogic\source\branchLogic.v (2023-10-11 22:33:49)
13       C:\Users\Duncan\git\ForthCPU\busController\source\../../constants.v (2023-10-28 12:09:09)
14       C:\Users\Duncan\git\ForthCPU\busController\source\busController.v (2023-10-15 00:40:37)
15       C:\Users\Duncan\git\ForthCPU\constants.v (2023-10-28 12:09:09)
17       C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v (2023-10-15 13:44:38)
18       C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v (2023-10-30 15:21:03)
19       C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v (2023-10-15 15:16:43)
20       C:\Users\Duncan\git\ForthCPU\interruptLogic\source\../../constants.v (2023-10-28 12:09:09)
21       C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v (2023-10-28 12:23:29)
23       C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v (2023-10-17 22:26:41)
25       C:\Users\Duncan\git\ForthCPU\mcuResources\source\../../constants.v (2023-10-28 12:09:09)
26       C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v (2023-10-30 15:03:22)
27       C:\Users\Duncan\git\ForthCPU\memoryMapper\source\../../constants.v (2023-10-28 12:09:09)
28       C:\Users\Duncan\git\ForthCPU\memoryMapper\source\memoryMapper.v (2023-10-30 14:58:41)
29       C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\../../constants.v (2023-10-28 12:09:09)
30       C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v (2023-10-30 15:57:05)
32       C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v (2023-10-30 15:57:39)
33       C:\Users\Duncan\git\ForthCPU\programCounter\source\programCounter.v (2023-10-15 10:20:53)
34       C:\Users\Duncan\git\ForthCPU\registerFileB\source\registerFile.v (2023-10-19 14:47:53)
35       C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v (2023-10-30 15:49:58)
36       C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v (2021-08-10 09:11:08)
37       C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v (2021-08-10 09:11:08)
38       C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v (2021-08-10 09:07:02)
39       C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v (2021-08-10 09:07:02)
40       C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh (2021-08-10 09:07:02)
41       C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v (2021-08-10 09:07:02)

*******************************************************************
Unchanged modules: 25
MID:  lib.cell.view
0        work.RAM.verilog
1        work.UART.verilog
2        work.UART_RX.verilog
3        work.UART_TX.verilog
4        work.alu.verilog
5        work.aluAMux.verilog
6        work.aluBMux.verilog
8        work.branchLogic.verilog
9        work.busController.verilog
10       work.core.verilog
28       work.devBoard.verilog
12       work.fullALU.verilog
13       work.generalGroupDecoder.verilog
14       work.instructionPhaseDecoder.verilog
15       work.interruptMaskRegister.verilog
16       work.interruptStateMachine.verilog
17       work.jumpGroupDecoder.verilog
18       work.loadStoreGroupDecoder.verilog
19       work.mcu.verilog
20       work.mcuResources.verilog
21       work.memoryMapper.verilog
24       work.programCounter.verilog
25       work.registerFile.verilog
26       work.registers.verilog
27       work.rom.verilog
