
(rules PCB regulator board
  (snap_angle 
    fortyfive_degree
  )
  (autoroute_settings
    (fanout off)
    (autoroute on)
    (postroute on)
    (vias on)
    (via_costs 50)
    (plane_via_costs 5)
    (start_ripup_costs 100)
    (start_pass_no 7005)
    (layer_rule F.Cu
      (active on)
      (preferred_direction horizontal)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 2.3)
    )
    (layer_rule B.Cu
      (active on)
      (preferred_direction vertical)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 1.7)
    )
  )
  (rule
    (width 400.0)
    (clear 300.2)
    (clear 200.0 (type smd_to_turn_gap))
    (clear 800.2 (type default_HV))
    (clear 400.2 (type default_LogicPower))
    (clear 75.0 (type smd_smd))
    (clear 800.2 (type smd_HV))
    (clear 400.2 (type smd_LogicPower))
    (clear 800.2 (type "kicad_default"_HV))
    (clear 400.2 (type "kicad_default"_LogicPower))
    (clear 800.2 (type HV_HV))
    (clear 800.2 (type HV_LogicPower))
    (clear 400.2 (type LogicPower_LogicPower))
  )
  (padstack "Via[0-1]_800:400_um"
    (shape
      (circle F.Cu 800.0 0.0 0.0)
    )
    (shape
      (circle B.Cu 800.0 0.0 0.0)
    )
    (attach off)
  )
  (padstack "Via[0-1]_1500:1000_um"
    (shape
      (circle F.Cu 1500.0 0.0 0.0)
    )
    (shape
      (circle B.Cu 1500.0 0.0 0.0)
    )
    (attach off)
  )
  (via 
    "Via[0-1]_800:400_um" "Via[0-1]_800:400_um" default
  )
  (via 
    "Via[0-1]_1500:1000_um" "Via[0-1]_1500:1000_um" default
  )
  (via 
    "Via[0-1]_800:400_um-kicad_default" "Via[0-1]_800:400_um" "kicad_default"
  )
  (via 
    "Via[0-1]_1500:1000_um-kicad_default" "Via[0-1]_1500:1000_um" "kicad_default"
  )
  (via 
    "Via[0-1]_800:400_um-HV" "Via[0-1]_800:400_um" HV
  )
  (via 
    "Via[0-1]_1500:1000_um-HV" "Via[0-1]_1500:1000_um" HV
  )
  (via 
    "Via[0-1]_800:400_um-LogicPower" "Via[0-1]_800:400_um" LogicPower
  )
  (via 
    "Via[0-1]_1500:1000_um-LogicPower" "Via[0-1]_1500:1000_um" LogicPower
  )
  (via_rule
    default "Via[0-1]_800:400_um"
  )
  (via_rule
    "kicad_default" "Via[0-1]_800:400_um-kicad_default"
  )
  (via_rule
    HV "Via[0-1]_1500:1000_um-HV"
  )
  (via_rule
    LogicPower "Via[0-1]_800:400_um-LogicPower"
  )
  (class default
    (clearance_class default)
    (via_rule default)
    (rule
      (width 400.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class "kicad_default"
    "Net-(D1-Pad1)" "Net-(D1-Pad2)" "Net-(D2-Pad2)" "Net-(D2-Pad1)" "Net-(D3-Pad1)" "Net-(D3-Pad2)" "Net-(D4-Pad2)" "Net-(D4-Pad1)"
    "Net-(D5-Pad1)" "Net-(D5-Pad2)" "Net-(D6-Pad2)" "Net-(D6-Pad1)" "Net-(D7-Pad2)" "Net-(D7-Pad1)" "Net-(D8-Pad1)" "Net-(D8-Pad2)"
    "Net-(D9-Pad2)" "Net-(D10-Pad2)" "Net-(D11-Pad2)" "Net-(D12-Pad2)" "Net-(D13-Pad2)" "Net-(D14-Pad2)" "Net-(D15-Pad2)" /TX
    /RX /R1 /R2 /R3 /R4 /R5 /R6 /R7
    /R8 /R9 /R10 /P1 /P2 /P3 /EN /P4
    /P5 /P6 /P7 /P8 /K1 /K2 /K3 /K4
    "Net-(SW1-Pad3)" /RST "Net-(SW2-Pad3)" "Net-(SW3-Pad3)" "Net-(SW4-Pad3)" "Net-(SW5-Pad3)" "Net-(SW6-Pad3)" "/T_IRQ"
    "/T_DO" "/T_DIN" "/T_CS" CLK MISO "/TFT_RST" "/TFT_DC" "/TFT_CS"
    MOSI "/SD_CS" "Net-(U1-Pad5)" "Net-(U1-Pad3)" SCL SDA "Net-(U4-Pad5)" "Net-(U4-Pad3)"
    "Net-(U5-Pad3)" "Net-(U5-Pad5)" "Net-(U6-Pad3)" "Net-(U6-Pad5)" "Net-(U9-Pad3)" "Net-(U9-Pad5)" "Net-(U10-Pad5)" "Net-(U10-Pad3)"
    "Net-(U12-Pad13)" "Net-(D9-Pad1)" "Net-(D10-Pad1)" "Net-(D11-Pad1)" "Net-(D12-Pad1)" "Net-(D13-Pad1)" "Net-(D14-Pad1)" "Net-(D15-Pad1)"
    "Net-(D16-Pad2)" "Net-(D16-Pad1)" /R16 /R15 /R14 /R13 /R12 /R11
    "Net-(J10-Pad2)" "Net-(J10-Pad1)" "Net-(Q1-Pad2)" "/TFT_LED" "Net-(Q2-Pad3)" "Net-(Q2-Pad1)" "Net-(Q3-Pad3)" "Net-(Q3-Pad1)"
    "Net-(SW1-Pad2)" "Net-(SW2-Pad2)" "Net-(SW3-Pad2)" "Net-(SW4-Pad2)" "Net-(SW5-Pad2)" "Net-(SW6-Pad2)" "Net-(U3-Pad13)" "Net-(U7-Pad3)"
    "Net-(U7-Pad5)" "Net-(U8-Pad13)" "Net-(U8-Pad14)" "Net-(U8-Pad16)" "Net-(U8-Pad17)" "Net-(U8-Pad18)" "Net-(U8-Pad19)" "Net-(U8-Pad20)"
    "Net-(U8-Pad21)" "Net-(U8-Pad22)" "Net-(U8-Pad23)" "Net-(U8-Pad24)" "Net-(U8-Pad32)" "Net-(U11-Pad5)" "Net-(U11-Pad3)" "Net-(U13-Pad13)"
    "Net-(U16-Pad13)"
    (clearance_class "kicad_default")
    (via_rule kicad_default)
    (rule
      (width 400.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class HV
    "Net-(C7-Pad2)" NEUT "Net-(C8-Pad2)" "Net-(C9-Pad2)" "Net-(C10-Pad2)" "Net-(C11-Pad2)" "Net-(C12-Pad2)" "Net-(C13-Pad2)"
    "Net-(C14-Pad2)" GNDPWR LINE "Net-(J4-Pad3)" "Net-(J4-Pad1)" "Net-(J5-Pad1)" "Net-(J5-Pad3)" "Net-(J2-Pad1)"
    "Net-(J2-Pad3)" "Net-(J6-Pad3)" "Net-(J6-Pad1)"
    (clearance_class HV)
    (via_rule HV)
    (rule
      (width 1500.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class LogicPower
    GND +3V3 +5V
    (clearance_class LogicPower)
    (via_rule LogicPower)
    (rule
      (width 800.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
)