Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Jan 11 18:33:16 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file Mandel_timing_summary_routed.rpt -rpx Mandel_timing_summary_routed.rpx -warn_on_violation
| Design       : Mandel
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.126    -8431.085                   5710                16112        0.070        0.000                      0                16112        3.000        0.000                       0                  2353  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
GCLK                   {0.000 5.000}      10.000          100.000         
  clk_out1_engine_pll  {0.000 5.556}      11.111          90.000          
  clk_out2_engine_pll  {0.000 18.428}     36.856          27.132          
  clkfbout_engine_pll  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_engine_pll       -4.126    -8431.085                   5710                14476        0.070        0.000                      0                14476        5.056        0.000                       0                  2157  
  clk_out2_engine_pll        2.657        0.000                      0                 1636        0.071        0.000                      0                 1636       17.928        0.000                       0                   192  
  clkfbout_engine_pll                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_engine_pll
  To Clock:  clk_out1_engine_pll

Setup :         5710  Failing Endpoints,  Worst Slack       -4.126ns,  Total Violation    -8431.085ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.126ns  (required time - arrival time)
  Source:                 eng[1].e/state4__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            eng[1].e/ItrCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_engine_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_engine_pll rise@11.111ns - clk_out1_engine_pll rise@0.000ns)
  Data Path Delay:        14.519ns  (logic 10.178ns (70.099%)  route 4.341ns (29.901%))
  Logic Levels:           22  (CARRY4=17 DSP48E1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 9.614 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.843    -0.769    eng[1].e/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  eng[1].e/state4__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.437 r  eng[1].e/state4__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.439    eng[1].e/state4__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.957 r  eng[1].e/state4__2/P[0]
                         net (fo=2, routed)           0.932     5.889    eng[1].e/state4__2_n_105
    SLICE_X12Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.013 r  eng[1].e/state4_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.013    eng[1].e/state4_carry_i_3__0_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.546 r  eng[1].e/state4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.546    eng[1].e/state4_carry_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.663 r  eng[1].e/state4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.663    eng[1].e/state4_carry__0_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.780 r  eng[1].e/state4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.780    eng[1].e/state4_carry__1_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.897 r  eng[1].e/state4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.897    eng[1].e/state4_carry__2_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.014 r  eng[1].e/state4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.014    eng[1].e/state4_carry__3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  eng[1].e/state4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.131    eng[1].e/state4_carry__4_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.248 r  eng[1].e/state4_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.248    eng[1].e/state4_carry__5_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.365 r  eng[1].e/state4_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.365    eng[1].e/state4_carry__6_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.482 r  eng[1].e/state4_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.482    eng[1].e/state4_carry__7_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.599 r  eng[1].e/state4_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.599    eng[1].e/state4_carry__8_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.716 r  eng[1].e/state4_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.716    eng[1].e/state4_carry__9_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.031 r  eng[1].e/state4_carry__10/O[3]
                         net (fo=1, routed)           0.751     8.782    eng[1].e/state4_carry__10_n_4
    SLICE_X18Y48         LUT2 (Prop_lut2_I1_O)        0.307     9.089 r  eng[1].e/state2_carry__8_i_2__0/O
                         net (fo=1, routed)           0.000     9.089    eng[1].e/state2_carry__8_i_2__0_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.465 r  eng[1].e/state2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.465    eng[1].e/state2_carry__8_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.719 r  eng[1].e/i__carry__4_i_5__0/CO[0]
                         net (fo=24, routed)          0.815    10.534    eng[1].e/i__carry__4_i_5__0_n_3
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.899    11.433 r  eng[1].e/state1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.433    eng[1].e/state1_inferred__0/i__carry__4_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.547 r  eng[1].e/state1_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.547    eng[1].e/state1_inferred__0/i__carry__5_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.661 f  eng[1].e/state1_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.893    12.554    eng[1].e/state1_inferred__0/i__carry__6_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.678 f  eng[1].e/state[2]_i_2__0/O
                         net (fo=3, routed)           0.194    12.872    eng[1].e/state[2]_i_2__0_n_0
    SLICE_X20Y48         LUT5 (Prop_lut5_I0_O)        0.124    12.996 r  eng[1].e/ItrCounter[15]_i_1__0/O
                         net (fo=16, routed)          0.754    13.750    eng[1].e/ItrCounter[15]_i_1__0_n_0
    SLICE_X21Y46         FDRE                                         r  eng[1].e/ItrCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_engine_pll rise edge)
                                                     11.111    11.111 r  
    Y9                                                0.000    11.111 r  GCLK (IN)
                         net (fo=0)                   0.000    11.111    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    12.531 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.693    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     6.255 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.946    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.037 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.576     9.614    eng[1].e/clk_out1
    SLICE_X21Y46         FDRE                                         r  eng[1].e/ItrCounter_reg[2]/C
                         clock pessimism              0.577    10.191    
                         clock uncertainty           -0.137    10.053    
    SLICE_X21Y46         FDRE (Setup_fdre_C_R)       -0.429     9.624    eng[1].e/ItrCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.624    
                         arrival time                         -13.750    
  -------------------------------------------------------------------
                         slack                                 -4.126    

Slack (VIOLATED) :        -4.126ns  (required time - arrival time)
  Source:                 eng[1].e/state4__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            eng[1].e/ItrCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_engine_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_engine_pll rise@11.111ns - clk_out1_engine_pll rise@0.000ns)
  Data Path Delay:        14.519ns  (logic 10.178ns (70.099%)  route 4.341ns (29.901%))
  Logic Levels:           22  (CARRY4=17 DSP48E1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 9.614 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.843    -0.769    eng[1].e/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  eng[1].e/state4__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.437 r  eng[1].e/state4__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.439    eng[1].e/state4__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.957 r  eng[1].e/state4__2/P[0]
                         net (fo=2, routed)           0.932     5.889    eng[1].e/state4__2_n_105
    SLICE_X12Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.013 r  eng[1].e/state4_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.013    eng[1].e/state4_carry_i_3__0_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.546 r  eng[1].e/state4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.546    eng[1].e/state4_carry_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.663 r  eng[1].e/state4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.663    eng[1].e/state4_carry__0_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.780 r  eng[1].e/state4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.780    eng[1].e/state4_carry__1_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.897 r  eng[1].e/state4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.897    eng[1].e/state4_carry__2_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.014 r  eng[1].e/state4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.014    eng[1].e/state4_carry__3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  eng[1].e/state4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.131    eng[1].e/state4_carry__4_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.248 r  eng[1].e/state4_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.248    eng[1].e/state4_carry__5_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.365 r  eng[1].e/state4_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.365    eng[1].e/state4_carry__6_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.482 r  eng[1].e/state4_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.482    eng[1].e/state4_carry__7_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.599 r  eng[1].e/state4_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.599    eng[1].e/state4_carry__8_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.716 r  eng[1].e/state4_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.716    eng[1].e/state4_carry__9_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.031 r  eng[1].e/state4_carry__10/O[3]
                         net (fo=1, routed)           0.751     8.782    eng[1].e/state4_carry__10_n_4
    SLICE_X18Y48         LUT2 (Prop_lut2_I1_O)        0.307     9.089 r  eng[1].e/state2_carry__8_i_2__0/O
                         net (fo=1, routed)           0.000     9.089    eng[1].e/state2_carry__8_i_2__0_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.465 r  eng[1].e/state2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.465    eng[1].e/state2_carry__8_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.719 r  eng[1].e/i__carry__4_i_5__0/CO[0]
                         net (fo=24, routed)          0.815    10.534    eng[1].e/i__carry__4_i_5__0_n_3
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.899    11.433 r  eng[1].e/state1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.433    eng[1].e/state1_inferred__0/i__carry__4_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.547 r  eng[1].e/state1_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.547    eng[1].e/state1_inferred__0/i__carry__5_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.661 f  eng[1].e/state1_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.893    12.554    eng[1].e/state1_inferred__0/i__carry__6_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.678 f  eng[1].e/state[2]_i_2__0/O
                         net (fo=3, routed)           0.194    12.872    eng[1].e/state[2]_i_2__0_n_0
    SLICE_X20Y48         LUT5 (Prop_lut5_I0_O)        0.124    12.996 r  eng[1].e/ItrCounter[15]_i_1__0/O
                         net (fo=16, routed)          0.754    13.750    eng[1].e/ItrCounter[15]_i_1__0_n_0
    SLICE_X21Y46         FDRE                                         r  eng[1].e/ItrCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_engine_pll rise edge)
                                                     11.111    11.111 r  
    Y9                                                0.000    11.111 r  GCLK (IN)
                         net (fo=0)                   0.000    11.111    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    12.531 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.693    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     6.255 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.946    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.037 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.576     9.614    eng[1].e/clk_out1
    SLICE_X21Y46         FDRE                                         r  eng[1].e/ItrCounter_reg[3]/C
                         clock pessimism              0.577    10.191    
                         clock uncertainty           -0.137    10.053    
    SLICE_X21Y46         FDRE (Setup_fdre_C_R)       -0.429     9.624    eng[1].e/ItrCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.624    
                         arrival time                         -13.750    
  -------------------------------------------------------------------
                         slack                                 -4.126    

Slack (VIOLATED) :        -4.126ns  (required time - arrival time)
  Source:                 eng[1].e/state4__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            eng[1].e/ItrCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_engine_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_engine_pll rise@11.111ns - clk_out1_engine_pll rise@0.000ns)
  Data Path Delay:        14.519ns  (logic 10.178ns (70.099%)  route 4.341ns (29.901%))
  Logic Levels:           22  (CARRY4=17 DSP48E1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 9.614 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.843    -0.769    eng[1].e/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  eng[1].e/state4__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.437 r  eng[1].e/state4__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.439    eng[1].e/state4__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.957 r  eng[1].e/state4__2/P[0]
                         net (fo=2, routed)           0.932     5.889    eng[1].e/state4__2_n_105
    SLICE_X12Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.013 r  eng[1].e/state4_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.013    eng[1].e/state4_carry_i_3__0_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.546 r  eng[1].e/state4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.546    eng[1].e/state4_carry_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.663 r  eng[1].e/state4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.663    eng[1].e/state4_carry__0_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.780 r  eng[1].e/state4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.780    eng[1].e/state4_carry__1_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.897 r  eng[1].e/state4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.897    eng[1].e/state4_carry__2_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.014 r  eng[1].e/state4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.014    eng[1].e/state4_carry__3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  eng[1].e/state4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.131    eng[1].e/state4_carry__4_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.248 r  eng[1].e/state4_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.248    eng[1].e/state4_carry__5_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.365 r  eng[1].e/state4_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.365    eng[1].e/state4_carry__6_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.482 r  eng[1].e/state4_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.482    eng[1].e/state4_carry__7_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.599 r  eng[1].e/state4_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.599    eng[1].e/state4_carry__8_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.716 r  eng[1].e/state4_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.716    eng[1].e/state4_carry__9_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.031 r  eng[1].e/state4_carry__10/O[3]
                         net (fo=1, routed)           0.751     8.782    eng[1].e/state4_carry__10_n_4
    SLICE_X18Y48         LUT2 (Prop_lut2_I1_O)        0.307     9.089 r  eng[1].e/state2_carry__8_i_2__0/O
                         net (fo=1, routed)           0.000     9.089    eng[1].e/state2_carry__8_i_2__0_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.465 r  eng[1].e/state2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.465    eng[1].e/state2_carry__8_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.719 r  eng[1].e/i__carry__4_i_5__0/CO[0]
                         net (fo=24, routed)          0.815    10.534    eng[1].e/i__carry__4_i_5__0_n_3
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.899    11.433 r  eng[1].e/state1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.433    eng[1].e/state1_inferred__0/i__carry__4_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.547 r  eng[1].e/state1_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.547    eng[1].e/state1_inferred__0/i__carry__5_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.661 f  eng[1].e/state1_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.893    12.554    eng[1].e/state1_inferred__0/i__carry__6_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.678 f  eng[1].e/state[2]_i_2__0/O
                         net (fo=3, routed)           0.194    12.872    eng[1].e/state[2]_i_2__0_n_0
    SLICE_X20Y48         LUT5 (Prop_lut5_I0_O)        0.124    12.996 r  eng[1].e/ItrCounter[15]_i_1__0/O
                         net (fo=16, routed)          0.754    13.750    eng[1].e/ItrCounter[15]_i_1__0_n_0
    SLICE_X21Y46         FDRE                                         r  eng[1].e/ItrCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_engine_pll rise edge)
                                                     11.111    11.111 r  
    Y9                                                0.000    11.111 r  GCLK (IN)
                         net (fo=0)                   0.000    11.111    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    12.531 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.693    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     6.255 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.946    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.037 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.576     9.614    eng[1].e/clk_out1
    SLICE_X21Y46         FDRE                                         r  eng[1].e/ItrCounter_reg[4]/C
                         clock pessimism              0.577    10.191    
                         clock uncertainty           -0.137    10.053    
    SLICE_X21Y46         FDRE (Setup_fdre_C_R)       -0.429     9.624    eng[1].e/ItrCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.624    
                         arrival time                         -13.750    
  -------------------------------------------------------------------
                         slack                                 -4.126    

Slack (VIOLATED) :        -4.068ns  (required time - arrival time)
  Source:                 eng[5].e/state4__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            eng[5].e/ItrCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_engine_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_engine_pll rise@11.111ns - clk_out1_engine_pll rise@0.000ns)
  Data Path Delay:        14.366ns  (logic 10.386ns (72.295%)  route 3.980ns (27.705%))
  Logic Levels:           22  (CARRY4=17 DSP48E1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 9.822 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        2.069    -0.543    eng[5].e/clk_out1
    DSP48_X4Y56          DSP48E1                                      r  eng[5].e/state4__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y56          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.663 r  eng[5].e/state4__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.665    eng[5].e/state4__1_n_106
    DSP48_X4Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.183 r  eng[5].e/state4__2/P[0]
                         net (fo=2, routed)           0.901     6.084    eng[5].e/state4__2_n_105
    SLICE_X102Y136       LUT2 (Prop_lut2_I0_O)        0.124     6.208 r  eng[5].e/state4_carry_i_3__4/O
                         net (fo=1, routed)           0.000     6.208    eng[5].e/state4_carry_i_3__4_n_0
    SLICE_X102Y136       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.741 r  eng[5].e/state4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.741    eng[5].e/state4_carry_n_0
    SLICE_X102Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.858 r  eng[5].e/state4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.858    eng[5].e/state4_carry__0_n_0
    SLICE_X102Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.975 r  eng[5].e/state4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.975    eng[5].e/state4_carry__1_n_0
    SLICE_X102Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  eng[5].e/state4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.092    eng[5].e/state4_carry__2_n_0
    SLICE_X102Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.209 r  eng[5].e/state4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.209    eng[5].e/state4_carry__3_n_0
    SLICE_X102Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  eng[5].e/state4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.326    eng[5].e/state4_carry__4_n_0
    SLICE_X102Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  eng[5].e/state4_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.443    eng[5].e/state4_carry__5_n_0
    SLICE_X102Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  eng[5].e/state4_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.560    eng[5].e/state4_carry__6_n_0
    SLICE_X102Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.677 r  eng[5].e/state4_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.677    eng[5].e/state4_carry__7_n_0
    SLICE_X102Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.794 r  eng[5].e/state4_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.794    eng[5].e/state4_carry__8_n_0
    SLICE_X102Y146       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.117 r  eng[5].e/state4_carry__9/O[1]
                         net (fo=1, routed)           0.731     8.848    eng[5].e/state4_carry__9_n_6
    SLICE_X97Y146        LUT2 (Prop_lut2_I1_O)        0.306     9.154 r  eng[5].e/state2_carry__7_i_3__4/O
                         net (fo=1, routed)           0.000     9.154    eng[5].e/state2_carry__7_i_3__4_n_0
    SLICE_X97Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  eng[5].e/state2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.704    eng[5].e/state2_carry__7_n_0
    SLICE_X97Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  eng[5].e/state2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.818    eng[5].e/state2_carry__8_n_0
    SLICE_X97Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.089 r  eng[5].e/i__carry__4_i_5__4/CO[0]
                         net (fo=24, routed)          0.797    10.886    eng[5].e/i__carry__4_i_5__4_n_3
    SLICE_X98Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.906    11.792 r  eng[5].e/state1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.792    eng[5].e/state1_inferred__0/i__carry__4_n_0
    SLICE_X98Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.909 r  eng[5].e/state1_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.909    eng[5].e/state1_inferred__0/i__carry__5_n_0
    SLICE_X98Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.026 f  eng[5].e/state1_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.644    12.670    eng[5].e/state1_inferred__0/i__carry__6_n_0
    SLICE_X99Y148        LUT6 (Prop_lut6_I1_O)        0.124    12.794 f  eng[5].e/state[2]_i_2__4/O
                         net (fo=3, routed)           0.172    12.966    eng[5].e/state[2]_i_2__4_n_0
    SLICE_X99Y148        LUT5 (Prop_lut5_I0_O)        0.124    13.090 r  eng[5].e/ItrCounter[15]_i_1__4/O
                         net (fo=16, routed)          0.733    13.823    eng[5].e/ItrCounter[15]_i_1__4_n_0
    SLICE_X96Y144        FDRE                                         r  eng[5].e/ItrCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_engine_pll rise edge)
                                                     11.111    11.111 r  
    Y9                                                0.000    11.111 r  GCLK (IN)
                         net (fo=0)                   0.000    11.111    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    12.531 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.693    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     6.255 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.946    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.037 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.785     9.822    eng[5].e/clk_out1
    SLICE_X96Y144        FDRE                                         r  eng[5].e/ItrCounter_reg[2]/C
                         clock pessimism              0.594    10.417    
                         clock uncertainty           -0.137    10.279    
    SLICE_X96Y144        FDRE (Setup_fdre_C_R)       -0.524     9.755    eng[5].e/ItrCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.755    
                         arrival time                         -13.823    
  -------------------------------------------------------------------
                         slack                                 -4.068    

Slack (VIOLATED) :        -4.068ns  (required time - arrival time)
  Source:                 eng[5].e/state4__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            eng[5].e/ItrCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_engine_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_engine_pll rise@11.111ns - clk_out1_engine_pll rise@0.000ns)
  Data Path Delay:        14.366ns  (logic 10.386ns (72.295%)  route 3.980ns (27.705%))
  Logic Levels:           22  (CARRY4=17 DSP48E1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 9.822 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        2.069    -0.543    eng[5].e/clk_out1
    DSP48_X4Y56          DSP48E1                                      r  eng[5].e/state4__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y56          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.663 r  eng[5].e/state4__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.665    eng[5].e/state4__1_n_106
    DSP48_X4Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.183 r  eng[5].e/state4__2/P[0]
                         net (fo=2, routed)           0.901     6.084    eng[5].e/state4__2_n_105
    SLICE_X102Y136       LUT2 (Prop_lut2_I0_O)        0.124     6.208 r  eng[5].e/state4_carry_i_3__4/O
                         net (fo=1, routed)           0.000     6.208    eng[5].e/state4_carry_i_3__4_n_0
    SLICE_X102Y136       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.741 r  eng[5].e/state4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.741    eng[5].e/state4_carry_n_0
    SLICE_X102Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.858 r  eng[5].e/state4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.858    eng[5].e/state4_carry__0_n_0
    SLICE_X102Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.975 r  eng[5].e/state4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.975    eng[5].e/state4_carry__1_n_0
    SLICE_X102Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  eng[5].e/state4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.092    eng[5].e/state4_carry__2_n_0
    SLICE_X102Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.209 r  eng[5].e/state4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.209    eng[5].e/state4_carry__3_n_0
    SLICE_X102Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  eng[5].e/state4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.326    eng[5].e/state4_carry__4_n_0
    SLICE_X102Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  eng[5].e/state4_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.443    eng[5].e/state4_carry__5_n_0
    SLICE_X102Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  eng[5].e/state4_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.560    eng[5].e/state4_carry__6_n_0
    SLICE_X102Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.677 r  eng[5].e/state4_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.677    eng[5].e/state4_carry__7_n_0
    SLICE_X102Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.794 r  eng[5].e/state4_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.794    eng[5].e/state4_carry__8_n_0
    SLICE_X102Y146       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.117 r  eng[5].e/state4_carry__9/O[1]
                         net (fo=1, routed)           0.731     8.848    eng[5].e/state4_carry__9_n_6
    SLICE_X97Y146        LUT2 (Prop_lut2_I1_O)        0.306     9.154 r  eng[5].e/state2_carry__7_i_3__4/O
                         net (fo=1, routed)           0.000     9.154    eng[5].e/state2_carry__7_i_3__4_n_0
    SLICE_X97Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  eng[5].e/state2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.704    eng[5].e/state2_carry__7_n_0
    SLICE_X97Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  eng[5].e/state2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.818    eng[5].e/state2_carry__8_n_0
    SLICE_X97Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.089 r  eng[5].e/i__carry__4_i_5__4/CO[0]
                         net (fo=24, routed)          0.797    10.886    eng[5].e/i__carry__4_i_5__4_n_3
    SLICE_X98Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.906    11.792 r  eng[5].e/state1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.792    eng[5].e/state1_inferred__0/i__carry__4_n_0
    SLICE_X98Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.909 r  eng[5].e/state1_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.909    eng[5].e/state1_inferred__0/i__carry__5_n_0
    SLICE_X98Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.026 f  eng[5].e/state1_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.644    12.670    eng[5].e/state1_inferred__0/i__carry__6_n_0
    SLICE_X99Y148        LUT6 (Prop_lut6_I1_O)        0.124    12.794 f  eng[5].e/state[2]_i_2__4/O
                         net (fo=3, routed)           0.172    12.966    eng[5].e/state[2]_i_2__4_n_0
    SLICE_X99Y148        LUT5 (Prop_lut5_I0_O)        0.124    13.090 r  eng[5].e/ItrCounter[15]_i_1__4/O
                         net (fo=16, routed)          0.733    13.823    eng[5].e/ItrCounter[15]_i_1__4_n_0
    SLICE_X96Y144        FDRE                                         r  eng[5].e/ItrCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_engine_pll rise edge)
                                                     11.111    11.111 r  
    Y9                                                0.000    11.111 r  GCLK (IN)
                         net (fo=0)                   0.000    11.111    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    12.531 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.693    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     6.255 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.946    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.037 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.785     9.822    eng[5].e/clk_out1
    SLICE_X96Y144        FDRE                                         r  eng[5].e/ItrCounter_reg[3]/C
                         clock pessimism              0.594    10.417    
                         clock uncertainty           -0.137    10.279    
    SLICE_X96Y144        FDRE (Setup_fdre_C_R)       -0.524     9.755    eng[5].e/ItrCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.755    
                         arrival time                         -13.823    
  -------------------------------------------------------------------
                         slack                                 -4.068    

Slack (VIOLATED) :        -4.068ns  (required time - arrival time)
  Source:                 eng[5].e/state4__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            eng[5].e/ItrCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_engine_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_engine_pll rise@11.111ns - clk_out1_engine_pll rise@0.000ns)
  Data Path Delay:        14.366ns  (logic 10.386ns (72.295%)  route 3.980ns (27.705%))
  Logic Levels:           22  (CARRY4=17 DSP48E1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 9.822 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        2.069    -0.543    eng[5].e/clk_out1
    DSP48_X4Y56          DSP48E1                                      r  eng[5].e/state4__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y56          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.663 r  eng[5].e/state4__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.665    eng[5].e/state4__1_n_106
    DSP48_X4Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.183 r  eng[5].e/state4__2/P[0]
                         net (fo=2, routed)           0.901     6.084    eng[5].e/state4__2_n_105
    SLICE_X102Y136       LUT2 (Prop_lut2_I0_O)        0.124     6.208 r  eng[5].e/state4_carry_i_3__4/O
                         net (fo=1, routed)           0.000     6.208    eng[5].e/state4_carry_i_3__4_n_0
    SLICE_X102Y136       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.741 r  eng[5].e/state4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.741    eng[5].e/state4_carry_n_0
    SLICE_X102Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.858 r  eng[5].e/state4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.858    eng[5].e/state4_carry__0_n_0
    SLICE_X102Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.975 r  eng[5].e/state4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.975    eng[5].e/state4_carry__1_n_0
    SLICE_X102Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  eng[5].e/state4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.092    eng[5].e/state4_carry__2_n_0
    SLICE_X102Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.209 r  eng[5].e/state4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.209    eng[5].e/state4_carry__3_n_0
    SLICE_X102Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  eng[5].e/state4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.326    eng[5].e/state4_carry__4_n_0
    SLICE_X102Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  eng[5].e/state4_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.443    eng[5].e/state4_carry__5_n_0
    SLICE_X102Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  eng[5].e/state4_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.560    eng[5].e/state4_carry__6_n_0
    SLICE_X102Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.677 r  eng[5].e/state4_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.677    eng[5].e/state4_carry__7_n_0
    SLICE_X102Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.794 r  eng[5].e/state4_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.794    eng[5].e/state4_carry__8_n_0
    SLICE_X102Y146       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.117 r  eng[5].e/state4_carry__9/O[1]
                         net (fo=1, routed)           0.731     8.848    eng[5].e/state4_carry__9_n_6
    SLICE_X97Y146        LUT2 (Prop_lut2_I1_O)        0.306     9.154 r  eng[5].e/state2_carry__7_i_3__4/O
                         net (fo=1, routed)           0.000     9.154    eng[5].e/state2_carry__7_i_3__4_n_0
    SLICE_X97Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  eng[5].e/state2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.704    eng[5].e/state2_carry__7_n_0
    SLICE_X97Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  eng[5].e/state2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.818    eng[5].e/state2_carry__8_n_0
    SLICE_X97Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.089 r  eng[5].e/i__carry__4_i_5__4/CO[0]
                         net (fo=24, routed)          0.797    10.886    eng[5].e/i__carry__4_i_5__4_n_3
    SLICE_X98Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.906    11.792 r  eng[5].e/state1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.792    eng[5].e/state1_inferred__0/i__carry__4_n_0
    SLICE_X98Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.909 r  eng[5].e/state1_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.909    eng[5].e/state1_inferred__0/i__carry__5_n_0
    SLICE_X98Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.026 f  eng[5].e/state1_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.644    12.670    eng[5].e/state1_inferred__0/i__carry__6_n_0
    SLICE_X99Y148        LUT6 (Prop_lut6_I1_O)        0.124    12.794 f  eng[5].e/state[2]_i_2__4/O
                         net (fo=3, routed)           0.172    12.966    eng[5].e/state[2]_i_2__4_n_0
    SLICE_X99Y148        LUT5 (Prop_lut5_I0_O)        0.124    13.090 r  eng[5].e/ItrCounter[15]_i_1__4/O
                         net (fo=16, routed)          0.733    13.823    eng[5].e/ItrCounter[15]_i_1__4_n_0
    SLICE_X96Y144        FDRE                                         r  eng[5].e/ItrCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_engine_pll rise edge)
                                                     11.111    11.111 r  
    Y9                                                0.000    11.111 r  GCLK (IN)
                         net (fo=0)                   0.000    11.111    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    12.531 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.693    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     6.255 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.946    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.037 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.785     9.822    eng[5].e/clk_out1
    SLICE_X96Y144        FDRE                                         r  eng[5].e/ItrCounter_reg[4]/C
                         clock pessimism              0.594    10.417    
                         clock uncertainty           -0.137    10.279    
    SLICE_X96Y144        FDRE (Setup_fdre_C_R)       -0.524     9.755    eng[5].e/ItrCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.755    
                         arrival time                         -13.823    
  -------------------------------------------------------------------
                         slack                                 -4.068    

Slack (VIOLATED) :        -4.025ns  (required time - arrival time)
  Source:                 eng[5].e/state4__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            eng[5].e/ItrCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_engine_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_engine_pll rise@11.111ns - clk_out1_engine_pll rise@0.000ns)
  Data Path Delay:        14.323ns  (logic 10.386ns (72.512%)  route 3.937ns (27.488%))
  Logic Levels:           22  (CARRY4=17 DSP48E1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 9.822 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        2.069    -0.543    eng[5].e/clk_out1
    DSP48_X4Y56          DSP48E1                                      r  eng[5].e/state4__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y56          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.663 r  eng[5].e/state4__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.665    eng[5].e/state4__1_n_106
    DSP48_X4Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.183 r  eng[5].e/state4__2/P[0]
                         net (fo=2, routed)           0.901     6.084    eng[5].e/state4__2_n_105
    SLICE_X102Y136       LUT2 (Prop_lut2_I0_O)        0.124     6.208 r  eng[5].e/state4_carry_i_3__4/O
                         net (fo=1, routed)           0.000     6.208    eng[5].e/state4_carry_i_3__4_n_0
    SLICE_X102Y136       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.741 r  eng[5].e/state4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.741    eng[5].e/state4_carry_n_0
    SLICE_X102Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.858 r  eng[5].e/state4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.858    eng[5].e/state4_carry__0_n_0
    SLICE_X102Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.975 r  eng[5].e/state4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.975    eng[5].e/state4_carry__1_n_0
    SLICE_X102Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  eng[5].e/state4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.092    eng[5].e/state4_carry__2_n_0
    SLICE_X102Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.209 r  eng[5].e/state4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.209    eng[5].e/state4_carry__3_n_0
    SLICE_X102Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  eng[5].e/state4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.326    eng[5].e/state4_carry__4_n_0
    SLICE_X102Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  eng[5].e/state4_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.443    eng[5].e/state4_carry__5_n_0
    SLICE_X102Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  eng[5].e/state4_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.560    eng[5].e/state4_carry__6_n_0
    SLICE_X102Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.677 r  eng[5].e/state4_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.677    eng[5].e/state4_carry__7_n_0
    SLICE_X102Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.794 r  eng[5].e/state4_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.794    eng[5].e/state4_carry__8_n_0
    SLICE_X102Y146       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.117 r  eng[5].e/state4_carry__9/O[1]
                         net (fo=1, routed)           0.731     8.848    eng[5].e/state4_carry__9_n_6
    SLICE_X97Y146        LUT2 (Prop_lut2_I1_O)        0.306     9.154 r  eng[5].e/state2_carry__7_i_3__4/O
                         net (fo=1, routed)           0.000     9.154    eng[5].e/state2_carry__7_i_3__4_n_0
    SLICE_X97Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  eng[5].e/state2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.704    eng[5].e/state2_carry__7_n_0
    SLICE_X97Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  eng[5].e/state2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.818    eng[5].e/state2_carry__8_n_0
    SLICE_X97Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.089 r  eng[5].e/i__carry__4_i_5__4/CO[0]
                         net (fo=24, routed)          0.797    10.886    eng[5].e/i__carry__4_i_5__4_n_3
    SLICE_X98Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.906    11.792 r  eng[5].e/state1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.792    eng[5].e/state1_inferred__0/i__carry__4_n_0
    SLICE_X98Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.909 r  eng[5].e/state1_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.909    eng[5].e/state1_inferred__0/i__carry__5_n_0
    SLICE_X98Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.026 f  eng[5].e/state1_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.644    12.670    eng[5].e/state1_inferred__0/i__carry__6_n_0
    SLICE_X99Y148        LUT6 (Prop_lut6_I1_O)        0.124    12.794 f  eng[5].e/state[2]_i_2__4/O
                         net (fo=3, routed)           0.172    12.966    eng[5].e/state[2]_i_2__4_n_0
    SLICE_X99Y148        LUT5 (Prop_lut5_I0_O)        0.124    13.090 r  eng[5].e/ItrCounter[15]_i_1__4/O
                         net (fo=16, routed)          0.690    13.780    eng[5].e/ItrCounter[15]_i_1__4_n_0
    SLICE_X96Y145        FDRE                                         r  eng[5].e/ItrCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_engine_pll rise edge)
                                                     11.111    11.111 r  
    Y9                                                0.000    11.111 r  GCLK (IN)
                         net (fo=0)                   0.000    11.111    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    12.531 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.693    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     6.255 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.946    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.037 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.785     9.822    eng[5].e/clk_out1
    SLICE_X96Y145        FDRE                                         r  eng[5].e/ItrCounter_reg[5]/C
                         clock pessimism              0.594    10.417    
                         clock uncertainty           -0.137    10.279    
    SLICE_X96Y145        FDRE (Setup_fdre_C_R)       -0.524     9.755    eng[5].e/ItrCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.755    
                         arrival time                         -13.780    
  -------------------------------------------------------------------
                         slack                                 -4.025    

Slack (VIOLATED) :        -4.025ns  (required time - arrival time)
  Source:                 eng[5].e/state4__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            eng[5].e/ItrCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_engine_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_engine_pll rise@11.111ns - clk_out1_engine_pll rise@0.000ns)
  Data Path Delay:        14.323ns  (logic 10.386ns (72.512%)  route 3.937ns (27.488%))
  Logic Levels:           22  (CARRY4=17 DSP48E1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 9.822 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        2.069    -0.543    eng[5].e/clk_out1
    DSP48_X4Y56          DSP48E1                                      r  eng[5].e/state4__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y56          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.663 r  eng[5].e/state4__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.665    eng[5].e/state4__1_n_106
    DSP48_X4Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.183 r  eng[5].e/state4__2/P[0]
                         net (fo=2, routed)           0.901     6.084    eng[5].e/state4__2_n_105
    SLICE_X102Y136       LUT2 (Prop_lut2_I0_O)        0.124     6.208 r  eng[5].e/state4_carry_i_3__4/O
                         net (fo=1, routed)           0.000     6.208    eng[5].e/state4_carry_i_3__4_n_0
    SLICE_X102Y136       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.741 r  eng[5].e/state4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.741    eng[5].e/state4_carry_n_0
    SLICE_X102Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.858 r  eng[5].e/state4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.858    eng[5].e/state4_carry__0_n_0
    SLICE_X102Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.975 r  eng[5].e/state4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.975    eng[5].e/state4_carry__1_n_0
    SLICE_X102Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  eng[5].e/state4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.092    eng[5].e/state4_carry__2_n_0
    SLICE_X102Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.209 r  eng[5].e/state4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.209    eng[5].e/state4_carry__3_n_0
    SLICE_X102Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  eng[5].e/state4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.326    eng[5].e/state4_carry__4_n_0
    SLICE_X102Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  eng[5].e/state4_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.443    eng[5].e/state4_carry__5_n_0
    SLICE_X102Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  eng[5].e/state4_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.560    eng[5].e/state4_carry__6_n_0
    SLICE_X102Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.677 r  eng[5].e/state4_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.677    eng[5].e/state4_carry__7_n_0
    SLICE_X102Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.794 r  eng[5].e/state4_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.794    eng[5].e/state4_carry__8_n_0
    SLICE_X102Y146       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.117 r  eng[5].e/state4_carry__9/O[1]
                         net (fo=1, routed)           0.731     8.848    eng[5].e/state4_carry__9_n_6
    SLICE_X97Y146        LUT2 (Prop_lut2_I1_O)        0.306     9.154 r  eng[5].e/state2_carry__7_i_3__4/O
                         net (fo=1, routed)           0.000     9.154    eng[5].e/state2_carry__7_i_3__4_n_0
    SLICE_X97Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  eng[5].e/state2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.704    eng[5].e/state2_carry__7_n_0
    SLICE_X97Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  eng[5].e/state2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.818    eng[5].e/state2_carry__8_n_0
    SLICE_X97Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.089 r  eng[5].e/i__carry__4_i_5__4/CO[0]
                         net (fo=24, routed)          0.797    10.886    eng[5].e/i__carry__4_i_5__4_n_3
    SLICE_X98Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.906    11.792 r  eng[5].e/state1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.792    eng[5].e/state1_inferred__0/i__carry__4_n_0
    SLICE_X98Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.909 r  eng[5].e/state1_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.909    eng[5].e/state1_inferred__0/i__carry__5_n_0
    SLICE_X98Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.026 f  eng[5].e/state1_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.644    12.670    eng[5].e/state1_inferred__0/i__carry__6_n_0
    SLICE_X99Y148        LUT6 (Prop_lut6_I1_O)        0.124    12.794 f  eng[5].e/state[2]_i_2__4/O
                         net (fo=3, routed)           0.172    12.966    eng[5].e/state[2]_i_2__4_n_0
    SLICE_X99Y148        LUT5 (Prop_lut5_I0_O)        0.124    13.090 r  eng[5].e/ItrCounter[15]_i_1__4/O
                         net (fo=16, routed)          0.690    13.780    eng[5].e/ItrCounter[15]_i_1__4_n_0
    SLICE_X96Y145        FDRE                                         r  eng[5].e/ItrCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_engine_pll rise edge)
                                                     11.111    11.111 r  
    Y9                                                0.000    11.111 r  GCLK (IN)
                         net (fo=0)                   0.000    11.111    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    12.531 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.693    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     6.255 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.946    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.037 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.785     9.822    eng[5].e/clk_out1
    SLICE_X96Y145        FDRE                                         r  eng[5].e/ItrCounter_reg[6]/C
                         clock pessimism              0.594    10.417    
                         clock uncertainty           -0.137    10.279    
    SLICE_X96Y145        FDRE (Setup_fdre_C_R)       -0.524     9.755    eng[5].e/ItrCounter_reg[6]
  -------------------------------------------------------------------
                         required time                          9.755    
                         arrival time                         -13.780    
  -------------------------------------------------------------------
                         slack                                 -4.025    

Slack (VIOLATED) :        -4.025ns  (required time - arrival time)
  Source:                 eng[5].e/state4__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            eng[5].e/ItrCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_engine_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_engine_pll rise@11.111ns - clk_out1_engine_pll rise@0.000ns)
  Data Path Delay:        14.323ns  (logic 10.386ns (72.512%)  route 3.937ns (27.488%))
  Logic Levels:           22  (CARRY4=17 DSP48E1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 9.822 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        2.069    -0.543    eng[5].e/clk_out1
    DSP48_X4Y56          DSP48E1                                      r  eng[5].e/state4__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y56          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.663 r  eng[5].e/state4__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.665    eng[5].e/state4__1_n_106
    DSP48_X4Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.183 r  eng[5].e/state4__2/P[0]
                         net (fo=2, routed)           0.901     6.084    eng[5].e/state4__2_n_105
    SLICE_X102Y136       LUT2 (Prop_lut2_I0_O)        0.124     6.208 r  eng[5].e/state4_carry_i_3__4/O
                         net (fo=1, routed)           0.000     6.208    eng[5].e/state4_carry_i_3__4_n_0
    SLICE_X102Y136       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.741 r  eng[5].e/state4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.741    eng[5].e/state4_carry_n_0
    SLICE_X102Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.858 r  eng[5].e/state4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.858    eng[5].e/state4_carry__0_n_0
    SLICE_X102Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.975 r  eng[5].e/state4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.975    eng[5].e/state4_carry__1_n_0
    SLICE_X102Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  eng[5].e/state4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.092    eng[5].e/state4_carry__2_n_0
    SLICE_X102Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.209 r  eng[5].e/state4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.209    eng[5].e/state4_carry__3_n_0
    SLICE_X102Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  eng[5].e/state4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.326    eng[5].e/state4_carry__4_n_0
    SLICE_X102Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  eng[5].e/state4_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.443    eng[5].e/state4_carry__5_n_0
    SLICE_X102Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  eng[5].e/state4_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.560    eng[5].e/state4_carry__6_n_0
    SLICE_X102Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.677 r  eng[5].e/state4_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.677    eng[5].e/state4_carry__7_n_0
    SLICE_X102Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.794 r  eng[5].e/state4_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.794    eng[5].e/state4_carry__8_n_0
    SLICE_X102Y146       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.117 r  eng[5].e/state4_carry__9/O[1]
                         net (fo=1, routed)           0.731     8.848    eng[5].e/state4_carry__9_n_6
    SLICE_X97Y146        LUT2 (Prop_lut2_I1_O)        0.306     9.154 r  eng[5].e/state2_carry__7_i_3__4/O
                         net (fo=1, routed)           0.000     9.154    eng[5].e/state2_carry__7_i_3__4_n_0
    SLICE_X97Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  eng[5].e/state2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.704    eng[5].e/state2_carry__7_n_0
    SLICE_X97Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  eng[5].e/state2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.818    eng[5].e/state2_carry__8_n_0
    SLICE_X97Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.089 r  eng[5].e/i__carry__4_i_5__4/CO[0]
                         net (fo=24, routed)          0.797    10.886    eng[5].e/i__carry__4_i_5__4_n_3
    SLICE_X98Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.906    11.792 r  eng[5].e/state1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.792    eng[5].e/state1_inferred__0/i__carry__4_n_0
    SLICE_X98Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.909 r  eng[5].e/state1_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.909    eng[5].e/state1_inferred__0/i__carry__5_n_0
    SLICE_X98Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.026 f  eng[5].e/state1_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.644    12.670    eng[5].e/state1_inferred__0/i__carry__6_n_0
    SLICE_X99Y148        LUT6 (Prop_lut6_I1_O)        0.124    12.794 f  eng[5].e/state[2]_i_2__4/O
                         net (fo=3, routed)           0.172    12.966    eng[5].e/state[2]_i_2__4_n_0
    SLICE_X99Y148        LUT5 (Prop_lut5_I0_O)        0.124    13.090 r  eng[5].e/ItrCounter[15]_i_1__4/O
                         net (fo=16, routed)          0.690    13.780    eng[5].e/ItrCounter[15]_i_1__4_n_0
    SLICE_X96Y145        FDRE                                         r  eng[5].e/ItrCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_engine_pll rise edge)
                                                     11.111    11.111 r  
    Y9                                                0.000    11.111 r  GCLK (IN)
                         net (fo=0)                   0.000    11.111    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    12.531 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.693    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     6.255 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.946    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.037 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.785     9.822    eng[5].e/clk_out1
    SLICE_X96Y145        FDRE                                         r  eng[5].e/ItrCounter_reg[7]/C
                         clock pessimism              0.594    10.417    
                         clock uncertainty           -0.137    10.279    
    SLICE_X96Y145        FDRE (Setup_fdre_C_R)       -0.524     9.755    eng[5].e/ItrCounter_reg[7]
  -------------------------------------------------------------------
                         required time                          9.755    
                         arrival time                         -13.780    
  -------------------------------------------------------------------
                         slack                                 -4.025    

Slack (VIOLATED) :        -4.025ns  (required time - arrival time)
  Source:                 eng[5].e/state4__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            eng[5].e/ItrCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_engine_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_engine_pll rise@11.111ns - clk_out1_engine_pll rise@0.000ns)
  Data Path Delay:        14.323ns  (logic 10.386ns (72.512%)  route 3.937ns (27.488%))
  Logic Levels:           22  (CARRY4=17 DSP48E1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 9.822 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        2.069    -0.543    eng[5].e/clk_out1
    DSP48_X4Y56          DSP48E1                                      r  eng[5].e/state4__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y56          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.663 r  eng[5].e/state4__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.665    eng[5].e/state4__1_n_106
    DSP48_X4Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.183 r  eng[5].e/state4__2/P[0]
                         net (fo=2, routed)           0.901     6.084    eng[5].e/state4__2_n_105
    SLICE_X102Y136       LUT2 (Prop_lut2_I0_O)        0.124     6.208 r  eng[5].e/state4_carry_i_3__4/O
                         net (fo=1, routed)           0.000     6.208    eng[5].e/state4_carry_i_3__4_n_0
    SLICE_X102Y136       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.741 r  eng[5].e/state4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.741    eng[5].e/state4_carry_n_0
    SLICE_X102Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.858 r  eng[5].e/state4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.858    eng[5].e/state4_carry__0_n_0
    SLICE_X102Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.975 r  eng[5].e/state4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.975    eng[5].e/state4_carry__1_n_0
    SLICE_X102Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  eng[5].e/state4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.092    eng[5].e/state4_carry__2_n_0
    SLICE_X102Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.209 r  eng[5].e/state4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.209    eng[5].e/state4_carry__3_n_0
    SLICE_X102Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  eng[5].e/state4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.326    eng[5].e/state4_carry__4_n_0
    SLICE_X102Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  eng[5].e/state4_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.443    eng[5].e/state4_carry__5_n_0
    SLICE_X102Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  eng[5].e/state4_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.560    eng[5].e/state4_carry__6_n_0
    SLICE_X102Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.677 r  eng[5].e/state4_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.677    eng[5].e/state4_carry__7_n_0
    SLICE_X102Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.794 r  eng[5].e/state4_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.794    eng[5].e/state4_carry__8_n_0
    SLICE_X102Y146       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.117 r  eng[5].e/state4_carry__9/O[1]
                         net (fo=1, routed)           0.731     8.848    eng[5].e/state4_carry__9_n_6
    SLICE_X97Y146        LUT2 (Prop_lut2_I1_O)        0.306     9.154 r  eng[5].e/state2_carry__7_i_3__4/O
                         net (fo=1, routed)           0.000     9.154    eng[5].e/state2_carry__7_i_3__4_n_0
    SLICE_X97Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  eng[5].e/state2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.704    eng[5].e/state2_carry__7_n_0
    SLICE_X97Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  eng[5].e/state2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.818    eng[5].e/state2_carry__8_n_0
    SLICE_X97Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.089 r  eng[5].e/i__carry__4_i_5__4/CO[0]
                         net (fo=24, routed)          0.797    10.886    eng[5].e/i__carry__4_i_5__4_n_3
    SLICE_X98Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.906    11.792 r  eng[5].e/state1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.792    eng[5].e/state1_inferred__0/i__carry__4_n_0
    SLICE_X98Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.909 r  eng[5].e/state1_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.909    eng[5].e/state1_inferred__0/i__carry__5_n_0
    SLICE_X98Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.026 f  eng[5].e/state1_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.644    12.670    eng[5].e/state1_inferred__0/i__carry__6_n_0
    SLICE_X99Y148        LUT6 (Prop_lut6_I1_O)        0.124    12.794 f  eng[5].e/state[2]_i_2__4/O
                         net (fo=3, routed)           0.172    12.966    eng[5].e/state[2]_i_2__4_n_0
    SLICE_X99Y148        LUT5 (Prop_lut5_I0_O)        0.124    13.090 r  eng[5].e/ItrCounter[15]_i_1__4/O
                         net (fo=16, routed)          0.690    13.780    eng[5].e/ItrCounter[15]_i_1__4_n_0
    SLICE_X96Y145        FDRE                                         r  eng[5].e/ItrCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_engine_pll rise edge)
                                                     11.111    11.111 r  
    Y9                                                0.000    11.111 r  GCLK (IN)
                         net (fo=0)                   0.000    11.111    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    12.531 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.693    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     6.255 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.946    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.037 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.785     9.822    eng[5].e/clk_out1
    SLICE_X96Y145        FDRE                                         r  eng[5].e/ItrCounter_reg[8]/C
                         clock pessimism              0.594    10.417    
                         clock uncertainty           -0.137    10.279    
    SLICE_X96Y145        FDRE (Setup_fdre_C_R)       -0.524     9.755    eng[5].e/ItrCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          9.755    
                         arrival time                         -13.780    
  -------------------------------------------------------------------
                         slack                                 -4.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 eng[8].e/temp6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            eng[8].e/NewIm_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_engine_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_engine_pll rise@0.000ns - clk_out1_engine_pll rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.270%)  route 0.144ns (46.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.692    -0.486    eng[8].e/clk_out1
    SLICE_X94Y100        FDRE                                         r  eng[8].e/temp6_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.322 r  eng[8].e/temp6_reg[17]/Q
                         net (fo=1, routed)           0.144    -0.178    eng[8].e/temp6_reg_n_0_[17]
    SLICE_X95Y99         FDRE                                         r  eng[8].e/NewIm_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.880    -0.805    eng[8].e/clk_out1
    SLICE_X95Y99         FDRE                                         r  eng[8].e/NewIm_reg[17]/C
                         clock pessimism              0.502    -0.303    
    SLICE_X95Y99         FDRE (Hold_fdre_C_D)         0.055    -0.248    eng[8].e/NewIm_reg[17]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 eng[4].e/temp6_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            eng[4].e/NewIm_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_engine_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_engine_pll rise@0.000ns - clk_out1_engine_pll rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.632    -0.546    eng[4].e/clk_out1
    SLICE_X35Y128        FDRE                                         r  eng[4].e/temp6_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  eng[4].e/temp6_reg[26]/Q
                         net (fo=1, routed)           0.054    -0.351    eng[4].e/temp6_reg_n_0_[26]
    SLICE_X34Y128        FDRE                                         r  eng[4].e/NewIm_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.901    -0.784    eng[4].e/clk_out1
    SLICE_X34Y128        FDRE                                         r  eng[4].e/NewIm_reg[26]/C
                         clock pessimism              0.251    -0.533    
    SLICE_X34Y128        FDRE (Hold_fdre_C_D)         0.076    -0.457    eng[4].e/NewIm_reg[26]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 eng[6].e/temp5_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            eng[6].e/NewRe_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_engine_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_engine_pll rise@0.000ns - clk_out1_engine_pll rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.598    -0.581    eng[6].e/clk_out1
    SLICE_X103Y76        FDRE                                         r  eng[6].e/temp5_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  eng[6].e/temp5_reg[23]/Q
                         net (fo=1, routed)           0.054    -0.385    eng[6].e/temp5_reg_n_0_[23]
    SLICE_X102Y76        FDRE                                         r  eng[6].e/NewRe_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.865    -0.820    eng[6].e/clk_out1
    SLICE_X102Y76        FDRE                                         r  eng[6].e/NewRe_reg[23]/C
                         clock pessimism              0.252    -0.568    
    SLICE_X102Y76        FDRE (Hold_fdre_C_D)         0.076    -0.492    eng[6].e/NewRe_reg[23]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 eng[6].e/temp6_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            eng[6].e/NewIm_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_engine_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_engine_pll rise@0.000ns - clk_out1_engine_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.599    -0.580    eng[6].e/clk_out1
    SLICE_X95Y77         FDRE                                         r  eng[6].e/temp6_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  eng[6].e/temp6_reg[18]/Q
                         net (fo=1, routed)           0.056    -0.382    eng[6].e/temp6_reg_n_0_[18]
    SLICE_X94Y77         FDRE                                         r  eng[6].e/NewIm_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.866    -0.819    eng[6].e/clk_out1
    SLICE_X94Y77         FDRE                                         r  eng[6].e/NewIm_reg[18]/C
                         clock pessimism              0.252    -0.567    
    SLICE_X94Y77         FDRE (Hold_fdre_C_D)         0.075    -0.492    eng[6].e/NewIm_reg[18]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 eng[2].e/temp6_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            eng[2].e/NewIm_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_engine_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_engine_pll rise@0.000ns - clk_out1_engine_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.610    -0.569    eng[2].e/clk_out1
    SLICE_X95Y41         FDRE                                         r  eng[2].e/temp6_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  eng[2].e/temp6_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.372    eng[2].e/temp6_reg_n_0_[10]
    SLICE_X94Y41         FDRE                                         r  eng[2].e/NewIm_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.880    -0.805    eng[2].e/clk_out1
    SLICE_X94Y41         FDRE                                         r  eng[2].e/NewIm_reg[10]/C
                         clock pessimism              0.249    -0.556    
    SLICE_X94Y41         FDRE (Hold_fdre_C_D)         0.075    -0.481    eng[2].e/NewIm_reg[10]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 eng[5].e/temp6_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            eng[5].e/NewIm_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_engine_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_engine_pll rise@0.000ns - clk_out1_engine_pll rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.688    -0.490    eng[5].e/clk_out1
    SLICE_X103Y136       FDRE                                         r  eng[5].e/temp6_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  eng[5].e/temp6_reg[16]/Q
                         net (fo=1, routed)           0.087    -0.262    eng[5].e/temp6_reg_n_0_[16]
    SLICE_X102Y136       FDRE                                         r  eng[5].e/NewIm_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.961    -0.724    eng[5].e/clk_out1
    SLICE_X102Y136       FDRE                                         r  eng[5].e/NewIm_reg[16]/C
                         clock pessimism              0.247    -0.477    
    SLICE_X102Y136       FDRE (Hold_fdre_C_D)         0.085    -0.392    eng[5].e/NewIm_reg[16]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 eng[8].e/temp5_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            eng[8].e/NewRe_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_engine_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_engine_pll rise@0.000ns - clk_out1_engine_pll rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.690    -0.488    eng[8].e/clk_out1
    SLICE_X95Y107        FDRE                                         r  eng[8].e/temp5_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  eng[8].e/temp5_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.260    eng[8].e/temp5_reg_n_0_[10]
    SLICE_X94Y107        FDRE                                         r  eng[8].e/NewRe_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.964    -0.721    eng[8].e/clk_out1
    SLICE_X94Y107        FDRE                                         r  eng[8].e/NewRe_reg[10]/C
                         clock pessimism              0.246    -0.475    
    SLICE_X94Y107        FDRE (Hold_fdre_C_D)         0.085    -0.390    eng[8].e/NewRe_reg[10]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 eng[0].e/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            eng[0].e/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_engine_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_engine_pll rise@0.000ns - clk_out1_engine_pll rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.209ns (40.823%)  route 0.303ns (59.177%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.554    -0.625    eng[0].e/clk_out1
    SLICE_X38Y63         FDCE                                         r  eng[0].e/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  eng[0].e/state_reg[1]/Q
                         net (fo=14, routed)          0.303    -0.158    eng[0].e/Q[0]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.045    -0.113 r  eng[0].e/state[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.113    eng[0].e/state_0[0]
    SLICE_X50Y63         FDCE                                         r  eng[0].e/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.817    -0.868    eng[0].e/clk_out1
    SLICE_X50Y63         FDCE                                         r  eng[0].e/state_reg[0]/C
                         clock pessimism              0.502    -0.366    
    SLICE_X50Y63         FDCE (Hold_fdce_C_D)         0.121    -0.245    eng[0].e/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 eng[7].e/temp5_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            eng[7].e/NewRe_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_engine_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_engine_pll rise@0.000ns - clk_out1_engine_pll rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.589    -0.590    eng[7].e/clk_out1
    SLICE_X21Y15         FDRE                                         r  eng[7].e/temp5_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  eng[7].e/temp5_reg[30]/Q
                         net (fo=1, routed)           0.091    -0.358    eng[7].e/temp5_reg_n_0_[30]
    SLICE_X20Y15         FDRE                                         r  eng[7].e/NewRe_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.856    -0.829    eng[7].e/clk_out1
    SLICE_X20Y15         FDRE                                         r  eng[7].e/NewRe_reg[30]/C
                         clock pessimism              0.252    -0.577    
    SLICE_X20Y15         FDRE (Hold_fdre_C_D)         0.085    -0.492    eng[7].e/NewRe_reg[30]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 eng[8].e/NewIm_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            eng[8].e/temp63__2/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_engine_pll  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_engine_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_engine_pll rise@0.000ns - clk_out1_engine_pll rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.878%)  route 0.347ns (71.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.692    -0.486    eng[8].e/clk_out1
    SLICE_X97Y101        FDRE                                         r  eng[8].e/NewIm_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  eng[8].e/NewIm_reg[23]/Q
                         net (fo=6, routed)           0.347     0.002    eng[8].e/NewIm_reg_n_0_[23]
    DSP48_X3Y39          DSP48E1                                      r  eng[8].e/temp63__2/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u2/inst/clk_out1_engine_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u2/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.969    -0.716    eng[8].e/clk_out1
    DSP48_X3Y39          DSP48E1                                      r  eng[8].e/temp63__2/CLK
                         clock pessimism              0.502    -0.215    
    DSP48_X3Y39          DSP48E1 (Hold_dsp48e1_CLK_B[6])
                                                      0.082    -0.133    eng[8].e/temp63__2
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_engine_pll
Waveform(ns):       { 0.000 5.556 }
Period(ns):         11.111
Sources:            { u2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.111      8.219      RAMB36_X4Y10     vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.111      8.219      RAMB36_X4Y11     vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.111      8.219      RAMB36_X5Y6      vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.111      8.219      RAMB36_X5Y7      vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.111      8.219      RAMB36_X3Y10     vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.111      8.219      RAMB36_X3Y11     vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.111      8.219      RAMB36_X5Y11     vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.111      8.219      RAMB36_X5Y12     vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.111      8.219      RAMB36_X3Y22     vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.111      8.219      RAMB36_X3Y23     vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.111      202.249    MMCME2_ADV_X0Y0  u2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X33Y61     eng[0].e/ItrCounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X33Y61     eng[0].e/ItrCounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X33Y61     eng[0].e/ItrCounter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X33Y61     eng[0].e/ItrCounter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X33Y61     eng[0].e/ItrCounter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X33Y61     eng[0].e/ItrCounter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X54Y63     u1/cengine_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X54Y63     u1/cengine_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X54Y63     u1/cengine_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X54Y63     u1/cengine_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X33Y64     eng[0].e/ItrCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X33Y62     eng[0].e/ItrCounter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X33Y62     eng[0].e/ItrCounter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X33Y62     eng[0].e/ItrCounter_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X33Y64     eng[0].e/ItrCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X34Y81     eng[0].e/NewIm_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X34Y83     eng[0].e/NewIm_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X37Y82     eng[0].e/NewIm_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X37Y82     eng[0].e/NewIm_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X34Y81     eng[0].e/NewIm_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_engine_pll
  To Clock:  clk_out2_engine_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       17.928ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 vpg/u0/oAddress0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Destination:            vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Path Group:             clk_out2_engine_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.428ns  (clk_out2_engine_pll fall@18.428ns - clk_out2_engine_pll rise@0.000ns)
  Data Path Delay:        14.675ns  (logic 0.584ns (3.980%)  route 14.091ns (96.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 17.041 - 18.428 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.844    -0.768    vpg/u0/clk_out2
    DSP48_X0Y2           DSP48E1                                      r  vpg/u0/oAddress0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434    -0.334 r  vpg/u0/oAddress0/P[7]
                         net (fo=1, routed)           0.804     0.470    vpg/u0/oAddress0_n_98
    SLICE_X12Y6          LUT2 (Prop_lut2_I0_O)        0.150     0.620 r  vpg/u0/img_data_inst_i_25/O
                         net (fo=104, routed)        13.286    13.907    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y23         RAMB36E1                                     r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_engine_pll fall edge)
                                                     18.428    18.428 f  
    Y9                                                0.000    18.428 f  GCLK (IN)
                         net (fo=0)                   0.000    18.428    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    19.848 f  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.010    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    13.572 f  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    15.263    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.354 f  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.686    17.041    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.462    17.503    
                         clock uncertainty           -0.170    17.333    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.770    16.563    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.563    
                         arrival time                         -13.907    
  -------------------------------------------------------------------
                         slack                                  2.657    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 img_data_inst_i_42/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Destination:            vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Path Group:             clk_out2_engine_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.428ns  (clk_out2_engine_pll fall@18.428ns - clk_out2_engine_pll rise@0.000ns)
  Data Path Delay:        14.638ns  (logic 0.670ns (4.577%)  route 13.968ns (95.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 17.041 - 18.428 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.754    -0.858    VGA_clock
    SLICE_X12Y6          FDCE                                         r  img_data_inst_i_42/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDCE (Prop_fdce_C_Q)         0.518    -0.340 r  img_data_inst_i_42/Q
                         net (fo=31, routed)          1.199     0.859    vpg/u0/img_data_inst_i_42
    SLICE_X12Y7          LUT2 (Prop_lut2_I1_O)        0.152     1.011 r  vpg/u0/img_data_inst_i_23/O
                         net (fo=104, routed)        12.769    13.780    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X2Y23         RAMB36E1                                     r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_engine_pll fall edge)
                                                     18.428    18.428 f  
    Y9                                                0.000    18.428 f  GCLK (IN)
                         net (fo=0)                   0.000    18.428    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    19.848 f  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.010    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    13.572 f  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    15.263    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.354 f  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.686    17.041    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.462    17.503    
                         clock uncertainty           -0.170    17.333    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.790    16.543    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.543    
                         arrival time                         -13.780    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 vpg/u0/oAddress0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Destination:            vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Path Group:             clk_out2_engine_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.428ns  (clk_out2_engine_pll fall@18.428ns - clk_out2_engine_pll rise@0.000ns)
  Data Path Delay:        14.568ns  (logic 0.558ns (3.830%)  route 14.010ns (96.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 16.867 - 18.428 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.844    -0.768    vpg/u0/clk_out2
    DSP48_X0Y2           DSP48E1                                      r  vpg/u0/oAddress0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -0.334 r  vpg/u0/oAddress0/P[6]
                         net (fo=1, routed)           1.012     0.678    vpg/u0/oAddress0_n_99
    SLICE_X12Y6          LUT2 (Prop_lut2_I0_O)        0.124     0.802 r  vpg/u0/img_data_inst_i_26/O
                         net (fo=104, routed)        12.998    13.799    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y17         RAMB36E1                                     r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_engine_pll fall edge)
                                                     18.428    18.428 f  
    Y9                                                0.000    18.428 f  GCLK (IN)
                         net (fo=0)                   0.000    18.428    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    19.848 f  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.010    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    13.572 f  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    15.263    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.354 f  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.513    16.867    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.462    17.330    
                         clock uncertainty           -0.170    17.160    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    16.594    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         16.594    
                         arrival time                         -13.799    
  -------------------------------------------------------------------
                         slack                                  2.795    

Slack (MET) :             2.890ns  (required time - arrival time)
  Source:                 vpg/u0/oAddress0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Destination:            vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Path Group:             clk_out2_engine_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.428ns  (clk_out2_engine_pll fall@18.428ns - clk_out2_engine_pll rise@0.000ns)
  Data Path Delay:        14.414ns  (logic 0.583ns (4.045%)  route 13.831ns (95.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 17.041 - 18.428 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.844    -0.768    vpg/u0/clk_out2
    DSP48_X0Y2           DSP48E1                                      r  vpg/u0/oAddress0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434    -0.334 r  vpg/u0/oAddress0/P[1]
                         net (fo=1, routed)           0.957     0.623    vpg/u0/oAddress0_n_104
    SLICE_X12Y6          LUT2 (Prop_lut2_I0_O)        0.149     0.772 r  vpg/u0/img_data_inst_i_31/O
                         net (fo=104, routed)        12.874    13.646    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y23         RAMB36E1                                     r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_engine_pll fall edge)
                                                     18.428    18.428 f  
    Y9                                                0.000    18.428 f  GCLK (IN)
                         net (fo=0)                   0.000    18.428    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    19.848 f  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.010    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    13.572 f  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    15.263    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.354 f  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.686    17.041    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.462    17.503    
                         clock uncertainty           -0.170    17.333    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.797    16.536    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.536    
                         arrival time                         -13.646    
  -------------------------------------------------------------------
                         slack                                  2.890    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 vpg/u0/oAddress0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Destination:            vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Path Group:             clk_out2_engine_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.428ns  (clk_out2_engine_pll fall@18.428ns - clk_out2_engine_pll rise@0.000ns)
  Data Path Delay:        14.330ns  (logic 0.583ns (4.069%)  route 13.747ns (95.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 17.045 - 18.428 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.844    -0.768    vpg/u0/clk_out2
    DSP48_X0Y2           DSP48E1                                      r  vpg/u0/oAddress0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434    -0.334 r  vpg/u0/oAddress0/P[1]
                         net (fo=1, routed)           0.957     0.623    vpg/u0/oAddress0_n_104
    SLICE_X12Y6          LUT2 (Prop_lut2_I0_O)        0.149     0.772 r  vpg/u0/img_data_inst_i_31/O
                         net (fo=104, routed)        12.789    13.561    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y22         RAMB36E1                                     r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_engine_pll fall edge)
                                                     18.428    18.428 f  
    Y9                                                0.000    18.428 f  GCLK (IN)
                         net (fo=0)                   0.000    18.428    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    19.848 f  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.010    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    13.572 f  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    15.263    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.354 f  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.690    17.045    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y22         RAMB36E1                                     r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.462    17.507    
                         clock uncertainty           -0.170    17.337    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.797    16.540    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.540    
                         arrival time                         -13.561    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             2.999ns  (required time - arrival time)
  Source:                 vpg/u0/oAddress0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Destination:            vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Path Group:             clk_out2_engine_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.428ns  (clk_out2_engine_pll fall@18.428ns - clk_out2_engine_pll rise@0.000ns)
  Data Path Delay:        14.337ns  (logic 0.584ns (4.073%)  route 13.753ns (95.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 17.045 - 18.428 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.844    -0.768    vpg/u0/clk_out2
    DSP48_X0Y2           DSP48E1                                      r  vpg/u0/oAddress0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434    -0.334 r  vpg/u0/oAddress0/P[7]
                         net (fo=1, routed)           0.804     0.470    vpg/u0/oAddress0_n_98
    SLICE_X12Y6          LUT2 (Prop_lut2_I0_O)        0.150     0.620 r  vpg/u0/img_data_inst_i_25/O
                         net (fo=104, routed)        12.948    13.569    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y22         RAMB36E1                                     r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_engine_pll fall edge)
                                                     18.428    18.428 f  
    Y9                                                0.000    18.428 f  GCLK (IN)
                         net (fo=0)                   0.000    18.428    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    19.848 f  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.010    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    13.572 f  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    15.263    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.354 f  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.690    17.045    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y22         RAMB36E1                                     r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.462    17.507    
                         clock uncertainty           -0.170    17.337    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.770    16.567    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.567    
                         arrival time                         -13.569    
  -------------------------------------------------------------------
                         slack                                  2.999    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 vpg/u0/oAddress0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Destination:            vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Path Group:             clk_out2_engine_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.428ns  (clk_out2_engine_pll fall@18.428ns - clk_out2_engine_pll rise@0.000ns)
  Data Path Delay:        14.272ns  (logic 0.583ns (4.085%)  route 13.689ns (95.915%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 17.047 - 18.428 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.844    -0.768    vpg/u0/clk_out2
    DSP48_X0Y2           DSP48E1                                      r  vpg/u0/oAddress0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434    -0.334 r  vpg/u0/oAddress0/P[1]
                         net (fo=1, routed)           0.957     0.623    vpg/u0/oAddress0_n_104
    SLICE_X12Y6          LUT2 (Prop_lut2_I0_O)        0.149     0.772 r  vpg/u0/img_data_inst_i_31/O
                         net (fo=104, routed)        12.732    13.504    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y21         RAMB36E1                                     r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_engine_pll fall edge)
                                                     18.428    18.428 f  
    Y9                                                0.000    18.428 f  GCLK (IN)
                         net (fo=0)                   0.000    18.428    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    19.848 f  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.010    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    13.572 f  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    15.263    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.354 f  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.692    17.047    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y21         RAMB36E1                                     r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.462    17.509    
                         clock uncertainty           -0.170    17.339    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.797    16.542    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.542    
                         arrival time                         -13.504    
  -------------------------------------------------------------------
                         slack                                  3.039    

Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 vpg/u0/oAddress0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Destination:            vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Path Group:             clk_out2_engine_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.428ns  (clk_out2_engine_pll fall@18.428ns - clk_out2_engine_pll rise@0.000ns)
  Data Path Delay:        14.495ns  (logic 0.558ns (3.850%)  route 13.937ns (96.150%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 17.041 - 18.428 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.844    -0.768    vpg/u0/clk_out2
    DSP48_X0Y2           DSP48E1                                      r  vpg/u0/oAddress0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -0.334 r  vpg/u0/oAddress0/P[6]
                         net (fo=1, routed)           1.012     0.678    vpg/u0/oAddress0_n_99
    SLICE_X12Y6          LUT2 (Prop_lut2_I0_O)        0.124     0.802 r  vpg/u0/img_data_inst_i_26/O
                         net (fo=104, routed)        12.925    13.727    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y23         RAMB36E1                                     r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_engine_pll fall edge)
                                                     18.428    18.428 f  
    Y9                                                0.000    18.428 f  GCLK (IN)
                         net (fo=0)                   0.000    18.428    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    19.848 f  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.010    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    13.572 f  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    15.263    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.354 f  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.686    17.041    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.462    17.503    
                         clock uncertainty           -0.170    17.333    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    16.767    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.767    
                         arrival time                         -13.727    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 img_data_inst_i_42/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Destination:            vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Path Group:             clk_out2_engine_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.428ns  (clk_out2_engine_pll fall@18.428ns - clk_out2_engine_pll rise@0.000ns)
  Data Path Delay:        14.300ns  (logic 0.670ns (4.685%)  route 13.630ns (95.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 17.045 - 18.428 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.754    -0.858    VGA_clock
    SLICE_X12Y6          FDCE                                         r  img_data_inst_i_42/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDCE (Prop_fdce_C_Q)         0.518    -0.340 r  img_data_inst_i_42/Q
                         net (fo=31, routed)          1.199     0.859    vpg/u0/img_data_inst_i_42
    SLICE_X12Y7          LUT2 (Prop_lut2_I1_O)        0.152     1.011 r  vpg/u0/img_data_inst_i_23/O
                         net (fo=104, routed)        12.431    13.442    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X2Y22         RAMB36E1                                     r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_engine_pll fall edge)
                                                     18.428    18.428 f  
    Y9                                                0.000    18.428 f  GCLK (IN)
                         net (fo=0)                   0.000    18.428    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    19.848 f  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.010    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    13.572 f  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    15.263    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.354 f  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.690    17.045    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y22         RAMB36E1                                     r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.462    17.507    
                         clock uncertainty           -0.170    17.337    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.790    16.547    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.547    
                         arrival time                         -13.442    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.127ns  (required time - arrival time)
  Source:                 vpg/u0/oAddress0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Destination:            vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Path Group:             clk_out2_engine_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.428ns  (clk_out2_engine_pll fall@18.428ns - clk_out2_engine_pll rise@0.000ns)
  Data Path Delay:        14.230ns  (logic 0.558ns (3.921%)  route 13.672ns (96.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 16.861 - 18.428 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.844    -0.768    vpg/u0/clk_out2
    DSP48_X0Y2           DSP48E1                                      r  vpg/u0/oAddress0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -0.334 r  vpg/u0/oAddress0/P[6]
                         net (fo=1, routed)           1.012     0.678    vpg/u0/oAddress0_n_99
    SLICE_X12Y6          LUT2 (Prop_lut2_I0_O)        0.124     0.802 r  vpg/u0/img_data_inst_i_26/O
                         net (fo=104, routed)        12.660    13.461    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y14         RAMB36E1                                     r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_engine_pll fall edge)
                                                     18.428    18.428 f  
    Y9                                                0.000    18.428 f  GCLK (IN)
                         net (fo=0)                   0.000    18.428    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    19.848 f  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.010    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    13.572 f  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    15.263    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.354 f  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.507    16.861    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.462    17.324    
                         clock uncertainty           -0.170    17.154    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    16.588    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         16.588    
                         arrival time                         -13.461    
  -------------------------------------------------------------------
                         slack                                  3.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 vpg/bgr_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Destination:            vpg/u0/Cur_Color_B_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Path Group:             clk_out2_engine_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_engine_pll rise@0.000ns - clk_out2_engine_pll rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.077%)  route 0.273ns (65.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.584    -0.595    vpg/clk_out2
    SLICE_X80Y57         FDRE                                         r  vpg/bgr_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vpg/bgr_data_reg[1]/Q
                         net (fo=1, routed)           0.273    -0.181    vpg/u0/Q[1]
    SLICE_X80Y47         FDCE                                         r  vpg/u0/Cur_Color_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.856    -0.829    vpg/u0/clk_out2
    SLICE_X80Y47         FDCE                                         r  vpg/u0/Cur_Color_B_reg[3]/C
                         clock pessimism              0.507    -0.322    
    SLICE_X80Y47         FDCE (Hold_fdce_C_D)         0.070    -0.252    vpg/u0/Cur_Color_B_reg[3]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 vpg/u0/V_Cont_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Destination:            vpg/u0/oCoord_Y_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Path Group:             clk_out2_engine_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_engine_pll rise@0.000ns - clk_out2_engine_pll rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.189ns (64.673%)  route 0.103ns (35.327%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.595    -0.584    vpg/u0/clk_out2
    SLICE_X13Y2          FDCE                                         r  vpg/u0/V_Cont_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  vpg/u0/V_Cont_reg[9]/Q
                         net (fo=5, routed)           0.103    -0.339    vpg/u0/V_Cont_reg__0[9]
    SLICE_X12Y2          LUT5 (Prop_lut5_I0_O)        0.048    -0.291 r  vpg/u0/oCoord_Y[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    vpg/u0/oCoord_Y0[9]
    SLICE_X12Y2          FDCE                                         r  vpg/u0/oCoord_Y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.864    -0.821    vpg/u0/clk_out2
    SLICE_X12Y2          FDCE                                         r  vpg/u0/oCoord_Y_reg[9]/C
                         clock pessimism              0.250    -0.571    
    SLICE_X12Y2          FDCE (Hold_fdce_C_D)         0.131    -0.440    vpg/u0/oCoord_Y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 vpg/u0/H_Cont_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Destination:            vpg/u0/H_Cont_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Path Group:             clk_out2_engine_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_engine_pll rise@0.000ns - clk_out2_engine_pll rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.039%)  route 0.114ns (37.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.594    -0.585    vpg/u0/clk_out2
    SLICE_X15Y6          FDCE                                         r  vpg/u0/H_Cont_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  vpg/u0/H_Cont_reg[6]/Q
                         net (fo=13, routed)          0.114    -0.330    vpg/u0/H_Cont_reg__0[6]
    SLICE_X14Y6          LUT6 (Prop_lut6_I3_O)        0.045    -0.285 r  vpg/u0/H_Cont[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    vpg/u0/H_Cont[7]_i_1_n_0
    SLICE_X14Y6          FDCE                                         r  vpg/u0/H_Cont_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.863    -0.822    vpg/u0/clk_out2
    SLICE_X14Y6          FDCE                                         r  vpg/u0/H_Cont_reg[7]/C
                         clock pessimism              0.250    -0.572    
    SLICE_X14Y6          FDCE (Hold_fdce_C_D)         0.121    -0.451    vpg/u0/H_Cont_reg[7]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vpg/u0/V_Cont_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Destination:            vpg/u0/oCoord_Y_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Path Group:             clk_out2_engine_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_engine_pll rise@0.000ns - clk_out2_engine_pll rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.275%)  route 0.123ns (39.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.595    -0.584    vpg/u0/clk_out2
    SLICE_X13Y1          FDCE                                         r  vpg/u0/V_Cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  vpg/u0/V_Cont_reg[2]/Q
                         net (fo=15, routed)          0.123    -0.320    vpg/u0/V_Cont_reg__0[2]
    SLICE_X12Y1          LUT6 (Prop_lut6_I3_O)        0.045    -0.275 r  vpg/u0/oCoord_Y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    vpg/u0/oCoord_Y[6]_i_1_n_0
    SLICE_X12Y1          FDCE                                         r  vpg/u0/oCoord_Y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.864    -0.821    vpg/u0/clk_out2
    SLICE_X12Y1          FDCE                                         r  vpg/u0/oCoord_Y_reg[6]/C
                         clock pessimism              0.250    -0.571    
    SLICE_X12Y1          FDCE (Hold_fdce_C_D)         0.121    -0.450    vpg/u0/oCoord_Y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Destination:            vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Path Group:             clk_out2_engine_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_engine_pll fall@18.428ns - clk_out2_engine_pll fall@18.428ns)
  Data Path Delay:        0.283ns  (logic 0.167ns (58.976%)  route 0.116ns (41.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns = ( 17.594 - 18.428 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 17.833 - 18.428 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_engine_pll fall edge)
                                                     18.428    18.428 f  
    Y9                                                0.000    18.428 f  GCLK (IN)
                         net (fo=0)                   0.000    18.428    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    18.686 f  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    19.127    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    16.706 f  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    17.224    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.250 f  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.583    17.833    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X66Y46         FDRE                                         r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y46         FDRE (Prop_fdre_C_Q)         0.167    18.000 r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.116    18.116    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X67Y46         FDRE                                         r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_engine_pll fall edge)
                                                     18.428    18.428 f  
    Y9                                                0.000    18.428 f  GCLK (IN)
                         net (fo=0)                   0.000    18.428    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    18.874 f  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.354    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    16.150 f  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    16.714    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.743 f  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.851    17.594    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X67Y46         FDRE                                         r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.251    17.846    
    SLICE_X67Y46         FDRE (Hold_fdre_C_D)         0.077    17.923    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.923    
                         arrival time                          18.116    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Destination:            vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Path Group:             clk_out2_engine_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_engine_pll fall@18.428ns - clk_out2_engine_pll fall@18.428ns)
  Data Path Delay:        0.283ns  (logic 0.167ns (58.976%)  route 0.116ns (41.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns = ( 17.594 - 18.428 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 17.833 - 18.428 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_engine_pll fall edge)
                                                     18.428    18.428 f  
    Y9                                                0.000    18.428 f  GCLK (IN)
                         net (fo=0)                   0.000    18.428    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    18.686 f  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    19.127    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    16.706 f  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    17.224    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.250 f  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.583    17.833    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X66Y46         FDRE                                         r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y46         FDRE (Prop_fdre_C_Q)         0.167    18.000 r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.116    18.116    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X67Y46         FDRE                                         r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_engine_pll fall edge)
                                                     18.428    18.428 f  
    Y9                                                0.000    18.428 f  GCLK (IN)
                         net (fo=0)                   0.000    18.428    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    18.874 f  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.354    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    16.150 f  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    16.714    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.743 f  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.851    17.594    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X67Y46         FDRE                                         r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.251    17.846    
    SLICE_X67Y46         FDRE (Hold_fdre_C_D)         0.073    17.919    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.919    
                         arrival time                          18.116    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vpg/bgr_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Destination:            vpg/u0/Cur_Color_R_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Path Group:             clk_out2_engine_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_engine_pll rise@0.000ns - clk_out2_engine_pll rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.217%)  route 0.178ns (55.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.578    -0.601    vpg/clk_out2
    SLICE_X55Y38         FDRE                                         r  vpg/bgr_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  vpg/bgr_data_reg[8]/Q
                         net (fo=1, routed)           0.178    -0.282    vpg/u0/Q[8]
    SLICE_X60Y38         FDCE                                         r  vpg/u0/Cur_Color_R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.849    -0.836    vpg/u0/clk_out2
    SLICE_X60Y38         FDCE                                         r  vpg/u0/Cur_Color_R_reg[2]/C
                         clock pessimism              0.273    -0.563    
    SLICE_X60Y38         FDCE (Hold_fdce_C_D)         0.070    -0.493    vpg/u0/Cur_Color_R_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vpg/u0/H_Cont_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Destination:            vpg/u0/oCoord_X_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Path Group:             clk_out2_engine_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_engine_pll rise@0.000ns - clk_out2_engine_pll rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.780%)  route 0.160ns (46.220%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.594    -0.585    vpg/u0/clk_out2
    SLICE_X13Y5          FDCE                                         r  vpg/u0/H_Cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.444 f  vpg/u0/H_Cont_reg[2]/Q
                         net (fo=13, routed)          0.160    -0.284    vpg/u0/H_Cont_reg__0[2]
    SLICE_X12Y5          LUT1 (Prop_lut1_I0_O)        0.045    -0.239 r  vpg/u0/oCoord_X[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    vpg/u0/oCoord_X00_in[2]
    SLICE_X12Y5          FDCE                                         r  vpg/u0/oCoord_X_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.863    -0.822    vpg/u0/clk_out2
    SLICE_X12Y5          FDCE                                         r  vpg/u0/oCoord_X_reg[2]/C
                         clock pessimism              0.250    -0.572    
    SLICE_X12Y5          FDCE (Hold_fdce_C_D)         0.121    -0.451    vpg/u0/oCoord_X_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Destination:            vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Path Group:             clk_out2_engine_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_engine_pll fall@18.428ns - clk_out2_engine_pll fall@18.428ns)
  Data Path Delay:        0.279ns  (logic 0.167ns (59.855%)  route 0.112ns (40.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns = ( 17.594 - 18.428 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 17.833 - 18.428 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_engine_pll fall edge)
                                                     18.428    18.428 f  
    Y9                                                0.000    18.428 f  GCLK (IN)
                         net (fo=0)                   0.000    18.428    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    18.686 f  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    19.127    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    16.706 f  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    17.224    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.250 f  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.583    17.833    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X66Y46         FDRE                                         r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y46         FDRE (Prop_fdre_C_Q)         0.167    18.000 r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=1, routed)           0.112    18.112    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[6]
    SLICE_X66Y46         FDRE                                         r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_engine_pll fall edge)
                                                     18.428    18.428 f  
    Y9                                                0.000    18.428 f  GCLK (IN)
                         net (fo=0)                   0.000    18.428    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    18.874 f  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.354    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    16.150 f  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    16.714    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.743 f  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.851    17.594    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X66Y46         FDRE                                         r  vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.238    17.833    
    SLICE_X66Y46         FDRE (Hold_fdre_C_D)         0.063    17.896    vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.896    
                         arrival time                          18.112    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vpg/u0/H_Cont_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Destination:            vpg/u0/H_Cont_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_engine_pll  {rise@0.000ns fall@18.428ns period=36.856ns})
  Path Group:             clk_out2_engine_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_engine_pll rise@0.000ns - clk_out2_engine_pll rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.594    -0.585    vpg/u0/clk_out2
    SLICE_X13Y5          FDCE                                         r  vpg/u0/H_Cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.128    -0.457 r  vpg/u0/H_Cont_reg[3]/Q
                         net (fo=11, routed)          0.082    -0.375    vpg/u0/H_Cont_reg__0[3]
    SLICE_X13Y5          LUT6 (Prop_lut6_I2_O)        0.099    -0.276 r  vpg/u0/H_Cont[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    vpg/u0/p_0_in[4]
    SLICE_X13Y5          FDCE                                         r  vpg/u0/H_Cont_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_engine_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u2/inst/clk_in1_engine_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  u2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    u2/inst/clk_out2_engine_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.863    -0.822    vpg/u0/clk_out2
    SLICE_X13Y5          FDCE                                         r  vpg/u0/H_Cont_reg[4]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X13Y5          FDCE (Hold_fdce_C_D)         0.092    -0.493    vpg/u0/H_Cont_reg[4]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_engine_pll
Waveform(ns):       { 0.000 18.428 }
Period(ns):         36.856
Sources:            { u2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         36.856      33.493     RAMB36_X4Y10     vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         36.856      33.493     RAMB36_X4Y11     vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         36.856      33.493     RAMB36_X5Y6      vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         36.856      33.493     RAMB36_X5Y7      vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         36.856      33.493     RAMB36_X3Y10     vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         36.856      33.493     RAMB36_X3Y11     vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         36.856      33.493     RAMB36_X5Y11     vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         36.856      33.493     RAMB36_X5Y12     vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         36.856      33.493     RAMB36_X3Y22     vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         36.856      33.493     RAMB36_X3Y23     vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       36.856      176.504    MMCME2_ADV_X0Y0  u2/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         18.428      17.928     SLICE_X90Y57     vpg/bgr_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         18.428      17.928     SLICE_X90Y57     vpg/bgr_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         18.428      17.928     SLICE_X54Y39     vpg/bgr_data_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         18.428      17.928     SLICE_X54Y39     vpg/bgr_data_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         18.428      17.928     SLICE_X80Y57     vpg/bgr_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         18.428      17.928     SLICE_X54Y36     vpg/bgr_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         18.428      17.928     SLICE_X54Y38     vpg/bgr_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         18.428      17.928     SLICE_X54Y37     vpg/bgr_data_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         18.428      17.928     SLICE_X55Y36     vpg/bgr_data_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         18.428      17.928     SLICE_X54Y36     vpg/bgr_data_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         18.428      17.928     SLICE_X62Y42     vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         18.428      17.928     SLICE_X62Y41     vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         18.428      17.928     SLICE_X62Y41     vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         18.428      17.928     SLICE_X62Y42     vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         18.428      17.928     SLICE_X62Y41     vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         18.428      17.928     SLICE_X62Y41     vpg/img_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         18.428      17.928     SLICE_X90Y57     vpg/bgr_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         18.428      17.928     SLICE_X90Y57     vpg/bgr_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         18.428      17.928     SLICE_X54Y39     vpg/bgr_data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         18.428      17.928     SLICE_X54Y41     vpg/bgr_data_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_engine_pll
  To Clock:  clkfbout_engine_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_engine_pll
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    u2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  u2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  u2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  u2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  u2/inst/mmcm_adv_inst/CLKFBOUT



