# 16x16_LowPower-HighSpeed_Vedic_Multiplier
The hardware of a 16 bit x 16 bit multiplier is designed using Verilog HDL. The multiplication is performed using Vedic Mathematics which is proved to consume less power and faster than conventional multipliers. The sutra used here is "Urdhva-Tiryagbhyam sutra"
