--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Jul 17 00:59:07 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 2.500000 -name clk0 [get_nets pllOutClock]
            15 items scored, 15 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.630ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \myParallelToLvds/bitCounter__i1  (from pllOutClock +)
   Destination:    FD1S3IX    CD             \myParallelToLvds/bitCounter__i2  (to pllOutClock +)

   Delay:                   3.305ns  (16.1% logic, 83.9% route), 2 logic levels.

 Constraint Details:

      3.305ns data_path \myParallelToLvds/bitCounter__i1 to \myParallelToLvds/bitCounter__i2 violates
      2.500ns delay constraint less
     -0.175ns L_S requirement (totaling 2.675ns) by 0.630ns

 Path Details: \myParallelToLvds/bitCounter__i1 to \myParallelToLvds/bitCounter__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \myParallelToLvds/bitCounter__i1 (from pllOutClock)
Route         8   e 1.535                                  \myParallelToLvds/bitCounter[1]
LUT4        ---     0.166              A to Z              \myParallelToLvds/i1_2_lut
Route         3   e 1.239                                  \myParallelToLvds/bitCounter_3__N_12
                  --------
                    3.305  (16.1% logic, 83.9% route), 2 logic levels.


Error:  The following path violates requirements by 0.630ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \myParallelToLvds/bitCounter__i1  (from pllOutClock +)
   Destination:    FD1S3IX    CD             \myParallelToLvds/bitCounter__i1  (to pllOutClock +)

   Delay:                   3.305ns  (16.1% logic, 83.9% route), 2 logic levels.

 Constraint Details:

      3.305ns data_path \myParallelToLvds/bitCounter__i1 to \myParallelToLvds/bitCounter__i1 violates
      2.500ns delay constraint less
     -0.175ns L_S requirement (totaling 2.675ns) by 0.630ns

 Path Details: \myParallelToLvds/bitCounter__i1 to \myParallelToLvds/bitCounter__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \myParallelToLvds/bitCounter__i1 (from pllOutClock)
Route         8   e 1.535                                  \myParallelToLvds/bitCounter[1]
LUT4        ---     0.166              A to Z              \myParallelToLvds/i1_2_lut
Route         3   e 1.239                                  \myParallelToLvds/bitCounter_3__N_12
                  --------
                    3.305  (16.1% logic, 83.9% route), 2 logic levels.


Error:  The following path violates requirements by 0.630ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \myParallelToLvds/bitCounter__i1  (from pllOutClock +)
   Destination:    FD1S3IX    CD             \myParallelToLvds/bitCounter__i0  (to pllOutClock +)

   Delay:                   3.305ns  (16.1% logic, 83.9% route), 2 logic levels.

 Constraint Details:

      3.305ns data_path \myParallelToLvds/bitCounter__i1 to \myParallelToLvds/bitCounter__i0 violates
      2.500ns delay constraint less
     -0.175ns L_S requirement (totaling 2.675ns) by 0.630ns

 Path Details: \myParallelToLvds/bitCounter__i1 to \myParallelToLvds/bitCounter__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \myParallelToLvds/bitCounter__i1 (from pllOutClock)
Route         8   e 1.535                                  \myParallelToLvds/bitCounter[1]
LUT4        ---     0.166              A to Z              \myParallelToLvds/i1_2_lut
Route         3   e 1.239                                  \myParallelToLvds/bitCounter_3__N_12
                  --------
                    3.305  (16.1% logic, 83.9% route), 2 logic levels.

Warning: 3.130 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 2.500000 -name     |             |             |
clk0 [get_nets pllOutClock]             |     2.500 ns|     3.130 ns|     2 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\myParallelToLvds/bitCounter[1]         |       8|       6|     40.00%
                                        |        |        |
\myParallelToLvds/bitCounter_3__N_12    |       3|       6|     40.00%
                                        |        |        |
\myParallelToLvds/bitCounter[2]         |       7|       5|     33.33%
                                        |        |        |
\myParallelToLvds/bitCounter[0]         |      10|       4|     26.67%
                                        |        |        |
\myParallelToLvds/bitCounter_3__N_8[2]  |       1|       3|     20.00%
                                        |        |        |
\myParallelToLvds/lvdsClock_N_14        |       1|       3|     20.00%
                                        |        |        |
\myParallelToLvds/bitCounter_3__N_8[1]  |       1|       2|     13.33%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 15  Score: 7529

Constraints cover  15 paths, 9 nets, and 18 connections (22.0% coverage)


Peak memory: 75579392 bytes, TRCE: 1523712 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
