Analysis & Synthesis report for cs701
Tue May 05 03:21:26 2015
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue May 05 03:21:26 2015             ;
; Quartus II 32-bit Version          ; 12.0 Build 263 08/02/2012 SP 2 SJ Web Edition ;
; Revision Name                      ; cs701                                         ;
; Top-level Entity Name              ; Processor                                     ;
; Family                             ; Cyclone III                                   ;
; Total logic elements               ; N/A until Partition Merge                     ;
;     Total combinational functions  ; N/A until Partition Merge                     ;
;     Dedicated logic registers      ; N/A until Partition Merge                     ;
; Total registers                    ; N/A until Partition Merge                     ;
; Total pins                         ; N/A until Partition Merge                     ;
; Total virtual pins                 ; N/A until Partition Merge                     ;
; Total memory bits                  ; N/A until Partition Merge                     ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                     ;
; Total PLLs                         ; N/A until Partition Merge                     ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C5E144C7        ;                    ;
; Top-level entity name                                                      ; Processor          ; cs701              ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue May 05 03:21:22 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cs701 -c cs701
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file single_register.vhd
    Info (12022): Found design unit 1: single_register-behaviour
    Info (12023): Found entity 1: single_register
Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhd
    Info (12022): Found design unit 1: RF-behaviour
    Info (12023): Found entity 1: RF
Info (12021): Found 2 design units, including 1 entities, in source file register_er.vhd
    Info (12022): Found design unit 1: register_ER-behaviour
    Info (12023): Found entity 1: register_ER
Info (12021): Found 2 design units, including 1 entities, in source file register_32.vhd
    Info (12022): Found design unit 1: register_32-behaviour
    Info (12023): Found entity 1: register_32
Info (12021): Found 2 design units, including 1 entities, in source file register_1bit.vhd
    Info (12022): Found design unit 1: register_1bit-behaviour
    Info (12023): Found entity 1: register_1bit
Info (12021): Found 2 design units, including 1 entities, in source file prog_mem.vhd
    Info (12022): Found design unit 1: prog_mem-behaviour
    Info (12023): Found entity 1: prog_mem
Info (12021): Found 1 design units, including 1 entities, in source file processor.bdf
    Info (12023): Found entity 1: Processor
Info (12021): Found 2 design units, including 1 entities, in source file pcadd.vhd
    Info (12022): Found design unit 1: PCplus1-behavior
    Info (12023): Found entity 1: PCplus1
Info (12021): Found 2 design units, including 1 entities, in source file mux8.vhd
    Info (12022): Found design unit 1: Mux8-behavior
    Info (12023): Found entity 1: Mux8
Info (12021): Found 2 design units, including 1 entities, in source file mux4.vhd
    Info (12022): Found design unit 1: Mux4-behavior
    Info (12023): Found entity 1: Mux4
Info (12021): Found 2 design units, including 1 entities, in source file mux2.vhd
    Info (12022): Found design unit 1: Mux2-behavior
    Info (12023): Found entity 1: Mux2
Info (12021): Found 2 design units, including 1 entities, in source file max.vhd
    Info (12022): Found design unit 1: MAX-bhvr
    Info (12023): Found entity 1: MAX
Info (12021): Found 2 design units, including 1 entities, in source file instruction_register.vhd
    Info (12022): Found design unit 1: instruction_register-behaviour
    Info (12023): Found entity 1: instruction_register
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: Datapath-bdf_type
    Info (12023): Found entity 1: Datapath
Info (12021): Found 2 design units, including 1 entities, in source file data_mem.vhd
    Info (12022): Found design unit 1: data_mem-behaviour
    Info (12023): Found entity 1: data_mem
Info (12021): Found 2 design units, including 1 entities, in source file controlunit.vhd
    Info (12022): Found design unit 1: CONTROLUNIT-bhvr
    Info (12023): Found entity 1: CONTROLUNIT
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-bhvr
    Info (12023): Found entity 1: ALU
Info (12127): Elaborating entity "Processor" for the top level hierarchy
Warning (275013): Port "CLK" of type Datapath and instance "inst" is missing source signal
Warning (275013): Port "CLK" of type CONTROLUNIT and instance "inst1" is missing source signal
Info (12128): Elaborating entity "Datapath" for hierarchy "Datapath:inst"
Warning (10540): VHDL Signal Declaration warning at Datapath.vhd(195): used explicit default value for signal "const_0" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Datapath.vhd(196): used explicit default value for signal "const_1" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Datapath.vhd(197): used explicit default value for signal "const_logic_0" because signal was never assigned a value
Warning (10541): VHDL Signal Declaration warning at Datapath.vhd(198): used implicit default value for signal "r_seven" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10873): Using initial value X (don't care) for net "DPCR[31..16]" at Datapath.vhd(177)
Info (12128): Elaborating entity "ALU" for hierarchy "Datapath:inst|ALU:b2v_ALU_inst"
Info (12128): Elaborating entity "register_32" for hierarchy "Datapath:inst|register_32:b2v_DCPR_reg"
Info (12128): Elaborating entity "Mux4" for hierarchy "Datapath:inst|Mux4:b2v_DM_DATA_MUX"
Info (12128): Elaborating entity "data_mem" for hierarchy "Datapath:inst|data_mem:b2v_DM_inst"
Info (12128): Elaborating entity "Mux2" for hierarchy "Datapath:inst|Mux2:b2v_DMR_MUX"
Info (12128): Elaborating entity "instruction_register" for hierarchy "Datapath:inst|instruction_register:b2v_inst1"
Info (12128): Elaborating entity "prog_mem" for hierarchy "Datapath:inst|prog_mem:b2v_inst2"
Info (12128): Elaborating entity "PCplus1" for hierarchy "Datapath:inst|PCplus1:b2v_inst4"
Info (12128): Elaborating entity "MAX" for hierarchy "Datapath:inst|MAX:b2v_MAX_inst"
Info (12128): Elaborating entity "single_register" for hierarchy "Datapath:inst|single_register:b2v_PC_REGISTER"
Info (12128): Elaborating entity "RF" for hierarchy "Datapath:inst|RF:b2v_RF_inst"
Error (10393): VHDL error at RegisterFile.vhd(38): left bound (15) of slice must belong to range (3 downto 0) of corresponding object File: D:/quarus_workspace/RegisterFile.vhd Line: 38
Error (10657): VHDL Subprogram error at RegisterFile.vhd(38):  failed to elaborate call to subprogram "TO_INTEGER" File: D:/quarus_workspace/RegisterFile.vhd Line: 38
Error (12152): Can't elaborate user hierarchy "Datapath:inst|RF:b2v_RF_inst" File: D:/quarus_workspace/Datapath.vhd Line: 324
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 8 warnings
    Error: Peak virtual memory: 375 megabytes
    Error: Processing ended: Tue May 05 03:21:26 2015
    Error: Elapsed time: 00:00:04
    Error: Total CPU time (on all processors): 00:00:04


