/**
 *
 * @file NVIC_RegisterDefines_STIR.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 22 jun. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 22 jun. 2020     vyldram    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_STIR_H_
#define XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_STIR_H_

#include <xDriver_MCU/Core/NVIC/Peripheral/xHeader/NVIC_Enum.h>

/********************************************************************************************/
/************************************* STIR ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_STIR_R_INTID_MASK    ((UBase_t) 0x000000FFUL)
#define NVIC_STIR_R_INTID_BIT    ((UBase_t) 0UL)
#define NVIC_STIR_R_INTID_GPIOA    ((UBase_t) 0UL)
#define NVIC_STIR_R_INTID_GPIOB    ((UBase_t) 1UL)
#define NVIC_STIR_R_INTID_GPIOC    ((UBase_t) 2UL)
#define NVIC_STIR_R_INTID_GPIOD    ((UBase_t) 3UL)
#define NVIC_STIR_R_INTID_GPIOE    ((UBase_t) 4UL)
#define NVIC_STIR_R_INTID_UART0    ((UBase_t) 5UL)
#define NVIC_STIR_R_INTID_UART1    ((UBase_t) 6UL)
#define NVIC_STIR_R_INTID_SSI0    ((UBase_t) 7UL)
#define NVIC_STIR_R_INTID_I2C0    ((UBase_t) 8UL)
#define NVIC_STIR_R_INTID_PWM0FAULT    ((UBase_t) 9UL)
#define NVIC_STIR_R_INTID_PWM0GEN0    ((UBase_t) 10UL)
#define NVIC_STIR_R_INTID_PWM0GEN1    ((UBase_t) 11UL)
#define NVIC_STIR_R_INTID_PWM0GEN2    ((UBase_t) 12UL)
#define NVIC_STIR_R_INTID_QEI0    ((UBase_t) 13UL)
#define NVIC_STIR_R_INTID_ADC0SEQ0    ((UBase_t) 14UL)
#define NVIC_STIR_R_INTID_ADC0SEQ1    ((UBase_t) 15UL)
#define NVIC_STIR_R_INTID_ADC0SEQ2    ((UBase_t) 16UL)
#define NVIC_STIR_R_INTID_ADC0SEQ3    ((UBase_t) 17UL)
#define NVIC_STIR_R_INTID_WDT01    ((UBase_t) 18UL)
#define NVIC_STIR_R_INTID_TIMER0A    ((UBase_t) 19UL)
#define NVIC_STIR_R_INTID_TIMER0B    ((UBase_t) 20UL)
#define NVIC_STIR_R_INTID_TIMER1A    ((UBase_t) 21UL)
#define NVIC_STIR_R_INTID_TIMER1B    ((UBase_t) 22UL)
#define NVIC_STIR_R_INTID_TIMER2A    ((UBase_t) 23UL)
#define NVIC_STIR_R_INTID_TIMER2B    ((UBase_t) 24UL)
#define NVIC_STIR_R_INTID_ACMP0    ((UBase_t) 25UL)
#define NVIC_STIR_R_INTID_ACMP1    ((UBase_t) 26UL)
#define NVIC_STIR_R_INTID_ACMP2    ((UBase_t) 27UL)
#define NVIC_STIR_R_INTID_SYSCTL    ((UBase_t) 28UL)
#define NVIC_STIR_R_INTID_FLASH    ((UBase_t) 29UL)
#define NVIC_STIR_R_INTID_GPIOF    ((UBase_t) 30UL)
#define NVIC_STIR_R_INTID_GPIOG    ((UBase_t) 31UL)
#define NVIC_STIR_R_INTID_GPIOH    ((UBase_t) 32UL)
#define NVIC_STIR_R_INTID_UART2    ((UBase_t) 33UL)
#define NVIC_STIR_R_INTID_SSI1    ((UBase_t) 34UL)
#define NVIC_STIR_R_INTID_TIMER3A    ((UBase_t) 35UL)
#define NVIC_STIR_R_INTID_TIMER3B    ((UBase_t) 36UL)
#define NVIC_STIR_R_INTID_I2C1    ((UBase_t) 37UL)
#define NVIC_STIR_R_INTID_CAN0    ((UBase_t) 38UL)
#define NVIC_STIR_R_INTID_CAN1    ((UBase_t) 39UL)
#define NVIC_STIR_R_INTID_ETH    ((UBase_t) 40UL)
#define NVIC_STIR_R_INTID_HIB    ((UBase_t) 41UL)
#define NVIC_STIR_R_INTID_USB    ((UBase_t) 42UL)
#define NVIC_STIR_R_INTID_PWM0GEN3    ((UBase_t) 43UL)
#define NVIC_STIR_R_INTID_UDMASOFT    ((UBase_t) 44UL)
#define NVIC_STIR_R_INTID_UDMAERROR    ((UBase_t) 45UL)
#define NVIC_STIR_R_INTID_ADC1SEQ0    ((UBase_t) 46UL)
#define NVIC_STIR_R_INTID_ADC1SEQ1    ((UBase_t) 47UL)
#define NVIC_STIR_R_INTID_ADC1SEQ2    ((UBase_t) 48UL)
#define NVIC_STIR_R_INTID_ADC1SEQ3    ((UBase_t) 49UL)
#define NVIC_STIR_R_INTID_EPI0    ((UBase_t) 50UL)
#define NVIC_STIR_R_INTID_GPIOJ    ((UBase_t) 51UL)
#define NVIC_STIR_R_INTID_GPIOK    ((UBase_t) 52UL)
#define NVIC_STIR_R_INTID_GPIOL    ((UBase_t) 53UL)
#define NVIC_STIR_R_INTID_SSI2    ((UBase_t) 54UL)
#define NVIC_STIR_R_INTID_SSI3    ((UBase_t) 55UL)
#define NVIC_STIR_R_INTID_UART3    ((UBase_t) 56UL)
#define NVIC_STIR_R_INTID_UART4    ((UBase_t) 57UL)
#define NVIC_STIR_R_INTID_UART5    ((UBase_t) 58UL)
#define NVIC_STIR_R_INTID_UART6    ((UBase_t) 59UL)
#define NVIC_STIR_R_INTID_UART7    ((UBase_t) 60UL)
#define NVIC_STIR_R_INTID_I2C2    ((UBase_t) 61UL)
#define NVIC_STIR_R_INTID_I2C3    ((UBase_t) 62UL)
#define NVIC_STIR_R_INTID_TIMER4A    ((UBase_t) 63UL)
#define NVIC_STIR_R_INTID_TIMER4B    ((UBase_t) 64UL)
#define NVIC_STIR_R_INTID_TIMER5A    ((UBase_t) 65UL)
#define NVIC_STIR_R_INTID_TIMER5B    ((UBase_t) 66UL)
#define NVIC_STIR_R_INTID_SYSEXC    ((UBase_t) 67UL)
#define NVIC_STIR_R_INTID_RES84    ((UBase_t) 68UL)
#define NVIC_STIR_R_INTID_RES85    ((UBase_t) 69UL)
#define NVIC_STIR_R_INTID_I2C4    ((UBase_t) 70UL)
#define NVIC_STIR_R_INTID_I2C5    ((UBase_t) 71UL)
#define NVIC_STIR_R_INTID_GPIOM    ((UBase_t) 72UL)
#define NVIC_STIR_R_INTID_GPION    ((UBase_t) 73UL)
#define NVIC_STIR_R_INTID_RES90    ((UBase_t) 74UL)
#define NVIC_STIR_R_INTID_TAMPER    ((UBase_t) 75UL)
#define NVIC_STIR_R_INTID_GPIOP    ((UBase_t) 76UL)
#define NVIC_STIR_R_INTID_GPIOP1    ((UBase_t) 77UL)
#define NVIC_STIR_R_INTID_GPIOP2    ((UBase_t) 78UL)
#define NVIC_STIR_R_INTID_GPIOP3    ((UBase_t) 79UL)
#define NVIC_STIR_R_INTID_GPIOP4    ((UBase_t) 80UL)
#define NVIC_STIR_R_INTID_GPIOP5    ((UBase_t) 81UL)
#define NVIC_STIR_R_INTID_GPIOP6    ((UBase_t) 82UL)
#define NVIC_STIR_R_INTID_GPIOP7    ((UBase_t) 83UL)
#define NVIC_STIR_R_INTID_GPIOQ    ((UBase_t) 84UL)
#define NVIC_STIR_R_INTID_GPIOQ1    ((UBase_t) 85UL)
#define NVIC_STIR_R_INTID_GPIOQ2    ((UBase_t) 86UL)
#define NVIC_STIR_R_INTID_GPIOQ3    ((UBase_t) 87UL)
#define NVIC_STIR_R_INTID_GPIOQ4    ((UBase_t) 88UL)
#define NVIC_STIR_R_INTID_GPIOQ5    ((UBase_t) 89UL)
#define NVIC_STIR_R_INTID_GPIOQ6    ((UBase_t) 90UL)
#define NVIC_STIR_R_INTID_GPIOQ7    ((UBase_t) 91UL)
#define NVIC_STIR_R_INTID_GPIOR    ((UBase_t) 92UL)
#define NVIC_STIR_R_INTID_GPIOS    ((UBase_t) 93UL)
#define NVIC_STIR_R_INTID_SHA_MD5    ((UBase_t) 94UL)
#define NVIC_STIR_R_INTID_AES    ((UBase_t) 95UL)
#define NVIC_STIR_R_INTID_DES    ((UBase_t) 96UL)
#define NVIC_STIR_R_INTID_LCD    ((UBase_t) 97UL)
#define NVIC_STIR_R_INTID_TIMER6A    ((UBase_t) 98UL)
#define NVIC_STIR_R_INTID_TIMER6B    ((UBase_t) 99UL)
#define NVIC_STIR_R_INTID_TIMER7A    ((UBase_t) 100UL)
#define NVIC_STIR_R_INTID_TIMER7B    ((UBase_t) 101UL)
#define NVIC_STIR_R_INTID_I2C6    ((UBase_t) 102UL)
#define NVIC_STIR_R_INTID_I2C7    ((UBase_t) 103UL)
#define NVIC_STIR_R_INTID_KEYBOARD    ((UBase_t) 104UL)
#define NVIC_STIR_R_INTID_ONEWIRE    ((UBase_t) 105UL)
#define NVIC_STIR_R_INTID_PS2    ((UBase_t) 106UL)
#define NVIC_STIR_R_INTID_LEDSEQ    ((UBase_t) 107UL)
#define NVIC_STIR_R_INTID_IR    ((UBase_t) 108UL)
#define NVIC_STIR_R_INTID_I2C8    ((UBase_t) 109UL)
#define NVIC_STIR_R_INTID_I2C9    ((UBase_t) 110UL)
#define NVIC_STIR_R_INTID_GPIOT    ((UBase_t) 111UL)
#define NVIC_STIR_R_INTID_FAN    ((UBase_t) 112UL)
#define NVIC_STIR_R_INTID_RES129    ((UBase_t) 113UL)

#define NVIC_STIR_INTID_MASK    ((UBase_t) 0x000000FFUL)
#define NVIC_STIR_INTID_GPIOA    ((UBase_t) 0UL)
#define NVIC_STIR_INTID_GPIOB    ((UBase_t) 1UL)
#define NVIC_STIR_INTID_GPIOC    ((UBase_t) 2UL)
#define NVIC_STIR_INTID_GPIOD    ((UBase_t) 3UL)
#define NVIC_STIR_INTID_GPIOE    ((UBase_t) 4UL)
#define NVIC_STIR_INTID_UART0    ((UBase_t) 5UL)
#define NVIC_STIR_INTID_UART1    ((UBase_t) 6UL)
#define NVIC_STIR_INTID_SSI0    ((UBase_t) 7UL)
#define NVIC_STIR_INTID_I2C0    ((UBase_t) 8UL)
#define NVIC_STIR_INTID_PWM0FAULT    ((UBase_t) 9UL)
#define NVIC_STIR_INTID_PWM0GEN0    ((UBase_t) 10UL)
#define NVIC_STIR_INTID_PWM0GEN1    ((UBase_t) 11UL)
#define NVIC_STIR_INTID_PWM0GEN2    ((UBase_t) 12UL)
#define NVIC_STIR_INTID_QEI0    ((UBase_t) 13UL)
#define NVIC_STIR_INTID_ADC0SEQ0    ((UBase_t) 14UL)
#define NVIC_STIR_INTID_ADC0SEQ1    ((UBase_t) 15UL)
#define NVIC_STIR_INTID_ADC0SEQ2    ((UBase_t) 16UL)
#define NVIC_STIR_INTID_ADC0SEQ3    ((UBase_t) 17UL)
#define NVIC_STIR_INTID_WDT01    ((UBase_t) 18UL)
#define NVIC_STIR_INTID_TIMER0A    ((UBase_t) 19UL)
#define NVIC_STIR_INTID_TIMER0B    ((UBase_t) 20UL)
#define NVIC_STIR_INTID_TIMER1A    ((UBase_t) 21UL)
#define NVIC_STIR_INTID_TIMER1B    ((UBase_t) 22UL)
#define NVIC_STIR_INTID_TIMER2A    ((UBase_t) 23UL)
#define NVIC_STIR_INTID_TIMER2B    ((UBase_t) 24UL)
#define NVIC_STIR_INTID_ACMP0    ((UBase_t) 25UL)
#define NVIC_STIR_INTID_ACMP1    ((UBase_t) 26UL)
#define NVIC_STIR_INTID_ACMP2    ((UBase_t) 27UL)
#define NVIC_STIR_INTID_SYSCTL    ((UBase_t) 28UL)
#define NVIC_STIR_INTID_FLASH    ((UBase_t) 29UL)
#define NVIC_STIR_INTID_GPIOF    ((UBase_t) 30UL)
#define NVIC_STIR_INTID_GPIOG    ((UBase_t) 31UL)
#define NVIC_STIR_INTID_GPIOH    ((UBase_t) 32UL)
#define NVIC_STIR_INTID_UART2    ((UBase_t) 33UL)
#define NVIC_STIR_INTID_SSI1    ((UBase_t) 34UL)
#define NVIC_STIR_INTID_TIMER3A    ((UBase_t) 35UL)
#define NVIC_STIR_INTID_TIMER3B    ((UBase_t) 36UL)
#define NVIC_STIR_INTID_I2C1    ((UBase_t) 37UL)
#define NVIC_STIR_INTID_CAN0    ((UBase_t) 38UL)
#define NVIC_STIR_INTID_CAN1    ((UBase_t) 39UL)
#define NVIC_STIR_INTID_ETH    ((UBase_t) 40UL)
#define NVIC_STIR_INTID_HIB    ((UBase_t) 41UL)
#define NVIC_STIR_INTID_USB    ((UBase_t) 42UL)
#define NVIC_STIR_INTID_PWM0GEN3    ((UBase_t) 43UL)
#define NVIC_STIR_INTID_UDMASOFT    ((UBase_t) 44UL)
#define NVIC_STIR_INTID_UDMAERROR    ((UBase_t) 45UL)
#define NVIC_STIR_INTID_ADC1SEQ0    ((UBase_t) 46UL)
#define NVIC_STIR_INTID_ADC1SEQ1    ((UBase_t) 47UL)
#define NVIC_STIR_INTID_ADC1SEQ2    ((UBase_t) 48UL)
#define NVIC_STIR_INTID_ADC1SEQ3    ((UBase_t) 49UL)
#define NVIC_STIR_INTID_EPI0    ((UBase_t) 50UL)
#define NVIC_STIR_INTID_GPIOJ    ((UBase_t) 51UL)
#define NVIC_STIR_INTID_GPIOK    ((UBase_t) 52UL)
#define NVIC_STIR_INTID_GPIOL    ((UBase_t) 53UL)
#define NVIC_STIR_INTID_SSI2    ((UBase_t) 54UL)
#define NVIC_STIR_INTID_SSI3    ((UBase_t) 55UL)
#define NVIC_STIR_INTID_UART3    ((UBase_t) 56UL)
#define NVIC_STIR_INTID_UART4    ((UBase_t) 57UL)
#define NVIC_STIR_INTID_UART5    ((UBase_t) 58UL)
#define NVIC_STIR_INTID_UART6    ((UBase_t) 59UL)
#define NVIC_STIR_INTID_UART7    ((UBase_t) 60UL)
#define NVIC_STIR_INTID_I2C2    ((UBase_t) 61UL)
#define NVIC_STIR_INTID_I2C3    ((UBase_t) 62UL)
#define NVIC_STIR_INTID_TIMER4A    ((UBase_t) 63UL)
#define NVIC_STIR_INTID_TIMER4B    ((UBase_t) 64UL)
#define NVIC_STIR_INTID_TIMER5A    ((UBase_t) 65UL)
#define NVIC_STIR_INTID_TIMER5B    ((UBase_t) 66UL)
#define NVIC_STIR_INTID_SYSEXC    ((UBase_t) 67UL)
#define NVIC_STIR_INTID_RES84    ((UBase_t) 68UL)
#define NVIC_STIR_INTID_RES85    ((UBase_t) 69UL)
#define NVIC_STIR_INTID_I2C4    ((UBase_t) 70UL)
#define NVIC_STIR_INTID_I2C5    ((UBase_t) 71UL)
#define NVIC_STIR_INTID_GPIOM    ((UBase_t) 72UL)
#define NVIC_STIR_INTID_GPION    ((UBase_t) 73UL)
#define NVIC_STIR_INTID_RES90    ((UBase_t) 74UL)
#define NVIC_STIR_INTID_TAMPER    ((UBase_t) 75UL)
#define NVIC_STIR_INTID_GPIOP    ((UBase_t) 76UL)
#define NVIC_STIR_INTID_GPIOP1    ((UBase_t) 77UL)
#define NVIC_STIR_INTID_GPIOP2    ((UBase_t) 78UL)
#define NVIC_STIR_INTID_GPIOP3    ((UBase_t) 79UL)
#define NVIC_STIR_INTID_GPIOP4    ((UBase_t) 80UL)
#define NVIC_STIR_INTID_GPIOP5    ((UBase_t) 81UL)
#define NVIC_STIR_INTID_GPIOP6    ((UBase_t) 82UL)
#define NVIC_STIR_INTID_GPIOP7    ((UBase_t) 83UL)
#define NVIC_STIR_INTID_GPIOQ    ((UBase_t) 84UL)
#define NVIC_STIR_INTID_GPIOQ1    ((UBase_t) 85UL)
#define NVIC_STIR_INTID_GPIOQ2    ((UBase_t) 86UL)
#define NVIC_STIR_INTID_GPIOQ3    ((UBase_t) 87UL)
#define NVIC_STIR_INTID_GPIOQ4    ((UBase_t) 88UL)
#define NVIC_STIR_INTID_GPIOQ5    ((UBase_t) 89UL)
#define NVIC_STIR_INTID_GPIOQ6    ((UBase_t) 90UL)
#define NVIC_STIR_INTID_GPIOQ7    ((UBase_t) 91UL)
#define NVIC_STIR_INTID_GPIOR    ((UBase_t) 92UL)
#define NVIC_STIR_INTID_GPIOS    ((UBase_t) 93UL)
#define NVIC_STIR_INTID_SHA_MD5    ((UBase_t) 94UL)
#define NVIC_STIR_INTID_AES    ((UBase_t) 95UL)
#define NVIC_STIR_INTID_DES    ((UBase_t) 96UL)
#define NVIC_STIR_INTID_LCD    ((UBase_t) 97UL)
#define NVIC_STIR_INTID_TIMER6A    ((UBase_t) 98UL)
#define NVIC_STIR_INTID_TIMER6B    ((UBase_t) 99UL)
#define NVIC_STIR_INTID_TIMER7A    ((UBase_t) 100UL)
#define NVIC_STIR_INTID_TIMER7B    ((UBase_t) 101UL)
#define NVIC_STIR_INTID_I2C6    ((UBase_t) 102UL)
#define NVIC_STIR_INTID_I2C7    ((UBase_t) 103UL)
#define NVIC_STIR_INTID_KEYBOARD    ((UBase_t) 104UL)
#define NVIC_STIR_INTID_ONEWIRE    ((UBase_t) 105UL)
#define NVIC_STIR_INTID_PS2    ((UBase_t) 106UL)
#define NVIC_STIR_INTID_LEDSEQ    ((UBase_t) 107UL)
#define NVIC_STIR_INTID_IR    ((UBase_t) 108UL)
#define NVIC_STIR_INTID_I2C8    ((UBase_t) 109UL)
#define NVIC_STIR_INTID_I2C9    ((UBase_t) 110UL)
#define NVIC_STIR_INTID_GPIOT    ((UBase_t) 111UL)
#define NVIC_STIR_INTID_FAN    ((UBase_t) 112UL)
#define NVIC_STIR_INTID_RES129    ((UBase_t) 113UL)
/*-----------------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_STIR_H_ */
