/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.35
Hash     : d4a5e5a
Date     : Feb  9 2024
Type     : Engineering
Log Time   : Fri Feb  9 09:13:34 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 34
# Timing Graph Levels: 68

#Path 1
Startpoint: main_uart_rx_fifo_level0[4].Q[0] (dffre at (51,36) clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_level0[4].D[0] (dffre at (51,36) clocked by sys_clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                 0.000     0.000
clock source latency                                                      0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'clb' routing)                                                   0.000     0.779
main_uart_rx_fifo_level0[4].C[0] (dffre at (51,36))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                             0.029     0.808
main_uart_rx_fifo_level0[4].Q[0] (dffre at (51,36)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                   0.066     0.874
$abc$49251$li016_li016.in[3] (.names at (51,36))                          0.000     0.874
| (primitive '.names' combinational delay)                                0.039     0.913
$abc$49251$li016_li016.out[0] (.names at (51,36))                         0.000     0.913
| (intra 'clb' routing)                                                   0.000     0.913
main_uart_rx_fifo_level0[4].D[0] (dffre at (51,36))                       0.000     0.913
data arrival time                                                                   0.913

clock sys_clk (rise edge)                                                 0.000     0.000
clock source latency                                                      0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'clb' routing)                                                   0.000     0.779
main_uart_rx_fifo_level0[4].C[0] (dffre at (51,36))                       0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                           -0.028     0.751
data required time                                                                  0.751
-----------------------------------------------------------------------------------------
data required time                                                                 -0.751
data arrival time                                                                   0.913
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.162


#Path 2
Startpoint: main_uart_rx_fifo_level0[4].Q[0] (dffre at (51,36) clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_readable.D[0] (dffre at (51,36) clocked by sys_clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                 0.000     0.000
clock source latency                                                      0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'clb' routing)                                                   0.000     0.779
main_uart_rx_fifo_level0[4].C[0] (dffre at (51,36))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                             0.029     0.808
main_uart_rx_fifo_level0[4].Q[0] (dffre at (51,36)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                   0.066     0.874
$abc$49251$li008_li008.in[0] (.names at (51,36))                          0.000     0.874
| (primitive '.names' combinational delay)                                0.039     0.913
$abc$49251$li008_li008.out[0] (.names at (51,36))                         0.000     0.913
| (intra 'clb' routing)                                                   0.000     0.913
main_uart_rx_fifo_readable.D[0] (dffre at (51,36))                        0.000     0.913
data arrival time                                                                   0.913

clock sys_clk (rise edge)                                                 0.000     0.000
clock source latency                                                      0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'clb' routing)                                                   0.000     0.779
main_uart_rx_fifo_readable.C[0] (dffre at (51,36))                        0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                           -0.028     0.751
data required time                                                                  0.751
-----------------------------------------------------------------------------------------
data required time                                                                 -0.751
data arrival time                                                                   0.913
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.162


#Path 3
Startpoint: main_uart_rx_fifo_level0[4].Q[0] (dffre at (51,36) clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_level0[1].D[0] (dffre at (51,36) clocked by sys_clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                 0.000     0.000
clock source latency                                                      0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'clb' routing)                                                   0.000     0.779
main_uart_rx_fifo_level0[4].C[0] (dffre at (51,36))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                             0.029     0.808
main_uart_rx_fifo_level0[4].Q[0] (dffre at (51,36)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                   0.066     0.874
$abc$49251$li019_li019.in[4] (.names at (51,36))                          0.000     0.874
| (primitive '.names' combinational delay)                                0.065     0.939
$abc$49251$li019_li019.out[0] (.names at (51,36))                         0.000     0.939
| (intra 'clb' routing)                                                   0.000     0.939
main_uart_rx_fifo_level0[1].D[0] (dffre at (51,36))                       0.000     0.939
data arrival time                                                                   0.939

clock sys_clk (rise edge)                                                 0.000     0.000
clock source latency                                                      0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'clb' routing)                                                   0.000     0.779
main_uart_rx_fifo_level0[1].C[0] (dffre at (51,36))                       0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                           -0.028     0.751
data required time                                                                  0.751
-----------------------------------------------------------------------------------------
data required time                                                                 -0.751
data arrival time                                                                   0.939
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.188


#Path 4
Startpoint: main_uart_rx_fifo_level0[0].Q[0] (dffre at (51,36) clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_level0[2].D[0] (dffre at (51,36) clocked by sys_clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                 0.000     0.000
clock source latency                                                      0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'clb' routing)                                                   0.000     0.779
main_uart_rx_fifo_level0[0].C[0] (dffre at (51,36))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                             0.029     0.808
main_uart_rx_fifo_level0[0].Q[0] (dffre at (51,36)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                   0.066     0.874
$abc$49251$li018_li018.in[4] (.names at (51,36))                          0.000     0.874
| (primitive '.names' combinational delay)                                0.076     0.951
$abc$49251$li018_li018.out[0] (.names at (51,36))                         0.000     0.951
| (intra 'clb' routing)                                                   0.000     0.951
main_uart_rx_fifo_level0[2].D[0] (dffre at (51,36))                       0.000     0.951
data arrival time                                                                   0.951

clock sys_clk (rise edge)                                                 0.000     0.000
clock source latency                                                      0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'clb' routing)                                                   0.000     0.779
main_uart_rx_fifo_level0[2].C[0] (dffre at (51,36))                       0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                           -0.028     0.751
data required time                                                                  0.751
-----------------------------------------------------------------------------------------
data required time                                                                 -0.751
data arrival time                                                                   0.951
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.200


#Path 5
Startpoint: builder_csr_bankarray_dat_r[6].Q[0] (dffre at (51,16) clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_produce[3].D[0] (dffre at (51,16) clocked by sys_clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                    0.000     0.000
clock source latency                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                       0.779     0.779
| (inter-block routing:global net)                                           0.000     0.779
| (intra 'clb' routing)                                                      0.000     0.779
builder_csr_bankarray_dat_r[6].C[0] (dffre at (51,16))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                0.029     0.808
builder_csr_bankarray_dat_r[6].Q[0] (dffre at (51,16)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                      0.066     0.874
$abc$49251$li012_li012.in[5] (.names at (51,16))                             0.000     0.874
| (primitive '.names' combinational delay)                                   0.076     0.951
$abc$49251$li012_li012.out[0] (.names at (51,16))                            0.000     0.951
| (intra 'clb' routing)                                                      0.000     0.951
main_uart_rx_fifo_produce[3].D[0] (dffre at (51,16))                         0.000     0.951
data arrival time                                                                      0.951

clock sys_clk (rise edge)                                                    0.000     0.000
clock source latency                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                       0.779     0.779
| (inter-block routing:global net)                                           0.000     0.779
| (intra 'clb' routing)                                                      0.000     0.779
main_uart_rx_fifo_produce[3].C[0] (dffre at (51,16))                         0.000     0.779
clock uncertainty                                                            0.000     0.779
cell hold time                                                              -0.028     0.751
data required time                                                                     0.751
--------------------------------------------------------------------------------------------
data required time                                                                    -0.751
data arrival time                                                                      0.951
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.200


#Path 6
Startpoint: builder_csr_bankarray_dat_r[6].Q[0] (dffre at (51,16) clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_produce[2].D[0] (dffre at (51,16) clocked by sys_clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                    0.000     0.000
clock source latency                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                       0.779     0.779
| (inter-block routing:global net)                                           0.000     0.779
| (intra 'clb' routing)                                                      0.000     0.779
builder_csr_bankarray_dat_r[6].C[0] (dffre at (51,16))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                0.029     0.808
builder_csr_bankarray_dat_r[6].Q[0] (dffre at (51,16)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                      0.066     0.874
$abc$49251$li013_li013.in[3] (.names at (51,16))                             0.000     0.874
| (primitive '.names' combinational delay)                                   0.076     0.951
$abc$49251$li013_li013.out[0] (.names at (51,16))                            0.000     0.951
| (intra 'clb' routing)                                                      0.000     0.951
main_uart_rx_fifo_produce[2].D[0] (dffre at (51,16))                         0.000     0.951
data arrival time                                                                      0.951

clock sys_clk (rise edge)                                                    0.000     0.000
clock source latency                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                       0.779     0.779
| (inter-block routing:global net)                                           0.000     0.779
| (intra 'clb' routing)                                                      0.000     0.779
main_uart_rx_fifo_produce[2].C[0] (dffre at (51,16))                         0.000     0.779
clock uncertainty                                                            0.000     0.779
cell hold time                                                              -0.028     0.751
data required time                                                                     0.751
--------------------------------------------------------------------------------------------
data required time                                                                    -0.751
data arrival time                                                                      0.951
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.200


#Path 7
Startpoint: main_uart_rx_fifo_level0[0].Q[0] (dffre at (51,36) clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_level0[0].D[0] (dffre at (51,36) clocked by sys_clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                 0.000     0.000
clock source latency                                                      0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'clb' routing)                                                   0.000     0.779
main_uart_rx_fifo_level0[0].C[0] (dffre at (51,36))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                             0.029     0.808
main_uart_rx_fifo_level0[0].Q[0] (dffre at (51,36)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                   0.066     0.874
$abc$49251$li020_li020.in[3] (.names at (51,36))                          0.000     0.874
| (primitive '.names' combinational delay)                                0.101     0.976
$abc$49251$li020_li020.out[0] (.names at (51,36))                         0.000     0.976
| (intra 'clb' routing)                                                   0.000     0.976
main_uart_rx_fifo_level0[0].D[0] (dffre at (51,36))                       0.000     0.976
data arrival time                                                                   0.976

clock sys_clk (rise edge)                                                 0.000     0.000
clock source latency                                                      0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'clb' routing)                                                   0.000     0.779
main_uart_rx_fifo_level0[0].C[0] (dffre at (51,36))                       0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                           -0.028     0.751
data required time                                                                  0.751
-----------------------------------------------------------------------------------------
data required time                                                                 -0.751
data arrival time                                                                   0.976
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.225


#Path 8
Startpoint: builder_csr_bankarray_dat_r[6].Q[0] (dffre at (51,16) clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_produce[1].D[0] (dffre at (51,16) clocked by sys_clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                    0.000     0.000
clock source latency                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                       0.779     0.779
| (inter-block routing:global net)                                           0.000     0.779
| (intra 'clb' routing)                                                      0.000     0.779
builder_csr_bankarray_dat_r[6].C[0] (dffre at (51,16))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                0.029     0.808
builder_csr_bankarray_dat_r[6].Q[0] (dffre at (51,16)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                      0.066     0.874
$abc$49251$li014_li014.in[2] (.names at (51,16))                             0.000     0.874
| (primitive '.names' combinational delay)                                   0.101     0.976
$abc$49251$li014_li014.out[0] (.names at (51,16))                            0.000     0.976
| (intra 'clb' routing)                                                      0.000     0.976
main_uart_rx_fifo_produce[1].D[0] (dffre at (51,16))                         0.000     0.976
data arrival time                                                                      0.976

clock sys_clk (rise edge)                                                    0.000     0.000
clock source latency                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                       0.779     0.779
| (inter-block routing:global net)                                           0.000     0.779
| (intra 'clb' routing)                                                      0.000     0.779
main_uart_rx_fifo_produce[1].C[0] (dffre at (51,16))                         0.000     0.779
clock uncertainty                                                            0.000     0.779
cell hold time                                                              -0.028     0.751
data required time                                                                     0.751
--------------------------------------------------------------------------------------------
data required time                                                                    -0.751
data arrival time                                                                      0.976
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.225


#Path 9
Startpoint: builder_csr_bankarray_dat_r[6].Q[0] (dffre at (51,16) clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_produce[0].D[0] (dffre at (51,16) clocked by sys_clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                    0.000     0.000
clock source latency                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                       0.779     0.779
| (inter-block routing:global net)                                           0.000     0.779
| (intra 'clb' routing)                                                      0.000     0.779
builder_csr_bankarray_dat_r[6].C[0] (dffre at (51,16))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                0.029     0.808
builder_csr_bankarray_dat_r[6].Q[0] (dffre at (51,16)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                      0.066     0.874
$abc$49251$li015_li015.in[0] (.names at (51,16))                             0.000     0.874
| (primitive '.names' combinational delay)                                   0.101     0.976
$abc$49251$li015_li015.out[0] (.names at (51,16))                            0.000     0.976
| (intra 'clb' routing)                                                      0.000     0.976
main_uart_rx_fifo_produce[0].D[0] (dffre at (51,16))                         0.000     0.976
data arrival time                                                                      0.976

clock sys_clk (rise edge)                                                    0.000     0.000
clock source latency                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                       0.779     0.779
| (inter-block routing:global net)                                           0.000     0.779
| (intra 'clb' routing)                                                      0.000     0.779
main_uart_rx_fifo_produce[0].C[0] (dffre at (51,16))                         0.000     0.779
clock uncertainty                                                            0.000     0.779
cell hold time                                                              -0.028     0.751
data required time                                                                     0.751
--------------------------------------------------------------------------------------------
data required time                                                                    -0.751
data arrival time                                                                      0.976
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.225


#Path 10
Startpoint: VexRiscv.execute_RS1[30].Q[0] (dffre at (54,11) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[31].D[0] (dffre at (54,11) clocked by sys_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_RS1[30].C[0] (dffre at (54,11))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                   0.029     0.808
VexRiscv.execute_RS1[30].Q[0] (dffre at (54,11)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                         0.066     0.874
$abc$49251$li084_li084.in[1] (.names at (54,11))                                                0.000     0.874
| (primitive '.names' combinational delay)                                                      0.154     1.029
$abc$49251$li084_li084.out[0] (.names at (54,11))                                               0.000     1.029
| (intra 'clb' routing)                                                                         0.000     1.029
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[31].D[0] (dffre at (54,11))                       0.000     1.029
data arrival time                                                                                         1.029

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[31].C[0] (dffre at (54,11))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.029
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.278


#Path 11
Startpoint: VexRiscv.execute_RS1[30].Q[0] (dffre at (54,11) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[30].D[0] (dffre at (54,11) clocked by sys_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_RS1[30].C[0] (dffre at (54,11))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                   0.029     0.808
VexRiscv.execute_RS1[30].Q[0] (dffre at (54,11)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                         0.066     0.874
$abc$49251$li082_li082.in[0] (.names at (54,11))                                                0.000     0.874
| (primitive '.names' combinational delay)                                                      0.154     1.029
$abc$49251$li082_li082.out[0] (.names at (54,11))                                               0.000     1.029
| (intra 'clb' routing)                                                                         0.000     1.029
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[30].D[0] (dffre at (54,11))                       0.000     1.029
data arrival time                                                                                         1.029

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[30].C[0] (dffre at (54,11))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.029
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.278


#Path 12
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[31].Q[0] (dffre at (54,11) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31].D[0] (dffre at (54,11) clocked by sys_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[31].C[0] (dffre at (54,11))                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                     0.029     0.808
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[31].Q[0] (dffre at (54,11)) [clock-to-output]       0.000     0.808
| (intra 'clb' routing)                                                                           0.221     1.029
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31].D[0] (dffre at (54,11))                       0.000     1.029
data arrival time                                                                                           1.029

clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31].C[0] (dffre at (54,11))                       0.000     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                   -0.028     0.751
data required time                                                                                          0.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.751
data arrival time                                                                                           1.029
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.278


#Path 13
Startpoint: main_uart_rx_fifo_level0[4].Q[0] (dffre at (51,36) clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_level0[3].D[0] (dffre at (51,36) clocked by sys_clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                    0.000     0.000
clock source latency                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                       0.779     0.779
| (inter-block routing:global net)                                           0.000     0.779
| (intra 'clb' routing)                                                      0.000     0.779
main_uart_rx_fifo_level0[4].C[0] (dffre at (51,36))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                0.029     0.808
main_uart_rx_fifo_level0[4].Q[0] (dffre at (51,36)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                      0.066     0.874
main_uart_rx_fifo_wrport_we.in[1] (.names at (51,36))                        0.000     0.874
| (primitive '.names' combinational delay)                                   0.065     0.939
main_uart_rx_fifo_wrport_we.out[0] (.names at (51,36))                       0.000     0.939
| (intra 'clb' routing)                                                      0.066     1.006
$abc$49251$li017_li017.in[3] (.names at (51,36))                             0.000     1.006
| (primitive '.names' combinational delay)                                   0.144     1.149
$abc$49251$li017_li017.out[0] (.names at (51,36))                            0.000     1.149
| (intra 'clb' routing)                                                      0.000     1.149
main_uart_rx_fifo_level0[3].D[0] (dffre at (51,36))                          0.000     1.149
data arrival time                                                                      1.149

clock sys_clk (rise edge)                                                    0.000     0.000
clock source latency                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                       0.779     0.779
| (inter-block routing:global net)                                           0.000     0.779
| (intra 'clb' routing)                                                      0.000     0.779
main_uart_rx_fifo_level0[3].C[0] (dffre at (51,36))                          0.000     0.779
clock uncertainty                                                            0.000     0.779
cell hold time                                                              -0.028     0.751
data required time                                                                     0.751
--------------------------------------------------------------------------------------------
data required time                                                                    -0.751
data arrival time                                                                      1.149
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.398


#Path 14
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[30].Q[0] (dffre at (54,11) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30].D[0] (dffre at (54,11) clocked by sys_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[30].C[0] (dffre at (54,11))                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                     0.029     0.808
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[30].Q[0] (dffre at (54,11)) [clock-to-output]       0.000     0.808
| (intra 'clb' routing)                                                                           0.000     0.808
| (OPIN:330775 side: (TOP,) (54,11,0)0))                                                          0.000     0.808
| (CHANX:1047472 L1 length:1 (54,11,0)-> (54,11,0))                                               0.061     0.869
| (CHANY:1340143 L1 length:1 (54,11,0)-> (54,11,0))                                               0.061     0.930
| (IPIN:330845 side: (RIGHT,) (54,11,0)0))                                                        0.101     1.031
| (intra 'clb' routing)                                                                           0.131     1.162
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30].D[0] (dffre at (54,11))                       0.000     1.162
data arrival time                                                                                           1.162

clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30].C[0] (dffre at (54,11))                       0.000     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                   -0.028     0.751
data required time                                                                                          0.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.751
data arrival time                                                                                           1.162
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.411


#Path 15
Startpoint: VexRiscv.execute_RS1[0].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0].D[0] (dffre at (53,14) clocked by sys_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.779     0.779
| (inter-block routing:global net)                                                             0.000     0.779
| (intra 'clb' routing)                                                                        0.000     0.779
VexRiscv.execute_RS1[0].C[0] (dffre at (51,14))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                  0.029     0.808
VexRiscv.execute_RS1[0].Q[0] (dffre at (51,14)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                        0.000     0.808
| (OPIN:375456 side: (TOP,) (51,14,0)0))                                                       0.000     0.808
| (CHANX:1059496 L4 length:4 (51,14,0)-> (54,14,0))                                            0.119     0.927
| (IPIN:376517 side: (TOP,) (53,14,0)0))                                                       0.101     1.028
| (intra 'clb' routing)                                                                        0.131     1.159
$auto$maccmap.cc:240:synth$7143.C[1].p[0] (adder_carry at (53,14))                             0.000     1.159
| (primitive 'adder_carry' combinational delay)                                                0.018     1.177
$auto$maccmap.cc:240:synth$7143.C[1].sumout[0] (adder_carry at (53,14))                        0.000     1.177
| (intra 'clb' routing)                                                                        0.000     1.177
VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0].D[0] (dffre at (53,14))                       0.000     1.177
data arrival time                                                                                        1.177

clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.779     0.779
| (inter-block routing:global net)                                                             0.000     0.779
| (intra 'clb' routing)                                                                        0.000     0.779
VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0].C[0] (dffre at (53,14))                       0.000     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        1.177
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.426


#Path 16
Startpoint: VexRiscv.execute_RS1[10].Q[0] (dffre at (54,13) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[10].D[0] (dffre at (53,13) clocked by sys_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_RS1[10].C[0] (dffre at (54,13))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                   0.029     0.808
VexRiscv.execute_RS1[10].Q[0] (dffre at (54,13)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                         0.000     0.808
| (OPIN:358002 side: (TOP,) (54,13,0)0))                                                        0.000     0.808
| (CHANX:1055463 L4 length:4 (54,13,0)-> (51,13,0))                                             0.119     0.927
| (IPIN:357876 side: (TOP,) (53,13,0)0))                                                        0.101     1.028
| (intra 'clb' routing)                                                                         0.131     1.159
$auto$maccmap.cc:240:synth$7143.C[11].p[0] (adder_carry at (53,13))                             0.000     1.159
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.177
$auto$maccmap.cc:240:synth$7143.C[11].sumout[0] (adder_carry at (53,13))                        0.000     1.177
| (intra 'clb' routing)                                                                         0.000     1.177
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[10].D[0] (dffre at (53,13))                       0.000     1.177
data arrival time                                                                                         1.177

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[10].C[0] (dffre at (53,13))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.177
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.426


#Path 17
Startpoint: VexRiscv.execute_RS1[2].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[2].D[0] (dffre at (53,14) clocked by sys_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.779     0.779
| (inter-block routing:global net)                                                             0.000     0.779
| (intra 'clb' routing)                                                                        0.000     0.779
VexRiscv.execute_RS1[2].C[0] (dffre at (51,14))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                  0.029     0.808
VexRiscv.execute_RS1[2].Q[0] (dffre at (51,14)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                        0.000     0.808
| (OPIN:375463 side: (TOP,) (51,14,0)0))                                                       0.000     0.808
| (CHANX:1059510 L4 length:4 (51,14,0)-> (54,14,0))                                            0.119     0.927
| (IPIN:376521 side: (TOP,) (53,14,0)0))                                                       0.101     1.028
| (intra 'clb' routing)                                                                        0.131     1.159
$auto$maccmap.cc:240:synth$7143.C[3].p[0] (adder_carry at (53,14))                             0.000     1.159
| (primitive 'adder_carry' combinational delay)                                                0.018     1.177
$auto$maccmap.cc:240:synth$7143.C[3].sumout[0] (adder_carry at (53,14))                        0.000     1.177
| (intra 'clb' routing)                                                                        0.000     1.177
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[2].D[0] (dffre at (53,14))                       0.000     1.177
data arrival time                                                                                        1.177

clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.779     0.779
| (inter-block routing:global net)                                                             0.000     0.779
| (intra 'clb' routing)                                                                        0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[2].C[0] (dffre at (53,14))                       0.000     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        1.177
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.426


#Path 18
Startpoint: VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27].Q[0] (dffre at (53,10) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[11] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27].C[0] (dffre at (53,10))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                     0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27].Q[0] (dffre at (53,10)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                           0.066     0.874
VexRiscv.lastStageRegFileWrite_payload_data[27].in[0] (.names at (53,10))                         0.000     0.874
| (primitive '.names' combinational delay)                                                        0.099     0.973
VexRiscv.lastStageRegFileWrite_payload_data[27].out[0] (.names at (53,10))                        0.000     0.973
| (intra 'clb' routing)                                                                           0.066     1.040
WDATA_A2[11]_2.in[0] (.names at (53,10))                                                          0.000     1.040
| (primitive '.names' combinational delay)                                                        0.101     1.141
WDATA_A2[11]_2.out[0] (.names at (53,10))                                                         0.000     1.141
| (intra 'clb' routing)                                                                           0.000     1.141
| (OPIN:311985 side: (TOP,) (53,10,0)0))                                                          0.000     1.141
| (CHANX:1043195 L4 length:4 (53,10,0)-> (50,10,0))                                               0.119     1.260
| (IPIN:284586 side: (TOP,) (52,10,0)0))                                                          0.101     1.360
| (intra 'bram' routing)                                                                          0.000     1.360
DATA_OUT_B2[10]_2.WDATA_A2[11] (RS_TDP36K at (52,8))                                              0.000     1.360
data arrival time                                                                                           1.360

clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'bram' routing)                                                                          0.000     0.779
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K at (52,8))                                                 0.000     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                    0.144     0.924
data required time                                                                                          0.924
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.924
data arrival time                                                                                           1.360
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.437


#Path 19
Startpoint: VexRiscv.execute_RS1[2].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[3].D[0] (dffre at (53,14) clocked by sys_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.779     0.779
| (inter-block routing:global net)                                                             0.000     0.779
| (intra 'clb' routing)                                                                        0.000     0.779
VexRiscv.execute_RS1[2].C[0] (dffre at (51,14))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                  0.029     0.808
VexRiscv.execute_RS1[2].Q[0] (dffre at (51,14)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                        0.000     0.808
| (OPIN:375463 side: (TOP,) (51,14,0)0))                                                       0.000     0.808
| (CHANX:1059510 L4 length:4 (51,14,0)-> (54,14,0))                                            0.119     0.927
| (IPIN:376521 side: (TOP,) (53,14,0)0))                                                       0.101     1.028
| (intra 'clb' routing)                                                                        0.131     1.159
$auto$maccmap.cc:240:synth$7143.C[3].p[0] (adder_carry at (53,14))                             0.000     1.159
| (primitive 'adder_carry' combinational delay)                                                0.014     1.173
$auto$maccmap.cc:240:synth$7143.C[3].cout[0] (adder_carry at (53,14))                          0.000     1.173
| (intra 'clb' routing)                                                                        0.000     1.173
$auto$maccmap.cc:240:synth$7143.C[4].cin[0] (adder_carry at (53,14))                           0.000     1.173
| (primitive 'adder_carry' combinational delay)                                                0.018     1.192
$auto$maccmap.cc:240:synth$7143.C[4].sumout[0] (adder_carry at (53,14))                        0.000     1.192
| (intra 'clb' routing)                                                                        0.000     1.192
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[3].D[0] (dffre at (53,14))                       0.000     1.192
data arrival time                                                                                        1.192

clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.779     0.779
| (inter-block routing:global net)                                                             0.000     0.779
| (intra 'clb' routing)                                                                        0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[3].C[0] (dffre at (53,14))                       0.000     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        1.192
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.441


#Path 20
Startpoint: VexRiscv.execute_RS1[10].Q[0] (dffre at (54,13) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[11].D[0] (dffre at (53,13) clocked by sys_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_RS1[10].C[0] (dffre at (54,13))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                   0.029     0.808
VexRiscv.execute_RS1[10].Q[0] (dffre at (54,13)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                         0.000     0.808
| (OPIN:358002 side: (TOP,) (54,13,0)0))                                                        0.000     0.808
| (CHANX:1055463 L4 length:4 (54,13,0)-> (51,13,0))                                             0.119     0.927
| (IPIN:357876 side: (TOP,) (53,13,0)0))                                                        0.101     1.028
| (intra 'clb' routing)                                                                         0.131     1.159
$auto$maccmap.cc:240:synth$7143.C[11].p[0] (adder_carry at (53,13))                             0.000     1.159
| (primitive 'adder_carry' combinational delay)                                                 0.014     1.173
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry at (53,13))                          0.000     1.173
| (intra 'clb' routing)                                                                         0.000     1.173
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry at (53,13))                           0.000     1.173
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.192
$auto$maccmap.cc:240:synth$7143.C[12].sumout[0] (adder_carry at (53,13))                        0.000     1.192
| (intra 'clb' routing)                                                                         0.000     1.192
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[11].D[0] (dffre at (53,13))                       0.000     1.192
data arrival time                                                                                         1.192

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[11].C[0] (dffre at (53,13))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.192
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.441


#Path 21
Startpoint: VexRiscv.execute_RS1[0].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1].D[0] (dffre at (53,14) clocked by sys_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.779     0.779
| (inter-block routing:global net)                                                             0.000     0.779
| (intra 'clb' routing)                                                                        0.000     0.779
VexRiscv.execute_RS1[0].C[0] (dffre at (51,14))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                  0.029     0.808
VexRiscv.execute_RS1[0].Q[0] (dffre at (51,14)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                        0.000     0.808
| (OPIN:375456 side: (TOP,) (51,14,0)0))                                                       0.000     0.808
| (CHANX:1059496 L4 length:4 (51,14,0)-> (54,14,0))                                            0.119     0.927
| (IPIN:376517 side: (TOP,) (53,14,0)0))                                                       0.101     1.028
| (intra 'clb' routing)                                                                        0.131     1.159
$auto$maccmap.cc:240:synth$7143.C[1].p[0] (adder_carry at (53,14))                             0.000     1.159
| (primitive 'adder_carry' combinational delay)                                                0.014     1.173
$auto$maccmap.cc:240:synth$7143.C[1].cout[0] (adder_carry at (53,14))                          0.000     1.173
| (intra 'clb' routing)                                                                        0.000     1.173
$auto$maccmap.cc:240:synth$7143.C[2].cin[0] (adder_carry at (53,14))                           0.000     1.173
| (primitive 'adder_carry' combinational delay)                                                0.018     1.192
$auto$maccmap.cc:240:synth$7143.C[2].sumout[0] (adder_carry at (53,14))                        0.000     1.192
| (intra 'clb' routing)                                                                        0.000     1.192
VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1].D[0] (dffre at (53,14))                       0.000     1.192
data arrival time                                                                                        1.192

clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.779     0.779
| (inter-block routing:global net)                                                             0.000     0.779
| (intra 'clb' routing)                                                                        0.000     0.779
VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1].C[0] (dffre at (53,14))                       0.000     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        1.192
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.441


#Path 22
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[28].Q[0] (dffre at (53,11) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28].D[0] (dffre at (53,10) clocked by sys_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[28].C[0] (dffre at (53,11))                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                     0.029     0.808
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[28].Q[0] (dffre at (53,11)) [clock-to-output]       0.000     0.808
| (intra 'clb' routing)                                                                           0.000     0.808
| (OPIN:330635 side: (RIGHT,) (53,11,0)0))                                                        0.000     0.808
| (CHANY:1337071 L4 length:4 (53,11,0)-> (53,8,0))                                                0.119     0.927
| (IPIN:312036 side: (RIGHT,) (53,10,0)0))                                                        0.101     1.028
| (intra 'clb' routing)                                                                           0.167     1.195
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28].D[0] (dffre at (53,10))                       0.000     1.195
data arrival time                                                                                           1.195

clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28].C[0] (dffre at (53,10))                       0.000     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                   -0.028     0.751
data required time                                                                                          0.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.751
data arrival time                                                                                           1.195
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.444


#Path 23
Startpoint: VexRiscv.execute_RS1[10].Q[0] (dffre at (54,13) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[12].D[0] (dffre at (53,13) clocked by sys_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_RS1[10].C[0] (dffre at (54,13))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                   0.029     0.808
VexRiscv.execute_RS1[10].Q[0] (dffre at (54,13)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                         0.000     0.808
| (OPIN:358002 side: (TOP,) (54,13,0)0))                                                        0.000     0.808
| (CHANX:1055463 L4 length:4 (54,13,0)-> (51,13,0))                                             0.119     0.927
| (IPIN:357876 side: (TOP,) (53,13,0)0))                                                        0.101     1.028
| (intra 'clb' routing)                                                                         0.131     1.159
$auto$maccmap.cc:240:synth$7143.C[11].p[0] (adder_carry at (53,13))                             0.000     1.159
| (primitive 'adder_carry' combinational delay)                                                 0.014     1.173
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry at (53,13))                          0.000     1.173
| (intra 'clb' routing)                                                                         0.000     1.173
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry at (53,13))                           0.000     1.173
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.191
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry at (53,13))                          0.000     1.191
| (intra 'clb' routing)                                                                         0.000     1.191
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry at (53,13))                           0.000     1.191
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.210
$auto$maccmap.cc:240:synth$7143.C[13].sumout[0] (adder_carry at (53,13))                        0.000     1.210
| (intra 'clb' routing)                                                                         0.000     1.210
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[12].D[0] (dffre at (53,13))                       0.000     1.210
data arrival time                                                                                         1.210

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[12].C[0] (dffre at (53,13))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.210
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.459


#Path 24
Startpoint: VexRiscv.execute_RS1[2].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[4].D[0] (dffre at (53,14) clocked by sys_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.779     0.779
| (inter-block routing:global net)                                                             0.000     0.779
| (intra 'clb' routing)                                                                        0.000     0.779
VexRiscv.execute_RS1[2].C[0] (dffre at (51,14))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                  0.029     0.808
VexRiscv.execute_RS1[2].Q[0] (dffre at (51,14)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                        0.000     0.808
| (OPIN:375463 side: (TOP,) (51,14,0)0))                                                       0.000     0.808
| (CHANX:1059510 L4 length:4 (51,14,0)-> (54,14,0))                                            0.119     0.927
| (IPIN:376521 side: (TOP,) (53,14,0)0))                                                       0.101     1.028
| (intra 'clb' routing)                                                                        0.131     1.159
$auto$maccmap.cc:240:synth$7143.C[3].p[0] (adder_carry at (53,14))                             0.000     1.159
| (primitive 'adder_carry' combinational delay)                                                0.014     1.173
$auto$maccmap.cc:240:synth$7143.C[3].cout[0] (adder_carry at (53,14))                          0.000     1.173
| (intra 'clb' routing)                                                                        0.000     1.173
$auto$maccmap.cc:240:synth$7143.C[4].cin[0] (adder_carry at (53,14))                           0.000     1.173
| (primitive 'adder_carry' combinational delay)                                                0.018     1.191
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry at (53,14))                          0.000     1.191
| (intra 'clb' routing)                                                                        0.000     1.191
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry at (53,14))                           0.000     1.191
| (primitive 'adder_carry' combinational delay)                                                0.018     1.210
$auto$maccmap.cc:240:synth$7143.C[5].sumout[0] (adder_carry at (53,14))                        0.000     1.210
| (intra 'clb' routing)                                                                        0.000     1.210
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[4].D[0] (dffre at (53,14))                       0.000     1.210
data arrival time                                                                                        1.210

clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.779     0.779
| (inter-block routing:global net)                                                             0.000     0.779
| (intra 'clb' routing)                                                                        0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[4].C[0] (dffre at (53,14))                       0.000     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        1.210
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.459


#Path 25
Startpoint: VexRiscv.execute_RS1[13].Q[0] (dffre at (54,13) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[13].D[0] (dffre at (53,13) clocked by sys_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_RS1[13].C[0] (dffre at (54,13))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                   0.029     0.808
VexRiscv.execute_RS1[13].Q[0] (dffre at (54,13)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                         0.000     0.808
| (OPIN:357998 side: (TOP,) (54,13,0)0))                                                        0.000     0.808
| (CHANX:1055439 L4 length:4 (54,13,0)-> (51,13,0))                                             0.119     0.927
| (IPIN:357892 side: (TOP,) (53,13,0)0))                                                        0.101     1.028
| (intra 'clb' routing)                                                                         0.165     1.193
$auto$maccmap.cc:240:synth$7143.C[14].p[0] (adder_carry at (53,13))                             0.000     1.193
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.211
$auto$maccmap.cc:240:synth$7143.C[14].sumout[0] (adder_carry at (53,13))                        0.000     1.211
| (intra 'clb' routing)                                                                         0.000     1.211
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[13].D[0] (dffre at (53,13))                       0.000     1.211
data arrival time                                                                                         1.211

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[13].C[0] (dffre at (53,13))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.211
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.460


#Path 26
Startpoint: VexRiscv.execute_RS1[5].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[5].D[0] (dffre at (53,14) clocked by sys_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.779     0.779
| (inter-block routing:global net)                                                             0.000     0.779
| (intra 'clb' routing)                                                                        0.000     0.779
VexRiscv.execute_RS1[5].C[0] (dffre at (51,14))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                  0.029     0.808
VexRiscv.execute_RS1[5].Q[0] (dffre at (51,14)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                        0.000     0.808
| (OPIN:375459 side: (TOP,) (51,14,0)0))                                                       0.000     0.808
| (CHANX:1059502 L4 length:4 (51,14,0)-> (54,14,0))                                            0.119     0.927
| (IPIN:376537 side: (TOP,) (53,14,0)0))                                                       0.101     1.028
| (intra 'clb' routing)                                                                        0.165     1.193
$auto$maccmap.cc:240:synth$7143.C[6].p[0] (adder_carry at (53,14))                             0.000     1.193
| (primitive 'adder_carry' combinational delay)                                                0.018     1.211
$auto$maccmap.cc:240:synth$7143.C[6].sumout[0] (adder_carry at (53,14))                        0.000     1.211
| (intra 'clb' routing)                                                                        0.000     1.211
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[5].D[0] (dffre at (53,14))                       0.000     1.211
data arrival time                                                                                        1.211

clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.779     0.779
| (inter-block routing:global net)                                                             0.000     0.779
| (intra 'clb' routing)                                                                        0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[5].C[0] (dffre at (53,14))                       0.000     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        1.211
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.460


#Path 27
Startpoint: VexRiscv.execute_RS1[7].Q[0] (dffre at (54,13) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[7].D[0] (dffre at (53,13) clocked by sys_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.779     0.779
| (inter-block routing:global net)                                                             0.000     0.779
| (intra 'clb' routing)                                                                        0.000     0.779
VexRiscv.execute_RS1[7].C[0] (dffre at (54,13))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                  0.029     0.808
VexRiscv.execute_RS1[7].Q[0] (dffre at (54,13)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                        0.000     0.808
| (OPIN:357995 side: (TOP,) (54,13,0)0))                                                       0.000     0.808
| (CHANX:1055433 L4 length:4 (54,13,0)-> (51,13,0))                                            0.119     0.927
| (IPIN:357872 side: (TOP,) (53,13,0)0))                                                       0.101     1.028
| (intra 'clb' routing)                                                                        0.167     1.195
$auto$maccmap.cc:240:synth$7143.C[8].p[0] (adder_carry at (53,13))                             0.000     1.195
| (primitive 'adder_carry' combinational delay)                                                0.018     1.213
$auto$maccmap.cc:240:synth$7143.C[8].sumout[0] (adder_carry at (53,13))                        0.000     1.213
| (intra 'clb' routing)                                                                        0.000     1.213
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[7].D[0] (dffre at (53,13))                       0.000     1.213
data arrival time                                                                                        1.213

clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.779     0.779
| (inter-block routing:global net)                                                             0.000     0.779
| (intra 'clb' routing)                                                                        0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[7].C[0] (dffre at (53,13))                       0.000     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        1.213
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.463


#Path 28
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[12].Q[0] (dffre at (53,13) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12].D[0] (dffre at (54,13) clocked by sys_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[12].C[0] (dffre at (53,13))                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                     0.029     0.808
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[12].Q[0] (dffre at (53,13)) [clock-to-output]       0.000     0.808
| (intra 'clb' routing)                                                                           0.000     0.808
| (OPIN:357859 side: (RIGHT,) (53,13,0)0))                                                        0.000     0.808
| (CHANY:1337390 L4 length:4 (53,13,0)-> (53,16,0))                                               0.119     0.927
| (CHANX:1055610 L1 length:1 (54,13,0)-> (54,13,0))                                               0.061     0.988
| (IPIN:358031 side: (TOP,) (54,13,0)0))                                                          0.101     1.089
| (intra 'clb' routing)                                                                           0.131     1.220
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12].D[0] (dffre at (54,13))                       0.000     1.220
data arrival time                                                                                           1.220

clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12].C[0] (dffre at (54,13))                       0.000     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                   -0.028     0.751
data required time                                                                                          0.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.751
data arrival time                                                                                           1.220
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.469


#Path 29
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[29].Q[0] (dffre at (53,11) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29].D[0] (dffre at (53,10) clocked by sys_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[29].C[0] (dffre at (53,11))                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                     0.029     0.808
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[29].Q[0] (dffre at (53,11)) [clock-to-output]       0.000     0.808
| (intra 'clb' routing)                                                                           0.000     0.808
| (OPIN:330638 side: (RIGHT,) (53,11,0)0))                                                        0.000     0.808
| (CHANY:1337237 L1 length:1 (53,11,0)-> (53,11,0))                                               0.061     0.869
| (CHANX:1043197 L4 length:4 (53,10,0)-> (50,10,0))                                               0.119     0.988
| (IPIN:312003 side: (TOP,) (53,10,0)0))                                                          0.101     1.089
| (intra 'clb' routing)                                                                           0.131     1.220
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29].D[0] (dffre at (53,10))                       0.000     1.220
data arrival time                                                                                           1.220

clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29].C[0] (dffre at (53,10))                       0.000     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                   -0.028     0.751
data required time                                                                                          0.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.751
data arrival time                                                                                           1.220
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.469


#Path 30
Startpoint: VexRiscv.execute_RS1[13].Q[0] (dffre at (54,13) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[14].D[0] (dffre at (53,13) clocked by sys_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_RS1[13].C[0] (dffre at (54,13))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                   0.029     0.808
VexRiscv.execute_RS1[13].Q[0] (dffre at (54,13)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                         0.000     0.808
| (OPIN:357998 side: (TOP,) (54,13,0)0))                                                        0.000     0.808
| (CHANX:1055439 L4 length:4 (54,13,0)-> (51,13,0))                                             0.119     0.927
| (IPIN:357892 side: (TOP,) (53,13,0)0))                                                        0.101     1.028
| (intra 'clb' routing)                                                                         0.165     1.193
$auto$maccmap.cc:240:synth$7143.C[14].p[0] (adder_carry at (53,13))                             0.000     1.193
| (primitive 'adder_carry' combinational delay)                                                 0.014     1.207
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry at (53,13))                          0.000     1.207
| (intra 'clb' routing)                                                                         0.000     1.207
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry at (53,13))                           0.000     1.207
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.226
$auto$maccmap.cc:240:synth$7143.C[15].sumout[0] (adder_carry at (53,13))                        0.000     1.226
| (intra 'clb' routing)                                                                         0.000     1.226
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[14].D[0] (dffre at (53,13))                       0.000     1.226
data arrival time                                                                                         1.226

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[14].C[0] (dffre at (53,13))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.226
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.475


#Path 31
Startpoint: VexRiscv.execute_RS1[5].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[6].D[0] (dffre at (53,14) clocked by sys_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.779     0.779
| (inter-block routing:global net)                                                             0.000     0.779
| (intra 'clb' routing)                                                                        0.000     0.779
VexRiscv.execute_RS1[5].C[0] (dffre at (51,14))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                  0.029     0.808
VexRiscv.execute_RS1[5].Q[0] (dffre at (51,14)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                        0.000     0.808
| (OPIN:375459 side: (TOP,) (51,14,0)0))                                                       0.000     0.808
| (CHANX:1059502 L4 length:4 (51,14,0)-> (54,14,0))                                            0.119     0.927
| (IPIN:376537 side: (TOP,) (53,14,0)0))                                                       0.101     1.028
| (intra 'clb' routing)                                                                        0.165     1.193
$auto$maccmap.cc:240:synth$7143.C[6].p[0] (adder_carry at (53,14))                             0.000     1.193
| (primitive 'adder_carry' combinational delay)                                                0.014     1.207
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry at (53,14))                          0.000     1.207
| (intra 'clb' routing)                                                                        0.000     1.207
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry at (53,14))                           0.000     1.207
| (primitive 'adder_carry' combinational delay)                                                0.018     1.226
$auto$maccmap.cc:240:synth$7143.C[7].sumout[0] (adder_carry at (53,14))                        0.000     1.226
| (intra 'clb' routing)                                                                        0.000     1.226
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[6].D[0] (dffre at (53,14))                       0.000     1.226
data arrival time                                                                                        1.226

clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.779     0.779
| (inter-block routing:global net)                                                             0.000     0.779
| (intra 'clb' routing)                                                                        0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[6].C[0] (dffre at (53,14))                       0.000     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        1.226
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.475


#Path 32
Startpoint: VexRiscv.execute_RS1[7].Q[0] (dffre at (54,13) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[8].D[0] (dffre at (53,13) clocked by sys_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.779     0.779
| (inter-block routing:global net)                                                             0.000     0.779
| (intra 'clb' routing)                                                                        0.000     0.779
VexRiscv.execute_RS1[7].C[0] (dffre at (54,13))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                  0.029     0.808
VexRiscv.execute_RS1[7].Q[0] (dffre at (54,13)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                        0.000     0.808
| (OPIN:357995 side: (TOP,) (54,13,0)0))                                                       0.000     0.808
| (CHANX:1055433 L4 length:4 (54,13,0)-> (51,13,0))                                            0.119     0.927
| (IPIN:357872 side: (TOP,) (53,13,0)0))                                                       0.101     1.028
| (intra 'clb' routing)                                                                        0.167     1.195
$auto$maccmap.cc:240:synth$7143.C[8].p[0] (adder_carry at (53,13))                             0.000     1.195
| (primitive 'adder_carry' combinational delay)                                                0.014     1.209
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry at (53,13))                          0.000     1.209
| (intra 'clb' routing)                                                                        0.000     1.209
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry at (53,13))                           0.000     1.209
| (primitive 'adder_carry' combinational delay)                                                0.018     1.228
$auto$maccmap.cc:240:synth$7143.C[9].sumout[0] (adder_carry at (53,13))                        0.000     1.228
| (intra 'clb' routing)                                                                        0.000     1.228
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[8].D[0] (dffre at (53,13))                       0.000     1.228
data arrival time                                                                                        1.228

clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.779     0.779
| (inter-block routing:global net)                                                             0.000     0.779
| (intra 'clb' routing)                                                                        0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[8].C[0] (dffre at (53,13))                       0.000     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        1.228
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.477


#Path 33
Startpoint: VexRiscv.execute_RS1[13].Q[0] (dffre at (54,13) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[15].D[0] (dffre at (53,12) clocked by sys_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_RS1[13].C[0] (dffre at (54,13))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                   0.029     0.808
VexRiscv.execute_RS1[13].Q[0] (dffre at (54,13)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                         0.000     0.808
| (OPIN:357998 side: (TOP,) (54,13,0)0))                                                        0.000     0.808
| (CHANX:1055439 L4 length:4 (54,13,0)-> (51,13,0))                                             0.119     0.927
| (IPIN:357892 side: (TOP,) (53,13,0)0))                                                        0.101     1.028
| (intra 'clb' routing)                                                                         0.165     1.193
$auto$maccmap.cc:240:synth$7143.C[14].p[0] (adder_carry at (53,13))                             0.000     1.193
| (primitive 'adder_carry' combinational delay)                                                 0.014     1.207
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry at (53,13))                          0.000     1.207
| (intra 'clb' routing)                                                                         0.000     1.207
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry at (53,13))                           0.000     1.207
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.225
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry at (53,13))                          0.000     1.225
| (intra 'clb' routing)                                                                         0.000     1.225
| (OPIN:357869 side: (BOTTOM,) (53,13,0)0))                                                     0.000     1.225
| (IPIN:344286 side: (TOP,) (53,12,0)0))                                                        0.000     1.225
| (intra 'clb' routing)                                                                         0.000     1.225
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry at (53,12))                           0.000     1.225
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.244
$auto$maccmap.cc:240:synth$7143.C[16].sumout[0] (adder_carry at (53,12))                        0.000     1.244
| (intra 'clb' routing)                                                                         0.000     1.244
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[15].D[0] (dffre at (53,12))                       0.000     1.244
data arrival time                                                                                         1.244

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[15].C[0] (dffre at (53,12))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.244
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.493


#Path 34
Startpoint: VexRiscv.execute_RS1[7].Q[0] (dffre at (54,13) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[9].D[0] (dffre at (53,13) clocked by sys_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.779     0.779
| (inter-block routing:global net)                                                             0.000     0.779
| (intra 'clb' routing)                                                                        0.000     0.779
VexRiscv.execute_RS1[7].C[0] (dffre at (54,13))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                  0.029     0.808
VexRiscv.execute_RS1[7].Q[0] (dffre at (54,13)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                        0.000     0.808
| (OPIN:357995 side: (TOP,) (54,13,0)0))                                                       0.000     0.808
| (CHANX:1055433 L4 length:4 (54,13,0)-> (51,13,0))                                            0.119     0.927
| (IPIN:357872 side: (TOP,) (53,13,0)0))                                                       0.101     1.028
| (intra 'clb' routing)                                                                        0.167     1.195
$auto$maccmap.cc:240:synth$7143.C[8].p[0] (adder_carry at (53,13))                             0.000     1.195
| (primitive 'adder_carry' combinational delay)                                                0.014     1.209
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry at (53,13))                          0.000     1.209
| (intra 'clb' routing)                                                                        0.000     1.209
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry at (53,13))                           0.000     1.209
| (primitive 'adder_carry' combinational delay)                                                0.018     1.227
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry at (53,13))                          0.000     1.227
| (intra 'clb' routing)                                                                        0.000     1.227
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry at (53,13))                          0.000     1.227
| (primitive 'adder_carry' combinational delay)                                                0.018     1.246
$auto$maccmap.cc:240:synth$7143.C[10].sumout[0] (adder_carry at (53,13))                       0.000     1.246
| (intra 'clb' routing)                                                                        0.000     1.246
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[9].D[0] (dffre at (53,13))                       0.000     1.246
data arrival time                                                                                        1.246

clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.779     0.779
| (inter-block routing:global net)                                                             0.000     0.779
| (intra 'clb' routing)                                                                        0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[9].C[0] (dffre at (53,13))                       0.000     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        1.246
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.495


#Path 35
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[13].Q[0] (dffre at (53,13) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13].D[0] (dffre at (54,13) clocked by sys_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[13].C[0] (dffre at (53,13))                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                     0.029     0.808
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[13].Q[0] (dffre at (53,13)) [clock-to-output]       0.000     0.808
| (intra 'clb' routing)                                                                           0.000     0.808
| (OPIN:357862 side: (RIGHT,) (53,13,0)0))                                                        0.000     0.808
| (CHANY:1337364 L1 length:1 (53,13,0)-> (53,13,0))                                               0.061     0.869
| (CHANX:1055640 L4 length:4 (54,13,0)-> (57,13,0))                                               0.119     0.988
| (IPIN:358038 side: (TOP,) (54,13,0)0))                                                          0.101     1.089
| (intra 'clb' routing)                                                                           0.165     1.254
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13].D[0] (dffre at (54,13))                       0.000     1.254
data arrival time                                                                                           1.254

clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13].C[0] (dffre at (54,13))                       0.000     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                   -0.028     0.751
data required time                                                                                          0.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.751
data arrival time                                                                                           1.254
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.503


#Path 36
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[27].Q[0] (dffre at (53,11) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27].D[0] (dffre at (53,10) clocked by sys_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[27].C[0] (dffre at (53,11))                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                     0.029     0.808
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[27].Q[0] (dffre at (53,11)) [clock-to-output]       0.000     0.808
| (intra 'clb' routing)                                                                           0.000     0.808
| (OPIN:330632 side: (RIGHT,) (53,11,0)0))                                                        0.000     0.808
| (CHANY:1337065 L4 length:4 (53,11,0)-> (53,8,0))                                                0.119     0.927
| (CHANX:1043337 L1 length:1 (53,10,0)-> (53,10,0))                                               0.061     0.988
| (IPIN:312019 side: (TOP,) (53,10,0)0))                                                          0.101     1.089
| (intra 'clb' routing)                                                                           0.165     1.254
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27].D[0] (dffre at (53,10))                       0.000     1.254
data arrival time                                                                                           1.254

clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27].C[0] (dffre at (53,10))                       0.000     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                   -0.028     0.751
data required time                                                                                          0.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.751
data arrival time                                                                                           1.254
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.503


#Path 37
Startpoint: VexRiscv.execute_RS1[13].Q[0] (dffre at (54,13) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[16].D[0] (dffre at (53,12) clocked by sys_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_RS1[13].C[0] (dffre at (54,13))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                   0.029     0.808
VexRiscv.execute_RS1[13].Q[0] (dffre at (54,13)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                         0.000     0.808
| (OPIN:357998 side: (TOP,) (54,13,0)0))                                                        0.000     0.808
| (CHANX:1055439 L4 length:4 (54,13,0)-> (51,13,0))                                             0.119     0.927
| (IPIN:357892 side: (TOP,) (53,13,0)0))                                                        0.101     1.028
| (intra 'clb' routing)                                                                         0.165     1.193
$auto$maccmap.cc:240:synth$7143.C[14].p[0] (adder_carry at (53,13))                             0.000     1.193
| (primitive 'adder_carry' combinational delay)                                                 0.014     1.207
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry at (53,13))                          0.000     1.207
| (intra 'clb' routing)                                                                         0.000     1.207
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry at (53,13))                           0.000     1.207
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.225
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry at (53,13))                          0.000     1.225
| (intra 'clb' routing)                                                                         0.000     1.225
| (OPIN:357869 side: (BOTTOM,) (53,13,0)0))                                                     0.000     1.225
| (IPIN:344286 side: (TOP,) (53,12,0)0))                                                        0.000     1.225
| (intra 'clb' routing)                                                                         0.000     1.225
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry at (53,12))                           0.000     1.225
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.244
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry at (53,12))                          0.000     1.244
| (intra 'clb' routing)                                                                         0.000     1.244
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry at (53,12))                           0.000     1.244
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.262
$auto$maccmap.cc:240:synth$7143.C[17].sumout[0] (adder_carry at (53,12))                        0.000     1.262
| (intra 'clb' routing)                                                                         0.000     1.262
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[16].D[0] (dffre at (53,12))                       0.000     1.262
data arrival time                                                                                         1.262

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[16].C[0] (dffre at (53,12))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.262
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.511


#Path 38
Startpoint: VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26].Q[0] (dffre at (53,10) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[10] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26].C[0] (dffre at (53,10))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                     0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26].Q[0] (dffre at (53,10)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                           0.066     0.874
VexRiscv.lastStageRegFileWrite_payload_data[26].in[0] (.names at (53,10))                         0.000     0.874
| (primitive '.names' combinational delay)                                                        0.065     0.939
VexRiscv.lastStageRegFileWrite_payload_data[26].out[0] (.names at (53,10))                        0.000     0.939
| (intra 'clb' routing)                                                                           0.066     1.006
WDATA_A2[10]_2.in[0] (.names at (53,10))                                                          0.000     1.006
| (primitive '.names' combinational delay)                                                        0.099     1.105
WDATA_A2[10]_2.out[0] (.names at (53,10))                                                         0.000     1.105
| (intra 'clb' routing)                                                                           0.000     1.105
| (OPIN:311995 side: (RIGHT,) (53,10,0)0))                                                        0.000     1.105
| (CHANY:1337206 L4 length:4 (53,10,0)-> (53,13,0))                                               0.119     1.224
| (CHANX:1043187 L4 length:4 (53,10,0)-> (50,10,0))                                               0.119     1.342
| (IPIN:284578 side: (TOP,) (52,10,0)0))                                                          0.101     1.443
| (intra 'bram' routing)                                                                          0.000     1.443
DATA_OUT_B2[10]_2.WDATA_A2[10] (RS_TDP36K at (52,8))                                              0.000     1.443
data arrival time                                                                                           1.443

clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'bram' routing)                                                                          0.000     0.779
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K at (52,8))                                                 0.000     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                    0.144     0.924
data required time                                                                                          0.924
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.924
data arrival time                                                                                           1.443
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.520


#Path 39
Startpoint: VexRiscv.execute_RS1[23].Q[0] (dffre at (53,10) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[23].D[0] (dffre at (53,11) clocked by sys_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_RS1[23].C[0] (dffre at (53,10))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                   0.029     0.808
VexRiscv.execute_RS1[23].Q[0] (dffre at (53,10)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                         0.000     0.808
| (OPIN:311976 side: (TOP,) (53,10,0)0))                                                        0.000     0.808
| (CHANX:1043336 L1 length:1 (53,10,0)-> (53,10,0))                                             0.061     0.869
| (CHANY:1337224 L1 length:1 (53,11,0)-> (53,11,0))                                             0.061     0.930
| (CHANX:1047403 L1 length:1 (53,11,0)-> (53,11,0))                                             0.061     0.991
| (IPIN:330648 side: (TOP,) (53,11,0)0))                                                        0.101     1.092
| (intra 'clb' routing)                                                                         0.167     1.259
$auto$maccmap.cc:240:synth$7143.C[24].p[0] (adder_carry at (53,11))                             0.000     1.259
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.277
$auto$maccmap.cc:240:synth$7143.C[24].sumout[0] (adder_carry at (53,11))                        0.000     1.277
| (intra 'clb' routing)                                                                         0.000     1.277
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[23].D[0] (dffre at (53,11))                       0.000     1.277
data arrival time                                                                                         1.277

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[23].C[0] (dffre at (53,11))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.277
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.527


#Path 40
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[3].Q[0] (dffre at (53,14) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3].D[0] (dffre at (51,14) clocked by sys_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[3].C[0] (dffre at (53,14))                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                    0.029     0.808
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[3].Q[0] (dffre at (53,14)) [clock-to-output]       0.000     0.808
| (intra 'clb' routing)                                                                          0.000     0.808
| (OPIN:376500 side: (RIGHT,) (53,14,0)0))                                                       0.000     0.808
| (CHANY:1337464 L4 length:4 (53,14,0)-> (53,17,0))                                              0.119     0.927
| (CHANX:1059449 L4 length:4 (53,14,0)-> (50,14,0))                                              0.119     1.046
| (IPIN:375493 side: (TOP,) (51,14,0)0))                                                         0.101     1.147
| (intra 'clb' routing)                                                                          0.131     1.278
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3].D[0] (dffre at (51,14))                       0.000     1.278
data arrival time                                                                                          1.278

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3].C[0] (dffre at (51,14))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.278
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.527


#Path 41
Startpoint: VexRiscv.execute_RS1[13].Q[0] (dffre at (54,13) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[17].D[0] (dffre at (53,12) clocked by sys_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_RS1[13].C[0] (dffre at (54,13))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                   0.029     0.808
VexRiscv.execute_RS1[13].Q[0] (dffre at (54,13)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                         0.000     0.808
| (OPIN:357998 side: (TOP,) (54,13,0)0))                                                        0.000     0.808
| (CHANX:1055439 L4 length:4 (54,13,0)-> (51,13,0))                                             0.119     0.927
| (IPIN:357892 side: (TOP,) (53,13,0)0))                                                        0.101     1.028
| (intra 'clb' routing)                                                                         0.165     1.193
$auto$maccmap.cc:240:synth$7143.C[14].p[0] (adder_carry at (53,13))                             0.000     1.193
| (primitive 'adder_carry' combinational delay)                                                 0.014     1.207
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry at (53,13))                          0.000     1.207
| (intra 'clb' routing)                                                                         0.000     1.207
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry at (53,13))                           0.000     1.207
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.225
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry at (53,13))                          0.000     1.225
| (intra 'clb' routing)                                                                         0.000     1.225
| (OPIN:357869 side: (BOTTOM,) (53,13,0)0))                                                     0.000     1.225
| (IPIN:344286 side: (TOP,) (53,12,0)0))                                                        0.000     1.225
| (intra 'clb' routing)                                                                         0.000     1.225
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry at (53,12))                           0.000     1.225
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.244
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry at (53,12))                          0.000     1.244
| (intra 'clb' routing)                                                                         0.000     1.244
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry at (53,12))                           0.000     1.244
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.262
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry at (53,12))                          0.000     1.262
| (intra 'clb' routing)                                                                         0.000     1.262
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry at (53,12))                           0.000     1.262
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.280
$auto$maccmap.cc:240:synth$7143.C[18].sumout[0] (adder_carry at (53,12))                        0.000     1.280
| (intra 'clb' routing)                                                                         0.000     1.280
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[17].D[0] (dffre at (53,12))                       0.000     1.280
data arrival time                                                                                         1.280

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[17].C[0] (dffre at (53,12))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.280
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.529


#Path 42
Startpoint: VexRiscv.execute_RS1[23].Q[0] (dffre at (53,10) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[24].D[0] (dffre at (53,11) clocked by sys_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_RS1[23].C[0] (dffre at (53,10))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                   0.029     0.808
VexRiscv.execute_RS1[23].Q[0] (dffre at (53,10)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                         0.000     0.808
| (OPIN:311976 side: (TOP,) (53,10,0)0))                                                        0.000     0.808
| (CHANX:1043336 L1 length:1 (53,10,0)-> (53,10,0))                                             0.061     0.869
| (CHANY:1337224 L1 length:1 (53,11,0)-> (53,11,0))                                             0.061     0.930
| (CHANX:1047403 L1 length:1 (53,11,0)-> (53,11,0))                                             0.061     0.991
| (IPIN:330648 side: (TOP,) (53,11,0)0))                                                        0.101     1.092
| (intra 'clb' routing)                                                                         0.167     1.259
$auto$maccmap.cc:240:synth$7143.C[24].p[0] (adder_carry at (53,11))                             0.000     1.259
| (primitive 'adder_carry' combinational delay)                                                 0.014     1.273
$auto$maccmap.cc:240:synth$7143.C[24].cout[0] (adder_carry at (53,11))                          0.000     1.273
| (intra 'clb' routing)                                                                         0.000     1.273
$auto$maccmap.cc:240:synth$7143.C[25].cin[0] (adder_carry at (53,11))                           0.000     1.273
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.292
$auto$maccmap.cc:240:synth$7143.C[25].sumout[0] (adder_carry at (53,11))                        0.000     1.292
| (intra 'clb' routing)                                                                         0.000     1.292
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[24].D[0] (dffre at (53,11))                       0.000     1.292
data arrival time                                                                                         1.292

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[24].C[0] (dffre at (53,11))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.292
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.541


#Path 43
Startpoint: VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10].Q[0] (dffre at (51,10) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[10] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10].C[0] (dffre at (51,10))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                     0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10].Q[0] (dffre at (51,10)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                           0.066     0.874
VexRiscv.lastStageRegFileWrite_payload_data[10].in[0] (.names at (51,10))                         0.000     0.874
| (primitive '.names' combinational delay)                                                        0.101     0.976
VexRiscv.lastStageRegFileWrite_payload_data[10].out[0] (.names at (51,10))                        0.000     0.976
| (intra 'clb' routing)                                                                           0.066     1.042
WDATA_A1[10]_2.in[0] (.names at (51,10))                                                          0.000     1.042
| (primitive '.names' combinational delay)                                                        0.099     1.141
WDATA_A1[10]_2.out[0] (.names at (51,10))                                                         0.000     1.141
| (intra 'clb' routing)                                                                           0.000     1.141
| (OPIN:311837 side: (RIGHT,) (51,10,0)0))                                                        0.000     1.141
| (CHANY:1331368 L4 length:4 (51,10,0)-> (51,13,0))                                               0.119     1.260
| (CHANX:1043272 L1 length:1 (52,10,0)-> (52,10,0))                                               0.061     1.321
| (IPIN:284573 side: (TOP,) (52,10,0)0))                                                          0.101     1.421
| (intra 'bram' routing)                                                                          0.000     1.421
DATA_OUT_B2[10]_2.WDATA_A1[10] (RS_TDP36K at (52,8))                                              0.000     1.421
data arrival time                                                                                           1.421

clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'bram' routing)                                                                          0.000     0.779
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K at (52,8))                                                 0.000     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                    0.099     0.878
data required time                                                                                          0.878
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.878
data arrival time                                                                                           1.421
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.544


#Path 44
Startpoint: VexRiscv.execute_RS1[26].Q[0] (dffre at (54,11) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[26].D[0] (dffre at (53,11) clocked by sys_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_RS1[26].C[0] (dffre at (54,11))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                   0.029     0.808
VexRiscv.execute_RS1[26].Q[0] (dffre at (54,11)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                         0.000     0.808
| (OPIN:330784 side: (RIGHT,) (54,11,0)0))                                                      0.000     0.808
| (CHANY:1340186 L4 length:4 (54,11,0)-> (54,14,0))                                             0.119     0.927
| (CHANX:1047327 L4 length:4 (54,11,0)-> (51,11,0))                                             0.119     1.046
| (IPIN:330652 side: (TOP,) (53,11,0)0))                                                        0.101     1.147
| (intra 'clb' routing)                                                                         0.131     1.278
$auto$maccmap.cc:240:synth$7143.C[27].p[0] (adder_carry at (53,11))                             0.000     1.278
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.296
$auto$maccmap.cc:240:synth$7143.C[27].sumout[0] (adder_carry at (53,11))                        0.000     1.296
| (intra 'clb' routing)                                                                         0.000     1.296
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[26].D[0] (dffre at (53,11))                       0.000     1.296
data arrival time                                                                                         1.296

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[26].C[0] (dffre at (53,11))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.296
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.545


#Path 45
Startpoint: VexRiscv.execute_RS1[13].Q[0] (dffre at (54,13) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[18].D[0] (dffre at (53,12) clocked by sys_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_RS1[13].C[0] (dffre at (54,13))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                   0.029     0.808
VexRiscv.execute_RS1[13].Q[0] (dffre at (54,13)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                         0.000     0.808
| (OPIN:357998 side: (TOP,) (54,13,0)0))                                                        0.000     0.808
| (CHANX:1055439 L4 length:4 (54,13,0)-> (51,13,0))                                             0.119     0.927
| (IPIN:357892 side: (TOP,) (53,13,0)0))                                                        0.101     1.028
| (intra 'clb' routing)                                                                         0.165     1.193
$auto$maccmap.cc:240:synth$7143.C[14].p[0] (adder_carry at (53,13))                             0.000     1.193
| (primitive 'adder_carry' combinational delay)                                                 0.014     1.207
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry at (53,13))                          0.000     1.207
| (intra 'clb' routing)                                                                         0.000     1.207
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry at (53,13))                           0.000     1.207
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.225
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry at (53,13))                          0.000     1.225
| (intra 'clb' routing)                                                                         0.000     1.225
| (OPIN:357869 side: (BOTTOM,) (53,13,0)0))                                                     0.000     1.225
| (IPIN:344286 side: (TOP,) (53,12,0)0))                                                        0.000     1.225
| (intra 'clb' routing)                                                                         0.000     1.225
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry at (53,12))                           0.000     1.225
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.244
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry at (53,12))                          0.000     1.244
| (intra 'clb' routing)                                                                         0.000     1.244
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry at (53,12))                           0.000     1.244
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.262
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry at (53,12))                          0.000     1.262
| (intra 'clb' routing)                                                                         0.000     1.262
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry at (53,12))                           0.000     1.262
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.280
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry at (53,12))                          0.000     1.280
| (intra 'clb' routing)                                                                         0.000     1.280
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry at (53,12))                           0.000     1.280
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.298
$auto$maccmap.cc:240:synth$7143.C[19].sumout[0] (adder_carry at (53,12))                        0.000     1.298
| (intra 'clb' routing)                                                                         0.000     1.298
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[18].D[0] (dffre at (53,12))                       0.000     1.298
data arrival time                                                                                         1.298

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[18].C[0] (dffre at (53,12))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.298
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.547


#Path 46
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[22].Q[0] (dffre at (53,12) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22].D[0] (dffre at (53,8) clocked by sys_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[22].C[0] (dffre at (53,12))                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                    0.029     0.808
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[22].Q[0] (dffre at (53,12)) [clock-to-output]      0.000     0.808
| (intra 'clb' routing)                                                                          0.000     0.808
| (OPIN:344253 side: (RIGHT,) (53,12,0)0))                                                       0.000     0.808
| (CHANY:1337147 L4 length:4 (53,12,0)-> (53,9,0))                                               0.119     0.927
| (CHANX:1035223 L1 length:1 (53,8,0)-> (53,8,0))                                                0.061     0.988
| (IPIN:284786 side: (TOP,) (53,8,0)0))                                                          0.101     1.089
| (intra 'clb' routing)                                                                          0.221     1.309
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22].D[0] (dffre at (53,8))                       0.000     1.309
data arrival time                                                                                          1.309

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22].C[0] (dffre at (53,8))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.309
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.558


#Path 47
Startpoint: VexRiscv.execute_RS1[23].Q[0] (dffre at (53,10) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[25].D[0] (dffre at (53,11) clocked by sys_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_RS1[23].C[0] (dffre at (53,10))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                   0.029     0.808
VexRiscv.execute_RS1[23].Q[0] (dffre at (53,10)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                         0.000     0.808
| (OPIN:311976 side: (TOP,) (53,10,0)0))                                                        0.000     0.808
| (CHANX:1043336 L1 length:1 (53,10,0)-> (53,10,0))                                             0.061     0.869
| (CHANY:1337224 L1 length:1 (53,11,0)-> (53,11,0))                                             0.061     0.930
| (CHANX:1047403 L1 length:1 (53,11,0)-> (53,11,0))                                             0.061     0.991
| (IPIN:330648 side: (TOP,) (53,11,0)0))                                                        0.101     1.092
| (intra 'clb' routing)                                                                         0.167     1.259
$auto$maccmap.cc:240:synth$7143.C[24].p[0] (adder_carry at (53,11))                             0.000     1.259
| (primitive 'adder_carry' combinational delay)                                                 0.014     1.273
$auto$maccmap.cc:240:synth$7143.C[24].cout[0] (adder_carry at (53,11))                          0.000     1.273
| (intra 'clb' routing)                                                                         0.000     1.273
$auto$maccmap.cc:240:synth$7143.C[25].cin[0] (adder_carry at (53,11))                           0.000     1.273
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.291
$auto$maccmap.cc:240:synth$7143.C[25].cout[0] (adder_carry at (53,11))                          0.000     1.291
| (intra 'clb' routing)                                                                         0.000     1.291
$auto$maccmap.cc:240:synth$7143.C[26].cin[0] (adder_carry at (53,11))                           0.000     1.291
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.310
$auto$maccmap.cc:240:synth$7143.C[26].sumout[0] (adder_carry at (53,11))                        0.000     1.310
| (intra 'clb' routing)                                                                         0.000     1.310
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[25].D[0] (dffre at (53,11))                       0.000     1.310
data arrival time                                                                                         1.310

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[25].C[0] (dffre at (53,11))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.310
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.559


#Path 48
Startpoint: VexRiscv.execute_RS1[26].Q[0] (dffre at (54,11) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[27].D[0] (dffre at (53,11) clocked by sys_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_RS1[26].C[0] (dffre at (54,11))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                   0.029     0.808
VexRiscv.execute_RS1[26].Q[0] (dffre at (54,11)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                         0.000     0.808
| (OPIN:330784 side: (RIGHT,) (54,11,0)0))                                                      0.000     0.808
| (CHANY:1340186 L4 length:4 (54,11,0)-> (54,14,0))                                             0.119     0.927
| (CHANX:1047327 L4 length:4 (54,11,0)-> (51,11,0))                                             0.119     1.046
| (IPIN:330652 side: (TOP,) (53,11,0)0))                                                        0.101     1.147
| (intra 'clb' routing)                                                                         0.131     1.278
$auto$maccmap.cc:240:synth$7143.C[27].p[0] (adder_carry at (53,11))                             0.000     1.278
| (primitive 'adder_carry' combinational delay)                                                 0.014     1.292
$auto$maccmap.cc:240:synth$7143.C[27].cout[0] (adder_carry at (53,11))                          0.000     1.292
| (intra 'clb' routing)                                                                         0.000     1.292
$auto$maccmap.cc:240:synth$7143.C[28].cin[0] (adder_carry at (53,11))                           0.000     1.292
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.310
$auto$maccmap.cc:240:synth$7143.C[28].sumout[0] (adder_carry at (53,11))                        0.000     1.310
| (intra 'clb' routing)                                                                         0.000     1.310
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[27].D[0] (dffre at (53,11))                       0.000     1.310
data arrival time                                                                                         1.310

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[27].C[0] (dffre at (53,11))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.310
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.560


#Path 49
Startpoint: VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22].Q[0] (dffre at (53,8) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[6] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22].C[0] (dffre at (53,8))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                    0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22].Q[0] (dffre at (53,8)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                          0.066     0.874
VexRiscv.lastStageRegFileWrite_payload_data[22].in[0] (.names at (53,8))                         0.000     0.874
| (primitive '.names' combinational delay)                                                       0.101     0.976
VexRiscv.lastStageRegFileWrite_payload_data[22].out[0] (.names at (53,8))                        0.000     0.976
| (intra 'clb' routing)                                                                          0.066     1.042
WDATA_A2[6]_2.in[0] (.names at (53,8))                                                           0.000     1.042
| (primitive '.names' combinational delay)                                                       0.101     1.143
WDATA_A2[6]_2.out[0] (.names at (53,8))                                                          0.000     1.143
| (intra 'clb' routing)                                                                          0.000     1.143
| (OPIN:284767 side: (RIGHT,) (53,8,0)0))                                                        0.000     1.143
| (CHANY:1337038 L1 length:1 (53,8,0)-> (53,8,0))                                                0.061     1.204
| (CHANX:1035217 L1 length:1 (53,8,0)-> (53,8,0))                                                0.061     1.265
| (CHANY:1334190 L1 length:1 (52,9,0)-> (52,9,0))                                                0.061     1.326
| (CHANX:1039217 L1 length:1 (52,9,0)-> (52,9,0))                                                0.061     1.387
| (IPIN:284503 side: (TOP,) (52,9,0)0))                                                          0.101     1.487
| (intra 'bram' routing)                                                                         0.000     1.487
DATA_OUT_B2[10]_2.WDATA_A2[6] (RS_TDP36K at (52,8))                                              0.000     1.487
data arrival time                                                                                          1.487

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'bram' routing)                                                                         0.000     0.779
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K at (52,8))                                                0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                   0.144     0.924
data required time                                                                                         0.924
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.924
data arrival time                                                                                          1.487
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.564


#Path 50
Startpoint: VexRiscv.execute_RS1[13].Q[0] (dffre at (54,13) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[19].D[0] (dffre at (53,12) clocked by sys_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_RS1[13].C[0] (dffre at (54,13))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                   0.029     0.808
VexRiscv.execute_RS1[13].Q[0] (dffre at (54,13)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                         0.000     0.808
| (OPIN:357998 side: (TOP,) (54,13,0)0))                                                        0.000     0.808
| (CHANX:1055439 L4 length:4 (54,13,0)-> (51,13,0))                                             0.119     0.927
| (IPIN:357892 side: (TOP,) (53,13,0)0))                                                        0.101     1.028
| (intra 'clb' routing)                                                                         0.165     1.193
$auto$maccmap.cc:240:synth$7143.C[14].p[0] (adder_carry at (53,13))                             0.000     1.193
| (primitive 'adder_carry' combinational delay)                                                 0.014     1.207
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry at (53,13))                          0.000     1.207
| (intra 'clb' routing)                                                                         0.000     1.207
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry at (53,13))                           0.000     1.207
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.225
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry at (53,13))                          0.000     1.225
| (intra 'clb' routing)                                                                         0.000     1.225
| (OPIN:357869 side: (BOTTOM,) (53,13,0)0))                                                     0.000     1.225
| (IPIN:344286 side: (TOP,) (53,12,0)0))                                                        0.000     1.225
| (intra 'clb' routing)                                                                         0.000     1.225
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry at (53,12))                           0.000     1.225
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.244
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry at (53,12))                          0.000     1.244
| (intra 'clb' routing)                                                                         0.000     1.244
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry at (53,12))                           0.000     1.244
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.262
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry at (53,12))                          0.000     1.262
| (intra 'clb' routing)                                                                         0.000     1.262
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry at (53,12))                           0.000     1.262
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.280
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry at (53,12))                          0.000     1.280
| (intra 'clb' routing)                                                                         0.000     1.280
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry at (53,12))                           0.000     1.280
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.298
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry at (53,12))                          0.000     1.298
| (intra 'clb' routing)                                                                         0.000     1.298
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry at (53,12))                           0.000     1.298
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.317
$auto$maccmap.cc:240:synth$7143.C[20].sumout[0] (adder_carry at (53,12))                        0.000     1.317
| (intra 'clb' routing)                                                                         0.000     1.317
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[19].D[0] (dffre at (53,12))                       0.000     1.317
data arrival time                                                                                         1.317

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[19].C[0] (dffre at (53,12))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.317
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.566


#Path 51
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[15] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[15].D[0] (dffre at (53,8) clocked by sys_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (inter-block routing:global net)                                                           0.000     0.779
| (intra 'bram' routing)                                                                     0.000     0.779
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K at (52,8))                                            0.000     0.779
| (primitive 'RS_TDP36K' Tcq_min)                                                            0.050     0.829
DATA_OUT_B2[10]_2.RDATA_B1[15] (RS_TDP36K at (52,8)) [clock-to-output]                       0.000     0.829
| (intra 'bram' routing)                                                                     0.000     0.829
| (OPIN:284372 side: (RIGHT,) (52,10,0)0))                                                   0.000     0.829
| (CHANY:1334111 L4 length:4 (52,10,0)-> (52,7,0))                                           0.119     0.948
| (CHANX:1035212 L1 length:1 (53,8,0)-> (53,8,0))                                            0.061     1.009
| (IPIN:284797 side: (TOP,) (53,8,0)0))                                                      0.101     1.109
| (intra 'clb' routing)                                                                      0.066     1.176
VexRiscv._zz_RegFilePlugin_regFile_port0[15].in[0] (.names at (53,8))                        0.000     1.176
| (primitive '.names' combinational delay)                                                   0.144     1.319
VexRiscv._zz_RegFilePlugin_regFile_port0[15].out[0] (.names at (53,8))                       0.000     1.319
| (intra 'clb' routing)                                                                      0.000     1.319
VexRiscv.execute_RS1[15].D[0] (dffre at (53,8))                                              0.000     1.319
data arrival time                                                                                      1.319

clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (inter-block routing:global net)                                                           0.000     0.779
| (intra 'clb' routing)                                                                      0.000     0.779
VexRiscv.execute_RS1[15].C[0] (dffre at (53,8))                                              0.000     0.779
clock uncertainty                                                                            0.000     0.779
cell hold time                                                                              -0.028     0.751
data required time                                                                                     0.751
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.751
data arrival time                                                                                      1.319
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.568


#Path 52
Startpoint: VexRiscv.execute_RS1[26].Q[0] (dffre at (54,11) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[28].D[0] (dffre at (53,11) clocked by sys_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_RS1[26].C[0] (dffre at (54,11))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                   0.029     0.808
VexRiscv.execute_RS1[26].Q[0] (dffre at (54,11)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                         0.000     0.808
| (OPIN:330784 side: (RIGHT,) (54,11,0)0))                                                      0.000     0.808
| (CHANY:1340186 L4 length:4 (54,11,0)-> (54,14,0))                                             0.119     0.927
| (CHANX:1047327 L4 length:4 (54,11,0)-> (51,11,0))                                             0.119     1.046
| (IPIN:330652 side: (TOP,) (53,11,0)0))                                                        0.101     1.147
| (intra 'clb' routing)                                                                         0.131     1.278
$auto$maccmap.cc:240:synth$7143.C[27].p[0] (adder_carry at (53,11))                             0.000     1.278
| (primitive 'adder_carry' combinational delay)                                                 0.014     1.292
$auto$maccmap.cc:240:synth$7143.C[27].cout[0] (adder_carry at (53,11))                          0.000     1.292
| (intra 'clb' routing)                                                                         0.000     1.292
$auto$maccmap.cc:240:synth$7143.C[28].cin[0] (adder_carry at (53,11))                           0.000     1.292
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.310
$auto$maccmap.cc:240:synth$7143.C[28].cout[0] (adder_carry at (53,11))                          0.000     1.310
| (intra 'clb' routing)                                                                         0.000     1.310
$auto$maccmap.cc:240:synth$7143.C[29].cin[0] (adder_carry at (53,11))                           0.000     1.310
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.329
$auto$maccmap.cc:240:synth$7143.C[29].sumout[0] (adder_carry at (53,11))                        0.000     1.329
| (intra 'clb' routing)                                                                         0.000     1.329
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[28].D[0] (dffre at (53,11))                       0.000     1.329
data arrival time                                                                                         1.329

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[28].C[0] (dffre at (53,11))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.329
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.578


#Path 53
Startpoint: VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15].Q[0] (dffre at (54,8) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[15] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15].C[0] (dffre at (54,8))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                    0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15].Q[0] (dffre at (54,8)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                          0.066     0.874
VexRiscv.lastStageRegFileWrite_payload_data[15].in[0] (.names at (54,8))                         0.000     0.874
| (primitive '.names' combinational delay)                                                       0.144     1.018
VexRiscv.lastStageRegFileWrite_payload_data[15].out[0] (.names at (54,8))                        0.000     1.018
| (intra 'clb' routing)                                                                          0.066     1.084
WDATA_A1[15]_2.in[0] (.names at (54,8))                                                          0.000     1.084
| (primitive '.names' combinational delay)                                                       0.154     1.239
WDATA_A1[15]_2.out[0] (.names at (54,8))                                                         0.000     1.239
| (intra 'clb' routing)                                                                          0.000     1.239
| (OPIN:284904 side: (TOP,) (54,8,0)0))                                                          0.000     1.239
| (CHANX:1035115 L4 length:4 (54,8,0)-> (51,8,0))                                                0.119     1.358
| (IPIN:284403 side: (TOP,) (52,8,0)0))                                                          0.101     1.458
| (intra 'bram' routing)                                                                         0.000     1.458
DATA_OUT_B2[10]_2.WDATA_A1[15] (RS_TDP36K at (52,8))                                             0.000     1.458
data arrival time                                                                                          1.458

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'bram' routing)                                                                         0.000     0.779
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K at (52,8))                                                0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                   0.099     0.878
data required time                                                                                         0.878
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.878
data arrival time                                                                                          1.458
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.581


#Path 54
Startpoint: VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31].Q[0] (dffre at (54,11) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[15] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31].C[0] (dffre at (54,11))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                     0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31].Q[0] (dffre at (54,11)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                           0.066     0.874
VexRiscv.lastStageRegFileWrite_payload_data[31].in[0] (.names at (54,11))                         0.000     0.874
| (primitive '.names' combinational delay)                                                        0.101     0.976
VexRiscv.lastStageRegFileWrite_payload_data[31].out[0] (.names at (54,11))                        0.000     0.976
| (intra 'clb' routing)                                                                           0.066     1.042
WDATA_A2[15]_2.in[0] (.names at (54,11))                                                          0.000     1.042
| (primitive '.names' combinational delay)                                                        0.065     1.107
WDATA_A2[15]_2.out[0] (.names at (54,11))                                                         0.000     1.107
| (intra 'clb' routing)                                                                           0.000     1.107
| (OPIN:330789 side: (RIGHT,) (54,11,0)0))                                                        0.000     1.107
| (CHANY:1339989 L4 length:4 (54,11,0)-> (54,8,0))                                                0.119     1.226
| (CHANX:1035121 L4 length:4 (54,8,0)-> (51,8,0))                                                 0.119     1.344
| (CHANY:1334147 L1 length:1 (52,8,0)-> (52,8,0))                                                 0.061     1.405
| (IPIN:284421 side: (RIGHT,) (52,8,0)0))                                                         0.101     1.506
| (intra 'bram' routing)                                                                          0.000     1.506
DATA_OUT_B2[10]_2.WDATA_A2[15] (RS_TDP36K at (52,8))                                              0.000     1.506
data arrival time                                                                                           1.506

clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'bram' routing)                                                                          0.000     0.779
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K at (52,8))                                                 0.000     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                    0.144     0.924
data required time                                                                                          0.924
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.924
data arrival time                                                                                           1.506
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.583


#Path 55
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[6] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[22].D[0] (dffre at (53,8) clocked by sys_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (inter-block routing:global net)                                                           0.000     0.779
| (intra 'bram' routing)                                                                     0.000     0.779
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K at (52,8))                                            0.000     0.779
| (primitive 'RS_TDP36K' Tcq_min)                                                            0.143     0.922
DATA_OUT_B2[10]_2.RDATA_B2[6] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     0.922
| (intra 'bram' routing)                                                                     0.000     0.922
| (OPIN:284351 side: (RIGHT,) (52,9,0)0))                                                    0.000     0.922
| (CHANY:1334053 L4 length:4 (52,9,0)-> (52,6,0))                                            0.119     1.041
| (CHANX:1035228 L1 length:1 (53,8,0)-> (53,8,0))                                            0.061     1.102
| (IPIN:284789 side: (TOP,) (53,8,0)0))                                                      0.101     1.202
| (intra 'clb' routing)                                                                      0.066     1.269
VexRiscv._zz_RegFilePlugin_regFile_port0[22].in[0] (.names at (53,8))                       -0.000     1.269
| (primitive '.names' combinational delay)                                                   0.065     1.334
VexRiscv._zz_RegFilePlugin_regFile_port0[22].out[0] (.names at (53,8))                       0.000     1.334
| (intra 'clb' routing)                                                                      0.000     1.334
VexRiscv.execute_RS1[22].D[0] (dffre at (53,8))                                              0.000     1.334
data arrival time                                                                                      1.334

clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (inter-block routing:global net)                                                           0.000     0.779
| (intra 'clb' routing)                                                                      0.000     0.779
VexRiscv.execute_RS1[22].C[0] (dffre at (53,8))                                              0.000     0.779
clock uncertainty                                                                            0.000     0.779
cell hold time                                                                              -0.028     0.751
data required time                                                                                     0.751
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.751
data arrival time                                                                                      1.334
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.583


#Path 56
Startpoint: VexRiscv.execute_RS1[13].Q[0] (dffre at (54,13) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[20].D[0] (dffre at (53,12) clocked by sys_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_RS1[13].C[0] (dffre at (54,13))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                   0.029     0.808
VexRiscv.execute_RS1[13].Q[0] (dffre at (54,13)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                         0.000     0.808
| (OPIN:357998 side: (TOP,) (54,13,0)0))                                                        0.000     0.808
| (CHANX:1055439 L4 length:4 (54,13,0)-> (51,13,0))                                             0.119     0.927
| (IPIN:357892 side: (TOP,) (53,13,0)0))                                                        0.101     1.028
| (intra 'clb' routing)                                                                         0.165     1.193
$auto$maccmap.cc:240:synth$7143.C[14].p[0] (adder_carry at (53,13))                             0.000     1.193
| (primitive 'adder_carry' combinational delay)                                                 0.014     1.207
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry at (53,13))                          0.000     1.207
| (intra 'clb' routing)                                                                         0.000     1.207
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry at (53,13))                           0.000     1.207
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.225
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry at (53,13))                          0.000     1.225
| (intra 'clb' routing)                                                                         0.000     1.225
| (OPIN:357869 side: (BOTTOM,) (53,13,0)0))                                                     0.000     1.225
| (IPIN:344286 side: (TOP,) (53,12,0)0))                                                        0.000     1.225
| (intra 'clb' routing)                                                                         0.000     1.225
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry at (53,12))                           0.000     1.225
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.244
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry at (53,12))                          0.000     1.244
| (intra 'clb' routing)                                                                         0.000     1.244
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry at (53,12))                           0.000     1.244
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.262
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry at (53,12))                          0.000     1.262
| (intra 'clb' routing)                                                                         0.000     1.262
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry at (53,12))                           0.000     1.262
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.280
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry at (53,12))                          0.000     1.280
| (intra 'clb' routing)                                                                         0.000     1.280
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry at (53,12))                           0.000     1.280
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.298
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry at (53,12))                          0.000     1.298
| (intra 'clb' routing)                                                                         0.000     1.298
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry at (53,12))                           0.000     1.298
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.316
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry at (53,12))                          0.000     1.316
| (intra 'clb' routing)                                                                         0.000     1.316
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry at (53,12))                           0.000     1.316
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.335
$auto$maccmap.cc:240:synth$7143.C[21].sumout[0] (adder_carry at (53,12))                        0.000     1.335
| (intra 'clb' routing)                                                                         0.000     1.335
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[20].D[0] (dffre at (53,12))                       0.000     1.335
data arrival time                                                                                         1.335

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[20].C[0] (dffre at (53,12))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.335
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.584


#Path 57
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[7].Q[0] (dffre at (53,13) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7].D[0] (dffre at (50,16) clocked by sys_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[7].C[0] (dffre at (53,13))                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                    0.029     0.808
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[7].Q[0] (dffre at (53,13)) [clock-to-output]       0.000     0.808
| (intra 'clb' routing)                                                                          0.000     0.808
| (OPIN:357844 side: (TOP,) (53,13,0)0))                                                         0.000     0.808
| (CHANX:1055385 L4 length:4 (53,13,0)-> (50,13,0))                                              0.119     0.927
| (CHANY:1328732 L4 length:4 (50,14,0)-> (50,17,0))                                              0.119     1.046
| (CHANX:1067529 L1 length:1 (50,16,0)-> (50,16,0))                                              0.061     1.107
| (IPIN:403437 side: (TOP,) (50,16,0)0))                                                         0.101     1.208
| (intra 'clb' routing)                                                                          0.131     1.339
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7].D[0] (dffre at (50,16))                       0.000     1.339
data arrival time                                                                                          1.339

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7].C[0] (dffre at (50,16))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.339
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.588


#Path 58
Startpoint: VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23].Q[0] (dffre at (51,9) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[7] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23].C[0] (dffre at (51,9))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                    0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23].Q[0] (dffre at (51,9)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                          0.066     0.874
VexRiscv.lastStageRegFileWrite_payload_data[23].in[0] (.names at (51,9))                         0.000     0.874
| (primitive '.names' combinational delay)                                                       0.144     1.018
VexRiscv.lastStageRegFileWrite_payload_data[23].out[0] (.names at (51,9))                        0.000     1.018
| (intra 'clb' routing)                                                                          0.066     1.084
WDATA_A2[7]_2.in[0] (.names at (51,9))                                                           0.000     1.084
| (primitive '.names' combinational delay)                                                       0.154     1.239
WDATA_A2[7]_2.out[0] (.names at (51,9))                                                          0.000     1.239
| (intra 'clb' routing)                                                                          0.000     1.239
| (OPIN:298214 side: (TOP,) (51,9,0)0))                                                          0.000     1.239
| (CHANX:1039178 L4 length:4 (51,9,0)-> (54,9,0))                                                0.119     1.358
| (CHANY:1334193 L1 length:1 (52,9,0)-> (52,9,0))                                                0.061     1.419
| (IPIN:284546 side: (RIGHT,) (52,9,0)0))                                                        0.101     1.519
| (intra 'bram' routing)                                                                         0.000     1.519
DATA_OUT_B2[10]_2.WDATA_A2[7] (RS_TDP36K at (52,8))                                              0.000     1.519
data arrival time                                                                                          1.519

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'bram' routing)                                                                         0.000     0.779
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K at (52,8))                                                0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                   0.144     0.924
data required time                                                                                         0.924
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.924
data arrival time                                                                                          1.519
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.596


#Path 59
Startpoint: VexRiscv.execute_RS1[26].Q[0] (dffre at (54,11) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[29].D[0] (dffre at (53,11) clocked by sys_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_RS1[26].C[0] (dffre at (54,11))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                   0.029     0.808
VexRiscv.execute_RS1[26].Q[0] (dffre at (54,11)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                         0.000     0.808
| (OPIN:330784 side: (RIGHT,) (54,11,0)0))                                                      0.000     0.808
| (CHANY:1340186 L4 length:4 (54,11,0)-> (54,14,0))                                             0.119     0.927
| (CHANX:1047327 L4 length:4 (54,11,0)-> (51,11,0))                                             0.119     1.046
| (IPIN:330652 side: (TOP,) (53,11,0)0))                                                        0.101     1.147
| (intra 'clb' routing)                                                                         0.131     1.278
$auto$maccmap.cc:240:synth$7143.C[27].p[0] (adder_carry at (53,11))                             0.000     1.278
| (primitive 'adder_carry' combinational delay)                                                 0.014     1.292
$auto$maccmap.cc:240:synth$7143.C[27].cout[0] (adder_carry at (53,11))                          0.000     1.292
| (intra 'clb' routing)                                                                         0.000     1.292
$auto$maccmap.cc:240:synth$7143.C[28].cin[0] (adder_carry at (53,11))                           0.000     1.292
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.310
$auto$maccmap.cc:240:synth$7143.C[28].cout[0] (adder_carry at (53,11))                          0.000     1.310
| (intra 'clb' routing)                                                                         0.000     1.310
$auto$maccmap.cc:240:synth$7143.C[29].cin[0] (adder_carry at (53,11))                           0.000     1.310
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.328
$auto$maccmap.cc:240:synth$7143.C[29].cout[0] (adder_carry at (53,11))                          0.000     1.328
| (intra 'clb' routing)                                                                         0.000     1.328
$auto$maccmap.cc:240:synth$7143.C[30].cin[0] (adder_carry at (53,11))                           0.000     1.328
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.347
$auto$maccmap.cc:240:synth$7143.C[30].sumout[0] (adder_carry at (53,11))                        0.000     1.347
| (intra 'clb' routing)                                                                         0.000     1.347
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[29].D[0] (dffre at (53,11))                       0.000     1.347
data arrival time                                                                                         1.347

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[29].C[0] (dffre at (53,11))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.347
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.596


#Path 60
Startpoint: VexRiscv.execute_RS1[13].Q[0] (dffre at (54,13) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[21].D[0] (dffre at (53,12) clocked by sys_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_RS1[13].C[0] (dffre at (54,13))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                   0.029     0.808
VexRiscv.execute_RS1[13].Q[0] (dffre at (54,13)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                         0.000     0.808
| (OPIN:357998 side: (TOP,) (54,13,0)0))                                                        0.000     0.808
| (CHANX:1055439 L4 length:4 (54,13,0)-> (51,13,0))                                             0.119     0.927
| (IPIN:357892 side: (TOP,) (53,13,0)0))                                                        0.101     1.028
| (intra 'clb' routing)                                                                         0.165     1.193
$auto$maccmap.cc:240:synth$7143.C[14].p[0] (adder_carry at (53,13))                             0.000     1.193
| (primitive 'adder_carry' combinational delay)                                                 0.014     1.207
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry at (53,13))                          0.000     1.207
| (intra 'clb' routing)                                                                         0.000     1.207
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry at (53,13))                           0.000     1.207
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.225
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry at (53,13))                          0.000     1.225
| (intra 'clb' routing)                                                                         0.000     1.225
| (OPIN:357869 side: (BOTTOM,) (53,13,0)0))                                                     0.000     1.225
| (IPIN:344286 side: (TOP,) (53,12,0)0))                                                        0.000     1.225
| (intra 'clb' routing)                                                                         0.000     1.225
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry at (53,12))                           0.000     1.225
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.244
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry at (53,12))                          0.000     1.244
| (intra 'clb' routing)                                                                         0.000     1.244
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry at (53,12))                           0.000     1.244
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.262
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry at (53,12))                          0.000     1.262
| (intra 'clb' routing)                                                                         0.000     1.262
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry at (53,12))                           0.000     1.262
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.280
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry at (53,12))                          0.000     1.280
| (intra 'clb' routing)                                                                         0.000     1.280
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry at (53,12))                           0.000     1.280
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.298
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry at (53,12))                          0.000     1.298
| (intra 'clb' routing)                                                                         0.000     1.298
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry at (53,12))                           0.000     1.298
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.316
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry at (53,12))                          0.000     1.316
| (intra 'clb' routing)                                                                         0.000     1.316
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry at (53,12))                           0.000     1.316
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.334
$auto$maccmap.cc:240:synth$7143.C[21].cout[0] (adder_carry at (53,12))                          0.000     1.334
| (intra 'clb' routing)                                                                         0.000     1.334
$auto$maccmap.cc:240:synth$7143.C[22].cin[0] (adder_carry at (53,12))                           0.000     1.334
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.353
$auto$maccmap.cc:240:synth$7143.C[22].sumout[0] (adder_carry at (53,12))                        0.000     1.353
| (intra 'clb' routing)                                                                         0.000     1.353
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[21].D[0] (dffre at (53,12))                       0.000     1.353
data arrival time                                                                                         1.353

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[21].C[0] (dffre at (53,12))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.353
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.602


#Path 61
Startpoint: VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1].Q[0] (dffre at (54,8) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[1] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1].C[0] (dffre at (54,8))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                   0.029     0.808
VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1].Q[0] (dffre at (54,8)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                         0.066     0.874
VexRiscv.lastStageRegFileWrite_payload_data[1].in[0] (.names at (54,8))                         0.000     0.874
| (primitive '.names' combinational delay)                                                      0.101     0.976
VexRiscv.lastStageRegFileWrite_payload_data[1].out[0] (.names at (54,8))                        0.000     0.976
| (intra 'clb' routing)                                                                         0.066     1.042
WDATA_A1[1]_2.in[0] (.names at (54,8))                                                          0.000     1.042
| (primitive '.names' combinational delay)                                                      0.101     1.143
WDATA_A1[1]_2.out[0] (.names at (54,8))                                                         0.000     1.143
| (intra 'clb' routing)                                                                         0.000     1.143
| (OPIN:284925 side: (RIGHT,) (54,8,0)0))                                                       0.000     1.143
| (CHANY:1339996 L4 length:4 (54,8,0)-> (54,11,0))                                              0.119     1.262
| (CHANX:1035141 L4 length:4 (54,8,0)-> (51,8,0))                                               0.119     1.381
| (IPIN:284399 side: (TOP,) (52,8,0)0))                                                         0.101     1.481
| (intra 'bram' routing)                                                                        0.000     1.481
DATA_OUT_B2[10]_2.WDATA_A1[1] (RS_TDP36K at (52,8))                                             0.000     1.481
data arrival time                                                                                         1.481

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'bram' routing)                                                                        0.000     0.779
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K at (52,8))                                               0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                  0.099     0.878
data required time                                                                                        0.878
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.878
data arrival time                                                                                         1.481
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.604


#Path 62
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[25].Q[0] (dffre at (53,11) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25].D[0] (dffre at (53,10) clocked by sys_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[25].C[0] (dffre at (53,11))                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                     0.029     0.808
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[25].Q[0] (dffre at (53,11)) [clock-to-output]       0.000     0.808
| (intra 'clb' routing)                                                                           0.000     0.808
| (OPIN:330626 side: (TOP,) (53,11,0)0))                                                          0.000     0.808
| (CHANX:1047444 L4 length:4 (53,11,0)-> (56,11,0))                                               0.119     0.927
| (CHANY:1337069 L4 length:4 (53,11,0)-> (53,8,0))                                                0.119     1.046
| (IPIN:312040 side: (RIGHT,) (53,10,0)0))                                                        0.101     1.147
| (intra 'clb' routing)                                                                           0.210     1.357
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25].D[0] (dffre at (53,10))                       0.000     1.357
data arrival time                                                                                           1.357

clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25].C[0] (dffre at (53,10))                       0.000     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                   -0.028     0.751
data required time                                                                                          0.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.751
data arrival time                                                                                           1.357
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.606


#Path 63
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[9].Q[0] (dffre at (53,13) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9].D[0] (dffre at (51,10) clocked by sys_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[9].C[0] (dffre at (53,13))                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                    0.029     0.808
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[9].Q[0] (dffre at (53,13)) [clock-to-output]       0.000     0.808
| (intra 'clb' routing)                                                                          0.000     0.808
| (OPIN:357850 side: (TOP,) (53,13,0)0))                                                         0.000     0.808
| (CHANX:1055381 L4 length:4 (53,13,0)-> (50,13,0))                                              0.119     0.927
| (CHANY:1331375 L4 length:4 (51,13,0)-> (51,10,0))                                              0.119     1.046
| (IPIN:311887 side: (RIGHT,) (51,10,0)0))                                                       0.101     1.147
| (intra 'clb' routing)                                                                          0.210     1.357
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9].D[0] (dffre at (51,10))                       0.000     1.357
data arrival time                                                                                          1.357

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9].C[0] (dffre at (51,10))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.357
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.606


#Path 64
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[10].Q[0] (dffre at (53,13) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10].D[0] (dffre at (51,10) clocked by sys_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[10].C[0] (dffre at (53,13))                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                     0.029     0.808
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[10].Q[0] (dffre at (53,13)) [clock-to-output]       0.000     0.808
| (intra 'clb' routing)                                                                           0.000     0.808
| (OPIN:357853 side: (TOP,) (53,13,0)0))                                                          0.000     0.808
| (CHANX:1055387 L4 length:4 (53,13,0)-> (50,13,0))                                               0.119     0.927
| (CHANY:1331393 L4 length:4 (51,13,0)-> (51,10,0))                                               0.119     1.046
| (IPIN:311883 side: (RIGHT,) (51,10,0)0))                                                        0.101     1.147
| (intra 'clb' routing)                                                                           0.210     1.357
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10].D[0] (dffre at (51,10))                       0.000     1.357
data arrival time                                                                                           1.357

clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10].C[0] (dffre at (51,10))                       0.000     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                   -0.028     0.751
data required time                                                                                          0.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.751
data arrival time                                                                                           1.357
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.606


#Path 65
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[6] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[6].D[0] (dffre at (51,14) clocked by sys_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (inter-block routing:global net)                                                           0.000     0.779
| (intra 'bram' routing)                                                                     0.000     0.779
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K at (52,8))                                            0.000     0.779
| (primitive 'RS_TDP36K' Tcq_min)                                                            0.050     0.829
DATA_OUT_B2[10]_2.RDATA_B1[6] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     0.829
| (intra 'bram' routing)                                                                     0.000     0.829
| (OPIN:284363 side: (TOP,) (52,10,0)0))                                                     0.000     0.829
| (CHANX:1043125 L4 length:4 (52,10,0)-> (49,10,0))                                          0.119     0.948
| (CHANY:1328526 L4 length:4 (50,11,0)-> (50,14,0))                                          0.119     1.067
| (CHANX:1059486 L1 length:1 (51,14,0)-> (51,14,0))                                          0.061     1.128
| (IPIN:375494 side: (TOP,) (51,14,0)0))                                                     0.101     1.228
| (intra 'clb' routing)                                                                      0.066     1.295
VexRiscv._zz_RegFilePlugin_regFile_port0[6].in[0] (.names at (51,14))                        0.000     1.295
| (primitive '.names' combinational delay)                                                   0.065     1.359
VexRiscv._zz_RegFilePlugin_regFile_port0[6].out[0] (.names at (51,14))                       0.000     1.359
| (intra 'clb' routing)                                                                      0.000     1.359
VexRiscv.execute_RS1[6].D[0] (dffre at (51,14))                                              0.000     1.359
data arrival time                                                                                      1.359

clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (inter-block routing:global net)                                                           0.000     0.779
| (intra 'clb' routing)                                                                      0.000     0.779
VexRiscv.execute_RS1[6].C[0] (dffre at (51,14))                                              0.000     0.779
clock uncertainty                                                                            0.000     0.779
cell hold time                                                                              -0.028     0.751
data required time                                                                                     0.751
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.751
data arrival time                                                                                      1.359
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.609


#Path 66
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[10] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[10].D[0] (dffre at (54,13) clocked by sys_clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.779     0.779
| (inter-block routing:global net)                                                            0.000     0.779
| (intra 'bram' routing)                                                                      0.000     0.779
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K at (52,8))                                             0.000     0.779
| (primitive 'RS_TDP36K' Tcq_min)                                                             0.050     0.829
DATA_OUT_B2[10]_2.RDATA_B1[10] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     0.829
| (intra 'bram' routing)                                                                      0.000     0.829
| (OPIN:284367 side: (TOP,) (52,10,0)0))                                                      0.000     0.829
| (CHANX:1043292 L1 length:1 (52,10,0)-> (52,10,0))                                           0.061     0.890
| (CHANY:1334356 L4 length:4 (52,11,0)-> (52,14,0))                                           0.119     1.009
| (CHANX:1055568 L4 length:4 (53,13,0)-> (56,13,0))                                           0.119     1.128
| (IPIN:358023 side: (TOP,) (54,13,0)0))                                                      0.101     1.228
| (intra 'clb' routing)                                                                       0.066     1.295
VexRiscv._zz_RegFilePlugin_regFile_port0[10].in[0] (.names at (54,13))                        0.000     1.295
| (primitive '.names' combinational delay)                                                    0.065     1.359
VexRiscv._zz_RegFilePlugin_regFile_port0[10].out[0] (.names at (54,13))                       0.000     1.359
| (intra 'clb' routing)                                                                       0.000     1.359
VexRiscv.execute_RS1[10].D[0] (dffre at (54,13))                                              0.000     1.359
data arrival time                                                                                       1.359

clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.779     0.779
| (inter-block routing:global net)                                                            0.000     0.779
| (intra 'clb' routing)                                                                       0.000     0.779
VexRiscv.execute_RS1[10].C[0] (dffre at (54,13))                                              0.000     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       1.359
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.609


#Path 67
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[8] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[8].D[0] (dffre at (54,13) clocked by sys_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (inter-block routing:global net)                                                           0.000     0.779
| (intra 'bram' routing)                                                                     0.000     0.779
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K at (52,8))                                            0.000     0.779
| (primitive 'RS_TDP36K' Tcq_min)                                                            0.050     0.829
DATA_OUT_B2[10]_2.RDATA_B1[8] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     0.829
| (intra 'bram' routing)                                                                     0.000     0.829
| (OPIN:284365 side: (TOP,) (52,10,0)0))                                                     0.000     0.829
| (CHANX:1043320 L4 length:4 (52,10,0)-> (55,10,0))                                          0.119     0.948
| (CHANY:1340188 L4 length:4 (54,11,0)-> (54,14,0))                                          0.119     1.067
| (CHANX:1055593 L1 length:1 (54,13,0)-> (54,13,0))                                          0.061     1.128
| (IPIN:358022 side: (TOP,) (54,13,0)0))                                                     0.101     1.228
| (intra 'clb' routing)                                                                      0.066     1.295
VexRiscv._zz_RegFilePlugin_regFile_port0[8].in[0] (.names at (54,13))                        0.000     1.295
| (primitive '.names' combinational delay)                                                   0.065     1.359
VexRiscv._zz_RegFilePlugin_regFile_port0[8].out[0] (.names at (54,13))                       0.000     1.359
| (intra 'clb' routing)                                                                      0.000     1.359
VexRiscv.execute_RS1[8].D[0] (dffre at (54,13))                                              0.000     1.359
data arrival time                                                                                      1.359

clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (inter-block routing:global net)                                                           0.000     0.779
| (intra 'clb' routing)                                                                      0.000     0.779
VexRiscv.execute_RS1[8].C[0] (dffre at (54,13))                                              0.000     0.779
clock uncertainty                                                                            0.000     0.779
cell hold time                                                                              -0.028     0.751
data required time                                                                                     0.751
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.751
data arrival time                                                                                      1.359
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.609


#Path 68
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[14].Q[0] (dffre at (53,13) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14].D[0] (dffre at (54,13) clocked by sys_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[14].C[0] (dffre at (53,13))                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                     0.029     0.808
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[14].Q[0] (dffre at (53,13)) [clock-to-output]       0.000     0.808
| (intra 'clb' routing)                                                                           0.000     0.808
| (OPIN:357865 side: (RIGHT,) (53,13,0)0))                                                        0.000     0.808
| (CHANY:1337371 L1 length:1 (53,13,0)-> (53,13,0))                                               0.061     0.869
| (CHANX:1051548 L1 length:1 (54,12,0)-> (54,12,0))                                               0.061     0.930
| (CHANY:1340308 L4 length:4 (54,13,0)-> (54,16,0))                                               0.119     1.049
| (IPIN:358050 side: (RIGHT,) (54,13,0)0))                                                        0.101     1.150
| (intra 'clb' routing)                                                                           0.210     1.360
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14].D[0] (dffre at (54,13))                       0.000     1.360
data arrival time                                                                                           1.360

clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14].C[0] (dffre at (54,13))                       0.000     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                   -0.028     0.751
data required time                                                                                          0.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.751
data arrival time                                                                                           1.360
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.609


#Path 69
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[5].Q[0] (dffre at (53,14) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5].D[0] (dffre at (51,14) clocked by sys_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[5].C[0] (dffre at (53,14))                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                    0.029     0.808
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[5].Q[0] (dffre at (53,14)) [clock-to-output]       0.000     0.808
| (intra 'clb' routing)                                                                          0.000     0.808
| (OPIN:376506 side: (RIGHT,) (53,14,0)0))                                                       0.000     0.808
| (CHANY:1337460 L4 length:4 (53,14,0)-> (53,17,0))                                              0.119     0.927
| (CHANX:1059437 L4 length:4 (53,14,0)-> (50,14,0))                                              0.119     1.046
| (IPIN:375485 side: (TOP,) (51,14,0)0))                                                         0.101     1.147
| (intra 'clb' routing)                                                                          0.221     1.367
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5].D[0] (dffre at (51,14))                       0.000     1.367
data arrival time                                                                                          1.367

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5].C[0] (dffre at (51,14))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.367
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.616


#Path 70
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[3] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[19].D[0] (dffre at (53,8) clocked by sys_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (inter-block routing:global net)                                                           0.000     0.779
| (intra 'bram' routing)                                                                     0.000     0.779
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K at (52,8))                                            0.000     0.779
| (primitive 'RS_TDP36K' Tcq_min)                                                            0.143     0.922
DATA_OUT_B2[10]_2.RDATA_B2[3] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     0.922
| (intra 'bram' routing)                                                                     0.000     0.922
| (OPIN:284208 side: (RIGHT,) (52,8,0)0))                                                    0.000     0.922
| (CHANY:1334138 L1 length:1 (52,8,0)-> (52,8,0))                                            0.061     0.983
| (CHANX:1035250 L4 length:4 (53,8,0)-> (56,8,0))                                            0.119     1.102
| (IPIN:284799 side: (TOP,) (53,8,0)0))                                                      0.101     1.202
| (intra 'clb' routing)                                                                      0.066     1.269
VexRiscv._zz_RegFilePlugin_regFile_port0[19].in[0] (.names at (53,8))                        0.000     1.269
| (primitive '.names' combinational delay)                                                   0.099     1.368
VexRiscv._zz_RegFilePlugin_regFile_port0[19].out[0] (.names at (53,8))                       0.000     1.368
| (intra 'clb' routing)                                                                      0.000     1.368
VexRiscv.execute_RS1[19].D[0] (dffre at (53,8))                                              0.000     1.368
data arrival time                                                                                      1.368

clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (inter-block routing:global net)                                                           0.000     0.779
| (intra 'clb' routing)                                                                      0.000     0.779
VexRiscv.execute_RS1[19].C[0] (dffre at (53,8))                                              0.000     0.779
clock uncertainty                                                                            0.000     0.779
cell hold time                                                                              -0.028     0.751
data required time                                                                                     0.751
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.751
data arrival time                                                                                      1.368
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.617


#Path 71
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[16].Q[0] (dffre at (53,12) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16].D[0] (dffre at (53,9) clocked by sys_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[16].C[0] (dffre at (53,12))                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                    0.029     0.808
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[16].Q[0] (dffre at (53,12)) [clock-to-output]      0.000     0.808
| (intra 'clb' routing)                                                                          0.000     0.808
| (OPIN:344235 side: (TOP,) (53,12,0)0))                                                         0.000     0.808
| (CHANX:1051471 L1 length:1 (53,12,0)-> (53,12,0))                                              0.061     0.869
| (CHANY:1334239 L4 length:4 (52,12,0)-> (52,9,0))                                               0.119     0.988
| (CHANX:1039278 L1 length:1 (53,9,0)-> (53,9,0))                                                0.061     1.049
| (IPIN:298394 side: (TOP,) (53,9,0)0))                                                          0.101     1.150
| (intra 'clb' routing)                                                                          0.221     1.370
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16].D[0] (dffre at (53,9))                       0.000     1.370
data arrival time                                                                                          1.370

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16].C[0] (dffre at (53,9))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.370
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.619


#Path 72
Startpoint: VexRiscv.execute_RS1[13].Q[0] (dffre at (54,13) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[22].D[0] (dffre at (53,12) clocked by sys_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_RS1[13].C[0] (dffre at (54,13))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                   0.029     0.808
VexRiscv.execute_RS1[13].Q[0] (dffre at (54,13)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                                         0.000     0.808
| (OPIN:357998 side: (TOP,) (54,13,0)0))                                                        0.000     0.808
| (CHANX:1055439 L4 length:4 (54,13,0)-> (51,13,0))                                             0.119     0.927
| (IPIN:357892 side: (TOP,) (53,13,0)0))                                                        0.101     1.028
| (intra 'clb' routing)                                                                         0.165     1.193
$auto$maccmap.cc:240:synth$7143.C[14].p[0] (adder_carry at (53,13))                             0.000     1.193
| (primitive 'adder_carry' combinational delay)                                                 0.014     1.207
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry at (53,13))                          0.000     1.207
| (intra 'clb' routing)                                                                         0.000     1.207
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry at (53,13))                           0.000     1.207
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.225
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry at (53,13))                          0.000     1.225
| (intra 'clb' routing)                                                                         0.000     1.225
| (OPIN:357869 side: (BOTTOM,) (53,13,0)0))                                                     0.000     1.225
| (IPIN:344286 side: (TOP,) (53,12,0)0))                                                        0.000     1.225
| (intra 'clb' routing)                                                                         0.000     1.225
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry at (53,12))                           0.000     1.225
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.244
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry at (53,12))                          0.000     1.244
| (intra 'clb' routing)                                                                         0.000     1.244
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry at (53,12))                           0.000     1.244
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.262
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry at (53,12))                          0.000     1.262
| (intra 'clb' routing)                                                                         0.000     1.262
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry at (53,12))                           0.000     1.262
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.280
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry at (53,12))                          0.000     1.280
| (intra 'clb' routing)                                                                         0.000     1.280
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry at (53,12))                           0.000     1.280
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.298
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry at (53,12))                          0.000     1.298
| (intra 'clb' routing)                                                                         0.000     1.298
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry at (53,12))                           0.000     1.298
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.316
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry at (53,12))                          0.000     1.316
| (intra 'clb' routing)                                                                         0.000     1.316
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry at (53,12))                           0.000     1.316
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.334
$auto$maccmap.cc:240:synth$7143.C[21].cout[0] (adder_carry at (53,12))                          0.000     1.334
| (intra 'clb' routing)                                                                         0.000     1.334
$auto$maccmap.cc:240:synth$7143.C[22].cin[0] (adder_carry at (53,12))                           0.000     1.334
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.353
$auto$maccmap.cc:240:synth$7143.C[22].cout[0] (adder_carry at (53,12))                          0.000     1.353
| (intra 'clb' routing)                                                                         0.000     1.353
$auto$maccmap.cc:240:synth$7143.C[23].cin[0] (adder_carry at (53,12))                           0.000     1.353
| (primitive 'adder_carry' combinational delay)                                                 0.018     1.371
$auto$maccmap.cc:240:synth$7143.C[23].sumout[0] (adder_carry at (53,12))                        0.000     1.371
| (intra 'clb' routing)                                                                         0.000     1.371
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[22].D[0] (dffre at (53,12))                       0.000     1.371
data arrival time                                                                                         1.371

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[22].C[0] (dffre at (53,12))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.371
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.620


#Path 73
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[21].Q[0] (dffre at (53,12) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21].D[0] (dffre at (51,16) clocked by sys_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[21].C[0] (dffre at (53,12))                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                     0.029     0.808
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[21].Q[0] (dffre at (53,12)) [clock-to-output]       0.000     0.808
| (intra 'clb' routing)                                                                           0.000     0.808
| (OPIN:344250 side: (RIGHT,) (53,12,0)0))                                                        0.000     0.808
| (CHANY:1337348 L4 length:4 (53,12,0)-> (53,15,0))                                               0.119     0.927
| (CHANX:1063527 L4 length:4 (53,15,0)-> (50,15,0))                                               0.119     1.046
| (CHANY:1331748 L1 length:1 (51,16,0)-> (51,16,0))                                               0.061     1.107
| (IPIN:403630 side: (RIGHT,) (51,16,0)0))                                                        0.101     1.208
| (intra 'clb' routing)                                                                           0.165     1.373
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21].D[0] (dffre at (51,16))                       0.000     1.373
data arrival time                                                                                           1.373

clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21].C[0] (dffre at (51,16))                       0.000     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                   -0.028     0.751
data required time                                                                                          0.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.751
data arrival time                                                                                           1.373
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.622


#Path 74
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[6].Q[0] (dffre at (53,14) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6].D[0] (dffre at (51,14) clocked by sys_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[6].C[0] (dffre at (53,14))                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                    0.029     0.808
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[6].Q[0] (dffre at (53,14)) [clock-to-output]       0.000     0.808
| (intra 'clb' routing)                                                                          0.000     0.808
| (OPIN:376509 side: (RIGHT,) (53,14,0)0))                                                       0.000     0.808
| (CHANY:1337435 L1 length:1 (53,14,0)-> (53,14,0))                                              0.061     0.869
| (CHANX:1055383 L4 length:4 (53,13,0)-> (50,13,0))                                              0.119     0.988
| (CHANY:1331636 L4 length:4 (51,14,0)-> (51,17,0))                                              0.119     1.107
| (IPIN:375511 side: (RIGHT,) (51,14,0)0))                                                       0.101     1.208
| (intra 'clb' routing)                                                                          0.167     1.375
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6].D[0] (dffre at (51,14))                       0.000     1.375
data arrival time                                                                                          1.375

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6].C[0] (dffre at (51,14))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.375
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.624


#Path 75
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[24].Q[0] (dffre at (53,11) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24].D[0] (dffre at (51,8) clocked by sys_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[24].C[0] (dffre at (53,11))                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                    0.029     0.808
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[24].Q[0] (dffre at (53,11)) [clock-to-output]      0.000     0.808
| (intra 'clb' routing)                                                                          0.000     0.808
| (OPIN:330623 side: (TOP,) (53,11,0)0))                                                         0.000     0.808
| (CHANX:1047247 L4 length:4 (53,11,0)-> (50,11,0))                                              0.119     0.927
| (CHANX:1047355 L1 length:1 (52,11,0)-> (52,11,0))                                              0.061     0.988
| (CHANY:1331251 L4 length:4 (51,11,0)-> (51,8,0))                                               0.119     1.107
| (IPIN:283782 side: (RIGHT,) (51,8,0)0))                                                        0.101     1.208
| (intra 'clb' routing)                                                                          0.167     1.375
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24].D[0] (dffre at (51,8))                       0.000     1.375
data arrival time                                                                                          1.375

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24].C[0] (dffre at (51,8))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.375
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.624


#Path 76
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[20].Q[0] (dffre at (53,12) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20].D[0] (dffre at (51,16) clocked by sys_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[20].C[0] (dffre at (53,12))                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                     0.029     0.808
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[20].Q[0] (dffre at (53,12)) [clock-to-output]       0.000     0.808
| (intra 'clb' routing)                                                                           0.000     0.808
| (OPIN:344247 side: (RIGHT,) (53,12,0)0))                                                        0.000     0.808
| (CHANY:1337342 L4 length:4 (53,12,0)-> (53,15,0))                                               0.119     0.927
| (CHANX:1063521 L4 length:4 (53,15,0)-> (50,15,0))                                               0.119     1.046
| (CHANY:1331730 L1 length:1 (51,16,0)-> (51,16,0))                                               0.061     1.107
| (IPIN:403621 side: (RIGHT,) (51,16,0)0))                                                        0.101     1.208
| (intra 'clb' routing)                                                                           0.167     1.375
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20].D[0] (dffre at (51,16))                       0.000     1.375
data arrival time                                                                                           1.375

clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20].C[0] (dffre at (51,16))                       0.000     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                   -0.028     0.751
data required time                                                                                          0.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.751
data arrival time                                                                                           1.375
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.624


#Path 77
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[19].Q[0] (dffre at (53,12) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19].D[0] (dffre at (53,8) clocked by sys_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[19].C[0] (dffre at (53,12))                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                    0.029     0.808
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[19].Q[0] (dffre at (53,12)) [clock-to-output]      0.000     0.808
| (intra 'clb' routing)                                                                          0.000     0.808
| (OPIN:344244 side: (RIGHT,) (53,12,0)0))                                                       0.000     0.808
| (CHANY:1337289 L1 length:1 (53,12,0)-> (53,12,0))                                              0.061     0.869
| (CHANX:1047401 L1 length:1 (53,11,0)-> (53,11,0))                                              0.061     0.930
| (CHANY:1334181 L4 length:4 (52,11,0)-> (52,8,0))                                               0.119     1.049
| (CHANX:1035232 L1 length:1 (53,8,0)-> (53,8,0))                                                0.061     1.110
| (IPIN:284791 side: (TOP,) (53,8,0)0))                                                          0.101     1.211
| (intra 'clb' routing)                                                                          0.165     1.376
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19].D[0] (dffre at (53,8))                       0.000     1.376
data arrival time                                                                                          1.376

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19].C[0] (dffre at (53,8))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.376
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.625


#Path 78
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[9] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[9].D[0] (dffre at (54,13) clocked by sys_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (inter-block routing:global net)                                                           0.000     0.779
| (intra 'bram' routing)                                                                     0.000     0.779
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K at (52,8))                                            0.000     0.779
| (primitive 'RS_TDP36K' Tcq_min)                                                            0.050     0.829
DATA_OUT_B2[10]_2.RDATA_B1[9] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     0.829
| (intra 'bram' routing)                                                                     0.000     0.829
| (OPIN:284366 side: (TOP,) (52,10,0)0))                                                     0.000     0.829
| (CHANX:1043322 L4 length:4 (52,10,0)-> (55,10,0))                                          0.119     0.948
| (CHANY:1340194 L4 length:4 (54,11,0)-> (54,14,0))                                          0.119     1.067
| (IPIN:358056 side: (RIGHT,) (54,13,0)0))                                                   0.101     1.167
| (intra 'clb' routing)                                                                      0.066     1.234
VexRiscv._zz_RegFilePlugin_regFile_port0[9].in[0] (.names at (54,13))                        0.000     1.234
| (primitive '.names' combinational delay)                                                   0.144     1.377
VexRiscv._zz_RegFilePlugin_regFile_port0[9].out[0] (.names at (54,13))                       0.000     1.377
| (intra 'clb' routing)                                                                      0.000     1.377
VexRiscv.execute_RS1[9].D[0] (dffre at (54,13))                                              0.000     1.377
data arrival time                                                                                      1.377

clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (inter-block routing:global net)                                                           0.000     0.779
| (intra 'clb' routing)                                                                      0.000     0.779
VexRiscv.execute_RS1[9].C[0] (dffre at (54,13))                                              0.000     0.779
clock uncertainty                                                                            0.000     0.779
cell hold time                                                                              -0.028     0.751
data required time                                                                                     0.751
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.751
data arrival time                                                                                      1.377
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.626


#Path 79
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[1] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[1].D[0] (dffre at (51,14) clocked by sys_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (inter-block routing:global net)                                                           0.000     0.779
| (intra 'bram' routing)                                                                     0.000     0.779
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K at (52,8))                                            0.000     0.779
| (primitive 'RS_TDP36K' Tcq_min)                                                            0.050     0.829
DATA_OUT_B2[10]_2.RDATA_B1[1] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     0.829
| (intra 'bram' routing)                                                                     0.000     0.829
| (OPIN:284358 side: (TOP,) (52,10,0)0))                                                     0.000     0.829
| (CHANX:1043131 L4 length:4 (52,10,0)-> (49,10,0))                                          0.119     0.948
| (CHANY:1331454 L4 length:4 (51,11,0)-> (51,14,0))                                          0.119     1.067
| (IPIN:375518 side: (RIGHT,) (51,14,0)0))                                                   0.101     1.167
| (intra 'clb' routing)                                                                      0.066     1.234
VexRiscv._zz_RegFilePlugin_regFile_port0[1].in[0] (.names at (51,14))                        0.000     1.234
| (primitive '.names' combinational delay)                                                   0.144     1.377
VexRiscv._zz_RegFilePlugin_regFile_port0[1].out[0] (.names at (51,14))                       0.000     1.377
| (intra 'clb' routing)                                                                      0.000     1.377
VexRiscv.execute_RS1[1].D[0] (dffre at (51,14))                                              0.000     1.377
data arrival time                                                                                      1.377

clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (inter-block routing:global net)                                                           0.000     0.779
| (intra 'clb' routing)                                                                      0.000     0.779
VexRiscv.execute_RS1[1].C[0] (dffre at (51,14))                                              0.000     0.779
clock uncertainty                                                                            0.000     0.779
cell hold time                                                                              -0.028     0.751
data required time                                                                                     0.751
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.751
data arrival time                                                                                      1.377
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.626


#Path 80
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[0] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[0].D[0] (dffre at (51,14) clocked by sys_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (inter-block routing:global net)                                                           0.000     0.779
| (intra 'bram' routing)                                                                     0.000     0.779
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K at (52,8))                                            0.000     0.779
| (primitive 'RS_TDP36K' Tcq_min)                                                            0.050     0.829
DATA_OUT_B2[10]_2.RDATA_B1[0] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     0.829
| (intra 'bram' routing)                                                                     0.000     0.829
| (OPIN:284357 side: (TOP,) (52,10,0)0))                                                     0.000     0.829
| (CHANX:1043273 L1 length:1 (52,10,0)-> (52,10,0))                                          0.061     0.890
| (CHANY:1331462 L4 length:4 (51,11,0)-> (51,14,0))                                          0.119     1.009
| (CHANX:1059465 L1 length:1 (51,14,0)-> (51,14,0))                                          0.061     1.070
| (IPIN:375499 side: (TOP,) (51,14,0)0))                                                     0.101     1.170
| (intra 'clb' routing)                                                                      0.066     1.237
VexRiscv._zz_RegFilePlugin_regFile_port0[0].in[0] (.names at (51,14))                       -0.000     1.237
| (primitive '.names' combinational delay)                                                   0.144     1.380
VexRiscv._zz_RegFilePlugin_regFile_port0[0].out[0] (.names at (51,14))                       0.000     1.380
| (intra 'clb' routing)                                                                      0.000     1.380
VexRiscv.execute_RS1[0].D[0] (dffre at (51,14))                                              0.000     1.380
data arrival time                                                                                      1.380

clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (inter-block routing:global net)                                                           0.000     0.779
| (intra 'clb' routing)                                                                      0.000     0.779
VexRiscv.execute_RS1[0].C[0] (dffre at (51,14))                                              0.000     0.779
clock uncertainty                                                                            0.000     0.779
cell hold time                                                                              -0.028     0.751
data required time                                                                                     0.751
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.751
data arrival time                                                                                      1.380
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.629


#Path 81
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[4].Q[0] (dffre at (53,14) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4].D[0] (dffre at (51,16) clocked by sys_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[4].C[0] (dffre at (53,14))                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                    0.029     0.808
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[4].Q[0] (dffre at (53,14)) [clock-to-output]       0.000     0.808
| (intra 'clb' routing)                                                                          0.000     0.808
| (OPIN:376503 side: (RIGHT,) (53,14,0)0))                                                       0.000     0.808
| (CHANY:1337422 L1 length:1 (53,14,0)-> (53,14,0))                                              0.061     0.869
| (CHANX:1059601 L1 length:1 (53,14,0)-> (53,14,0))                                              0.061     0.930
| (CHANY:1334574 L1 length:1 (52,15,0)-> (52,15,0))                                              0.061     0.991
| (CHANX:1063601 L1 length:1 (52,15,0)-> (52,15,0))                                              0.061     1.052
| (CHANY:1331726 L1 length:1 (51,16,0)-> (51,16,0))                                              0.061     1.113
| (IPIN:403619 side: (RIGHT,) (51,16,0)0))                                                       0.101     1.214
| (intra 'clb' routing)                                                                          0.167     1.381
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4].D[0] (dffre at (51,16))                       0.000     1.381
data arrival time                                                                                          1.381

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4].C[0] (dffre at (51,16))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.381
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.630


#Path 82
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[15] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[31].D[0] (dffre at (54,11) clocked by sys_clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.779     0.779
| (inter-block routing:global net)                                                            0.000     0.779
| (intra 'bram' routing)                                                                      0.000     0.779
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K at (52,8))                                             0.000     0.779
| (primitive 'RS_TDP36K' Tcq_min)                                                             0.143     0.922
DATA_OUT_B2[10]_2.RDATA_B2[15] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     0.922
| (intra 'bram' routing)                                                                      0.000     0.922
| (OPIN:284378 side: (RIGHT,) (52,10,0)0))                                                    0.000     0.922
| (CHANY:1334298 L4 length:4 (52,10,0)-> (52,13,0))                                           0.119     1.041
| (CHANX:1047456 L4 length:4 (53,11,0)-> (56,11,0))                                           0.119     1.160
| (IPIN:330807 side: (TOP,) (54,11,0)0))                                                      0.101     1.260
| (intra 'clb' routing)                                                                       0.066     1.327
VexRiscv._zz_RegFilePlugin_regFile_port0[31].in[0] (.names at (54,11))                        0.000     1.327
| (primitive '.names' combinational delay)                                                    0.065     1.391
VexRiscv._zz_RegFilePlugin_regFile_port0[31].out[0] (.names at (54,11))                       0.000     1.391
| (intra 'clb' routing)                                                                       0.000     1.391
VexRiscv.execute_RS1[31].D[0] (dffre at (54,11))                                              0.000     1.391
data arrival time                                                                                       1.391

clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.779     0.779
| (inter-block routing:global net)                                                            0.000     0.779
| (intra 'clb' routing)                                                                       0.000     0.779
VexRiscv.execute_RS1[31].C[0] (dffre at (54,11))                                              0.000     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       1.391
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.641


#Path 83
Startpoint: builder_csr_bankarray_dat_r[6].Q[0] (dffre at (51,16) clocked by sys_clk)
Endpoint  : $abc$45733$lo0.R[0] (dffre at (50,16) clocked by sys_clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                    0.000     0.000
clock source latency                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                       0.779     0.779
| (inter-block routing:global net)                                           0.000     0.779
| (intra 'clb' routing)                                                      0.000     0.779
builder_csr_bankarray_dat_r[6].C[0] (dffre at (51,16))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                0.029     0.808
builder_csr_bankarray_dat_r[6].Q[0] (dffre at (51,16)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                      0.000     0.808
| (OPIN:403570 side: (TOP,) (51,16,0)0))                                     0.000     0.808
| (CHANX:1067610 L1 length:1 (51,16,0)-> (51,16,0))                          0.061     0.869
| (CHANY:1331830 L4 length:4 (51,17,0)-> (51,20,0))                          0.119     0.988
| (CHANX:1075573 L4 length:4 (51,18,0)-> (48,18,0))                          0.119     1.107
| (CHANY:1328781 L4 length:4 (50,18,0)-> (50,15,0))                          0.119     1.226
| (IPIN:403491 side: (RIGHT,) (50,16,0)0))                                   0.101     1.326
| (intra 'clb' routing)                                                      0.066     1.393
$abc$45733$lo0.R[0] (dffre at (50,16))                                       0.000     1.393
data arrival time                                                                      1.393

clock sys_clk (rise edge)                                                    0.000     0.000
clock source latency                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                       0.779     0.779
| (inter-block routing:global net)                                           0.000     0.779
| (intra 'clb' routing)                                                      0.000     0.779
$abc$45733$lo0.C[0] (dffre at (50,16))                                       0.000     0.779
clock uncertainty                                                            0.000     0.779
cell hold time                                                              -0.028     0.751
data required time                                                                     0.751
--------------------------------------------------------------------------------------------
data required time                                                                    -0.751
data arrival time                                                                      1.393
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.642


#Path 84
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[3] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[3].D[0] (dffre at (51,14) clocked by sys_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (inter-block routing:global net)                                                           0.000     0.779
| (intra 'bram' routing)                                                                     0.000     0.779
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K at (52,8))                                            0.000     0.779
| (primitive 'RS_TDP36K' Tcq_min)                                                            0.050     0.829
DATA_OUT_B2[10]_2.RDATA_B1[3] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     0.829
| (intra 'bram' routing)                                                                     0.000     0.829
| (OPIN:284360 side: (TOP,) (52,10,0)0))                                                     0.000     0.829
| (CHANX:1043278 L1 length:1 (52,10,0)-> (52,10,0))                                          0.061     0.890
| (CHANY:1334370 L4 length:4 (52,11,0)-> (52,14,0))                                          0.119     1.009
| (CHANX:1059397 L4 length:4 (52,14,0)-> (49,14,0))                                          0.119     1.128
| (IPIN:375500 side: (TOP,) (51,14,0)0))                                                     0.101     1.228
| (intra 'clb' routing)                                                                      0.066     1.295
VexRiscv._zz_RegFilePlugin_regFile_port0[3].in[0] (.names at (51,14))                        0.000     1.295
| (primitive '.names' combinational delay)                                                   0.099     1.394
VexRiscv._zz_RegFilePlugin_regFile_port0[3].out[0] (.names at (51,14))                       0.000     1.394
| (intra 'clb' routing)                                                                      0.000     1.394
VexRiscv.execute_RS1[3].D[0] (dffre at (51,14))                                              0.000     1.394
data arrival time                                                                                      1.394

clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (inter-block routing:global net)                                                           0.000     0.779
| (intra 'clb' routing)                                                                      0.000     0.779
VexRiscv.execute_RS1[3].C[0] (dffre at (51,14))                                              0.000     0.779
clock uncertainty                                                                            0.000     0.779
cell hold time                                                                              -0.028     0.751
data required time                                                                                     0.751
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.751
data arrival time                                                                                      1.394
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.643


#Path 85
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[13] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[13].D[0] (dffre at (54,13) clocked by sys_clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.779     0.779
| (inter-block routing:global net)                                                            0.000     0.779
| (intra 'bram' routing)                                                                      0.000     0.779
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K at (52,8))                                             0.000     0.779
| (primitive 'RS_TDP36K' Tcq_min)                                                             0.050     0.829
DATA_OUT_B2[10]_2.RDATA_B1[13] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     0.829
| (intra 'bram' routing)                                                                      0.000     0.829
| (OPIN:284370 side: (RIGHT,) (52,10,0)0))                                                    0.000     0.829
| (CHANY:1334282 L4 length:4 (52,10,0)-> (52,13,0))                                           0.119     0.948
| (CHANY:1334450 L1 length:1 (52,13,0)-> (52,13,0))                                           0.061     1.009
| (CHANX:1055578 L4 length:4 (53,13,0)-> (56,13,0))                                           0.119     1.128
| (IPIN:358035 side: (TOP,) (54,13,0)0))                                                      0.101     1.228
| (intra 'clb' routing)                                                                       0.066     1.295
VexRiscv._zz_RegFilePlugin_regFile_port0[13].in[0] (.names at (54,13))                        0.000     1.295
| (primitive '.names' combinational delay)                                                    0.099     1.394
VexRiscv._zz_RegFilePlugin_regFile_port0[13].out[0] (.names at (54,13))                       0.000     1.394
| (intra 'clb' routing)                                                                       0.000     1.394
VexRiscv.execute_RS1[13].D[0] (dffre at (54,13))                                              0.000     1.394
data arrival time                                                                                       1.394

clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.779     0.779
| (inter-block routing:global net)                                                            0.000     0.779
| (intra 'clb' routing)                                                                       0.000     0.779
VexRiscv.execute_RS1[13].C[0] (dffre at (54,13))                                              0.000     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       1.394
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.643


#Path 86
Startpoint: VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28].Q[0] (dffre at (53,10) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[12] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28].C[0] (dffre at (53,10))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                     0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28].Q[0] (dffre at (53,10)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                           0.066     0.874
VexRiscv.lastStageRegFileWrite_payload_data[28].in[0] (.names at (53,10))                         0.000     0.874
| (primitive '.names' combinational delay)                                                        0.144     1.018
VexRiscv.lastStageRegFileWrite_payload_data[28].out[0] (.names at (53,10))                        0.000     1.018
| (intra 'clb' routing)                                                                           0.066     1.084
WDATA_A2[12]_2.in[0] (.names at (53,10))                                                          0.000     1.084
| (primitive '.names' combinational delay)                                                        0.144     1.228
WDATA_A2[12]_2.out[0] (.names at (53,10))                                                         0.000     1.228
| (intra 'clb' routing)                                                                           0.000     1.228
| (OPIN:311988 side: (RIGHT,) (53,10,0)0))                                                        0.000     1.228
| (CHANY:1337017 L4 length:4 (53,10,0)-> (53,7,0))                                                0.119     1.347
| (CHANX:1035067 L4 length:4 (53,8,0)-> (50,8,0))                                                 0.119     1.466
| (IPIN:284386 side: (TOP,) (52,8,0)0))                                                           0.101     1.566
| (intra 'bram' routing)                                                                          0.000     1.566
DATA_OUT_B2[10]_2.WDATA_A2[12] (RS_TDP36K at (52,8))                                              0.000     1.566
data arrival time                                                                                           1.566

clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'bram' routing)                                                                          0.000     0.779
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K at (52,8))                                                 0.000     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                    0.144     0.924
data required time                                                                                          0.924
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.924
data arrival time                                                                                           1.566
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.643


#Path 87
Startpoint: VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30].Q[0] (dffre at (54,11) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[14] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30].C[0] (dffre at (54,11))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                     0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30].Q[0] (dffre at (54,11)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                           0.066     0.874
VexRiscv.lastStageRegFileWrite_payload_data[30].in[0] (.names at (54,11))                         0.000     0.874
| (primitive '.names' combinational delay)                                                        0.144     1.018
VexRiscv.lastStageRegFileWrite_payload_data[30].out[0] (.names at (54,11))                        0.000     1.018
| (intra 'clb' routing)                                                                           0.066     1.084
WDATA_A2[14]_2.in[0] (.names at (54,11))                                                          0.000     1.084
| (primitive '.names' combinational delay)                                                        0.144     1.228
WDATA_A2[14]_2.out[0] (.names at (54,11))                                                         0.000     1.228
| (intra 'clb' routing)                                                                           0.000     1.228
| (OPIN:330780 side: (TOP,) (54,11,0)0))                                                          0.000     1.228
| (CHANX:1047323 L4 length:4 (54,11,0)-> (51,11,0))                                               0.119     1.347
| (CHANY:1334177 L4 length:4 (52,11,0)-> (52,8,0))                                                0.119     1.466
| (IPIN:284427 side: (RIGHT,) (52,8,0)0))                                                         0.101     1.566
| (intra 'bram' routing)                                                                          0.000     1.566
DATA_OUT_B2[10]_2.WDATA_A2[14] (RS_TDP36K at (52,8))                                              0.000     1.566
data arrival time                                                                                           1.566

clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'bram' routing)                                                                          0.000     0.779
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K at (52,8))                                                 0.000     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                    0.144     0.924
data required time                                                                                          0.924
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.924
data arrival time                                                                                           1.566
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.643


#Path 88
Startpoint: VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16].Q[0] (dffre at (53,9) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[0] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16].C[0] (dffre at (53,9))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                    0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16].Q[0] (dffre at (53,9)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                          0.066     0.874
VexRiscv.lastStageRegFileWrite_payload_data[16].in[0] (.names at (53,9))                         0.000     0.874
| (primitive '.names' combinational delay)                                                       0.144     1.018
VexRiscv.lastStageRegFileWrite_payload_data[16].out[0] (.names at (53,9))                        0.000     1.018
| (intra 'clb' routing)                                                                          0.066     1.084
WDATA_A2[0]_2.in[0] (.names at (53,9))                                                           0.000     1.084
| (primitive '.names' combinational delay)                                                       0.154     1.239
WDATA_A2[0]_2.out[0] (.names at (53,9))                                                          0.000     1.239
| (intra 'clb' routing)                                                                          0.000     1.239
| (OPIN:298365 side: (TOP,) (53,9,0)0))                                                          0.000     1.239
| (CHANX:1039275 L1 length:1 (53,9,0)-> (53,9,0))                                                0.061     1.300
| (CHANY:1334051 L4 length:4 (52,9,0)-> (52,6,0))                                                0.119     1.419
| (CHANX:1035159 L1 length:1 (52,8,0)-> (52,8,0))                                                0.061     1.480
| (IPIN:284388 side: (TOP,) (52,8,0)0))                                                          0.101     1.580
| (intra 'bram' routing)                                                                         0.000     1.580
DATA_OUT_B2[10]_2.WDATA_A2[0] (RS_TDP36K at (52,8))                                              0.000     1.580
data arrival time                                                                                          1.580

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'bram' routing)                                                                         0.000     0.779
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K at (52,8))                                                0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                   0.144     0.924
data required time                                                                                         0.924
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.924
data arrival time                                                                                          1.580
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.657


#Path 89
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[4] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[20].D[0] (dffre at (53,8) clocked by sys_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (inter-block routing:global net)                                                           0.000     0.779
| (intra 'bram' routing)                                                                     0.000     0.779
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K at (52,8))                                            0.000     0.779
| (primitive 'RS_TDP36K' Tcq_min)                                                            0.143     0.922
DATA_OUT_B2[10]_2.RDATA_B2[4] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     0.922
| (intra 'bram' routing)                                                                     0.000     0.922
| (OPIN:284209 side: (RIGHT,) (52,8,0)0))                                                    0.000     0.922
| (CHANY:1334140 L1 length:1 (52,8,0)-> (52,8,0))                                            0.061     0.983
| (CHANX:1035248 L4 length:4 (53,8,0)-> (56,8,0))                                            0.119     1.102
| (IPIN:284795 side: (TOP,) (53,8,0)0))                                                      0.101     1.202
| (intra 'clb' routing)                                                                      0.066     1.269
VexRiscv._zz_RegFilePlugin_regFile_port0[20].in[0] (.names at (53,8))                        0.000     1.269
| (primitive '.names' combinational delay)                                                   0.144     1.412
VexRiscv._zz_RegFilePlugin_regFile_port0[20].out[0] (.names at (53,8))                       0.000     1.412
| (intra 'clb' routing)                                                                      0.000     1.412
VexRiscv.execute_RS1[20].D[0] (dffre at (53,8))                                              0.000     1.412
data arrival time                                                                                      1.412

clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (inter-block routing:global net)                                                           0.000     0.779
| (intra 'clb' routing)                                                                      0.000     0.779
VexRiscv.execute_RS1[20].C[0] (dffre at (53,8))                                              0.000     0.779
clock uncertainty                                                                            0.000     0.779
cell hold time                                                                              -0.028     0.751
data required time                                                                                     0.751
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.751
data arrival time                                                                                      1.412
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.661


#Path 90
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[26].Q[0] (dffre at (53,11) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26].D[0] (dffre at (53,10) clocked by sys_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[26].C[0] (dffre at (53,11))                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                     0.029     0.808
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[26].Q[0] (dffre at (53,11)) [clock-to-output]       0.000     0.808
| (intra 'clb' routing)                                                                           0.000     0.808
| (OPIN:330629 side: (TOP,) (53,11,0)0))                                                          0.000     0.808
| (CHANX:1047450 L4 length:4 (53,11,0)-> (56,11,0))                                               0.119     0.927
| (CHANY:1337087 L4 length:4 (53,11,0)-> (53,8,0))                                                0.119     1.046
| (CHANY:1337163 L1 length:1 (53,10,0)-> (53,10,0))                                               0.061     1.107
| (IPIN:312032 side: (RIGHT,) (53,10,0)0))                                                        0.101     1.208
| (intra 'clb' routing)                                                                           0.210     1.417
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26].D[0] (dffre at (53,10))                       0.000     1.417
data arrival time                                                                                           1.417

clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26].C[0] (dffre at (53,10))                       0.000     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                   -0.028     0.751
data required time                                                                                          0.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.751
data arrival time                                                                                           1.417
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.667


#Path 91
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[11].Q[0] (dffre at (53,13) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11].D[0] (dffre at (51,10) clocked by sys_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[11].C[0] (dffre at (53,13))                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                     0.029     0.808
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[11].Q[0] (dffre at (53,13)) [clock-to-output]       0.000     0.808
| (intra 'clb' routing)                                                                           0.000     0.808
| (OPIN:357856 side: (RIGHT,) (53,13,0)0))                                                        0.000     0.808
| (CHANY:1337193 L4 length:4 (53,13,0)-> (53,10,0))                                               0.119     0.927
| (CHANX:1039113 L4 length:4 (53,9,0)-> (50,9,0))                                                 0.119     1.046
| (CHANY:1331338 L1 length:1 (51,10,0)-> (51,10,0))                                               0.061     1.107
| (IPIN:311881 side: (RIGHT,) (51,10,0)0))                                                        0.101     1.208
| (intra 'clb' routing)                                                                           0.210     1.417
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11].D[0] (dffre at (51,10))                       0.000     1.417
data arrival time                                                                                           1.417

clock sys_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                              0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                            0.779     0.779
| (inter-block routing:global net)                                                                0.000     0.779
| (intra 'clb' routing)                                                                           0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11].C[0] (dffre at (51,10))                       0.000     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                   -0.028     0.751
data required time                                                                                          0.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.751
data arrival time                                                                                           1.417
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.667


#Path 92
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[14] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[14].D[0] (dffre at (54,13) clocked by sys_clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.779     0.779
| (inter-block routing:global net)                                                            0.000     0.779
| (intra 'bram' routing)                                                                      0.000     0.779
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K at (52,8))                                             0.000     0.779
| (primitive 'RS_TDP36K' Tcq_min)                                                             0.050     0.829
DATA_OUT_B2[10]_2.RDATA_B1[14] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     0.829
| (intra 'bram' routing)                                                                      0.000     0.829
| (OPIN:284371 side: (RIGHT,) (52,10,0)0))                                                    0.000     0.829
| (CHANY:1334300 L4 length:4 (52,10,0)-> (52,13,0))                                           0.119     0.948
| (CHANY:1334440 L1 length:1 (52,13,0)-> (52,13,0))                                           0.061     1.009
| (CHANX:1055588 L4 length:4 (53,13,0)-> (56,13,0))                                           0.119     1.128
| (CHANX:1055612 L1 length:1 (54,13,0)-> (54,13,0))                                           0.061     1.189
| (IPIN:358032 side: (TOP,) (54,13,0)0))                                                      0.101     1.289
| (intra 'clb' routing)                                                                       0.066     1.356
VexRiscv._zz_RegFilePlugin_regFile_port0[14].in[0] (.names at (54,13))                        0.000     1.356
| (primitive '.names' combinational delay)                                                    0.065     1.420
VexRiscv._zz_RegFilePlugin_regFile_port0[14].out[0] (.names at (54,13))                       0.000     1.420
| (intra 'clb' routing)                                                                       0.000     1.420
VexRiscv.execute_RS1[14].D[0] (dffre at (54,13))                                              0.000     1.420
data arrival time                                                                                       1.420

clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.779     0.779
| (inter-block routing:global net)                                                            0.000     0.779
| (intra 'clb' routing)                                                                       0.000     0.779
VexRiscv.execute_RS1[14].C[0] (dffre at (54,13))                                              0.000     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       1.420
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.670


#Path 93
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[0] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[16].D[0] (dffre at (53,8) clocked by sys_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (inter-block routing:global net)                                                           0.000     0.779
| (intra 'bram' routing)                                                                     0.000     0.779
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K at (52,8))                                            0.000     0.779
| (primitive 'RS_TDP36K' Tcq_min)                                                            0.143     0.922
DATA_OUT_B2[10]_2.RDATA_B2[0] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     0.922
| (intra 'bram' routing)                                                                     0.000     0.922
| (OPIN:284205 side: (RIGHT,) (52,8,0)0))                                                    0.000     0.922
| (CHANY:1334132 L1 length:1 (52,8,0)-> (52,8,0))                                            0.061     0.983
| (CHANX:1035256 L4 length:4 (53,8,0)-> (56,8,0))                                            0.119     1.102
| (IPIN:284787 side: (TOP,) (53,8,0)0))                                                      0.101     1.202
| (intra 'clb' routing)                                                                      0.066     1.269
VexRiscv._zz_RegFilePlugin_regFile_port0[16].in[0] (.names at (53,8))                        0.000     1.269
| (primitive '.names' combinational delay)                                                   0.154     1.423
VexRiscv._zz_RegFilePlugin_regFile_port0[16].out[0] (.names at (53,8))                       0.000     1.423
| (intra 'clb' routing)                                                                      0.000     1.423
VexRiscv.execute_RS1[16].D[0] (dffre at (53,8))                                              0.000     1.423
data arrival time                                                                                      1.423

clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (inter-block routing:global net)                                                           0.000     0.779
| (intra 'clb' routing)                                                                      0.000     0.779
VexRiscv.execute_RS1[16].C[0] (dffre at (53,8))                                              0.000     0.779
clock uncertainty                                                                            0.000     0.779
cell hold time                                                                              -0.028     0.751
data required time                                                                                     0.751
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.751
data arrival time                                                                                      1.423
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.672


#Path 94
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[2] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[18].D[0] (dffre at (53,8) clocked by sys_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (inter-block routing:global net)                                                           0.000     0.779
| (intra 'bram' routing)                                                                     0.000     0.779
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K at (52,8))                                            0.000     0.779
| (primitive 'RS_TDP36K' Tcq_min)                                                            0.143     0.922
DATA_OUT_B2[10]_2.RDATA_B2[2] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     0.922
| (intra 'bram' routing)                                                                     0.000     0.922
| (OPIN:284207 side: (RIGHT,) (52,8,0)0))                                                    0.000     0.922
| (CHANY:1334152 L4 length:4 (52,8,0)-> (52,11,0))                                           0.119     1.041
| (CHANX:1035208 L1 length:1 (53,8,0)-> (53,8,0))                                            0.061     1.102
| (IPIN:284779 side: (TOP,) (53,8,0)0))                                                      0.101     1.202
| (intra 'clb' routing)                                                                      0.066     1.269
VexRiscv._zz_RegFilePlugin_regFile_port0[18].in[0] (.names at (53,8))                       -0.000     1.269
| (primitive '.names' combinational delay)                                                   0.154     1.423
VexRiscv._zz_RegFilePlugin_regFile_port0[18].out[0] (.names at (53,8))                       0.000     1.423
| (intra 'clb' routing)                                                                      0.000     1.423
VexRiscv.execute_RS1[18].D[0] (dffre at (53,8))                                              0.000     1.423
data arrival time                                                                                      1.423

clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (inter-block routing:global net)                                                           0.000     0.779
| (intra 'clb' routing)                                                                      0.000     0.779
VexRiscv.execute_RS1[18].C[0] (dffre at (53,8))                                              0.000     0.779
clock uncertainty                                                                            0.000     0.779
cell hold time                                                                              -0.028     0.751
data required time                                                                                     0.751
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.751
data arrival time                                                                                      1.423
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.672


#Path 95
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[7] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[23].D[0] (dffre at (53,10) clocked by sys_clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.779     0.779
| (inter-block routing:global net)                                                            0.000     0.779
| (intra 'bram' routing)                                                                      0.000     0.779
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K at (52,8))                                             0.000     0.779
| (primitive 'RS_TDP36K' Tcq_min)                                                             0.143     0.922
DATA_OUT_B2[10]_2.RDATA_B2[7] (RS_TDP36K at (52,8)) [clock-to-output]                         0.000     0.922
| (intra 'bram' routing)                                                                      0.000     0.922
| (OPIN:284352 side: (RIGHT,) (52,9,0)0))                                                     0.000     0.922
| (CHANY:1334246 L4 length:4 (52,9,0)-> (52,12,0))                                            0.119     1.041
| (CHANX:1043364 L1 length:1 (53,10,0)-> (53,10,0))                                           0.061     1.102
| (CHANY:1337187 L1 length:1 (53,10,0)-> (53,10,0))                                           0.061     1.163
| (IPIN:312044 side: (RIGHT,) (53,10,0)0))                                                    0.101     1.263
| (intra 'clb' routing)                                                                       0.066     1.330
VexRiscv._zz_RegFilePlugin_regFile_port0[23].in[0] (.names at (53,10))                        0.000     1.330
| (primitive '.names' combinational delay)                                                    0.099     1.429
VexRiscv._zz_RegFilePlugin_regFile_port0[23].out[0] (.names at (53,10))                       0.000     1.429
| (intra 'clb' routing)                                                                       0.000     1.429
VexRiscv.execute_RS1[23].D[0] (dffre at (53,10))                                              0.000     1.429
data arrival time                                                                                       1.429

clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.779     0.779
| (inter-block routing:global net)                                                            0.000     0.779
| (intra 'clb' routing)                                                                       0.000     0.779
VexRiscv.execute_RS1[23].C[0] (dffre at (53,10))                                              0.000     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       1.429
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.678


#Path 96
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[5] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[21].D[0] (dffre at (53,8) clocked by sys_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (inter-block routing:global net)                                                           0.000     0.779
| (intra 'bram' routing)                                                                     0.000     0.779
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K at (52,8))                                            0.000     0.779
| (primitive 'RS_TDP36K' Tcq_min)                                                            0.143     0.922
DATA_OUT_B2[10]_2.RDATA_B2[5] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     0.922
| (intra 'bram' routing)                                                                     0.000     0.922
| (OPIN:284210 side: (RIGHT,) (52,8,0)0))                                                    0.000     0.922
| (CHANY:1334143 L1 length:1 (52,8,0)-> (52,8,0))                                            0.061     0.983
| (CHANX:1031168 L1 length:1 (53,7,0)-> (53,7,0))                                            0.061     1.044
| (CHANY:1337072 L4 length:4 (53,8,0)-> (53,11,0))                                           0.119     1.163
| (IPIN:284807 side: (RIGHT,) (53,8,0)0))                                                    0.101     1.263
| (intra 'clb' routing)                                                                      0.066     1.330
VexRiscv._zz_RegFilePlugin_regFile_port0[21].in[0] (.names at (53,8))                        0.000     1.330
| (primitive '.names' combinational delay)                                                   0.101     1.431
VexRiscv._zz_RegFilePlugin_regFile_port0[21].out[0] (.names at (53,8))                       0.000     1.431
| (intra 'clb' routing)                                                                      0.000     1.431
VexRiscv.execute_RS1[21].D[0] (dffre at (53,8))                                              0.000     1.431
data arrival time                                                                                      1.431

clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (inter-block routing:global net)                                                           0.000     0.779
| (intra 'clb' routing)                                                                      0.000     0.779
VexRiscv.execute_RS1[21].C[0] (dffre at (53,8))                                              0.000     0.779
clock uncertainty                                                                            0.000     0.779
cell hold time                                                                              -0.028     0.751
data required time                                                                                     0.751
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.751
data arrival time                                                                                      1.431
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.680


#Path 97
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[17].Q[0] (dffre at (53,12) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17].D[0] (dffre at (51,8) clocked by sys_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[17].C[0] (dffre at (53,12))                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                    0.029     0.808
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[17].Q[0] (dffre at (53,12)) [clock-to-output]      0.000     0.808
| (intra 'clb' routing)                                                                          0.000     0.808
| (OPIN:344238 side: (TOP,) (53,12,0)0))                                                         0.000     0.808
| (CHANX:1051317 L4 length:4 (53,12,0)-> (50,12,0))                                              0.119     0.927
| (CHANY:1328401 L4 length:4 (50,12,0)-> (50,9,0))                                               0.119     1.046
| (CHANX:1035122 L4 length:4 (51,8,0)-> (54,8,0))                                                0.119     1.165
| (IPIN:283759 side: (TOP,) (51,8,0)0))                                                          0.101     1.266
| (intra 'clb' routing)                                                                          0.165     1.431
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17].D[0] (dffre at (51,8))                       0.000     1.431
data arrival time                                                                                          1.431

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17].C[0] (dffre at (51,8))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.431
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.680


#Path 98
Startpoint: VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19].Q[0] (dffre at (53,8) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[3] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19].C[0] (dffre at (53,8))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                    0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19].Q[0] (dffre at (53,8)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                          0.066     0.874
VexRiscv.lastStageRegFileWrite_payload_data[19].in[0] (.names at (53,8))                         0.000     0.874
| (primitive '.names' combinational delay)                                                       0.065     0.939
VexRiscv.lastStageRegFileWrite_payload_data[19].out[0] (.names at (53,8))                        0.000     0.939
| (intra 'clb' routing)                                                                          0.000     0.939
| (OPIN:284771 side: (RIGHT,) (53,8,0)0))                                                        0.000     0.939
| (CHANY:1337046 L1 length:1 (53,8,0)-> (53,8,0))                                                0.061     1.000
| (IPIN:284830 side: (RIGHT,) (53,8,0)0))                                                        0.101     1.101
| (intra 'clb' routing)                                                                          0.066     1.167
WDATA_A2[3]_2.in[0] (.names at (53,8))                                                           0.000     1.167
| (primitive '.names' combinational delay)                                                       0.099     1.266
WDATA_A2[3]_2.out[0] (.names at (53,8))                                                          0.000     1.266
| (intra 'clb' routing)                                                                          0.000     1.266
| (OPIN:284770 side: (RIGHT,) (53,8,0)0))                                                        0.000     1.266
| (CHANY:1337076 L4 length:4 (53,8,0)-> (53,11,0))                                               0.119     1.385
| (CHANX:1035053 L4 length:4 (53,8,0)-> (50,8,0))                                                0.119     1.504
| (IPIN:284398 side: (TOP,) (52,8,0)0))                                                          0.101     1.605
| (intra 'bram' routing)                                                                         0.000     1.605
DATA_OUT_B2[10]_2.WDATA_A2[3] (RS_TDP36K at (52,8))                                              0.000     1.605
data arrival time                                                                                          1.605

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'bram' routing)                                                                         0.000     0.779
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K at (52,8))                                                0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                   0.144     0.924
data required time                                                                                         0.924
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.924
data arrival time                                                                                          1.605
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.681


#Path 99
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[8].Q[0] (dffre at (53,13) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8].D[0] (dffre at (51,10) clocked by sys_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[8].C[0] (dffre at (53,13))                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                    0.029     0.808
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[8].Q[0] (dffre at (53,13)) [clock-to-output]       0.000     0.808
| (intra 'clb' routing)                                                                          0.000     0.808
| (OPIN:357847 side: (TOP,) (53,13,0)0))                                                         0.000     0.808
| (CHANX:1055391 L4 length:4 (53,13,0)-> (50,13,0))                                              0.119     0.927
| (CHANX:1055405 L1 length:1 (51,13,0)-> (51,13,0))                                              0.061     0.988
| (CHANY:1328481 L4 length:4 (50,13,0)-> (50,10,0))                                              0.119     1.107
| (CHANX:1043220 L1 length:1 (51,10,0)-> (51,10,0))                                              0.061     1.168
| (IPIN:311874 side: (TOP,) (51,10,0)0))                                                         0.101     1.269
| (intra 'clb' routing)                                                                          0.165     1.434
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8].D[0] (dffre at (51,10))                       0.000     1.434
data arrival time                                                                                          1.434

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8].C[0] (dffre at (51,10))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.434
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.683


#Path 100
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[12] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[12].D[0] (dffre at (54,13) clocked by sys_clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.779     0.779
| (inter-block routing:global net)                                                            0.000     0.779
| (intra 'bram' routing)                                                                      0.000     0.779
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K at (52,8))                                             0.000     0.779
| (primitive 'RS_TDP36K' Tcq_min)                                                             0.050     0.829
DATA_OUT_B2[10]_2.RDATA_B1[12] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     0.829
| (intra 'bram' routing)                                                                      0.000     0.829
| (OPIN:284369 side: (RIGHT,) (52,10,0)0))                                                    0.000     0.829
| (CHANY:1334280 L4 length:4 (52,10,0)-> (52,13,0))                                           0.119     0.948
| (CHANY:1334444 L1 length:1 (52,13,0)-> (52,13,0))                                           0.061     1.009
| (CHANX:1055584 L4 length:4 (53,13,0)-> (56,13,0))                                           0.119     1.128
| (IPIN:358039 side: (TOP,) (54,13,0)0))                                                      0.101     1.228
| (intra 'clb' routing)                                                                       0.066     1.295
VexRiscv._zz_RegFilePlugin_regFile_port0[12].in[0] (.names at (54,13))                        0.000     1.295
| (primitive '.names' combinational delay)                                                    0.144     1.438
VexRiscv._zz_RegFilePlugin_regFile_port0[12].out[0] (.names at (54,13))                       0.000     1.438
| (intra 'clb' routing)                                                                       0.000     1.438
VexRiscv.execute_RS1[12].D[0] (dffre at (54,13))                                              0.000     1.438
data arrival time                                                                                       1.438

clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.779     0.779
| (inter-block routing:global net)                                                            0.000     0.779
| (intra 'clb' routing)                                                                       0.000     0.779
VexRiscv.execute_RS1[12].C[0] (dffre at (54,13))                                              0.000     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       1.438
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.687


#End of timing report
