

================================================================
== Vitis HLS Report for 'norm1_Pipeline_L8_L9_L10'
================================================================
* Date:           Sat Jan 25 18:22:25 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       norm1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    67141|    67141|  0.671 ms|  0.671 ms|  67069|  67069|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- L8_L9_L10  |    67139|    67139|        73|          1|          1|  67068|       yes|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 74


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 74
* Pipeline : 1
  Pipeline-0 : II = 1, D = 74, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:95]   --->   Operation 76 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:92]   --->   Operation 77 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%indvar_flatten33 = alloca i32 1"   --->   Operation 78 'alloca' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89]   --->   Operation 79 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%indvar_flatten44 = alloca i32 1"   --->   Operation 80 'alloca' 'indvar_flatten44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln89_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln89"   --->   Operation 81 'read' 'sext_ln89_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln89_cast = sext i62 %sext_ln89_read"   --->   Operation 82 'sext' 'sext_ln89_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_3, void @empty_10, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten44"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln89 = store i7 2, i7 %i" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89]   --->   Operation 85 'store' 'store_ln89' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 86 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten33"   --->   Operation 86 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 87 [1/1] (0.42ns)   --->   "%store_ln92 = store i5 0, i5 %x" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:92]   --->   Operation 87 'store' 'store_ln92' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 88 [1/1] (0.42ns)   --->   "%store_ln95 = store i5 0, i5 %y" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:95]   --->   Operation 88 'store' 'store_ln95' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void %L11"   --->   Operation 89 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.40>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%indvar_flatten44_load = load i17 %indvar_flatten44" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89]   --->   Operation 90 'load' 'indvar_flatten44_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.86ns)   --->   "%icmp_ln89 = icmp_eq  i17 %indvar_flatten44_load, i17 67068" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89]   --->   Operation 92 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.86ns)   --->   "%add_ln89 = add i17 %indvar_flatten44_load, i17 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89]   --->   Operation 93 'add' 'add_ln89' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %for.inc202, void %L12.exitStub" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89]   --->   Operation 94 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%y_load = load i5 %y" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:95]   --->   Operation 95 'load' 'y_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%x_load = load i5 %x" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89]   --->   Operation 96 'load' 'x_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%indvar_flatten33_load = load i10 %indvar_flatten33" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:92]   --->   Operation 97 'load' 'indvar_flatten33_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.78ns)   --->   "%icmp_ln92 = icmp_eq  i10 %indvar_flatten33_load, i10 729" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:92]   --->   Operation 98 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln89)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.41ns)   --->   "%select_ln89 = select i1 %icmp_ln92, i5 0, i5 %x_load" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89]   --->   Operation 99 'select' 'select_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln89)   --->   "%xor_ln89 = xor i1 %icmp_ln92, i1 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89]   --->   Operation 100 'xor' 'xor_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.78ns)   --->   "%icmp_ln95 = icmp_eq  i5 %y_load, i5 27" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:95]   --->   Operation 101 'icmp' 'icmp_ln95' <Predicate = (!icmp_ln89)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln89 = and i1 %icmp_ln95, i1 %xor_ln89" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89]   --->   Operation 102 'and' 'and_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.78ns)   --->   "%add_ln92 = add i5 %select_ln89, i5 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:92]   --->   Operation 103 'add' 'add_ln92' <Predicate = (!icmp_ln89)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln92)   --->   "%or_ln92 = or i1 %and_ln89, i1 %icmp_ln92" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:92]   --->   Operation 104 'or' 'or_ln92' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln92 = select i1 %or_ln92, i5 0, i5 %y_load" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:92]   --->   Operation 105 'select' 'select_ln92' <Predicate = (!icmp_ln89)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.41ns)   --->   "%select_ln92_1 = select i1 %and_ln89, i5 %add_ln92, i5 %select_ln89" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:92]   --->   Operation 106 'select' 'select_ln92_1' <Predicate = (!icmp_ln89)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i5 %select_ln92_1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 107 'zext' 'zext_ln100' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 108 [3/3] (0.99ns) (grouped into DSP with root node add_ln100)   --->   "%mul_ln100 = mul i10 %zext_ln100, i10 27" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 108 'mul' 'mul_ln100' <Predicate = (!icmp_ln89)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 109 [1/1] (0.78ns)   --->   "%add_ln95 = add i5 %select_ln92, i5 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:95]   --->   Operation 109 'add' 'add_ln95' <Predicate = (!icmp_ln89)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.78ns)   --->   "%add_ln92_1 = add i10 %indvar_flatten33_load, i10 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:92]   --->   Operation 110 'add' 'add_ln92_1' <Predicate = (!icmp_ln89)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.40ns)   --->   "%select_ln92_2 = select i1 %icmp_ln92, i10 1, i10 %add_ln92_1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:92]   --->   Operation 111 'select' 'select_ln92_2' <Predicate = (!icmp_ln89)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.42ns)   --->   "%store_ln89 = store i17 %add_ln89, i17 %indvar_flatten44" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89]   --->   Operation 112 'store' 'store_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.42>
ST_2 : Operation 113 [1/1] (0.42ns)   --->   "%store_ln92 = store i10 %select_ln92_2, i10 %indvar_flatten33" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:92]   --->   Operation 113 'store' 'store_ln92' <Predicate = (!icmp_ln89)> <Delay = 0.42>
ST_2 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln92 = store i5 %select_ln92_1, i5 %x" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:92]   --->   Operation 114 'store' 'store_ln92' <Predicate = (!icmp_ln89)> <Delay = 0.42>
ST_2 : Operation 115 [1/1] (0.42ns)   --->   "%store_ln95 = store i5 %add_ln95, i5 %y" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:95]   --->   Operation 115 'store' 'store_ln95' <Predicate = (!icmp_ln89)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 116 [2/3] (0.99ns) (grouped into DSP with root node add_ln100)   --->   "%mul_ln100 = mul i10 %zext_ln100, i10 27" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 116 'mul' 'mul_ln100' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 117 [1/3] (0.00ns) (grouped into DSP with root node add_ln100)   --->   "%mul_ln100 = mul i10 %zext_ln100, i10 27" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 117 'mul' 'mul_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i5 %select_ln92" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 118 'zext' 'zext_ln100_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln100 = add i10 %mul_ln100, i10 %zext_ln100_1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 119 'add' 'add_ln100' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.88>
ST_5 : Operation 120 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln100 = add i10 %mul_ln100, i10 %zext_ln100_1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 120 'add' 'add_ln100' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln100_2 = zext i10 %add_ln100" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 121 'zext' 'zext_ln100_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%inp_image_addr = getelementptr i32 %inp_image, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 122 'getelementptr' 'inp_image_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%inp_image_1_addr = getelementptr i32 %inp_image_1, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 123 'getelementptr' 'inp_image_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%inp_image_2_addr = getelementptr i32 %inp_image_2, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 124 'getelementptr' 'inp_image_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%inp_image_3_addr = getelementptr i32 %inp_image_3, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 125 'getelementptr' 'inp_image_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%inp_image_4_addr = getelementptr i32 %inp_image_4, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 126 'getelementptr' 'inp_image_4_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%inp_image_5_addr = getelementptr i32 %inp_image_5, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 127 'getelementptr' 'inp_image_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%inp_image_6_addr = getelementptr i32 %inp_image_6, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 128 'getelementptr' 'inp_image_6_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%inp_image_7_addr = getelementptr i32 %inp_image_7, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 129 'getelementptr' 'inp_image_7_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%inp_image_8_addr = getelementptr i32 %inp_image_8, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 130 'getelementptr' 'inp_image_8_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%inp_image_9_addr = getelementptr i32 %inp_image_9, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 131 'getelementptr' 'inp_image_9_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%inp_image_10_addr = getelementptr i32 %inp_image_10, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 132 'getelementptr' 'inp_image_10_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%inp_image_11_addr = getelementptr i32 %inp_image_11, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 133 'getelementptr' 'inp_image_11_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%inp_image_12_addr = getelementptr i32 %inp_image_12, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 134 'getelementptr' 'inp_image_12_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%inp_image_13_addr = getelementptr i32 %inp_image_13, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 135 'getelementptr' 'inp_image_13_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%inp_image_14_addr = getelementptr i32 %inp_image_14, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 136 'getelementptr' 'inp_image_14_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%inp_image_15_addr = getelementptr i32 %inp_image_15, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 137 'getelementptr' 'inp_image_15_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%inp_image_16_addr = getelementptr i32 %inp_image_16, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 138 'getelementptr' 'inp_image_16_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%inp_image_17_addr = getelementptr i32 %inp_image_17, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 139 'getelementptr' 'inp_image_17_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%inp_image_18_addr = getelementptr i32 %inp_image_18, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 140 'getelementptr' 'inp_image_18_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%inp_image_19_addr = getelementptr i32 %inp_image_19, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 141 'getelementptr' 'inp_image_19_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%inp_image_20_addr = getelementptr i32 %inp_image_20, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 142 'getelementptr' 'inp_image_20_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%inp_image_21_addr = getelementptr i32 %inp_image_21, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 143 'getelementptr' 'inp_image_21_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%inp_image_22_addr = getelementptr i32 %inp_image_22, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 144 'getelementptr' 'inp_image_22_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%inp_image_23_addr = getelementptr i32 %inp_image_23, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 145 'getelementptr' 'inp_image_23_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%inp_image_24_addr = getelementptr i32 %inp_image_24, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 146 'getelementptr' 'inp_image_24_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%inp_image_25_addr = getelementptr i32 %inp_image_25, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 147 'getelementptr' 'inp_image_25_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%inp_image_26_addr = getelementptr i32 %inp_image_26, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 148 'getelementptr' 'inp_image_26_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%inp_image_27_addr = getelementptr i32 %inp_image_27, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 149 'getelementptr' 'inp_image_27_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%inp_image_28_addr = getelementptr i32 %inp_image_28, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 150 'getelementptr' 'inp_image_28_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%inp_image_29_addr = getelementptr i32 %inp_image_29, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 151 'getelementptr' 'inp_image_29_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%inp_image_30_addr = getelementptr i32 %inp_image_30, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 152 'getelementptr' 'inp_image_30_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%inp_image_31_addr = getelementptr i32 %inp_image_31, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 153 'getelementptr' 'inp_image_31_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%inp_image_32_addr = getelementptr i32 %inp_image_32, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 154 'getelementptr' 'inp_image_32_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%inp_image_33_addr = getelementptr i32 %inp_image_33, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 155 'getelementptr' 'inp_image_33_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%inp_image_34_addr = getelementptr i32 %inp_image_34, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 156 'getelementptr' 'inp_image_34_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%inp_image_35_addr = getelementptr i32 %inp_image_35, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 157 'getelementptr' 'inp_image_35_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%inp_image_36_addr = getelementptr i32 %inp_image_36, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 158 'getelementptr' 'inp_image_36_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%inp_image_37_addr = getelementptr i32 %inp_image_37, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 159 'getelementptr' 'inp_image_37_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%inp_image_38_addr = getelementptr i32 %inp_image_38, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 160 'getelementptr' 'inp_image_38_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%inp_image_39_addr = getelementptr i32 %inp_image_39, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 161 'getelementptr' 'inp_image_39_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%inp_image_40_addr = getelementptr i32 %inp_image_40, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 162 'getelementptr' 'inp_image_40_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%inp_image_41_addr = getelementptr i32 %inp_image_41, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 163 'getelementptr' 'inp_image_41_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%inp_image_42_addr = getelementptr i32 %inp_image_42, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 164 'getelementptr' 'inp_image_42_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%inp_image_43_addr = getelementptr i32 %inp_image_43, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 165 'getelementptr' 'inp_image_43_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%inp_image_44_addr = getelementptr i32 %inp_image_44, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 166 'getelementptr' 'inp_image_44_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%inp_image_45_addr = getelementptr i32 %inp_image_45, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 167 'getelementptr' 'inp_image_45_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%inp_image_46_addr = getelementptr i32 %inp_image_46, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 168 'getelementptr' 'inp_image_46_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%inp_image_47_addr = getelementptr i32 %inp_image_47, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 169 'getelementptr' 'inp_image_47_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%inp_image_48_addr = getelementptr i32 %inp_image_48, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 170 'getelementptr' 'inp_image_48_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%inp_image_49_addr = getelementptr i32 %inp_image_49, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 171 'getelementptr' 'inp_image_49_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%inp_image_50_addr = getelementptr i32 %inp_image_50, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 172 'getelementptr' 'inp_image_50_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%inp_image_51_addr = getelementptr i32 %inp_image_51, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 173 'getelementptr' 'inp_image_51_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%inp_image_52_addr = getelementptr i32 %inp_image_52, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 174 'getelementptr' 'inp_image_52_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%inp_image_53_addr = getelementptr i32 %inp_image_53, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 175 'getelementptr' 'inp_image_53_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%inp_image_54_addr = getelementptr i32 %inp_image_54, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 176 'getelementptr' 'inp_image_54_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%inp_image_55_addr = getelementptr i32 %inp_image_55, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 177 'getelementptr' 'inp_image_55_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%inp_image_56_addr = getelementptr i32 %inp_image_56, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 178 'getelementptr' 'inp_image_56_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%inp_image_57_addr = getelementptr i32 %inp_image_57, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 179 'getelementptr' 'inp_image_57_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%inp_image_58_addr = getelementptr i32 %inp_image_58, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 180 'getelementptr' 'inp_image_58_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%inp_image_59_addr = getelementptr i32 %inp_image_59, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 181 'getelementptr' 'inp_image_59_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%inp_image_60_addr = getelementptr i32 %inp_image_60, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 182 'getelementptr' 'inp_image_60_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%inp_image_61_addr = getelementptr i32 %inp_image_61, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 183 'getelementptr' 'inp_image_61_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%inp_image_62_addr = getelementptr i32 %inp_image_62, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 184 'getelementptr' 'inp_image_62_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%inp_image_63_addr = getelementptr i32 %inp_image_63, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 185 'getelementptr' 'inp_image_63_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%inp_image_64_addr = getelementptr i32 %inp_image_64, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 186 'getelementptr' 'inp_image_64_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%inp_image_65_addr = getelementptr i32 %inp_image_65, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 187 'getelementptr' 'inp_image_65_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%inp_image_66_addr = getelementptr i32 %inp_image_66, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 188 'getelementptr' 'inp_image_66_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%inp_image_67_addr = getelementptr i32 %inp_image_67, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 189 'getelementptr' 'inp_image_67_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%inp_image_68_addr = getelementptr i32 %inp_image_68, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 190 'getelementptr' 'inp_image_68_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%inp_image_69_addr = getelementptr i32 %inp_image_69, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 191 'getelementptr' 'inp_image_69_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%inp_image_70_addr = getelementptr i32 %inp_image_70, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 192 'getelementptr' 'inp_image_70_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%inp_image_71_addr = getelementptr i32 %inp_image_71, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 193 'getelementptr' 'inp_image_71_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%inp_image_72_addr = getelementptr i32 %inp_image_72, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 194 'getelementptr' 'inp_image_72_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%inp_image_73_addr = getelementptr i32 %inp_image_73, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 195 'getelementptr' 'inp_image_73_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%inp_image_74_addr = getelementptr i32 %inp_image_74, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 196 'getelementptr' 'inp_image_74_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%inp_image_75_addr = getelementptr i32 %inp_image_75, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 197 'getelementptr' 'inp_image_75_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%inp_image_76_addr = getelementptr i32 %inp_image_76, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 198 'getelementptr' 'inp_image_76_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%inp_image_77_addr = getelementptr i32 %inp_image_77, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 199 'getelementptr' 'inp_image_77_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%inp_image_78_addr = getelementptr i32 %inp_image_78, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 200 'getelementptr' 'inp_image_78_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%inp_image_79_addr = getelementptr i32 %inp_image_79, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 201 'getelementptr' 'inp_image_79_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%inp_image_80_addr = getelementptr i32 %inp_image_80, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 202 'getelementptr' 'inp_image_80_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%inp_image_81_addr = getelementptr i32 %inp_image_81, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 203 'getelementptr' 'inp_image_81_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%inp_image_82_addr = getelementptr i32 %inp_image_82, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 204 'getelementptr' 'inp_image_82_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%inp_image_83_addr = getelementptr i32 %inp_image_83, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 205 'getelementptr' 'inp_image_83_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%inp_image_84_addr = getelementptr i32 %inp_image_84, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 206 'getelementptr' 'inp_image_84_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%inp_image_85_addr = getelementptr i32 %inp_image_85, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 207 'getelementptr' 'inp_image_85_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%inp_image_86_addr = getelementptr i32 %inp_image_86, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 208 'getelementptr' 'inp_image_86_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%inp_image_87_addr = getelementptr i32 %inp_image_87, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 209 'getelementptr' 'inp_image_87_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%inp_image_88_addr = getelementptr i32 %inp_image_88, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 210 'getelementptr' 'inp_image_88_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%inp_image_89_addr = getelementptr i32 %inp_image_89, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 211 'getelementptr' 'inp_image_89_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%inp_image_90_addr = getelementptr i32 %inp_image_90, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 212 'getelementptr' 'inp_image_90_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%inp_image_91_addr = getelementptr i32 %inp_image_91, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 213 'getelementptr' 'inp_image_91_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 214 [2/2] (1.23ns)   --->   "%inp_image_load = load i10 %inp_image_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 214 'load' 'inp_image_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 215 [2/2] (1.23ns)   --->   "%inp_image_1_load = load i10 %inp_image_1_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 215 'load' 'inp_image_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 216 [2/2] (1.23ns)   --->   "%inp_image_2_load = load i10 %inp_image_2_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 216 'load' 'inp_image_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 217 [2/2] (1.23ns)   --->   "%inp_image_3_load = load i10 %inp_image_3_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 217 'load' 'inp_image_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 218 [2/2] (1.23ns)   --->   "%inp_image_4_load = load i10 %inp_image_4_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 218 'load' 'inp_image_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 219 [2/2] (1.23ns)   --->   "%inp_image_5_load = load i10 %inp_image_5_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 219 'load' 'inp_image_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 220 [2/2] (1.23ns)   --->   "%inp_image_6_load = load i10 %inp_image_6_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 220 'load' 'inp_image_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 221 [2/2] (1.23ns)   --->   "%inp_image_7_load = load i10 %inp_image_7_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 221 'load' 'inp_image_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 222 [2/2] (1.23ns)   --->   "%inp_image_8_load = load i10 %inp_image_8_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 222 'load' 'inp_image_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 223 [2/2] (1.23ns)   --->   "%inp_image_9_load = load i10 %inp_image_9_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 223 'load' 'inp_image_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 224 [2/2] (1.23ns)   --->   "%inp_image_10_load = load i10 %inp_image_10_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 224 'load' 'inp_image_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 225 [2/2] (1.23ns)   --->   "%inp_image_11_load = load i10 %inp_image_11_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 225 'load' 'inp_image_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 226 [2/2] (1.23ns)   --->   "%inp_image_12_load = load i10 %inp_image_12_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 226 'load' 'inp_image_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 227 [2/2] (1.23ns)   --->   "%inp_image_13_load = load i10 %inp_image_13_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 227 'load' 'inp_image_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 228 [2/2] (1.23ns)   --->   "%inp_image_14_load = load i10 %inp_image_14_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 228 'load' 'inp_image_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 229 [2/2] (1.23ns)   --->   "%inp_image_15_load = load i10 %inp_image_15_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 229 'load' 'inp_image_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 230 [2/2] (1.23ns)   --->   "%inp_image_16_load = load i10 %inp_image_16_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 230 'load' 'inp_image_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 231 [2/2] (1.23ns)   --->   "%inp_image_17_load = load i10 %inp_image_17_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 231 'load' 'inp_image_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 232 [2/2] (1.23ns)   --->   "%inp_image_18_load = load i10 %inp_image_18_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 232 'load' 'inp_image_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 233 [2/2] (1.23ns)   --->   "%inp_image_19_load = load i10 %inp_image_19_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 233 'load' 'inp_image_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 234 [2/2] (1.23ns)   --->   "%inp_image_20_load = load i10 %inp_image_20_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 234 'load' 'inp_image_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 235 [2/2] (1.23ns)   --->   "%inp_image_21_load = load i10 %inp_image_21_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 235 'load' 'inp_image_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 236 [2/2] (1.23ns)   --->   "%inp_image_22_load = load i10 %inp_image_22_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 236 'load' 'inp_image_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 237 [2/2] (1.23ns)   --->   "%inp_image_23_load = load i10 %inp_image_23_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 237 'load' 'inp_image_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 238 [2/2] (1.23ns)   --->   "%inp_image_24_load = load i10 %inp_image_24_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 238 'load' 'inp_image_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 239 [2/2] (1.23ns)   --->   "%inp_image_25_load = load i10 %inp_image_25_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 239 'load' 'inp_image_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 240 [2/2] (1.23ns)   --->   "%inp_image_26_load = load i10 %inp_image_26_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 240 'load' 'inp_image_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 241 [2/2] (1.23ns)   --->   "%inp_image_27_load = load i10 %inp_image_27_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 241 'load' 'inp_image_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 242 [2/2] (1.23ns)   --->   "%inp_image_28_load = load i10 %inp_image_28_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 242 'load' 'inp_image_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 243 [2/2] (1.23ns)   --->   "%inp_image_29_load = load i10 %inp_image_29_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 243 'load' 'inp_image_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 244 [2/2] (1.23ns)   --->   "%inp_image_30_load = load i10 %inp_image_30_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 244 'load' 'inp_image_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 245 [2/2] (1.23ns)   --->   "%inp_image_31_load = load i10 %inp_image_31_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 245 'load' 'inp_image_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 246 [2/2] (1.23ns)   --->   "%inp_image_32_load = load i10 %inp_image_32_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 246 'load' 'inp_image_32_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 247 [2/2] (1.23ns)   --->   "%inp_image_33_load = load i10 %inp_image_33_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 247 'load' 'inp_image_33_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 248 [2/2] (1.23ns)   --->   "%inp_image_34_load = load i10 %inp_image_34_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 248 'load' 'inp_image_34_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 249 [2/2] (1.23ns)   --->   "%inp_image_35_load = load i10 %inp_image_35_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 249 'load' 'inp_image_35_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 250 [2/2] (1.23ns)   --->   "%inp_image_36_load = load i10 %inp_image_36_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 250 'load' 'inp_image_36_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 251 [2/2] (1.23ns)   --->   "%inp_image_37_load = load i10 %inp_image_37_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 251 'load' 'inp_image_37_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 252 [2/2] (1.23ns)   --->   "%inp_image_38_load = load i10 %inp_image_38_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 252 'load' 'inp_image_38_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 253 [2/2] (1.23ns)   --->   "%inp_image_39_load = load i10 %inp_image_39_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 253 'load' 'inp_image_39_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 254 [2/2] (1.23ns)   --->   "%inp_image_40_load = load i10 %inp_image_40_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 254 'load' 'inp_image_40_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 255 [2/2] (1.23ns)   --->   "%inp_image_41_load = load i10 %inp_image_41_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 255 'load' 'inp_image_41_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 256 [2/2] (1.23ns)   --->   "%inp_image_42_load = load i10 %inp_image_42_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 256 'load' 'inp_image_42_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 257 [2/2] (1.23ns)   --->   "%inp_image_43_load = load i10 %inp_image_43_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 257 'load' 'inp_image_43_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 258 [2/2] (1.23ns)   --->   "%inp_image_44_load = load i10 %inp_image_44_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 258 'load' 'inp_image_44_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 259 [2/2] (1.23ns)   --->   "%inp_image_45_load = load i10 %inp_image_45_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 259 'load' 'inp_image_45_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 260 [2/2] (1.23ns)   --->   "%inp_image_46_load = load i10 %inp_image_46_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 260 'load' 'inp_image_46_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 261 [2/2] (1.23ns)   --->   "%inp_image_47_load = load i10 %inp_image_47_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 261 'load' 'inp_image_47_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 262 [2/2] (1.23ns)   --->   "%inp_image_48_load = load i10 %inp_image_48_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 262 'load' 'inp_image_48_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 263 [2/2] (1.23ns)   --->   "%inp_image_49_load = load i10 %inp_image_49_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 263 'load' 'inp_image_49_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 264 [2/2] (1.23ns)   --->   "%inp_image_50_load = load i10 %inp_image_50_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 264 'load' 'inp_image_50_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 265 [2/2] (1.23ns)   --->   "%inp_image_51_load = load i10 %inp_image_51_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 265 'load' 'inp_image_51_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 266 [2/2] (1.23ns)   --->   "%inp_image_52_load = load i10 %inp_image_52_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 266 'load' 'inp_image_52_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 267 [2/2] (1.23ns)   --->   "%inp_image_53_load = load i10 %inp_image_53_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 267 'load' 'inp_image_53_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 268 [2/2] (1.23ns)   --->   "%inp_image_54_load = load i10 %inp_image_54_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 268 'load' 'inp_image_54_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 269 [2/2] (1.23ns)   --->   "%inp_image_55_load = load i10 %inp_image_55_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 269 'load' 'inp_image_55_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 270 [2/2] (1.23ns)   --->   "%inp_image_56_load = load i10 %inp_image_56_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 270 'load' 'inp_image_56_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 271 [2/2] (1.23ns)   --->   "%inp_image_57_load = load i10 %inp_image_57_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 271 'load' 'inp_image_57_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 272 [2/2] (1.23ns)   --->   "%inp_image_58_load = load i10 %inp_image_58_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 272 'load' 'inp_image_58_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 273 [2/2] (1.23ns)   --->   "%inp_image_59_load = load i10 %inp_image_59_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 273 'load' 'inp_image_59_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 274 [2/2] (1.23ns)   --->   "%inp_image_60_load = load i10 %inp_image_60_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 274 'load' 'inp_image_60_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 275 [2/2] (1.23ns)   --->   "%inp_image_61_load = load i10 %inp_image_61_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 275 'load' 'inp_image_61_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 276 [2/2] (1.23ns)   --->   "%inp_image_62_load = load i10 %inp_image_62_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 276 'load' 'inp_image_62_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 277 [2/2] (1.23ns)   --->   "%inp_image_63_load = load i10 %inp_image_63_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 277 'load' 'inp_image_63_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 278 [2/2] (1.23ns)   --->   "%inp_image_64_load = load i10 %inp_image_64_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 278 'load' 'inp_image_64_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 279 [2/2] (1.23ns)   --->   "%inp_image_65_load = load i10 %inp_image_65_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 279 'load' 'inp_image_65_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 280 [2/2] (1.23ns)   --->   "%inp_image_66_load = load i10 %inp_image_66_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 280 'load' 'inp_image_66_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 281 [2/2] (1.23ns)   --->   "%inp_image_67_load = load i10 %inp_image_67_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 281 'load' 'inp_image_67_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 282 [2/2] (1.23ns)   --->   "%inp_image_68_load = load i10 %inp_image_68_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 282 'load' 'inp_image_68_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 283 [2/2] (1.23ns)   --->   "%inp_image_69_load = load i10 %inp_image_69_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 283 'load' 'inp_image_69_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 284 [2/2] (1.23ns)   --->   "%inp_image_70_load = load i10 %inp_image_70_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 284 'load' 'inp_image_70_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 285 [2/2] (1.23ns)   --->   "%inp_image_71_load = load i10 %inp_image_71_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 285 'load' 'inp_image_71_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 286 [2/2] (1.23ns)   --->   "%inp_image_72_load = load i10 %inp_image_72_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 286 'load' 'inp_image_72_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 287 [2/2] (1.23ns)   --->   "%inp_image_73_load = load i10 %inp_image_73_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 287 'load' 'inp_image_73_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 288 [2/2] (1.23ns)   --->   "%inp_image_74_load = load i10 %inp_image_74_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 288 'load' 'inp_image_74_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 289 [2/2] (1.23ns)   --->   "%inp_image_75_load = load i10 %inp_image_75_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 289 'load' 'inp_image_75_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 290 [2/2] (1.23ns)   --->   "%inp_image_76_load = load i10 %inp_image_76_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 290 'load' 'inp_image_76_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 291 [2/2] (1.23ns)   --->   "%inp_image_77_load = load i10 %inp_image_77_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 291 'load' 'inp_image_77_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 292 [2/2] (1.23ns)   --->   "%inp_image_78_load = load i10 %inp_image_78_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 292 'load' 'inp_image_78_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 293 [2/2] (1.23ns)   --->   "%inp_image_79_load = load i10 %inp_image_79_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 293 'load' 'inp_image_79_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 294 [2/2] (1.23ns)   --->   "%inp_image_80_load = load i10 %inp_image_80_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 294 'load' 'inp_image_80_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 295 [2/2] (1.23ns)   --->   "%inp_image_81_load = load i10 %inp_image_81_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 295 'load' 'inp_image_81_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 296 [2/2] (1.23ns)   --->   "%inp_image_82_load = load i10 %inp_image_82_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 296 'load' 'inp_image_82_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 297 [2/2] (1.23ns)   --->   "%inp_image_83_load = load i10 %inp_image_83_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 297 'load' 'inp_image_83_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 298 [2/2] (1.23ns)   --->   "%inp_image_84_load = load i10 %inp_image_84_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 298 'load' 'inp_image_84_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 299 [2/2] (1.23ns)   --->   "%inp_image_85_load = load i10 %inp_image_85_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 299 'load' 'inp_image_85_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 300 [2/2] (1.23ns)   --->   "%inp_image_86_load = load i10 %inp_image_86_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 300 'load' 'inp_image_86_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 301 [2/2] (1.23ns)   --->   "%inp_image_87_load = load i10 %inp_image_87_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 301 'load' 'inp_image_87_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 302 [2/2] (1.23ns)   --->   "%inp_image_88_load = load i10 %inp_image_88_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 302 'load' 'inp_image_88_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 303 [2/2] (1.23ns)   --->   "%inp_image_89_load = load i10 %inp_image_89_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 303 'load' 'inp_image_89_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 304 [2/2] (1.23ns)   --->   "%inp_image_90_load = load i10 %inp_image_90_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 304 'load' 'inp_image_90_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 305 [2/2] (1.23ns)   --->   "%inp_image_91_load = load i10 %inp_image_91_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 305 'load' 'inp_image_91_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>

State 6 <SV = 5> <Delay = 3.86>
ST_6 : Operation 306 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89]   --->   Operation 306 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 307 [1/1] (0.77ns)   --->   "%add_ln89_1 = add i7 %i_load, i7 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89]   --->   Operation 307 'add' 'add_ln89_1' <Predicate = (icmp_ln92)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 308 [1/1] (0.36ns)   --->   "%select_ln89_1 = select i1 %icmp_ln92, i7 %add_ln89_1, i7 %i_load" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89]   --->   Operation 308 'select' 'select_ln89_1' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 309 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_load = load i10 %inp_image_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 309 'load' 'inp_image_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 310 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_1_load = load i10 %inp_image_1_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 310 'load' 'inp_image_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 311 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_2_load = load i10 %inp_image_2_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 311 'load' 'inp_image_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 312 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_3_load = load i10 %inp_image_3_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 312 'load' 'inp_image_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 313 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_4_load = load i10 %inp_image_4_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 313 'load' 'inp_image_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 314 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_5_load = load i10 %inp_image_5_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 314 'load' 'inp_image_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 315 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_6_load = load i10 %inp_image_6_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 315 'load' 'inp_image_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 316 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_7_load = load i10 %inp_image_7_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 316 'load' 'inp_image_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 317 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_8_load = load i10 %inp_image_8_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 317 'load' 'inp_image_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 318 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_9_load = load i10 %inp_image_9_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 318 'load' 'inp_image_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 319 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_10_load = load i10 %inp_image_10_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 319 'load' 'inp_image_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 320 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_11_load = load i10 %inp_image_11_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 320 'load' 'inp_image_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 321 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_12_load = load i10 %inp_image_12_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 321 'load' 'inp_image_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 322 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_13_load = load i10 %inp_image_13_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 322 'load' 'inp_image_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 323 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_14_load = load i10 %inp_image_14_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 323 'load' 'inp_image_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 324 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_15_load = load i10 %inp_image_15_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 324 'load' 'inp_image_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 325 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_16_load = load i10 %inp_image_16_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 325 'load' 'inp_image_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 326 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_17_load = load i10 %inp_image_17_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 326 'load' 'inp_image_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 327 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_18_load = load i10 %inp_image_18_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 327 'load' 'inp_image_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 328 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_19_load = load i10 %inp_image_19_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 328 'load' 'inp_image_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 329 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_20_load = load i10 %inp_image_20_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 329 'load' 'inp_image_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 330 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_21_load = load i10 %inp_image_21_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 330 'load' 'inp_image_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 331 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_22_load = load i10 %inp_image_22_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 331 'load' 'inp_image_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 332 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_23_load = load i10 %inp_image_23_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 332 'load' 'inp_image_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 333 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_24_load = load i10 %inp_image_24_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 333 'load' 'inp_image_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 334 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_25_load = load i10 %inp_image_25_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 334 'load' 'inp_image_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 335 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_26_load = load i10 %inp_image_26_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 335 'load' 'inp_image_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 336 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_27_load = load i10 %inp_image_27_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 336 'load' 'inp_image_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 337 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_28_load = load i10 %inp_image_28_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 337 'load' 'inp_image_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 338 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_29_load = load i10 %inp_image_29_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 338 'load' 'inp_image_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 339 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_30_load = load i10 %inp_image_30_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 339 'load' 'inp_image_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 340 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_31_load = load i10 %inp_image_31_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 340 'load' 'inp_image_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 341 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_32_load = load i10 %inp_image_32_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 341 'load' 'inp_image_32_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 342 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_33_load = load i10 %inp_image_33_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 342 'load' 'inp_image_33_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 343 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_34_load = load i10 %inp_image_34_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 343 'load' 'inp_image_34_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 344 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_35_load = load i10 %inp_image_35_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 344 'load' 'inp_image_35_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 345 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_36_load = load i10 %inp_image_36_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 345 'load' 'inp_image_36_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 346 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_37_load = load i10 %inp_image_37_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 346 'load' 'inp_image_37_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 347 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_38_load = load i10 %inp_image_38_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 347 'load' 'inp_image_38_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 348 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_39_load = load i10 %inp_image_39_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 348 'load' 'inp_image_39_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 349 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_40_load = load i10 %inp_image_40_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 349 'load' 'inp_image_40_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 350 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_41_load = load i10 %inp_image_41_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 350 'load' 'inp_image_41_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 351 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_42_load = load i10 %inp_image_42_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 351 'load' 'inp_image_42_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 352 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_43_load = load i10 %inp_image_43_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 352 'load' 'inp_image_43_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 353 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_44_load = load i10 %inp_image_44_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 353 'load' 'inp_image_44_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 354 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_45_load = load i10 %inp_image_45_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 354 'load' 'inp_image_45_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 355 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_46_load = load i10 %inp_image_46_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 355 'load' 'inp_image_46_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 356 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_47_load = load i10 %inp_image_47_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 356 'load' 'inp_image_47_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 357 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_48_load = load i10 %inp_image_48_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 357 'load' 'inp_image_48_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 358 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_49_load = load i10 %inp_image_49_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 358 'load' 'inp_image_49_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 359 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_50_load = load i10 %inp_image_50_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 359 'load' 'inp_image_50_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 360 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_51_load = load i10 %inp_image_51_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 360 'load' 'inp_image_51_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 361 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_52_load = load i10 %inp_image_52_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 361 'load' 'inp_image_52_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 362 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_53_load = load i10 %inp_image_53_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 362 'load' 'inp_image_53_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 363 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_54_load = load i10 %inp_image_54_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 363 'load' 'inp_image_54_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 364 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_55_load = load i10 %inp_image_55_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 364 'load' 'inp_image_55_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 365 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_56_load = load i10 %inp_image_56_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 365 'load' 'inp_image_56_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 366 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_57_load = load i10 %inp_image_57_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 366 'load' 'inp_image_57_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 367 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_58_load = load i10 %inp_image_58_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 367 'load' 'inp_image_58_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 368 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_59_load = load i10 %inp_image_59_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 368 'load' 'inp_image_59_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 369 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_60_load = load i10 %inp_image_60_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 369 'load' 'inp_image_60_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 370 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_61_load = load i10 %inp_image_61_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 370 'load' 'inp_image_61_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 371 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_62_load = load i10 %inp_image_62_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 371 'load' 'inp_image_62_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 372 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_63_load = load i10 %inp_image_63_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 372 'load' 'inp_image_63_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 373 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_64_load = load i10 %inp_image_64_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 373 'load' 'inp_image_64_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 374 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_65_load = load i10 %inp_image_65_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 374 'load' 'inp_image_65_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 375 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_66_load = load i10 %inp_image_66_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 375 'load' 'inp_image_66_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 376 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_67_load = load i10 %inp_image_67_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 376 'load' 'inp_image_67_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 377 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_68_load = load i10 %inp_image_68_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 377 'load' 'inp_image_68_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 378 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_69_load = load i10 %inp_image_69_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 378 'load' 'inp_image_69_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 379 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_70_load = load i10 %inp_image_70_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 379 'load' 'inp_image_70_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 380 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_71_load = load i10 %inp_image_71_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 380 'load' 'inp_image_71_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 381 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_72_load = load i10 %inp_image_72_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 381 'load' 'inp_image_72_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 382 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_73_load = load i10 %inp_image_73_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 382 'load' 'inp_image_73_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 383 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_74_load = load i10 %inp_image_74_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 383 'load' 'inp_image_74_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 384 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_75_load = load i10 %inp_image_75_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 384 'load' 'inp_image_75_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 385 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_76_load = load i10 %inp_image_76_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 385 'load' 'inp_image_76_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 386 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_77_load = load i10 %inp_image_77_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 386 'load' 'inp_image_77_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 387 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_78_load = load i10 %inp_image_78_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 387 'load' 'inp_image_78_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 388 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_79_load = load i10 %inp_image_79_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 388 'load' 'inp_image_79_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 389 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_80_load = load i10 %inp_image_80_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 389 'load' 'inp_image_80_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 390 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_81_load = load i10 %inp_image_81_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 390 'load' 'inp_image_81_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 391 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_82_load = load i10 %inp_image_82_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 391 'load' 'inp_image_82_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 392 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_83_load = load i10 %inp_image_83_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 392 'load' 'inp_image_83_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 393 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_84_load = load i10 %inp_image_84_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 393 'load' 'inp_image_84_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 394 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_85_load = load i10 %inp_image_85_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 394 'load' 'inp_image_85_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 395 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_86_load = load i10 %inp_image_86_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 395 'load' 'inp_image_86_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 396 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_87_load = load i10 %inp_image_87_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 396 'load' 'inp_image_87_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 397 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_88_load = load i10 %inp_image_88_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 397 'load' 'inp_image_88_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 398 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_89_load = load i10 %inp_image_89_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 398 'load' 'inp_image_89_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 399 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_90_load = load i10 %inp_image_90_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 399 'load' 'inp_image_90_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 400 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_91_load = load i10 %inp_image_91_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 400 'load' 'inp_image_91_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 401 [1/1] (1.39ns)   --->   "%x_assign_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.92float.float.i7, i7 2, i32 %inp_image_load, i7 3, i32 %inp_image_1_load, i7 4, i32 %inp_image_2_load, i7 5, i32 %inp_image_3_load, i7 6, i32 %inp_image_4_load, i7 7, i32 %inp_image_5_load, i7 8, i32 %inp_image_6_load, i7 9, i32 %inp_image_7_load, i7 10, i32 %inp_image_8_load, i7 11, i32 %inp_image_9_load, i7 12, i32 %inp_image_10_load, i7 13, i32 %inp_image_11_load, i7 14, i32 %inp_image_12_load, i7 15, i32 %inp_image_13_load, i7 16, i32 %inp_image_14_load, i7 17, i32 %inp_image_15_load, i7 18, i32 %inp_image_16_load, i7 19, i32 %inp_image_17_load, i7 20, i32 %inp_image_18_load, i7 21, i32 %inp_image_19_load, i7 22, i32 %inp_image_20_load, i7 23, i32 %inp_image_21_load, i7 24, i32 %inp_image_22_load, i7 25, i32 %inp_image_23_load, i7 26, i32 %inp_image_24_load, i7 27, i32 %inp_image_25_load, i7 28, i32 %inp_image_26_load, i7 29, i32 %inp_image_27_load, i7 30, i32 %inp_image_28_load, i7 31, i32 %inp_image_29_load, i7 32, i32 %inp_image_30_load, i7 33, i32 %inp_image_31_load, i7 34, i32 %inp_image_32_load, i7 35, i32 %inp_image_33_load, i7 36, i32 %inp_image_34_load, i7 37, i32 %inp_image_35_load, i7 38, i32 %inp_image_36_load, i7 39, i32 %inp_image_37_load, i7 40, i32 %inp_image_38_load, i7 41, i32 %inp_image_39_load, i7 42, i32 %inp_image_40_load, i7 43, i32 %inp_image_41_load, i7 44, i32 %inp_image_42_load, i7 45, i32 %inp_image_43_load, i7 46, i32 %inp_image_44_load, i7 47, i32 %inp_image_45_load, i7 48, i32 %inp_image_46_load, i7 49, i32 %inp_image_47_load, i7 50, i32 %inp_image_48_load, i7 51, i32 %inp_image_49_load, i7 52, i32 %inp_image_50_load, i7 53, i32 %inp_image_51_load, i7 54, i32 %inp_image_52_load, i7 55, i32 %inp_image_53_load, i7 56, i32 %inp_image_54_load, i7 57, i32 %inp_image_55_load, i7 58, i32 %inp_image_56_load, i7 59, i32 %inp_image_57_load, i7 60, i32 %inp_image_58_load, i7 61, i32 %inp_image_59_load, i7 62, i32 %inp_image_60_load, i7 63, i32 %inp_image_61_load, i7 64, i32 %inp_image_62_load, i7 65, i32 %inp_image_63_load, i7 66, i32 %inp_image_64_load, i7 67, i32 %inp_image_65_load, i7 68, i32 %inp_image_66_load, i7 69, i32 %inp_image_67_load, i7 70, i32 %inp_image_68_load, i7 71, i32 %inp_image_69_load, i7 72, i32 %inp_image_70_load, i7 73, i32 %inp_image_71_load, i7 74, i32 %inp_image_72_load, i7 75, i32 %inp_image_73_load, i7 76, i32 %inp_image_74_load, i7 77, i32 %inp_image_75_load, i7 78, i32 %inp_image_76_load, i7 79, i32 %inp_image_77_load, i7 80, i32 %inp_image_78_load, i7 81, i32 %inp_image_79_load, i7 82, i32 %inp_image_80_load, i7 83, i32 %inp_image_81_load, i7 84, i32 %inp_image_82_load, i7 85, i32 %inp_image_83_load, i7 86, i32 %inp_image_84_load, i7 87, i32 %inp_image_85_load, i7 88, i32 %inp_image_86_load, i7 89, i32 %inp_image_87_load, i7 90, i32 %inp_image_88_load, i7 91, i32 %inp_image_89_load, i7 92, i32 %inp_image_90_load, i7 93, i32 %inp_image_91_load, i32 <undef>, i7 %select_ln89_1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 401 'sparsemux' 'x_assign_s' <Predicate = true> <Delay = 1.39> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 402 [13/13] (1.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %x_assign_s, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 402 'call' 'tmp_s' <Predicate = (!icmp_ln89)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 403 [1/1] (0.42ns)   --->   "%store_ln89 = store i7 %select_ln89_1, i7 %i" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89]   --->   Operation 403 'store' 'store_ln89' <Predicate = true> <Delay = 0.42>

State 7 <SV = 6> <Delay = 7.23>
ST_7 : Operation 404 [12/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %x_assign_s, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 404 'call' 'tmp_s' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 7.23>
ST_8 : Operation 405 [11/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %x_assign_s, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 405 'call' 'tmp_s' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 7.23>
ST_9 : Operation 406 [1/1] (0.00ns)   --->   "%inp_image_92_addr = getelementptr i32 %inp_image_92, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 406 'getelementptr' 'inp_image_92_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 407 [10/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %x_assign_s, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 407 'call' 'tmp_s' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 408 [2/2] (1.23ns)   --->   "%inp_image_92_load = load i10 %inp_image_92_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 408 'load' 'inp_image_92_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>

State 10 <SV = 9> <Delay = 7.23>
ST_10 : Operation 409 [9/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %x_assign_s, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 409 'call' 'tmp_s' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 410 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_92_load = load i10 %inp_image_92_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 410 'load' 'inp_image_92_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_10 : Operation 411 [1/1] (1.39ns)   --->   "%x_assign_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.92float.float.i7, i7 2, i32 %inp_image_1_load, i7 3, i32 %inp_image_2_load, i7 4, i32 %inp_image_3_load, i7 5, i32 %inp_image_4_load, i7 6, i32 %inp_image_5_load, i7 7, i32 %inp_image_6_load, i7 8, i32 %inp_image_7_load, i7 9, i32 %inp_image_8_load, i7 10, i32 %inp_image_9_load, i7 11, i32 %inp_image_10_load, i7 12, i32 %inp_image_11_load, i7 13, i32 %inp_image_12_load, i7 14, i32 %inp_image_13_load, i7 15, i32 %inp_image_14_load, i7 16, i32 %inp_image_15_load, i7 17, i32 %inp_image_16_load, i7 18, i32 %inp_image_17_load, i7 19, i32 %inp_image_18_load, i7 20, i32 %inp_image_19_load, i7 21, i32 %inp_image_20_load, i7 22, i32 %inp_image_21_load, i7 23, i32 %inp_image_22_load, i7 24, i32 %inp_image_23_load, i7 25, i32 %inp_image_24_load, i7 26, i32 %inp_image_25_load, i7 27, i32 %inp_image_26_load, i7 28, i32 %inp_image_27_load, i7 29, i32 %inp_image_28_load, i7 30, i32 %inp_image_29_load, i7 31, i32 %inp_image_30_load, i7 32, i32 %inp_image_31_load, i7 33, i32 %inp_image_32_load, i7 34, i32 %inp_image_33_load, i7 35, i32 %inp_image_34_load, i7 36, i32 %inp_image_35_load, i7 37, i32 %inp_image_36_load, i7 38, i32 %inp_image_37_load, i7 39, i32 %inp_image_38_load, i7 40, i32 %inp_image_39_load, i7 41, i32 %inp_image_40_load, i7 42, i32 %inp_image_41_load, i7 43, i32 %inp_image_42_load, i7 44, i32 %inp_image_43_load, i7 45, i32 %inp_image_44_load, i7 46, i32 %inp_image_45_load, i7 47, i32 %inp_image_46_load, i7 48, i32 %inp_image_47_load, i7 49, i32 %inp_image_48_load, i7 50, i32 %inp_image_49_load, i7 51, i32 %inp_image_50_load, i7 52, i32 %inp_image_51_load, i7 53, i32 %inp_image_52_load, i7 54, i32 %inp_image_53_load, i7 55, i32 %inp_image_54_load, i7 56, i32 %inp_image_55_load, i7 57, i32 %inp_image_56_load, i7 58, i32 %inp_image_57_load, i7 59, i32 %inp_image_58_load, i7 60, i32 %inp_image_59_load, i7 61, i32 %inp_image_60_load, i7 62, i32 %inp_image_61_load, i7 63, i32 %inp_image_62_load, i7 64, i32 %inp_image_63_load, i7 65, i32 %inp_image_64_load, i7 66, i32 %inp_image_65_load, i7 67, i32 %inp_image_66_load, i7 68, i32 %inp_image_67_load, i7 69, i32 %inp_image_68_load, i7 70, i32 %inp_image_69_load, i7 71, i32 %inp_image_70_load, i7 72, i32 %inp_image_71_load, i7 73, i32 %inp_image_72_load, i7 74, i32 %inp_image_73_load, i7 75, i32 %inp_image_74_load, i7 76, i32 %inp_image_75_load, i7 77, i32 %inp_image_76_load, i7 78, i32 %inp_image_77_load, i7 79, i32 %inp_image_78_load, i7 80, i32 %inp_image_79_load, i7 81, i32 %inp_image_80_load, i7 82, i32 %inp_image_81_load, i7 83, i32 %inp_image_82_load, i7 84, i32 %inp_image_83_load, i7 85, i32 %inp_image_84_load, i7 86, i32 %inp_image_85_load, i7 87, i32 %inp_image_86_load, i7 88, i32 %inp_image_87_load, i7 89, i32 %inp_image_88_load, i7 90, i32 %inp_image_89_load, i7 91, i32 %inp_image_90_load, i7 92, i32 %inp_image_91_load, i7 93, i32 %inp_image_92_load, i32 <undef>, i7 %select_ln89_1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 411 'sparsemux' 'x_assign_1' <Predicate = true> <Delay = 1.39> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 412 [13/13] (1.23ns)   --->   "%tmp_13 = call i32 @pow_generic<float>, i32 %x_assign_1, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 412 'call' 'tmp_13' <Predicate = (!icmp_ln89)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 7.23>
ST_11 : Operation 413 [8/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %x_assign_s, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 413 'call' 'tmp_s' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 414 [12/13] (7.23ns)   --->   "%tmp_13 = call i32 @pow_generic<float>, i32 %x_assign_1, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 414 'call' 'tmp_13' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 7.23>
ST_12 : Operation 415 [7/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %x_assign_s, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 415 'call' 'tmp_s' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 416 [11/13] (7.23ns)   --->   "%tmp_13 = call i32 @pow_generic<float>, i32 %x_assign_1, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 416 'call' 'tmp_13' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 7.23>
ST_13 : Operation 417 [1/1] (0.00ns)   --->   "%inp_image_93_addr = getelementptr i32 %inp_image_93, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 417 'getelementptr' 'inp_image_93_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 418 [6/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %x_assign_s, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 418 'call' 'tmp_s' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 419 [10/13] (7.23ns)   --->   "%tmp_13 = call i32 @pow_generic<float>, i32 %x_assign_1, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 419 'call' 'tmp_13' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 420 [2/2] (1.23ns)   --->   "%inp_image_93_load = load i10 %inp_image_93_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 420 'load' 'inp_image_93_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>

State 14 <SV = 13> <Delay = 7.23>
ST_14 : Operation 421 [5/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %x_assign_s, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 421 'call' 'tmp_s' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 422 [9/13] (7.23ns)   --->   "%tmp_13 = call i32 @pow_generic<float>, i32 %x_assign_1, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 422 'call' 'tmp_13' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 423 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_93_load = load i10 %inp_image_93_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 423 'load' 'inp_image_93_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_14 : Operation 424 [1/1] (1.39ns)   --->   "%x_assign_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.92float.float.i7, i7 2, i32 %inp_image_2_load, i7 3, i32 %inp_image_3_load, i7 4, i32 %inp_image_4_load, i7 5, i32 %inp_image_5_load, i7 6, i32 %inp_image_6_load, i7 7, i32 %inp_image_7_load, i7 8, i32 %inp_image_8_load, i7 9, i32 %inp_image_9_load, i7 10, i32 %inp_image_10_load, i7 11, i32 %inp_image_11_load, i7 12, i32 %inp_image_12_load, i7 13, i32 %inp_image_13_load, i7 14, i32 %inp_image_14_load, i7 15, i32 %inp_image_15_load, i7 16, i32 %inp_image_16_load, i7 17, i32 %inp_image_17_load, i7 18, i32 %inp_image_18_load, i7 19, i32 %inp_image_19_load, i7 20, i32 %inp_image_20_load, i7 21, i32 %inp_image_21_load, i7 22, i32 %inp_image_22_load, i7 23, i32 %inp_image_23_load, i7 24, i32 %inp_image_24_load, i7 25, i32 %inp_image_25_load, i7 26, i32 %inp_image_26_load, i7 27, i32 %inp_image_27_load, i7 28, i32 %inp_image_28_load, i7 29, i32 %inp_image_29_load, i7 30, i32 %inp_image_30_load, i7 31, i32 %inp_image_31_load, i7 32, i32 %inp_image_32_load, i7 33, i32 %inp_image_33_load, i7 34, i32 %inp_image_34_load, i7 35, i32 %inp_image_35_load, i7 36, i32 %inp_image_36_load, i7 37, i32 %inp_image_37_load, i7 38, i32 %inp_image_38_load, i7 39, i32 %inp_image_39_load, i7 40, i32 %inp_image_40_load, i7 41, i32 %inp_image_41_load, i7 42, i32 %inp_image_42_load, i7 43, i32 %inp_image_43_load, i7 44, i32 %inp_image_44_load, i7 45, i32 %inp_image_45_load, i7 46, i32 %inp_image_46_load, i7 47, i32 %inp_image_47_load, i7 48, i32 %inp_image_48_load, i7 49, i32 %inp_image_49_load, i7 50, i32 %inp_image_50_load, i7 51, i32 %inp_image_51_load, i7 52, i32 %inp_image_52_load, i7 53, i32 %inp_image_53_load, i7 54, i32 %inp_image_54_load, i7 55, i32 %inp_image_55_load, i7 56, i32 %inp_image_56_load, i7 57, i32 %inp_image_57_load, i7 58, i32 %inp_image_58_load, i7 59, i32 %inp_image_59_load, i7 60, i32 %inp_image_60_load, i7 61, i32 %inp_image_61_load, i7 62, i32 %inp_image_62_load, i7 63, i32 %inp_image_63_load, i7 64, i32 %inp_image_64_load, i7 65, i32 %inp_image_65_load, i7 66, i32 %inp_image_66_load, i7 67, i32 %inp_image_67_load, i7 68, i32 %inp_image_68_load, i7 69, i32 %inp_image_69_load, i7 70, i32 %inp_image_70_load, i7 71, i32 %inp_image_71_load, i7 72, i32 %inp_image_72_load, i7 73, i32 %inp_image_73_load, i7 74, i32 %inp_image_74_load, i7 75, i32 %inp_image_75_load, i7 76, i32 %inp_image_76_load, i7 77, i32 %inp_image_77_load, i7 78, i32 %inp_image_78_load, i7 79, i32 %inp_image_79_load, i7 80, i32 %inp_image_80_load, i7 81, i32 %inp_image_81_load, i7 82, i32 %inp_image_82_load, i7 83, i32 %inp_image_83_load, i7 84, i32 %inp_image_84_load, i7 85, i32 %inp_image_85_load, i7 86, i32 %inp_image_86_load, i7 87, i32 %inp_image_87_load, i7 88, i32 %inp_image_88_load, i7 89, i32 %inp_image_89_load, i7 90, i32 %inp_image_90_load, i7 91, i32 %inp_image_91_load, i7 92, i32 %inp_image_92_load, i7 93, i32 %inp_image_93_load, i32 <undef>, i7 %select_ln89_1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 424 'sparsemux' 'x_assign_2' <Predicate = true> <Delay = 1.39> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 425 [13/13] (1.23ns)   --->   "%tmp_14 = call i32 @pow_generic<float>, i32 %x_assign_2, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 425 'call' 'tmp_14' <Predicate = (!icmp_ln89)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 7.23>
ST_15 : Operation 426 [4/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %x_assign_s, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 426 'call' 'tmp_s' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 427 [8/13] (7.23ns)   --->   "%tmp_13 = call i32 @pow_generic<float>, i32 %x_assign_1, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 427 'call' 'tmp_13' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 428 [12/13] (7.23ns)   --->   "%tmp_14 = call i32 @pow_generic<float>, i32 %x_assign_2, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 428 'call' 'tmp_14' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 7.23>
ST_16 : Operation 429 [3/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %x_assign_s, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 429 'call' 'tmp_s' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 430 [7/13] (7.23ns)   --->   "%tmp_13 = call i32 @pow_generic<float>, i32 %x_assign_1, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 430 'call' 'tmp_13' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 431 [11/13] (7.23ns)   --->   "%tmp_14 = call i32 @pow_generic<float>, i32 %x_assign_2, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 431 'call' 'tmp_14' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 7.23>
ST_17 : Operation 432 [1/1] (0.00ns)   --->   "%inp_image_94_addr = getelementptr i32 %inp_image_94, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 432 'getelementptr' 'inp_image_94_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 433 [2/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %x_assign_s, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 433 'call' 'tmp_s' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 434 [6/13] (7.23ns)   --->   "%tmp_13 = call i32 @pow_generic<float>, i32 %x_assign_1, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 434 'call' 'tmp_13' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 435 [10/13] (7.23ns)   --->   "%tmp_14 = call i32 @pow_generic<float>, i32 %x_assign_2, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 435 'call' 'tmp_14' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 436 [2/2] (1.23ns)   --->   "%inp_image_94_load = load i10 %inp_image_94_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 436 'load' 'inp_image_94_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>

State 18 <SV = 17> <Delay = 7.23>
ST_18 : Operation 437 [1/13] (2.44ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %x_assign_s, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 437 'call' 'tmp_s' <Predicate = (!icmp_ln89)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 438 [5/13] (7.23ns)   --->   "%tmp_13 = call i32 @pow_generic<float>, i32 %x_assign_1, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 438 'call' 'tmp_13' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 439 [9/13] (7.23ns)   --->   "%tmp_14 = call i32 @pow_generic<float>, i32 %x_assign_2, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 439 'call' 'tmp_14' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 440 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_94_load = load i10 %inp_image_94_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 440 'load' 'inp_image_94_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_18 : Operation 441 [1/1] (1.39ns)   --->   "%x_assign_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.92float.float.i7, i7 2, i32 %inp_image_3_load, i7 3, i32 %inp_image_4_load, i7 4, i32 %inp_image_5_load, i7 5, i32 %inp_image_6_load, i7 6, i32 %inp_image_7_load, i7 7, i32 %inp_image_8_load, i7 8, i32 %inp_image_9_load, i7 9, i32 %inp_image_10_load, i7 10, i32 %inp_image_11_load, i7 11, i32 %inp_image_12_load, i7 12, i32 %inp_image_13_load, i7 13, i32 %inp_image_14_load, i7 14, i32 %inp_image_15_load, i7 15, i32 %inp_image_16_load, i7 16, i32 %inp_image_17_load, i7 17, i32 %inp_image_18_load, i7 18, i32 %inp_image_19_load, i7 19, i32 %inp_image_20_load, i7 20, i32 %inp_image_21_load, i7 21, i32 %inp_image_22_load, i7 22, i32 %inp_image_23_load, i7 23, i32 %inp_image_24_load, i7 24, i32 %inp_image_25_load, i7 25, i32 %inp_image_26_load, i7 26, i32 %inp_image_27_load, i7 27, i32 %inp_image_28_load, i7 28, i32 %inp_image_29_load, i7 29, i32 %inp_image_30_load, i7 30, i32 %inp_image_31_load, i7 31, i32 %inp_image_32_load, i7 32, i32 %inp_image_33_load, i7 33, i32 %inp_image_34_load, i7 34, i32 %inp_image_35_load, i7 35, i32 %inp_image_36_load, i7 36, i32 %inp_image_37_load, i7 37, i32 %inp_image_38_load, i7 38, i32 %inp_image_39_load, i7 39, i32 %inp_image_40_load, i7 40, i32 %inp_image_41_load, i7 41, i32 %inp_image_42_load, i7 42, i32 %inp_image_43_load, i7 43, i32 %inp_image_44_load, i7 44, i32 %inp_image_45_load, i7 45, i32 %inp_image_46_load, i7 46, i32 %inp_image_47_load, i7 47, i32 %inp_image_48_load, i7 48, i32 %inp_image_49_load, i7 49, i32 %inp_image_50_load, i7 50, i32 %inp_image_51_load, i7 51, i32 %inp_image_52_load, i7 52, i32 %inp_image_53_load, i7 53, i32 %inp_image_54_load, i7 54, i32 %inp_image_55_load, i7 55, i32 %inp_image_56_load, i7 56, i32 %inp_image_57_load, i7 57, i32 %inp_image_58_load, i7 58, i32 %inp_image_59_load, i7 59, i32 %inp_image_60_load, i7 60, i32 %inp_image_61_load, i7 61, i32 %inp_image_62_load, i7 62, i32 %inp_image_63_load, i7 63, i32 %inp_image_64_load, i7 64, i32 %inp_image_65_load, i7 65, i32 %inp_image_66_load, i7 66, i32 %inp_image_67_load, i7 67, i32 %inp_image_68_load, i7 68, i32 %inp_image_69_load, i7 69, i32 %inp_image_70_load, i7 70, i32 %inp_image_71_load, i7 71, i32 %inp_image_72_load, i7 72, i32 %inp_image_73_load, i7 73, i32 %inp_image_74_load, i7 74, i32 %inp_image_75_load, i7 75, i32 %inp_image_76_load, i7 76, i32 %inp_image_77_load, i7 77, i32 %inp_image_78_load, i7 78, i32 %inp_image_79_load, i7 79, i32 %inp_image_80_load, i7 80, i32 %inp_image_81_load, i7 81, i32 %inp_image_82_load, i7 82, i32 %inp_image_83_load, i7 83, i32 %inp_image_84_load, i7 84, i32 %inp_image_85_load, i7 85, i32 %inp_image_86_load, i7 86, i32 %inp_image_87_load, i7 87, i32 %inp_image_88_load, i7 88, i32 %inp_image_89_load, i7 89, i32 %inp_image_90_load, i7 90, i32 %inp_image_91_load, i7 91, i32 %inp_image_92_load, i7 92, i32 %inp_image_93_load, i7 93, i32 %inp_image_94_load, i32 <undef>, i7 %select_ln89_1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 441 'sparsemux' 'x_assign_4' <Predicate = true> <Delay = 1.39> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 442 [13/13] (1.23ns)   --->   "%tmp_15 = call i32 @pow_generic<float>, i32 %x_assign_4, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 442 'call' 'tmp_15' <Predicate = (!icmp_ln89)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 7.23>
ST_19 : Operation 443 [4/4] (6.43ns)   --->   "%add6 = fadd i32 %tmp_s, i32 0" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 443 'fadd' 'add6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 444 [4/13] (7.23ns)   --->   "%tmp_13 = call i32 @pow_generic<float>, i32 %x_assign_1, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 444 'call' 'tmp_13' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 445 [8/13] (7.23ns)   --->   "%tmp_14 = call i32 @pow_generic<float>, i32 %x_assign_2, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 445 'call' 'tmp_14' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 446 [12/13] (7.23ns)   --->   "%tmp_15 = call i32 @pow_generic<float>, i32 %x_assign_4, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 446 'call' 'tmp_15' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 7.23>
ST_20 : Operation 447 [3/4] (6.43ns)   --->   "%add6 = fadd i32 %tmp_s, i32 0" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 447 'fadd' 'add6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 448 [3/13] (7.23ns)   --->   "%tmp_13 = call i32 @pow_generic<float>, i32 %x_assign_1, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 448 'call' 'tmp_13' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 449 [7/13] (7.23ns)   --->   "%tmp_14 = call i32 @pow_generic<float>, i32 %x_assign_2, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 449 'call' 'tmp_14' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 450 [11/13] (7.23ns)   --->   "%tmp_15 = call i32 @pow_generic<float>, i32 %x_assign_4, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 450 'call' 'tmp_15' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 7.23>
ST_21 : Operation 451 [1/1] (0.00ns)   --->   "%inp_image_95_addr = getelementptr i32 %inp_image_95, i64 0, i64 %zext_ln100_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 451 'getelementptr' 'inp_image_95_addr' <Predicate = (select_ln89_1 == 93)> <Delay = 0.00>
ST_21 : Operation 452 [2/4] (6.43ns)   --->   "%add6 = fadd i32 %tmp_s, i32 0" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 452 'fadd' 'add6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 453 [2/13] (7.23ns)   --->   "%tmp_13 = call i32 @pow_generic<float>, i32 %x_assign_1, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 453 'call' 'tmp_13' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 454 [6/13] (7.23ns)   --->   "%tmp_14 = call i32 @pow_generic<float>, i32 %x_assign_2, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 454 'call' 'tmp_14' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 455 [10/13] (7.23ns)   --->   "%tmp_15 = call i32 @pow_generic<float>, i32 %x_assign_4, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 455 'call' 'tmp_15' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 456 [2/2] (1.23ns)   --->   "%inp_image_95_load = load i10 %inp_image_95_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 456 'load' 'inp_image_95_load' <Predicate = (select_ln89_1 == 93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>

State 22 <SV = 21> <Delay = 7.23>
ST_22 : Operation 457 [1/4] (6.43ns)   --->   "%add6 = fadd i32 %tmp_s, i32 0" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 457 'fadd' 'add6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 458 [1/13] (2.44ns)   --->   "%tmp_13 = call i32 @pow_generic<float>, i32 %x_assign_1, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 458 'call' 'tmp_13' <Predicate = (!icmp_ln89)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core
ST_22 : Operation 459 [5/13] (7.23ns)   --->   "%tmp_14 = call i32 @pow_generic<float>, i32 %x_assign_2, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 459 'call' 'tmp_14' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_22 : Operation 460 [9/13] (7.23ns)   --->   "%tmp_15 = call i32 @pow_generic<float>, i32 %x_assign_4, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 460 'call' 'tmp_15' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_22 : Operation 461 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_95_load = load i10 %inp_image_95_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 461 'load' 'inp_image_95_load' <Predicate = (select_ln89_1 == 93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_22 : Operation 462 [1/1] (1.39ns)   --->   "%x_assign_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.92float.float.i7, i7 2, i32 %inp_image_4_load, i7 3, i32 %inp_image_5_load, i7 4, i32 %inp_image_6_load, i7 5, i32 %inp_image_7_load, i7 6, i32 %inp_image_8_load, i7 7, i32 %inp_image_9_load, i7 8, i32 %inp_image_10_load, i7 9, i32 %inp_image_11_load, i7 10, i32 %inp_image_12_load, i7 11, i32 %inp_image_13_load, i7 12, i32 %inp_image_14_load, i7 13, i32 %inp_image_15_load, i7 14, i32 %inp_image_16_load, i7 15, i32 %inp_image_17_load, i7 16, i32 %inp_image_18_load, i7 17, i32 %inp_image_19_load, i7 18, i32 %inp_image_20_load, i7 19, i32 %inp_image_21_load, i7 20, i32 %inp_image_22_load, i7 21, i32 %inp_image_23_load, i7 22, i32 %inp_image_24_load, i7 23, i32 %inp_image_25_load, i7 24, i32 %inp_image_26_load, i7 25, i32 %inp_image_27_load, i7 26, i32 %inp_image_28_load, i7 27, i32 %inp_image_29_load, i7 28, i32 %inp_image_30_load, i7 29, i32 %inp_image_31_load, i7 30, i32 %inp_image_32_load, i7 31, i32 %inp_image_33_load, i7 32, i32 %inp_image_34_load, i7 33, i32 %inp_image_35_load, i7 34, i32 %inp_image_36_load, i7 35, i32 %inp_image_37_load, i7 36, i32 %inp_image_38_load, i7 37, i32 %inp_image_39_load, i7 38, i32 %inp_image_40_load, i7 39, i32 %inp_image_41_load, i7 40, i32 %inp_image_42_load, i7 41, i32 %inp_image_43_load, i7 42, i32 %inp_image_44_load, i7 43, i32 %inp_image_45_load, i7 44, i32 %inp_image_46_load, i7 45, i32 %inp_image_47_load, i7 46, i32 %inp_image_48_load, i7 47, i32 %inp_image_49_load, i7 48, i32 %inp_image_50_load, i7 49, i32 %inp_image_51_load, i7 50, i32 %inp_image_52_load, i7 51, i32 %inp_image_53_load, i7 52, i32 %inp_image_54_load, i7 53, i32 %inp_image_55_load, i7 54, i32 %inp_image_56_load, i7 55, i32 %inp_image_57_load, i7 56, i32 %inp_image_58_load, i7 57, i32 %inp_image_59_load, i7 58, i32 %inp_image_60_load, i7 59, i32 %inp_image_61_load, i7 60, i32 %inp_image_62_load, i7 61, i32 %inp_image_63_load, i7 62, i32 %inp_image_64_load, i7 63, i32 %inp_image_65_load, i7 64, i32 %inp_image_66_load, i7 65, i32 %inp_image_67_load, i7 66, i32 %inp_image_68_load, i7 67, i32 %inp_image_69_load, i7 68, i32 %inp_image_70_load, i7 69, i32 %inp_image_71_load, i7 70, i32 %inp_image_72_load, i7 71, i32 %inp_image_73_load, i7 72, i32 %inp_image_74_load, i7 73, i32 %inp_image_75_load, i7 74, i32 %inp_image_76_load, i7 75, i32 %inp_image_77_load, i7 76, i32 %inp_image_78_load, i7 77, i32 %inp_image_79_load, i7 78, i32 %inp_image_80_load, i7 79, i32 %inp_image_81_load, i7 80, i32 %inp_image_82_load, i7 81, i32 %inp_image_83_load, i7 82, i32 %inp_image_84_load, i7 83, i32 %inp_image_85_load, i7 84, i32 %inp_image_86_load, i7 85, i32 %inp_image_87_load, i7 86, i32 %inp_image_88_load, i7 87, i32 %inp_image_89_load, i7 88, i32 %inp_image_90_load, i7 89, i32 %inp_image_91_load, i7 90, i32 %inp_image_92_load, i7 91, i32 %inp_image_93_load, i7 92, i32 %inp_image_94_load, i7 93, i32 %inp_image_95_load, i32 <undef>, i7 %select_ln89_1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 462 'sparsemux' 'x_assign_5' <Predicate = true> <Delay = 1.39> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 463 [13/13] (1.23ns)   --->   "%tmp_16 = call i32 @pow_generic<float>, i32 %x_assign_5, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 463 'call' 'tmp_16' <Predicate = (!icmp_ln89)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 7.23>
ST_23 : Operation 464 [4/4] (6.43ns)   --->   "%add170_1 = fadd i32 %add6, i32 %tmp_13" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 464 'fadd' 'add170_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 465 [4/13] (7.23ns)   --->   "%tmp_14 = call i32 @pow_generic<float>, i32 %x_assign_2, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 465 'call' 'tmp_14' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_23 : Operation 466 [8/13] (7.23ns)   --->   "%tmp_15 = call i32 @pow_generic<float>, i32 %x_assign_4, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 466 'call' 'tmp_15' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_23 : Operation 467 [12/13] (7.23ns)   --->   "%tmp_16 = call i32 @pow_generic<float>, i32 %x_assign_5, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 467 'call' 'tmp_16' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 24 <SV = 23> <Delay = 7.23>
ST_24 : Operation 468 [3/4] (6.43ns)   --->   "%add170_1 = fadd i32 %add6, i32 %tmp_13" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 468 'fadd' 'add170_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 469 [3/13] (7.23ns)   --->   "%tmp_14 = call i32 @pow_generic<float>, i32 %x_assign_2, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 469 'call' 'tmp_14' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_24 : Operation 470 [7/13] (7.23ns)   --->   "%tmp_15 = call i32 @pow_generic<float>, i32 %x_assign_4, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 470 'call' 'tmp_15' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_24 : Operation 471 [11/13] (7.23ns)   --->   "%tmp_16 = call i32 @pow_generic<float>, i32 %x_assign_5, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 471 'call' 'tmp_16' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 25 <SV = 24> <Delay = 7.23>
ST_25 : Operation 472 [2/4] (6.43ns)   --->   "%add170_1 = fadd i32 %add6, i32 %tmp_13" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 472 'fadd' 'add170_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 473 [2/13] (7.23ns)   --->   "%tmp_14 = call i32 @pow_generic<float>, i32 %x_assign_2, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 473 'call' 'tmp_14' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_25 : Operation 474 [6/13] (7.23ns)   --->   "%tmp_15 = call i32 @pow_generic<float>, i32 %x_assign_4, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 474 'call' 'tmp_15' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_25 : Operation 475 [10/13] (7.23ns)   --->   "%tmp_16 = call i32 @pow_generic<float>, i32 %x_assign_5, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 475 'call' 'tmp_16' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 26 <SV = 25> <Delay = 7.23>
ST_26 : Operation 476 [1/4] (6.43ns)   --->   "%add170_1 = fadd i32 %add6, i32 %tmp_13" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 476 'fadd' 'add170_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 477 [1/13] (2.44ns)   --->   "%tmp_14 = call i32 @pow_generic<float>, i32 %x_assign_2, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 477 'call' 'tmp_14' <Predicate = (!icmp_ln89)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core
ST_26 : Operation 478 [5/13] (7.23ns)   --->   "%tmp_15 = call i32 @pow_generic<float>, i32 %x_assign_4, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 478 'call' 'tmp_15' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_26 : Operation 479 [9/13] (7.23ns)   --->   "%tmp_16 = call i32 @pow_generic<float>, i32 %x_assign_5, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 479 'call' 'tmp_16' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 27 <SV = 26> <Delay = 7.23>
ST_27 : Operation 480 [4/4] (6.43ns)   --->   "%add170_2 = fadd i32 %add170_1, i32 %tmp_14" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 480 'fadd' 'add170_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 481 [4/13] (7.23ns)   --->   "%tmp_15 = call i32 @pow_generic<float>, i32 %x_assign_4, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 481 'call' 'tmp_15' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_27 : Operation 482 [8/13] (7.23ns)   --->   "%tmp_16 = call i32 @pow_generic<float>, i32 %x_assign_5, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 482 'call' 'tmp_16' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 28 <SV = 27> <Delay = 7.23>
ST_28 : Operation 483 [3/4] (6.43ns)   --->   "%add170_2 = fadd i32 %add170_1, i32 %tmp_14" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 483 'fadd' 'add170_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 484 [3/13] (7.23ns)   --->   "%tmp_15 = call i32 @pow_generic<float>, i32 %x_assign_4, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 484 'call' 'tmp_15' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_28 : Operation 485 [7/13] (7.23ns)   --->   "%tmp_16 = call i32 @pow_generic<float>, i32 %x_assign_5, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 485 'call' 'tmp_16' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 29 <SV = 28> <Delay = 7.23>
ST_29 : Operation 486 [2/4] (6.43ns)   --->   "%add170_2 = fadd i32 %add170_1, i32 %tmp_14" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 486 'fadd' 'add170_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 487 [2/13] (7.23ns)   --->   "%tmp_15 = call i32 @pow_generic<float>, i32 %x_assign_4, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 487 'call' 'tmp_15' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_29 : Operation 488 [6/13] (7.23ns)   --->   "%tmp_16 = call i32 @pow_generic<float>, i32 %x_assign_5, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 488 'call' 'tmp_16' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 30 <SV = 29> <Delay = 7.23>
ST_30 : Operation 489 [1/4] (6.43ns)   --->   "%add170_2 = fadd i32 %add170_1, i32 %tmp_14" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 489 'fadd' 'add170_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 490 [1/13] (2.44ns)   --->   "%tmp_15 = call i32 @pow_generic<float>, i32 %x_assign_4, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 490 'call' 'tmp_15' <Predicate = (!icmp_ln89)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core
ST_30 : Operation 491 [5/13] (7.23ns)   --->   "%tmp_16 = call i32 @pow_generic<float>, i32 %x_assign_5, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 491 'call' 'tmp_16' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 31 <SV = 30> <Delay = 7.23>
ST_31 : Operation 492 [4/4] (6.43ns)   --->   "%add170_3 = fadd i32 %add170_2, i32 %tmp_15" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 492 'fadd' 'add170_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 493 [4/13] (7.23ns)   --->   "%tmp_16 = call i32 @pow_generic<float>, i32 %x_assign_5, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 493 'call' 'tmp_16' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 32 <SV = 31> <Delay = 7.23>
ST_32 : Operation 494 [3/4] (6.43ns)   --->   "%add170_3 = fadd i32 %add170_2, i32 %tmp_15" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 494 'fadd' 'add170_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 495 [3/13] (7.23ns)   --->   "%tmp_16 = call i32 @pow_generic<float>, i32 %x_assign_5, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 495 'call' 'tmp_16' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 33 <SV = 32> <Delay = 7.23>
ST_33 : Operation 496 [2/4] (6.43ns)   --->   "%add170_3 = fadd i32 %add170_2, i32 %tmp_15" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 496 'fadd' 'add170_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 497 [2/13] (7.23ns)   --->   "%tmp_16 = call i32 @pow_generic<float>, i32 %x_assign_5, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 497 'call' 'tmp_16' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 498 [1/4] (6.43ns)   --->   "%add170_3 = fadd i32 %add170_2, i32 %tmp_15" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 498 'fadd' 'add170_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 499 [1/13] (2.44ns)   --->   "%tmp_16 = call i32 @pow_generic<float>, i32 %x_assign_5, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 499 'call' 'tmp_16' <Predicate = (!icmp_ln89)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core

State 35 <SV = 34> <Delay = 6.43>
ST_35 : Operation 500 [4/4] (6.43ns)   --->   "%add170_4 = fadd i32 %add170_3, i32 %tmp_16" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 500 'fadd' 'add170_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.43>
ST_36 : Operation 501 [3/4] (6.43ns)   --->   "%add170_4 = fadd i32 %add170_3, i32 %tmp_16" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 501 'fadd' 'add170_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.43>
ST_37 : Operation 502 [2/4] (6.43ns)   --->   "%add170_4 = fadd i32 %add170_3, i32 %tmp_16" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 502 'fadd' 'add170_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 503 [1/4] (6.43ns)   --->   "%add170_4 = fadd i32 %add170_3, i32 %tmp_16" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100]   --->   Operation 503 'fadd' 'add170_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.30>
ST_39 : Operation 504 [2/2] (2.30ns)   --->   "%conv6 = fpext i32 %add170_4" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 504 'fpext' 'conv6' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.30>
ST_40 : Operation 505 [1/2] (2.30ns)   --->   "%conv6 = fpext i32 %add170_4" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 505 'fpext' 'conv6' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.04>
ST_41 : Operation 506 [5/5] (7.04ns)   --->   "%mul3 = dmul i64 %conv6, i64 2e-05" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 506 'dmul' 'mul3' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.04>
ST_42 : Operation 507 [4/5] (7.04ns)   --->   "%mul3 = dmul i64 %conv6, i64 2e-05" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 507 'dmul' 'mul3' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.04>
ST_43 : Operation 508 [3/5] (7.04ns)   --->   "%mul3 = dmul i64 %conv6, i64 2e-05" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 508 'dmul' 'mul3' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.04>
ST_44 : Operation 509 [2/5] (7.04ns)   --->   "%mul3 = dmul i64 %conv6, i64 2e-05" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 509 'dmul' 'mul3' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.04>
ST_45 : Operation 510 [1/5] (7.04ns)   --->   "%mul3 = dmul i64 %conv6, i64 2e-05" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 510 'dmul' 'mul3' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.06>
ST_46 : Operation 511 [5/5] (5.06ns)   --->   "%add7 = dadd i64 %mul3, i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 511 'dadd' 'add7' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.06>
ST_47 : Operation 512 [4/5] (5.06ns)   --->   "%add7 = dadd i64 %mul3, i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 512 'dadd' 'add7' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.06>
ST_48 : Operation 513 [3/5] (5.06ns)   --->   "%add7 = dadd i64 %mul3, i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 513 'dadd' 'add7' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.06>
ST_49 : Operation 514 [2/5] (5.06ns)   --->   "%add7 = dadd i64 %mul3, i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 514 'dadd' 'add7' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.06>
ST_50 : Operation 515 [1/5] (5.06ns)   --->   "%add7 = dadd i64 %mul3, i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 515 'dadd' 'add7' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.89>
ST_51 : Operation 516 [2/2] (2.89ns)   --->   "%x_assign_6 = fptrunc i64 %add7" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 516 'fptrunc' 'x_assign_6' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.12>
ST_52 : Operation 517 [1/2] (2.89ns)   --->   "%x_assign_6 = fptrunc i64 %add7" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 517 'fptrunc' 'x_assign_6' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 518 [13/13] (1.23ns)   --->   "%tmp_17 = call i32 @pow_generic<float>, i32 %x_assign_6, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 518 'call' 'tmp_17' <Predicate = (!icmp_ln89)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 53 <SV = 52> <Delay = 7.23>
ST_53 : Operation 519 [12/13] (7.23ns)   --->   "%tmp_17 = call i32 @pow_generic<float>, i32 %x_assign_6, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 519 'call' 'tmp_17' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 54 <SV = 53> <Delay = 7.23>
ST_54 : Operation 520 [11/13] (7.23ns)   --->   "%tmp_17 = call i32 @pow_generic<float>, i32 %x_assign_6, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 520 'call' 'tmp_17' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 55 <SV = 54> <Delay = 7.23>
ST_55 : Operation 521 [10/13] (7.23ns)   --->   "%tmp_17 = call i32 @pow_generic<float>, i32 %x_assign_6, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 521 'call' 'tmp_17' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 56 <SV = 55> <Delay = 7.23>
ST_56 : Operation 522 [9/13] (7.23ns)   --->   "%tmp_17 = call i32 @pow_generic<float>, i32 %x_assign_6, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 522 'call' 'tmp_17' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 57 <SV = 56> <Delay = 7.23>
ST_57 : Operation 523 [8/13] (7.23ns)   --->   "%tmp_17 = call i32 @pow_generic<float>, i32 %x_assign_6, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 523 'call' 'tmp_17' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 58 <SV = 57> <Delay = 7.23>
ST_58 : Operation 524 [7/13] (7.23ns)   --->   "%tmp_17 = call i32 @pow_generic<float>, i32 %x_assign_6, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 524 'call' 'tmp_17' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 59 <SV = 58> <Delay = 7.23>
ST_59 : Operation 525 [6/13] (7.23ns)   --->   "%tmp_17 = call i32 @pow_generic<float>, i32 %x_assign_6, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 525 'call' 'tmp_17' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 60 <SV = 59> <Delay = 7.23>
ST_60 : Operation 526 [5/13] (7.23ns)   --->   "%tmp_17 = call i32 @pow_generic<float>, i32 %x_assign_6, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 526 'call' 'tmp_17' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 61 <SV = 60> <Delay = 7.23>
ST_61 : Operation 527 [4/13] (7.23ns)   --->   "%tmp_17 = call i32 @pow_generic<float>, i32 %x_assign_6, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 527 'call' 'tmp_17' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 62 <SV = 61> <Delay = 7.23>
ST_62 : Operation 528 [3/13] (7.23ns)   --->   "%tmp_17 = call i32 @pow_generic<float>, i32 %x_assign_6, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 528 'call' 'tmp_17' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 63 <SV = 62> <Delay = 7.23>
ST_63 : Operation 529 [2/13] (7.23ns)   --->   "%tmp_17 = call i32 @pow_generic<float>, i32 %x_assign_6, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 529 'call' 'tmp_17' <Predicate = (!icmp_ln89)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 64 <SV = 63> <Delay = 2.44>
ST_64 : Operation 530 [1/13] (2.44ns)   --->   "%tmp_17 = call i32 @pow_generic<float>, i32 %x_assign_6, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 530 'call' 'tmp_17' <Predicate = (!icmp_ln89)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core

State 65 <SV = 64> <Delay = 7.05>
ST_65 : Operation 531 [9/9] (7.05ns)   --->   "%div3 = fdiv i32 %x_assign_2, i32 %tmp_17" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 531 'fdiv' 'div3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.05>
ST_66 : Operation 532 [8/9] (7.05ns)   --->   "%div3 = fdiv i32 %x_assign_2, i32 %tmp_17" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 532 'fdiv' 'div3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.05>
ST_67 : Operation 533 [7/9] (7.05ns)   --->   "%div3 = fdiv i32 %x_assign_2, i32 %tmp_17" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 533 'fdiv' 'div3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.05>
ST_68 : Operation 534 [6/9] (7.05ns)   --->   "%div3 = fdiv i32 %x_assign_2, i32 %tmp_17" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 534 'fdiv' 'div3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.05>
ST_69 : Operation 535 [5/9] (7.05ns)   --->   "%div3 = fdiv i32 %x_assign_2, i32 %tmp_17" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 535 'fdiv' 'div3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.05>
ST_70 : Operation 536 [4/9] (7.05ns)   --->   "%div3 = fdiv i32 %x_assign_2, i32 %tmp_17" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 536 'fdiv' 'div3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.05>
ST_71 : Operation 537 [3/9] (7.05ns)   --->   "%div3 = fdiv i32 %x_assign_2, i32 %tmp_17" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 537 'fdiv' 'div3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.05>
ST_72 : Operation 538 [2/9] (7.05ns)   --->   "%div3 = fdiv i32 %x_assign_2, i32 %tmp_17" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 538 'fdiv' 'div3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.05>
ST_73 : Operation 539 [1/9] (7.05ns)   --->   "%div3 = fdiv i32 %x_assign_2, i32 %tmp_17" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 539 'fdiv' 'div3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 547 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 547 'ret' 'ret_ln0' <Predicate = (icmp_ln89)> <Delay = 0.42>

State 74 <SV = 73> <Delay = 7.30>
ST_74 : Operation 540 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln89_cast" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89]   --->   Operation 540 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 541 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L8_L9_L10_str"   --->   Operation 541 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 542 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 67068, i64 67068, i64 67068"   --->   Operation 542 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 543 [1/1] (0.00ns)   --->   "%specpipeline_ln96 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:96]   --->   Operation 543 'specpipeline' 'specpipeline_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 544 [1/1] (0.00ns)   --->   "%bitcast_ln101 = bitcast i32 %div3" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 544 'bitcast' 'bitcast_ln101' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 545 [1/1] (7.30ns)   --->   "%write_ln101 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %bitcast_ln101, i4 15" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101]   --->   Operation 545 'write' 'write_ln101' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 546 [1/1] (0.00ns)   --->   "%br_ln95 = br void %L11" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:95]   --->   Operation 546 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 17 bit ('indvar_flatten44') [110]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten44' [114]  (0.427 ns)

 <State 2>: 3.400ns
The critical path consists of the following:
	'load' operation 10 bit ('indvar_flatten33_load', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:92) on local variable 'indvar_flatten33' [129]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln92', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:92) [135]  (0.787 ns)
	'select' operation 5 bit ('select_ln89', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89) [136]  (0.414 ns)
	'add' operation 5 bit ('add_ln92', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:92) [141]  (0.789 ns)
	'select' operation 5 bit ('select_ln92_1', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:92) [144]  (0.414 ns)
	'mul' operation 10 bit of DSP[148] ('mul_ln100', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) [146]  (0.996 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation 10 bit of DSP[148] ('mul_ln100', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) [146]  (0.996 ns)

 <State 4>: 0.645ns
The critical path consists of the following:
	'mul' operation 10 bit of DSP[148] ('mul_ln100', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) [146]  (0.000 ns)
	'add' operation 10 bit of DSP[148] ('add_ln100', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) [148]  (0.645 ns)

 <State 5>: 1.882ns
The critical path consists of the following:
	'add' operation 10 bit of DSP[148] ('add_ln100', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) [148]  (0.645 ns)
	'getelementptr' operation 10 bit ('inp_image_addr', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) [150]  (0.000 ns)
	'load' operation 32 bit ('inp_image_load', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) on array 'inp_image' [247]  (1.237 ns)

 <State 6>: 3.869ns
The critical path consists of the following:
	'load' operation 32 bit ('inp_image_load', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) on array 'inp_image' [247]  (1.237 ns)
	'sparsemux' operation 32 bit ('x', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) [339]  (1.395 ns)
	'call' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) to 'pow_generic<float>' [340]  (1.237 ns)

 <State 7>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) to 'pow_generic<float>' [340]  (7.232 ns)

 <State 8>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) to 'pow_generic<float>' [340]  (7.232 ns)

 <State 9>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) to 'pow_generic<float>' [340]  (7.232 ns)

 <State 10>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) to 'pow_generic<float>' [340]  (7.232 ns)

 <State 11>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) to 'pow_generic<float>' [340]  (7.232 ns)

 <State 12>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) to 'pow_generic<float>' [340]  (7.232 ns)

 <State 13>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) to 'pow_generic<float>' [340]  (7.232 ns)

 <State 14>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) to 'pow_generic<float>' [340]  (7.232 ns)

 <State 15>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) to 'pow_generic<float>' [340]  (7.232 ns)

 <State 16>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) to 'pow_generic<float>' [340]  (7.232 ns)

 <State 17>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) to 'pow_generic<float>' [340]  (7.232 ns)

 <State 18>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_13', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) to 'pow_generic<float>' [344]  (7.232 ns)

 <State 19>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_13', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) to 'pow_generic<float>' [344]  (7.232 ns)

 <State 20>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_13', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) to 'pow_generic<float>' [344]  (7.232 ns)

 <State 21>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_13', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) to 'pow_generic<float>' [344]  (7.232 ns)

 <State 22>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_14', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) to 'pow_generic<float>' [348]  (7.232 ns)

 <State 23>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_14', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) to 'pow_generic<float>' [348]  (7.232 ns)

 <State 24>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_14', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) to 'pow_generic<float>' [348]  (7.232 ns)

 <State 25>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_14', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) to 'pow_generic<float>' [348]  (7.232 ns)

 <State 26>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_15', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) to 'pow_generic<float>' [352]  (7.232 ns)

 <State 27>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_15', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) to 'pow_generic<float>' [352]  (7.232 ns)

 <State 28>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_15', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) to 'pow_generic<float>' [352]  (7.232 ns)

 <State 29>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_15', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) to 'pow_generic<float>' [352]  (7.232 ns)

 <State 30>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_16', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) to 'pow_generic<float>' [356]  (7.232 ns)

 <State 31>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_16', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) to 'pow_generic<float>' [356]  (7.232 ns)

 <State 32>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_16', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) to 'pow_generic<float>' [356]  (7.232 ns)

 <State 33>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_16', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) to 'pow_generic<float>' [356]  (7.232 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add170_3', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) [353]  (6.437 ns)

 <State 35>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add170_4', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) [357]  (6.437 ns)

 <State 36>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add170_4', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) [357]  (6.437 ns)

 <State 37>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add170_4', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) [357]  (6.437 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add170_4', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100) [357]  (6.437 ns)

 <State 39>: 2.306ns
The critical path consists of the following:
	'fpext' operation 64 bit ('conv6', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) [358]  (2.306 ns)

 <State 40>: 2.306ns
The critical path consists of the following:
	'fpext' operation 64 bit ('conv6', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) [358]  (2.306 ns)

 <State 41>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul3', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) [359]  (7.042 ns)

 <State 42>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul3', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) [359]  (7.042 ns)

 <State 43>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul3', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) [359]  (7.042 ns)

 <State 44>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul3', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) [359]  (7.042 ns)

 <State 45>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul3', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) [359]  (7.042 ns)

 <State 46>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add7', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) [360]  (5.069 ns)

 <State 47>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add7', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) [360]  (5.069 ns)

 <State 48>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add7', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) [360]  (5.069 ns)

 <State 49>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add7', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) [360]  (5.069 ns)

 <State 50>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add7', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) [360]  (5.069 ns)

 <State 51>: 2.891ns
The critical path consists of the following:
	'fptrunc' operation 32 bit ('x', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) [361]  (2.891 ns)

 <State 52>: 4.128ns
The critical path consists of the following:
	'fptrunc' operation 32 bit ('x', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) [361]  (2.891 ns)
	'call' operation 32 bit ('tmp_17', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) to 'pow_generic<float>' [362]  (1.237 ns)

 <State 53>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_17', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) to 'pow_generic<float>' [362]  (7.232 ns)

 <State 54>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_17', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) to 'pow_generic<float>' [362]  (7.232 ns)

 <State 55>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_17', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) to 'pow_generic<float>' [362]  (7.232 ns)

 <State 56>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_17', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) to 'pow_generic<float>' [362]  (7.232 ns)

 <State 57>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_17', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) to 'pow_generic<float>' [362]  (7.232 ns)

 <State 58>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_17', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) to 'pow_generic<float>' [362]  (7.232 ns)

 <State 59>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_17', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) to 'pow_generic<float>' [362]  (7.232 ns)

 <State 60>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_17', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) to 'pow_generic<float>' [362]  (7.232 ns)

 <State 61>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_17', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) to 'pow_generic<float>' [362]  (7.232 ns)

 <State 62>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_17', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) to 'pow_generic<float>' [362]  (7.232 ns)

 <State 63>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_17', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) to 'pow_generic<float>' [362]  (7.232 ns)

 <State 64>: 2.443ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_17', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) to 'pow_generic<float>' [362]  (2.443 ns)

 <State 65>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div3', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) [363]  (7.057 ns)

 <State 66>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div3', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) [363]  (7.057 ns)

 <State 67>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div3', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) [363]  (7.057 ns)

 <State 68>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div3', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) [363]  (7.057 ns)

 <State 69>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div3', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) [363]  (7.057 ns)

 <State 70>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div3', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) [363]  (7.057 ns)

 <State 71>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div3', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) [363]  (7.057 ns)

 <State 72>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div3', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) [363]  (7.057 ns)

 <State 73>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div3', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) [363]  (7.057 ns)

 <State 74>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem0_addr', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89) [131]  (0.000 ns)
	bus write operation ('write_ln101', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) on port 'gmem0' (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101) [365]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
