// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module DCT_MAT_Multiply_Loop_LoadRow_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        B_dout,
        B_empty_n,
        B_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31,
        ap_return_32,
        ap_return_33,
        ap_return_34,
        ap_return_35,
        ap_return_36,
        ap_return_37,
        ap_return_38,
        ap_return_39,
        ap_return_40,
        ap_return_41,
        ap_return_42,
        ap_return_43,
        ap_return_44,
        ap_return_45,
        ap_return_46,
        ap_return_47,
        ap_return_48,
        ap_return_49,
        ap_return_50,
        ap_return_51,
        ap_return_52,
        ap_return_53,
        ap_return_54,
        ap_return_55,
        ap_return_56,
        ap_return_57,
        ap_return_58,
        ap_return_59,
        ap_return_60,
        ap_return_61,
        ap_return_62,
        ap_return_63
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 3'b10;
parameter    ap_ST_st4_fsm_2 = 3'b100;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv7_40 = 7'b1000000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] B_dout;
input   B_empty_n;
output   B_read;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;
output  [31:0] ap_return_8;
output  [31:0] ap_return_9;
output  [31:0] ap_return_10;
output  [31:0] ap_return_11;
output  [31:0] ap_return_12;
output  [31:0] ap_return_13;
output  [31:0] ap_return_14;
output  [31:0] ap_return_15;
output  [31:0] ap_return_16;
output  [31:0] ap_return_17;
output  [31:0] ap_return_18;
output  [31:0] ap_return_19;
output  [31:0] ap_return_20;
output  [31:0] ap_return_21;
output  [31:0] ap_return_22;
output  [31:0] ap_return_23;
output  [31:0] ap_return_24;
output  [31:0] ap_return_25;
output  [31:0] ap_return_26;
output  [31:0] ap_return_27;
output  [31:0] ap_return_28;
output  [31:0] ap_return_29;
output  [31:0] ap_return_30;
output  [31:0] ap_return_31;
output  [31:0] ap_return_32;
output  [31:0] ap_return_33;
output  [31:0] ap_return_34;
output  [31:0] ap_return_35;
output  [31:0] ap_return_36;
output  [31:0] ap_return_37;
output  [31:0] ap_return_38;
output  [31:0] ap_return_39;
output  [31:0] ap_return_40;
output  [31:0] ap_return_41;
output  [31:0] ap_return_42;
output  [31:0] ap_return_43;
output  [31:0] ap_return_44;
output  [31:0] ap_return_45;
output  [31:0] ap_return_46;
output  [31:0] ap_return_47;
output  [31:0] ap_return_48;
output  [31:0] ap_return_49;
output  [31:0] ap_return_50;
output  [31:0] ap_return_51;
output  [31:0] ap_return_52;
output  [31:0] ap_return_53;
output  [31:0] ap_return_54;
output  [31:0] ap_return_55;
output  [31:0] ap_return_56;
output  [31:0] ap_return_57;
output  [31:0] ap_return_58;
output  [31:0] ap_return_59;
output  [31:0] ap_return_60;
output  [31:0] ap_return_61;
output  [31:0] ap_return_62;
output  [31:0] ap_return_63;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg B_read;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm = 3'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_22;
reg   [6:0] indvar_flatten_reg_68;
reg   [3:0] i_0_i_i_reg_79;
reg   [31:0] B_cached_1_1_1_reg_90;
reg   [31:0] B_cached_1_2_1_reg_102;
reg   [31:0] B_cached_1_3_1_reg_114;
reg   [31:0] B_cached_1_0_1_reg_126;
reg   [31:0] B_cached_1_4_1_reg_138;
reg   [31:0] B_cached_1_5_1_reg_150;
reg   [31:0] B_cached_0_7_1_reg_162;
reg   [31:0] B_cached_1_6_1_reg_174;
reg   [31:0] B_cached_1_7_1_reg_186;
reg   [31:0] B_cached_0_6_1_reg_198;
reg   [31:0] B_cached_2_0_1_reg_210;
reg   [31:0] B_cached_2_1_1_reg_222;
reg   [31:0] B_cached_0_5_1_reg_234;
reg   [31:0] B_cached_2_2_1_reg_246;
reg   [31:0] B_cached_2_3_1_reg_258;
reg   [31:0] B_cached_0_4_1_reg_270;
reg   [31:0] B_cached_2_4_1_reg_282;
reg   [31:0] B_cached_2_5_1_reg_294;
reg   [31:0] B_cached_0_3_1_reg_306;
reg   [31:0] B_cached_2_6_1_reg_318;
reg   [31:0] B_cached_2_7_1_reg_330;
reg   [31:0] B_cached_0_2_1_reg_342;
reg   [31:0] B_cached_3_0_1_reg_354;
reg   [31:0] B_cached_3_1_1_reg_366;
reg   [31:0] B_cached_0_1_1_reg_378;
reg   [31:0] B_cached_3_2_1_reg_390;
reg   [31:0] B_cached_3_3_1_reg_402;
reg   [31:0] B_cached_0_0_1_reg_414;
reg   [31:0] B_cached_3_4_1_reg_426;
reg   [31:0] B_cached_3_5_1_reg_438;
reg   [31:0] B_cached_5_1_1_reg_450;
reg   [31:0] B_cached_5_2_1_reg_462;
reg   [31:0] B_cached_5_0_1_reg_474;
reg   [31:0] B_cached_5_3_1_reg_486;
reg   [31:0] B_cached_5_4_1_reg_498;
reg   [31:0] B_cached_4_7_1_reg_510;
reg   [31:0] B_cached_5_5_1_reg_522;
reg   [31:0] B_cached_5_6_1_reg_534;
reg   [31:0] B_cached_4_6_1_reg_546;
reg   [31:0] B_cached_5_7_1_reg_558;
reg   [31:0] B_cached_6_0_1_reg_570;
reg   [31:0] B_cached_4_5_1_reg_582;
reg   [31:0] B_cached_6_1_1_reg_594;
reg   [31:0] B_cached_6_2_1_reg_606;
reg   [31:0] B_cached_4_4_1_reg_618;
reg   [31:0] B_cached_6_3_1_reg_630;
reg   [31:0] B_cached_6_4_1_reg_642;
reg   [31:0] B_cached_4_3_1_reg_654;
reg   [31:0] B_cached_6_5_1_reg_666;
reg   [31:0] B_cached_6_6_1_reg_678;
reg   [31:0] B_cached_4_2_1_reg_690;
reg   [31:0] B_cached_6_7_1_reg_702;
reg   [31:0] B_cached_7_0_1_reg_714;
reg   [31:0] B_cached_4_1_1_reg_726;
reg   [31:0] B_cached_7_1_1_reg_738;
reg   [31:0] B_cached_7_2_1_reg_750;
reg   [31:0] B_cached_4_0_1_reg_762;
reg   [31:0] B_cached_7_3_1_reg_774;
reg   [31:0] B_cached_7_4_1_reg_786;
reg   [31:0] B_cached_3_7_1_reg_798;
reg   [31:0] B_cached_7_5_1_reg_810;
reg   [31:0] B_cached_7_6_1_reg_822;
reg   [31:0] B_cached_3_6_1_reg_834;
reg   [31:0] B_cached_7_7_1_reg_846;
reg   [3:0] j_0_i_i_reg_858;
wire   [0:0] exitcond_flatten_fu_13606_p2;
reg   [0:0] exitcond_flatten_reg_14044;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_bdd_367;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_sig_bdd_375;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [6:0] indvar_flatten_next_fu_13612_p2;
wire   [3:0] i_0_i_i_mid2_fu_13638_p3;
wire   [3:0] j_fu_13654_p2;
reg    ap_sig_bdd_395;
reg   [31:0] B_cached_1_1_2_phi_fu_873_p128;
reg   [31:0] B_cached_1_2_2_phi_fu_1072_p128;
reg   [31:0] B_cached_1_3_2_phi_fu_1271_p128;
reg   [31:0] B_cached_1_0_2_phi_fu_1470_p128;
reg   [31:0] B_cached_1_4_2_phi_fu_1669_p128;
reg   [31:0] B_cached_1_5_2_phi_fu_1868_p128;
reg   [31:0] B_cached_0_7_2_phi_fu_2067_p128;
reg   [31:0] B_cached_1_6_2_phi_fu_2266_p128;
reg   [31:0] B_cached_1_7_2_phi_fu_2465_p128;
reg   [31:0] B_cached_0_6_2_phi_fu_2664_p128;
reg   [31:0] B_cached_2_0_2_phi_fu_2863_p128;
reg   [31:0] B_cached_2_1_2_phi_fu_3062_p128;
reg   [31:0] B_cached_0_5_2_phi_fu_3261_p128;
reg   [31:0] B_cached_2_2_2_phi_fu_3460_p128;
reg   [31:0] B_cached_2_3_2_phi_fu_3659_p128;
reg   [31:0] B_cached_0_4_2_phi_fu_3858_p128;
reg   [31:0] B_cached_2_4_2_phi_fu_4057_p128;
reg   [31:0] B_cached_2_5_2_phi_fu_4256_p128;
reg   [31:0] B_cached_0_3_2_phi_fu_4455_p128;
reg   [31:0] B_cached_2_6_2_phi_fu_4654_p128;
reg   [31:0] B_cached_2_7_2_phi_fu_4853_p128;
reg   [31:0] B_cached_0_2_2_phi_fu_5052_p128;
reg   [31:0] B_cached_3_0_2_phi_fu_5251_p128;
reg   [31:0] B_cached_3_1_2_phi_fu_5450_p128;
reg   [31:0] B_cached_0_1_2_phi_fu_5649_p128;
reg   [31:0] B_cached_3_2_2_phi_fu_5848_p128;
reg   [31:0] B_cached_3_3_2_phi_fu_6047_p128;
reg   [31:0] B_cached_0_0_2_phi_fu_6246_p128;
reg   [31:0] B_cached_3_4_2_phi_fu_6445_p128;
reg   [31:0] B_cached_3_5_2_phi_fu_6644_p128;
reg   [31:0] B_cached_5_1_2_phi_fu_6843_p128;
reg   [31:0] B_cached_5_2_2_phi_fu_7042_p128;
reg   [31:0] B_cached_5_0_2_phi_fu_7241_p128;
reg   [31:0] B_cached_5_3_2_phi_fu_7440_p128;
reg   [31:0] B_cached_5_4_2_phi_fu_7639_p128;
reg   [31:0] B_cached_4_7_2_phi_fu_7838_p128;
reg   [31:0] B_cached_5_5_2_phi_fu_8037_p128;
reg   [31:0] B_cached_5_6_2_phi_fu_8236_p128;
reg   [31:0] B_cached_4_6_2_phi_fu_8435_p128;
reg   [31:0] B_cached_5_7_2_phi_fu_8634_p128;
reg   [31:0] B_cached_6_0_2_phi_fu_8833_p128;
reg   [31:0] B_cached_4_5_2_phi_fu_9032_p128;
reg   [31:0] B_cached_6_1_2_phi_fu_9231_p128;
reg   [31:0] B_cached_6_2_2_phi_fu_9430_p128;
reg   [31:0] B_cached_4_4_2_phi_fu_9629_p128;
reg   [31:0] B_cached_6_3_2_phi_fu_9828_p128;
reg   [31:0] B_cached_6_4_2_phi_fu_10027_p128;
reg   [31:0] B_cached_4_3_2_phi_fu_10226_p128;
reg   [31:0] B_cached_6_5_2_phi_fu_10425_p128;
reg   [31:0] B_cached_6_6_2_phi_fu_10624_p128;
reg   [31:0] B_cached_4_2_2_phi_fu_10823_p128;
reg   [31:0] B_cached_6_7_2_phi_fu_11022_p128;
reg   [31:0] B_cached_7_0_2_phi_fu_11221_p128;
reg   [31:0] B_cached_4_1_2_phi_fu_11420_p128;
reg   [31:0] B_cached_7_1_2_phi_fu_11619_p128;
reg   [31:0] B_cached_7_2_2_phi_fu_11818_p128;
reg   [31:0] B_cached_4_0_2_phi_fu_12017_p128;
reg   [31:0] B_cached_7_3_2_phi_fu_12216_p128;
reg   [31:0] B_cached_7_4_2_phi_fu_12415_p128;
reg   [31:0] B_cached_3_7_2_phi_fu_12614_p128;
reg   [31:0] B_cached_7_5_2_phi_fu_12813_p128;
reg   [31:0] B_cached_7_6_2_phi_fu_13012_p128;
reg   [31:0] B_cached_3_6_2_phi_fu_13211_p128;
reg   [31:0] B_cached_7_7_2_phi_fu_13410_p128;
wire   [31:0] ap_reg_phiprechg_B_cached_1_1_2_reg_869pp0_it1;
wire   [2:0] tmp_fu_13646_p1;
wire   [2:0] tmp_22_fu_13650_p1;
wire   [31:0] ap_reg_phiprechg_B_cached_1_2_2_reg_1068pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_1_3_2_reg_1267pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_1_0_2_reg_1466pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_1_4_2_reg_1665pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_1_5_2_reg_1864pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_7_2_reg_2063pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_1_6_2_reg_2262pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_1_7_2_reg_2461pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_6_2_reg_2660pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_0_2_reg_2859pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_1_2_reg_3058pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_5_2_reg_3257pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_2_2_reg_3456pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_3_2_reg_3655pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_4_2_reg_3854pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_4_2_reg_4053pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_5_2_reg_4252pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_3_2_reg_4451pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_6_2_reg_4650pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_7_2_reg_4849pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_2_2_reg_5048pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_0_2_reg_5247pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_1_2_reg_5446pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_1_2_reg_5645pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_2_2_reg_5844pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_3_2_reg_6043pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_0_2_reg_6242pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_4_2_reg_6441pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_5_2_reg_6640pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_1_2_reg_6839pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_2_2_reg_7038pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_0_2_reg_7237pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_3_2_reg_7436pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_4_2_reg_7635pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_7_2_reg_7834pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_5_2_reg_8033pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_6_2_reg_8232pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_6_2_reg_8431pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_7_2_reg_8630pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_0_2_reg_8829pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_5_2_reg_9028pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_1_2_reg_9227pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_2_2_reg_9426pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_4_2_reg_9625pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_3_2_reg_9824pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_4_2_reg_10023pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_3_2_reg_10222pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_5_2_reg_10421pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_6_2_reg_10620pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_2_2_reg_10819pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_7_2_reg_11018pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_0_2_reg_11217pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_1_2_reg_11416pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_1_2_reg_11615pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_2_2_reg_11814pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_0_2_reg_12013pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_3_2_reg_12212pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_4_2_reg_12411pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_7_2_reg_12610pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_5_2_reg_12809pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_6_2_reg_13008pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_6_2_reg_13207pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_7_2_reg_13406pp0_it1;
wire   [0:0] exitcond3_i_i4_fu_13618_p2;
wire   [3:0] i2_fu_13632_p2;
wire   [3:0] j_0_i_i_mid2_fu_13624_p3;
reg    ap_sig_cseq_ST_st4_fsm_2;
reg    ap_sig_bdd_5150;
reg   [2:0] ap_NS_fsm;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_2)) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_sig_bdd_375 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(exitcond_flatten_fu_13606_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_395)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_sig_bdd_375 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_395)) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_375 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        i_0_i_i_reg_79 <= i_0_i_i_mid2_fu_13638_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_395)) begin
        i_0_i_i_reg_79 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_375 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (exitcond_flatten_fu_13606_p2 == ap_const_lv1_0))) begin
        indvar_flatten_reg_68 <= indvar_flatten_next_fu_13612_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_395)) begin
        indvar_flatten_reg_68 <= ap_const_lv7_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_375 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        j_0_i_i_reg_858 <= j_fu_13654_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_395)) begin
        j_0_i_i_reg_858 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_375 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        B_cached_0_0_1_reg_414 <= B_cached_0_0_2_phi_fu_6246_p128;
        B_cached_0_1_1_reg_378 <= B_cached_0_1_2_phi_fu_5649_p128;
        B_cached_0_2_1_reg_342 <= B_cached_0_2_2_phi_fu_5052_p128;
        B_cached_0_3_1_reg_306 <= B_cached_0_3_2_phi_fu_4455_p128;
        B_cached_0_4_1_reg_270 <= B_cached_0_4_2_phi_fu_3858_p128;
        B_cached_0_5_1_reg_234 <= B_cached_0_5_2_phi_fu_3261_p128;
        B_cached_0_6_1_reg_198 <= B_cached_0_6_2_phi_fu_2664_p128;
        B_cached_0_7_1_reg_162 <= B_cached_0_7_2_phi_fu_2067_p128;
        B_cached_1_0_1_reg_126 <= B_cached_1_0_2_phi_fu_1470_p128;
        B_cached_1_1_1_reg_90 <= B_cached_1_1_2_phi_fu_873_p128;
        B_cached_1_2_1_reg_102 <= B_cached_1_2_2_phi_fu_1072_p128;
        B_cached_1_3_1_reg_114 <= B_cached_1_3_2_phi_fu_1271_p128;
        B_cached_1_4_1_reg_138 <= B_cached_1_4_2_phi_fu_1669_p128;
        B_cached_1_5_1_reg_150 <= B_cached_1_5_2_phi_fu_1868_p128;
        B_cached_1_6_1_reg_174 <= B_cached_1_6_2_phi_fu_2266_p128;
        B_cached_1_7_1_reg_186 <= B_cached_1_7_2_phi_fu_2465_p128;
        B_cached_2_0_1_reg_210 <= B_cached_2_0_2_phi_fu_2863_p128;
        B_cached_2_1_1_reg_222 <= B_cached_2_1_2_phi_fu_3062_p128;
        B_cached_2_2_1_reg_246 <= B_cached_2_2_2_phi_fu_3460_p128;
        B_cached_2_3_1_reg_258 <= B_cached_2_3_2_phi_fu_3659_p128;
        B_cached_2_4_1_reg_282 <= B_cached_2_4_2_phi_fu_4057_p128;
        B_cached_2_5_1_reg_294 <= B_cached_2_5_2_phi_fu_4256_p128;
        B_cached_2_6_1_reg_318 <= B_cached_2_6_2_phi_fu_4654_p128;
        B_cached_2_7_1_reg_330 <= B_cached_2_7_2_phi_fu_4853_p128;
        B_cached_3_0_1_reg_354 <= B_cached_3_0_2_phi_fu_5251_p128;
        B_cached_3_1_1_reg_366 <= B_cached_3_1_2_phi_fu_5450_p128;
        B_cached_3_2_1_reg_390 <= B_cached_3_2_2_phi_fu_5848_p128;
        B_cached_3_3_1_reg_402 <= B_cached_3_3_2_phi_fu_6047_p128;
        B_cached_3_4_1_reg_426 <= B_cached_3_4_2_phi_fu_6445_p128;
        B_cached_3_5_1_reg_438 <= B_cached_3_5_2_phi_fu_6644_p128;
        B_cached_3_6_1_reg_834 <= B_cached_3_6_2_phi_fu_13211_p128;
        B_cached_3_7_1_reg_798 <= B_cached_3_7_2_phi_fu_12614_p128;
        B_cached_4_0_1_reg_762 <= B_cached_4_0_2_phi_fu_12017_p128;
        B_cached_4_1_1_reg_726 <= B_cached_4_1_2_phi_fu_11420_p128;
        B_cached_4_2_1_reg_690 <= B_cached_4_2_2_phi_fu_10823_p128;
        B_cached_4_3_1_reg_654 <= B_cached_4_3_2_phi_fu_10226_p128;
        B_cached_4_4_1_reg_618 <= B_cached_4_4_2_phi_fu_9629_p128;
        B_cached_4_5_1_reg_582 <= B_cached_4_5_2_phi_fu_9032_p128;
        B_cached_4_6_1_reg_546 <= B_cached_4_6_2_phi_fu_8435_p128;
        B_cached_4_7_1_reg_510 <= B_cached_4_7_2_phi_fu_7838_p128;
        B_cached_5_0_1_reg_474 <= B_cached_5_0_2_phi_fu_7241_p128;
        B_cached_5_1_1_reg_450 <= B_cached_5_1_2_phi_fu_6843_p128;
        B_cached_5_2_1_reg_462 <= B_cached_5_2_2_phi_fu_7042_p128;
        B_cached_5_3_1_reg_486 <= B_cached_5_3_2_phi_fu_7440_p128;
        B_cached_5_4_1_reg_498 <= B_cached_5_4_2_phi_fu_7639_p128;
        B_cached_5_5_1_reg_522 <= B_cached_5_5_2_phi_fu_8037_p128;
        B_cached_5_6_1_reg_534 <= B_cached_5_6_2_phi_fu_8236_p128;
        B_cached_5_7_1_reg_558 <= B_cached_5_7_2_phi_fu_8634_p128;
        B_cached_6_0_1_reg_570 <= B_cached_6_0_2_phi_fu_8833_p128;
        B_cached_6_1_1_reg_594 <= B_cached_6_1_2_phi_fu_9231_p128;
        B_cached_6_2_1_reg_606 <= B_cached_6_2_2_phi_fu_9430_p128;
        B_cached_6_3_1_reg_630 <= B_cached_6_3_2_phi_fu_9828_p128;
        B_cached_6_4_1_reg_642 <= B_cached_6_4_2_phi_fu_10027_p128;
        B_cached_6_5_1_reg_666 <= B_cached_6_5_2_phi_fu_10425_p128;
        B_cached_6_6_1_reg_678 <= B_cached_6_6_2_phi_fu_10624_p128;
        B_cached_6_7_1_reg_702 <= B_cached_6_7_2_phi_fu_11022_p128;
        B_cached_7_0_1_reg_714 <= B_cached_7_0_2_phi_fu_11221_p128;
        B_cached_7_1_1_reg_738 <= B_cached_7_1_2_phi_fu_11619_p128;
        B_cached_7_2_1_reg_750 <= B_cached_7_2_2_phi_fu_11818_p128;
        B_cached_7_3_1_reg_774 <= B_cached_7_3_2_phi_fu_12216_p128;
        B_cached_7_4_1_reg_786 <= B_cached_7_4_2_phi_fu_12415_p128;
        B_cached_7_5_1_reg_810 <= B_cached_7_5_2_phi_fu_12813_p128;
        B_cached_7_6_1_reg_822 <= B_cached_7_6_2_phi_fu_13012_p128;
        B_cached_7_7_1_reg_846 <= B_cached_7_7_2_phi_fu_13410_p128;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_sig_bdd_375 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        exitcond_flatten_reg_14044 <= exitcond_flatten_fu_13606_p2;
    end
end

/// B_cached_0_0_2_phi_fu_6246_p128 assign process. ///
always @ (B_dout or B_cached_0_0_1_reg_414 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_0_0_2_reg_6242pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1))) begin
        B_cached_0_0_2_phi_fu_6246_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_0_0_2_phi_fu_6246_p128 = B_cached_0_0_1_reg_414;
    end else begin
        B_cached_0_0_2_phi_fu_6246_p128 = ap_reg_phiprechg_B_cached_0_0_2_reg_6242pp0_it1;
    end
end

/// B_cached_0_1_2_phi_fu_5649_p128 assign process. ///
always @ (B_dout or B_cached_0_1_1_reg_378 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_0_1_2_reg_5645pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1))) begin
        B_cached_0_1_2_phi_fu_5649_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_0_1_2_phi_fu_5649_p128 = B_cached_0_1_1_reg_378;
    end else begin
        B_cached_0_1_2_phi_fu_5649_p128 = ap_reg_phiprechg_B_cached_0_1_2_reg_5645pp0_it1;
    end
end

/// B_cached_0_2_2_phi_fu_5052_p128 assign process. ///
always @ (B_dout or B_cached_0_2_1_reg_342 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_0_2_2_reg_5048pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2))) begin
        B_cached_0_2_2_phi_fu_5052_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_0_2_2_phi_fu_5052_p128 = B_cached_0_2_1_reg_342;
    end else begin
        B_cached_0_2_2_phi_fu_5052_p128 = ap_reg_phiprechg_B_cached_0_2_2_reg_5048pp0_it1;
    end
end

/// B_cached_0_3_2_phi_fu_4455_p128 assign process. ///
always @ (B_dout or B_cached_0_3_1_reg_306 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_0_3_2_reg_4451pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3))) begin
        B_cached_0_3_2_phi_fu_4455_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_0_3_2_phi_fu_4455_p128 = B_cached_0_3_1_reg_306;
    end else begin
        B_cached_0_3_2_phi_fu_4455_p128 = ap_reg_phiprechg_B_cached_0_3_2_reg_4451pp0_it1;
    end
end

/// B_cached_0_4_2_phi_fu_3858_p128 assign process. ///
always @ (B_dout or B_cached_0_4_1_reg_270 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_0_4_2_reg_3854pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4))) begin
        B_cached_0_4_2_phi_fu_3858_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_0_4_2_phi_fu_3858_p128 = B_cached_0_4_1_reg_270;
    end else begin
        B_cached_0_4_2_phi_fu_3858_p128 = ap_reg_phiprechg_B_cached_0_4_2_reg_3854pp0_it1;
    end
end

/// B_cached_0_5_2_phi_fu_3261_p128 assign process. ///
always @ (B_dout or B_cached_0_5_1_reg_234 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_0_5_2_reg_3257pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5))) begin
        B_cached_0_5_2_phi_fu_3261_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_0_5_2_phi_fu_3261_p128 = B_cached_0_5_1_reg_234;
    end else begin
        B_cached_0_5_2_phi_fu_3261_p128 = ap_reg_phiprechg_B_cached_0_5_2_reg_3257pp0_it1;
    end
end

/// B_cached_0_6_2_phi_fu_2664_p128 assign process. ///
always @ (B_dout or B_cached_0_6_1_reg_198 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_0_6_2_reg_2660pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6))) begin
        B_cached_0_6_2_phi_fu_2664_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_0_6_2_phi_fu_2664_p128 = B_cached_0_6_1_reg_198;
    end else begin
        B_cached_0_6_2_phi_fu_2664_p128 = ap_reg_phiprechg_B_cached_0_6_2_reg_2660pp0_it1;
    end
end

/// B_cached_0_7_2_phi_fu_2067_p128 assign process. ///
always @ (B_dout or B_cached_0_7_1_reg_162 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_0_7_2_reg_2063pp0_it1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_0_7_2_phi_fu_2067_p128 = B_cached_0_7_1_reg_162;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1))) begin
        B_cached_0_7_2_phi_fu_2067_p128 = B_dout;
    end else begin
        B_cached_0_7_2_phi_fu_2067_p128 = ap_reg_phiprechg_B_cached_0_7_2_reg_2063pp0_it1;
    end
end

/// B_cached_1_0_2_phi_fu_1470_p128 assign process. ///
always @ (B_dout or B_cached_1_0_1_reg_126 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_1_0_2_reg_1466pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1))) begin
        B_cached_1_0_2_phi_fu_1470_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_1_0_2_phi_fu_1470_p128 = B_cached_1_0_1_reg_126;
    end else begin
        B_cached_1_0_2_phi_fu_1470_p128 = ap_reg_phiprechg_B_cached_1_0_2_reg_1466pp0_it1;
    end
end

/// B_cached_1_1_2_phi_fu_873_p128 assign process. ///
always @ (B_dout or B_cached_1_1_1_reg_90 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or ap_reg_phiprechg_B_cached_1_1_2_reg_869pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1))) begin
        B_cached_1_1_2_phi_fu_873_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_1_1_2_phi_fu_873_p128 = B_cached_1_1_1_reg_90;
    end else begin
        B_cached_1_1_2_phi_fu_873_p128 = ap_reg_phiprechg_B_cached_1_1_2_reg_869pp0_it1;
    end
end

/// B_cached_1_2_2_phi_fu_1072_p128 assign process. ///
always @ (B_dout or B_cached_1_2_1_reg_102 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_1_2_2_reg_1068pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1))) begin
        B_cached_1_2_2_phi_fu_1072_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_1_2_2_phi_fu_1072_p128 = B_cached_1_2_1_reg_102;
    end else begin
        B_cached_1_2_2_phi_fu_1072_p128 = ap_reg_phiprechg_B_cached_1_2_2_reg_1068pp0_it1;
    end
end

/// B_cached_1_3_2_phi_fu_1271_p128 assign process. ///
always @ (B_dout or B_cached_1_3_1_reg_114 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_1_3_2_reg_1267pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1))) begin
        B_cached_1_3_2_phi_fu_1271_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_1_3_2_phi_fu_1271_p128 = B_cached_1_3_1_reg_114;
    end else begin
        B_cached_1_3_2_phi_fu_1271_p128 = ap_reg_phiprechg_B_cached_1_3_2_reg_1267pp0_it1;
    end
end

/// B_cached_1_4_2_phi_fu_1669_p128 assign process. ///
always @ (B_dout or B_cached_1_4_1_reg_138 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_1_4_2_reg_1665pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1))) begin
        B_cached_1_4_2_phi_fu_1669_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_1_4_2_phi_fu_1669_p128 = B_cached_1_4_1_reg_138;
    end else begin
        B_cached_1_4_2_phi_fu_1669_p128 = ap_reg_phiprechg_B_cached_1_4_2_reg_1665pp0_it1;
    end
end

/// B_cached_1_5_2_phi_fu_1868_p128 assign process. ///
always @ (B_dout or B_cached_1_5_1_reg_150 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_1_5_2_reg_1864pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1))) begin
        B_cached_1_5_2_phi_fu_1868_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_1_5_2_phi_fu_1868_p128 = B_cached_1_5_1_reg_150;
    end else begin
        B_cached_1_5_2_phi_fu_1868_p128 = ap_reg_phiprechg_B_cached_1_5_2_reg_1864pp0_it1;
    end
end

/// B_cached_1_6_2_phi_fu_2266_p128 assign process. ///
always @ (B_dout or B_cached_1_6_1_reg_174 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_1_6_2_reg_2262pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1))) begin
        B_cached_1_6_2_phi_fu_2266_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_1_6_2_phi_fu_2266_p128 = B_cached_1_6_1_reg_174;
    end else begin
        B_cached_1_6_2_phi_fu_2266_p128 = ap_reg_phiprechg_B_cached_1_6_2_reg_2262pp0_it1;
    end
end

/// B_cached_1_7_2_phi_fu_2465_p128 assign process. ///
always @ (B_dout or B_cached_1_7_1_reg_186 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_1_7_2_reg_2461pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1))) begin
        B_cached_1_7_2_phi_fu_2465_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_1_7_2_phi_fu_2465_p128 = B_cached_1_7_1_reg_186;
    end else begin
        B_cached_1_7_2_phi_fu_2465_p128 = ap_reg_phiprechg_B_cached_1_7_2_reg_2461pp0_it1;
    end
end

/// B_cached_2_0_2_phi_fu_2863_p128 assign process. ///
always @ (B_dout or B_cached_2_0_1_reg_210 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_2_0_2_reg_2859pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2))) begin
        B_cached_2_0_2_phi_fu_2863_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_2_0_2_phi_fu_2863_p128 = B_cached_2_0_1_reg_210;
    end else begin
        B_cached_2_0_2_phi_fu_2863_p128 = ap_reg_phiprechg_B_cached_2_0_2_reg_2859pp0_it1;
    end
end

/// B_cached_2_1_2_phi_fu_3062_p128 assign process. ///
always @ (B_dout or B_cached_2_1_1_reg_222 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_2_1_2_reg_3058pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2))) begin
        B_cached_2_1_2_phi_fu_3062_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_2_1_2_phi_fu_3062_p128 = B_cached_2_1_1_reg_222;
    end else begin
        B_cached_2_1_2_phi_fu_3062_p128 = ap_reg_phiprechg_B_cached_2_1_2_reg_3058pp0_it1;
    end
end

/// B_cached_2_2_2_phi_fu_3460_p128 assign process. ///
always @ (B_dout or B_cached_2_2_1_reg_246 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_2_2_2_reg_3456pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2))) begin
        B_cached_2_2_2_phi_fu_3460_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_2_2_2_phi_fu_3460_p128 = B_cached_2_2_1_reg_246;
    end else begin
        B_cached_2_2_2_phi_fu_3460_p128 = ap_reg_phiprechg_B_cached_2_2_2_reg_3456pp0_it1;
    end
end

/// B_cached_2_3_2_phi_fu_3659_p128 assign process. ///
always @ (B_dout or B_cached_2_3_1_reg_258 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_2_3_2_reg_3655pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2))) begin
        B_cached_2_3_2_phi_fu_3659_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_2_3_2_phi_fu_3659_p128 = B_cached_2_3_1_reg_258;
    end else begin
        B_cached_2_3_2_phi_fu_3659_p128 = ap_reg_phiprechg_B_cached_2_3_2_reg_3655pp0_it1;
    end
end

/// B_cached_2_4_2_phi_fu_4057_p128 assign process. ///
always @ (B_dout or B_cached_2_4_1_reg_282 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_2_4_2_reg_4053pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2))) begin
        B_cached_2_4_2_phi_fu_4057_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_2_4_2_phi_fu_4057_p128 = B_cached_2_4_1_reg_282;
    end else begin
        B_cached_2_4_2_phi_fu_4057_p128 = ap_reg_phiprechg_B_cached_2_4_2_reg_4053pp0_it1;
    end
end

/// B_cached_2_5_2_phi_fu_4256_p128 assign process. ///
always @ (B_dout or B_cached_2_5_1_reg_294 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_2_5_2_reg_4252pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2))) begin
        B_cached_2_5_2_phi_fu_4256_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_2_5_2_phi_fu_4256_p128 = B_cached_2_5_1_reg_294;
    end else begin
        B_cached_2_5_2_phi_fu_4256_p128 = ap_reg_phiprechg_B_cached_2_5_2_reg_4252pp0_it1;
    end
end

/// B_cached_2_6_2_phi_fu_4654_p128 assign process. ///
always @ (B_dout or B_cached_2_6_1_reg_318 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_2_6_2_reg_4650pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2))) begin
        B_cached_2_6_2_phi_fu_4654_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_2_6_2_phi_fu_4654_p128 = B_cached_2_6_1_reg_318;
    end else begin
        B_cached_2_6_2_phi_fu_4654_p128 = ap_reg_phiprechg_B_cached_2_6_2_reg_4650pp0_it1;
    end
end

/// B_cached_2_7_2_phi_fu_4853_p128 assign process. ///
always @ (B_dout or B_cached_2_7_1_reg_330 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_2_7_2_reg_4849pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2))) begin
        B_cached_2_7_2_phi_fu_4853_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_2_7_2_phi_fu_4853_p128 = B_cached_2_7_1_reg_330;
    end else begin
        B_cached_2_7_2_phi_fu_4853_p128 = ap_reg_phiprechg_B_cached_2_7_2_reg_4849pp0_it1;
    end
end

/// B_cached_3_0_2_phi_fu_5251_p128 assign process. ///
always @ (B_dout or B_cached_3_0_1_reg_354 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_3_0_2_reg_5247pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3))) begin
        B_cached_3_0_2_phi_fu_5251_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_3_0_2_phi_fu_5251_p128 = B_cached_3_0_1_reg_354;
    end else begin
        B_cached_3_0_2_phi_fu_5251_p128 = ap_reg_phiprechg_B_cached_3_0_2_reg_5247pp0_it1;
    end
end

/// B_cached_3_1_2_phi_fu_5450_p128 assign process. ///
always @ (B_dout or B_cached_3_1_1_reg_366 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_3_1_2_reg_5446pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3))) begin
        B_cached_3_1_2_phi_fu_5450_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_3_1_2_phi_fu_5450_p128 = B_cached_3_1_1_reg_366;
    end else begin
        B_cached_3_1_2_phi_fu_5450_p128 = ap_reg_phiprechg_B_cached_3_1_2_reg_5446pp0_it1;
    end
end

/// B_cached_3_2_2_phi_fu_5848_p128 assign process. ///
always @ (B_dout or B_cached_3_2_1_reg_390 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_3_2_2_reg_5844pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3))) begin
        B_cached_3_2_2_phi_fu_5848_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_3_2_2_phi_fu_5848_p128 = B_cached_3_2_1_reg_390;
    end else begin
        B_cached_3_2_2_phi_fu_5848_p128 = ap_reg_phiprechg_B_cached_3_2_2_reg_5844pp0_it1;
    end
end

/// B_cached_3_3_2_phi_fu_6047_p128 assign process. ///
always @ (B_dout or B_cached_3_3_1_reg_402 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_3_3_2_reg_6043pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3))) begin
        B_cached_3_3_2_phi_fu_6047_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_3_3_2_phi_fu_6047_p128 = B_cached_3_3_1_reg_402;
    end else begin
        B_cached_3_3_2_phi_fu_6047_p128 = ap_reg_phiprechg_B_cached_3_3_2_reg_6043pp0_it1;
    end
end

/// B_cached_3_4_2_phi_fu_6445_p128 assign process. ///
always @ (B_dout or B_cached_3_4_1_reg_426 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_3_4_2_reg_6441pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3))) begin
        B_cached_3_4_2_phi_fu_6445_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_3_4_2_phi_fu_6445_p128 = B_cached_3_4_1_reg_426;
    end else begin
        B_cached_3_4_2_phi_fu_6445_p128 = ap_reg_phiprechg_B_cached_3_4_2_reg_6441pp0_it1;
    end
end

/// B_cached_3_5_2_phi_fu_6644_p128 assign process. ///
always @ (B_dout or B_cached_3_5_1_reg_438 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_3_5_2_reg_6640pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3))) begin
        B_cached_3_5_2_phi_fu_6644_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_3_5_2_phi_fu_6644_p128 = B_cached_3_5_1_reg_438;
    end else begin
        B_cached_3_5_2_phi_fu_6644_p128 = ap_reg_phiprechg_B_cached_3_5_2_reg_6640pp0_it1;
    end
end

/// B_cached_3_6_2_phi_fu_13211_p128 assign process. ///
always @ (B_dout or B_cached_3_6_1_reg_834 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_3_6_2_reg_13207pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3))) begin
        B_cached_3_6_2_phi_fu_13211_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_3_6_2_phi_fu_13211_p128 = B_cached_3_6_1_reg_834;
    end else begin
        B_cached_3_6_2_phi_fu_13211_p128 = ap_reg_phiprechg_B_cached_3_6_2_reg_13207pp0_it1;
    end
end

/// B_cached_3_7_2_phi_fu_12614_p128 assign process. ///
always @ (B_dout or B_cached_3_7_1_reg_798 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_3_7_2_reg_12610pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3))) begin
        B_cached_3_7_2_phi_fu_12614_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_3_7_2_phi_fu_12614_p128 = B_cached_3_7_1_reg_798;
    end else begin
        B_cached_3_7_2_phi_fu_12614_p128 = ap_reg_phiprechg_B_cached_3_7_2_reg_12610pp0_it1;
    end
end

/// B_cached_4_0_2_phi_fu_12017_p128 assign process. ///
always @ (B_dout or B_cached_4_0_1_reg_762 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_4_0_2_reg_12013pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4))) begin
        B_cached_4_0_2_phi_fu_12017_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_4_0_2_phi_fu_12017_p128 = B_cached_4_0_1_reg_762;
    end else begin
        B_cached_4_0_2_phi_fu_12017_p128 = ap_reg_phiprechg_B_cached_4_0_2_reg_12013pp0_it1;
    end
end

/// B_cached_4_1_2_phi_fu_11420_p128 assign process. ///
always @ (B_dout or B_cached_4_1_1_reg_726 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_4_1_2_reg_11416pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4))) begin
        B_cached_4_1_2_phi_fu_11420_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_4_1_2_phi_fu_11420_p128 = B_cached_4_1_1_reg_726;
    end else begin
        B_cached_4_1_2_phi_fu_11420_p128 = ap_reg_phiprechg_B_cached_4_1_2_reg_11416pp0_it1;
    end
end

/// B_cached_4_2_2_phi_fu_10823_p128 assign process. ///
always @ (B_dout or B_cached_4_2_1_reg_690 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_4_2_2_reg_10819pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4))) begin
        B_cached_4_2_2_phi_fu_10823_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_4_2_2_phi_fu_10823_p128 = B_cached_4_2_1_reg_690;
    end else begin
        B_cached_4_2_2_phi_fu_10823_p128 = ap_reg_phiprechg_B_cached_4_2_2_reg_10819pp0_it1;
    end
end

/// B_cached_4_3_2_phi_fu_10226_p128 assign process. ///
always @ (B_dout or B_cached_4_3_1_reg_654 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_4_3_2_reg_10222pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4))) begin
        B_cached_4_3_2_phi_fu_10226_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_4_3_2_phi_fu_10226_p128 = B_cached_4_3_1_reg_654;
    end else begin
        B_cached_4_3_2_phi_fu_10226_p128 = ap_reg_phiprechg_B_cached_4_3_2_reg_10222pp0_it1;
    end
end

/// B_cached_4_4_2_phi_fu_9629_p128 assign process. ///
always @ (B_dout or B_cached_4_4_1_reg_618 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_4_4_2_reg_9625pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4))) begin
        B_cached_4_4_2_phi_fu_9629_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_4_4_2_phi_fu_9629_p128 = B_cached_4_4_1_reg_618;
    end else begin
        B_cached_4_4_2_phi_fu_9629_p128 = ap_reg_phiprechg_B_cached_4_4_2_reg_9625pp0_it1;
    end
end

/// B_cached_4_5_2_phi_fu_9032_p128 assign process. ///
always @ (B_dout or B_cached_4_5_1_reg_582 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_4_5_2_reg_9028pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4))) begin
        B_cached_4_5_2_phi_fu_9032_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_4_5_2_phi_fu_9032_p128 = B_cached_4_5_1_reg_582;
    end else begin
        B_cached_4_5_2_phi_fu_9032_p128 = ap_reg_phiprechg_B_cached_4_5_2_reg_9028pp0_it1;
    end
end

/// B_cached_4_6_2_phi_fu_8435_p128 assign process. ///
always @ (B_dout or B_cached_4_6_1_reg_546 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_4_6_2_reg_8431pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4))) begin
        B_cached_4_6_2_phi_fu_8435_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_4_6_2_phi_fu_8435_p128 = B_cached_4_6_1_reg_546;
    end else begin
        B_cached_4_6_2_phi_fu_8435_p128 = ap_reg_phiprechg_B_cached_4_6_2_reg_8431pp0_it1;
    end
end

/// B_cached_4_7_2_phi_fu_7838_p128 assign process. ///
always @ (B_dout or B_cached_4_7_1_reg_510 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_4_7_2_reg_7834pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4))) begin
        B_cached_4_7_2_phi_fu_7838_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_4_7_2_phi_fu_7838_p128 = B_cached_4_7_1_reg_510;
    end else begin
        B_cached_4_7_2_phi_fu_7838_p128 = ap_reg_phiprechg_B_cached_4_7_2_reg_7834pp0_it1;
    end
end

/// B_cached_5_0_2_phi_fu_7241_p128 assign process. ///
always @ (B_dout or B_cached_5_0_1_reg_474 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_5_0_2_reg_7237pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5))) begin
        B_cached_5_0_2_phi_fu_7241_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_5_0_2_phi_fu_7241_p128 = B_cached_5_0_1_reg_474;
    end else begin
        B_cached_5_0_2_phi_fu_7241_p128 = ap_reg_phiprechg_B_cached_5_0_2_reg_7237pp0_it1;
    end
end

/// B_cached_5_1_2_phi_fu_6843_p128 assign process. ///
always @ (B_dout or B_cached_5_1_1_reg_450 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_5_1_2_reg_6839pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5))) begin
        B_cached_5_1_2_phi_fu_6843_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_5_1_2_phi_fu_6843_p128 = B_cached_5_1_1_reg_450;
    end else begin
        B_cached_5_1_2_phi_fu_6843_p128 = ap_reg_phiprechg_B_cached_5_1_2_reg_6839pp0_it1;
    end
end

/// B_cached_5_2_2_phi_fu_7042_p128 assign process. ///
always @ (B_dout or B_cached_5_2_1_reg_462 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_5_2_2_reg_7038pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5))) begin
        B_cached_5_2_2_phi_fu_7042_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_5_2_2_phi_fu_7042_p128 = B_cached_5_2_1_reg_462;
    end else begin
        B_cached_5_2_2_phi_fu_7042_p128 = ap_reg_phiprechg_B_cached_5_2_2_reg_7038pp0_it1;
    end
end

/// B_cached_5_3_2_phi_fu_7440_p128 assign process. ///
always @ (B_dout or B_cached_5_3_1_reg_486 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_5_3_2_reg_7436pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5))) begin
        B_cached_5_3_2_phi_fu_7440_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_5_3_2_phi_fu_7440_p128 = B_cached_5_3_1_reg_486;
    end else begin
        B_cached_5_3_2_phi_fu_7440_p128 = ap_reg_phiprechg_B_cached_5_3_2_reg_7436pp0_it1;
    end
end

/// B_cached_5_4_2_phi_fu_7639_p128 assign process. ///
always @ (B_dout or B_cached_5_4_1_reg_498 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_5_4_2_reg_7635pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5))) begin
        B_cached_5_4_2_phi_fu_7639_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_5_4_2_phi_fu_7639_p128 = B_cached_5_4_1_reg_498;
    end else begin
        B_cached_5_4_2_phi_fu_7639_p128 = ap_reg_phiprechg_B_cached_5_4_2_reg_7635pp0_it1;
    end
end

/// B_cached_5_5_2_phi_fu_8037_p128 assign process. ///
always @ (B_dout or B_cached_5_5_1_reg_522 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_5_5_2_reg_8033pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5))) begin
        B_cached_5_5_2_phi_fu_8037_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_5_5_2_phi_fu_8037_p128 = B_cached_5_5_1_reg_522;
    end else begin
        B_cached_5_5_2_phi_fu_8037_p128 = ap_reg_phiprechg_B_cached_5_5_2_reg_8033pp0_it1;
    end
end

/// B_cached_5_6_2_phi_fu_8236_p128 assign process. ///
always @ (B_dout or B_cached_5_6_1_reg_534 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_5_6_2_reg_8232pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5))) begin
        B_cached_5_6_2_phi_fu_8236_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_5_6_2_phi_fu_8236_p128 = B_cached_5_6_1_reg_534;
    end else begin
        B_cached_5_6_2_phi_fu_8236_p128 = ap_reg_phiprechg_B_cached_5_6_2_reg_8232pp0_it1;
    end
end

/// B_cached_5_7_2_phi_fu_8634_p128 assign process. ///
always @ (B_dout or B_cached_5_7_1_reg_558 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_5_7_2_reg_8630pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5))) begin
        B_cached_5_7_2_phi_fu_8634_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_5_7_2_phi_fu_8634_p128 = B_cached_5_7_1_reg_558;
    end else begin
        B_cached_5_7_2_phi_fu_8634_p128 = ap_reg_phiprechg_B_cached_5_7_2_reg_8630pp0_it1;
    end
end

/// B_cached_6_0_2_phi_fu_8833_p128 assign process. ///
always @ (B_dout or B_cached_6_0_1_reg_570 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_6_0_2_reg_8829pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6))) begin
        B_cached_6_0_2_phi_fu_8833_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_6_0_2_phi_fu_8833_p128 = B_cached_6_0_1_reg_570;
    end else begin
        B_cached_6_0_2_phi_fu_8833_p128 = ap_reg_phiprechg_B_cached_6_0_2_reg_8829pp0_it1;
    end
end

/// B_cached_6_1_2_phi_fu_9231_p128 assign process. ///
always @ (B_dout or B_cached_6_1_1_reg_594 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_6_1_2_reg_9227pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6))) begin
        B_cached_6_1_2_phi_fu_9231_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_6_1_2_phi_fu_9231_p128 = B_cached_6_1_1_reg_594;
    end else begin
        B_cached_6_1_2_phi_fu_9231_p128 = ap_reg_phiprechg_B_cached_6_1_2_reg_9227pp0_it1;
    end
end

/// B_cached_6_2_2_phi_fu_9430_p128 assign process. ///
always @ (B_dout or B_cached_6_2_1_reg_606 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_6_2_2_reg_9426pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6))) begin
        B_cached_6_2_2_phi_fu_9430_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_6_2_2_phi_fu_9430_p128 = B_cached_6_2_1_reg_606;
    end else begin
        B_cached_6_2_2_phi_fu_9430_p128 = ap_reg_phiprechg_B_cached_6_2_2_reg_9426pp0_it1;
    end
end

/// B_cached_6_3_2_phi_fu_9828_p128 assign process. ///
always @ (B_dout or B_cached_6_3_1_reg_630 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_6_3_2_reg_9824pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6))) begin
        B_cached_6_3_2_phi_fu_9828_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_6_3_2_phi_fu_9828_p128 = B_cached_6_3_1_reg_630;
    end else begin
        B_cached_6_3_2_phi_fu_9828_p128 = ap_reg_phiprechg_B_cached_6_3_2_reg_9824pp0_it1;
    end
end

/// B_cached_6_4_2_phi_fu_10027_p128 assign process. ///
always @ (B_dout or B_cached_6_4_1_reg_642 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_6_4_2_reg_10023pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6))) begin
        B_cached_6_4_2_phi_fu_10027_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_6_4_2_phi_fu_10027_p128 = B_cached_6_4_1_reg_642;
    end else begin
        B_cached_6_4_2_phi_fu_10027_p128 = ap_reg_phiprechg_B_cached_6_4_2_reg_10023pp0_it1;
    end
end

/// B_cached_6_5_2_phi_fu_10425_p128 assign process. ///
always @ (B_dout or B_cached_6_5_1_reg_666 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_6_5_2_reg_10421pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6))) begin
        B_cached_6_5_2_phi_fu_10425_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_6_5_2_phi_fu_10425_p128 = B_cached_6_5_1_reg_666;
    end else begin
        B_cached_6_5_2_phi_fu_10425_p128 = ap_reg_phiprechg_B_cached_6_5_2_reg_10421pp0_it1;
    end
end

/// B_cached_6_6_2_phi_fu_10624_p128 assign process. ///
always @ (B_dout or B_cached_6_6_1_reg_678 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_6_6_2_reg_10620pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6))) begin
        B_cached_6_6_2_phi_fu_10624_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_6_6_2_phi_fu_10624_p128 = B_cached_6_6_1_reg_678;
    end else begin
        B_cached_6_6_2_phi_fu_10624_p128 = ap_reg_phiprechg_B_cached_6_6_2_reg_10620pp0_it1;
    end
end

/// B_cached_6_7_2_phi_fu_11022_p128 assign process. ///
always @ (B_dout or B_cached_6_7_1_reg_702 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_6_7_2_reg_11018pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6))) begin
        B_cached_6_7_2_phi_fu_11022_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_6_7_2_phi_fu_11022_p128 = B_cached_6_7_1_reg_702;
    end else begin
        B_cached_6_7_2_phi_fu_11022_p128 = ap_reg_phiprechg_B_cached_6_7_2_reg_11018pp0_it1;
    end
end

/// B_cached_7_0_2_phi_fu_11221_p128 assign process. ///
always @ (B_dout or B_cached_7_0_1_reg_714 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_7_0_2_reg_11217pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0))) begin
        B_cached_7_0_2_phi_fu_11221_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_7_0_2_phi_fu_11221_p128 = B_cached_7_0_1_reg_714;
    end else begin
        B_cached_7_0_2_phi_fu_11221_p128 = ap_reg_phiprechg_B_cached_7_0_2_reg_11217pp0_it1;
    end
end

/// B_cached_7_1_2_phi_fu_11619_p128 assign process. ///
always @ (B_dout or B_cached_7_1_1_reg_738 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_7_1_2_reg_11615pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0))) begin
        B_cached_7_1_2_phi_fu_11619_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_7_1_2_phi_fu_11619_p128 = B_cached_7_1_1_reg_738;
    end else begin
        B_cached_7_1_2_phi_fu_11619_p128 = ap_reg_phiprechg_B_cached_7_1_2_reg_11615pp0_it1;
    end
end

/// B_cached_7_2_2_phi_fu_11818_p128 assign process. ///
always @ (B_dout or B_cached_7_2_1_reg_750 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_7_2_2_reg_11814pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0))) begin
        B_cached_7_2_2_phi_fu_11818_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_7_2_2_phi_fu_11818_p128 = B_cached_7_2_1_reg_750;
    end else begin
        B_cached_7_2_2_phi_fu_11818_p128 = ap_reg_phiprechg_B_cached_7_2_2_reg_11814pp0_it1;
    end
end

/// B_cached_7_3_2_phi_fu_12216_p128 assign process. ///
always @ (B_dout or B_cached_7_3_1_reg_774 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_7_3_2_reg_12212pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0))) begin
        B_cached_7_3_2_phi_fu_12216_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_7_3_2_phi_fu_12216_p128 = B_cached_7_3_1_reg_774;
    end else begin
        B_cached_7_3_2_phi_fu_12216_p128 = ap_reg_phiprechg_B_cached_7_3_2_reg_12212pp0_it1;
    end
end

/// B_cached_7_4_2_phi_fu_12415_p128 assign process. ///
always @ (B_dout or B_cached_7_4_1_reg_786 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_7_4_2_reg_12411pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0))) begin
        B_cached_7_4_2_phi_fu_12415_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_7_4_2_phi_fu_12415_p128 = B_cached_7_4_1_reg_786;
    end else begin
        B_cached_7_4_2_phi_fu_12415_p128 = ap_reg_phiprechg_B_cached_7_4_2_reg_12411pp0_it1;
    end
end

/// B_cached_7_5_2_phi_fu_12813_p128 assign process. ///
always @ (B_dout or B_cached_7_5_1_reg_810 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_7_5_2_reg_12809pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0))) begin
        B_cached_7_5_2_phi_fu_12813_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_7_5_2_phi_fu_12813_p128 = B_cached_7_5_1_reg_810;
    end else begin
        B_cached_7_5_2_phi_fu_12813_p128 = ap_reg_phiprechg_B_cached_7_5_2_reg_12809pp0_it1;
    end
end

/// B_cached_7_6_2_phi_fu_13012_p128 assign process. ///
always @ (B_dout or B_cached_7_6_1_reg_822 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_7_6_2_reg_13008pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0))) begin
        B_cached_7_6_2_phi_fu_13012_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_7_6_2_phi_fu_13012_p128 = B_cached_7_6_1_reg_822;
    end else begin
        B_cached_7_6_2_phi_fu_13012_p128 = ap_reg_phiprechg_B_cached_7_6_2_reg_13008pp0_it1;
    end
end

/// B_cached_7_7_2_phi_fu_13410_p128 assign process. ///
always @ (B_dout or B_cached_7_7_1_reg_846 or exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_13646_p1 or tmp_22_fu_13650_p1 or ap_reg_phiprechg_B_cached_7_7_2_reg_13406pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0))) begin
        B_cached_7_7_2_phi_fu_13410_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (tmp_22_fu_13650_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_13646_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_22_fu_13650_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & (tmp_fu_13646_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_22_fu_13650_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_22_fu_13650_p1) & ~(tmp_fu_13646_p1 == ap_const_lv3_6) & ~(tmp_fu_13646_p1 == ap_const_lv3_5) & ~(tmp_fu_13646_p1 == ap_const_lv3_4) & ~(tmp_fu_13646_p1 == ap_const_lv3_3) & ~(tmp_fu_13646_p1 == ap_const_lv3_2) & ~(tmp_fu_13646_p1 == ap_const_lv3_1) & ~(tmp_fu_13646_p1 == ap_const_lv3_0)))) begin
        B_cached_7_7_2_phi_fu_13410_p128 = B_cached_7_7_1_reg_846;
    end else begin
        B_cached_7_7_2_phi_fu_13410_p128 = ap_reg_phiprechg_B_cached_7_7_2_reg_13406pp0_it1;
    end
end

/// B_read assign process. ///
always @ (exitcond_flatten_reg_14044 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_375 or ap_reg_ppiten_pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_14044 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_375 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        B_read = ap_const_logic_1;
    end else begin
        B_read = ap_const_logic_0;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st4_fsm_2)
begin
    if (((ap_const_logic_1 == ap_done_reg) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_2))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st4_fsm_2)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_2)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_1 assign process. ///
always @ (ap_sig_bdd_367)
begin
    if (ap_sig_bdd_367) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_22)
begin
    if (ap_sig_bdd_22) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_2 assign process. ///
always @ (ap_sig_bdd_5150)
begin
    if (ap_sig_bdd_5150) begin
        ap_sig_cseq_ST_st4_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_2 = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_375 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_395)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_395) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : 
        begin
            if (~((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_375 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_375 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_st4_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end
        end
        ap_ST_st4_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_B_cached_0_0_2_reg_6242pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_0_1_2_reg_5645pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_0_2_2_reg_5048pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_0_3_2_reg_4451pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_0_4_2_reg_3854pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_0_5_2_reg_3257pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_0_6_2_reg_2660pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_0_7_2_reg_2063pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_0_2_reg_1466pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_1_2_reg_869pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_2_2_reg_1068pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_3_2_reg_1267pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_4_2_reg_1665pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_5_2_reg_1864pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_6_2_reg_2262pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_7_2_reg_2461pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_0_2_reg_2859pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_1_2_reg_3058pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_2_2_reg_3456pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_3_2_reg_3655pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_4_2_reg_4053pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_5_2_reg_4252pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_6_2_reg_4650pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_7_2_reg_4849pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_0_2_reg_5247pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_1_2_reg_5446pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_2_2_reg_5844pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_3_2_reg_6043pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_4_2_reg_6441pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_5_2_reg_6640pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_6_2_reg_13207pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_7_2_reg_12610pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_0_2_reg_12013pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_1_2_reg_11416pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_2_2_reg_10819pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_3_2_reg_10222pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_4_2_reg_9625pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_5_2_reg_9028pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_6_2_reg_8431pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_7_2_reg_7834pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_0_2_reg_7237pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_1_2_reg_6839pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_2_2_reg_7038pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_3_2_reg_7436pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_4_2_reg_7635pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_5_2_reg_8033pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_6_2_reg_8232pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_7_2_reg_8630pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_0_2_reg_8829pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_1_2_reg_9227pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_2_2_reg_9426pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_3_2_reg_9824pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_4_2_reg_10023pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_5_2_reg_10421pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_6_2_reg_10620pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_7_2_reg_11018pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_0_2_reg_11217pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_1_2_reg_11615pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_2_2_reg_11814pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_3_2_reg_12212pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_4_2_reg_12411pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_5_2_reg_12809pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_6_2_reg_13008pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_7_2_reg_13406pp0_it1 = 'bx;
assign ap_return_0 = B_cached_0_0_1_reg_414;
assign ap_return_1 = B_cached_0_1_1_reg_378;
assign ap_return_10 = B_cached_1_2_1_reg_102;
assign ap_return_11 = B_cached_1_3_1_reg_114;
assign ap_return_12 = B_cached_1_4_1_reg_138;
assign ap_return_13 = B_cached_1_5_1_reg_150;
assign ap_return_14 = B_cached_1_6_1_reg_174;
assign ap_return_15 = B_cached_1_7_1_reg_186;
assign ap_return_16 = B_cached_2_0_1_reg_210;
assign ap_return_17 = B_cached_2_1_1_reg_222;
assign ap_return_18 = B_cached_2_2_1_reg_246;
assign ap_return_19 = B_cached_2_3_1_reg_258;
assign ap_return_2 = B_cached_0_2_1_reg_342;
assign ap_return_20 = B_cached_2_4_1_reg_282;
assign ap_return_21 = B_cached_2_5_1_reg_294;
assign ap_return_22 = B_cached_2_6_1_reg_318;
assign ap_return_23 = B_cached_2_7_1_reg_330;
assign ap_return_24 = B_cached_3_0_1_reg_354;
assign ap_return_25 = B_cached_3_1_1_reg_366;
assign ap_return_26 = B_cached_3_2_1_reg_390;
assign ap_return_27 = B_cached_3_3_1_reg_402;
assign ap_return_28 = B_cached_3_4_1_reg_426;
assign ap_return_29 = B_cached_3_5_1_reg_438;
assign ap_return_3 = B_cached_0_3_1_reg_306;
assign ap_return_30 = B_cached_3_6_1_reg_834;
assign ap_return_31 = B_cached_3_7_1_reg_798;
assign ap_return_32 = B_cached_4_0_1_reg_762;
assign ap_return_33 = B_cached_4_1_1_reg_726;
assign ap_return_34 = B_cached_4_2_1_reg_690;
assign ap_return_35 = B_cached_4_3_1_reg_654;
assign ap_return_36 = B_cached_4_4_1_reg_618;
assign ap_return_37 = B_cached_4_5_1_reg_582;
assign ap_return_38 = B_cached_4_6_1_reg_546;
assign ap_return_39 = B_cached_4_7_1_reg_510;
assign ap_return_4 = B_cached_0_4_1_reg_270;
assign ap_return_40 = B_cached_5_0_1_reg_474;
assign ap_return_41 = B_cached_5_1_1_reg_450;
assign ap_return_42 = B_cached_5_2_1_reg_462;
assign ap_return_43 = B_cached_5_3_1_reg_486;
assign ap_return_44 = B_cached_5_4_1_reg_498;
assign ap_return_45 = B_cached_5_5_1_reg_522;
assign ap_return_46 = B_cached_5_6_1_reg_534;
assign ap_return_47 = B_cached_5_7_1_reg_558;
assign ap_return_48 = B_cached_6_0_1_reg_570;
assign ap_return_49 = B_cached_6_1_1_reg_594;
assign ap_return_5 = B_cached_0_5_1_reg_234;
assign ap_return_50 = B_cached_6_2_1_reg_606;
assign ap_return_51 = B_cached_6_3_1_reg_630;
assign ap_return_52 = B_cached_6_4_1_reg_642;
assign ap_return_53 = B_cached_6_5_1_reg_666;
assign ap_return_54 = B_cached_6_6_1_reg_678;
assign ap_return_55 = B_cached_6_7_1_reg_702;
assign ap_return_56 = B_cached_7_0_1_reg_714;
assign ap_return_57 = B_cached_7_1_1_reg_738;
assign ap_return_58 = B_cached_7_2_1_reg_750;
assign ap_return_59 = B_cached_7_3_1_reg_774;
assign ap_return_6 = B_cached_0_6_1_reg_198;
assign ap_return_60 = B_cached_7_4_1_reg_786;
assign ap_return_61 = B_cached_7_5_1_reg_810;
assign ap_return_62 = B_cached_7_6_1_reg_822;
assign ap_return_63 = B_cached_7_7_1_reg_846;
assign ap_return_7 = B_cached_0_7_1_reg_162;
assign ap_return_8 = B_cached_1_0_1_reg_126;
assign ap_return_9 = B_cached_1_1_1_reg_90;

/// ap_sig_bdd_22 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_22 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_367 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_367 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_375 assign process. ///
always @ (B_empty_n or exitcond_flatten_reg_14044)
begin
    ap_sig_bdd_375 = ((B_empty_n == ap_const_logic_0) & (exitcond_flatten_reg_14044 == ap_const_lv1_0));
end

/// ap_sig_bdd_395 assign process. ///
always @ (ap_start or ap_done_reg)
begin
    ap_sig_bdd_395 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_5150 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_5150 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end
assign exitcond3_i_i4_fu_13618_p2 = (j_0_i_i_reg_858 == ap_const_lv4_8? 1'b1: 1'b0);
assign exitcond_flatten_fu_13606_p2 = (indvar_flatten_reg_68 == ap_const_lv7_40? 1'b1: 1'b0);
assign i2_fu_13632_p2 = (ap_const_lv4_1 + i_0_i_i_reg_79);
assign i_0_i_i_mid2_fu_13638_p3 = ((exitcond3_i_i4_fu_13618_p2[0:0]===1'b1)? i2_fu_13632_p2: i_0_i_i_reg_79);
assign indvar_flatten_next_fu_13612_p2 = (indvar_flatten_reg_68 + ap_const_lv7_1);
assign j_0_i_i_mid2_fu_13624_p3 = ((exitcond3_i_i4_fu_13618_p2[0:0]===1'b1)? ap_const_lv4_0: j_0_i_i_reg_858);
assign j_fu_13654_p2 = (j_0_i_i_mid2_fu_13624_p3 + ap_const_lv4_1);
assign tmp_22_fu_13650_p1 = j_0_i_i_mid2_fu_13624_p3[2:0];
assign tmp_fu_13646_p1 = i_0_i_i_mid2_fu_13638_p3[2:0];


endmodule //DCT_MAT_Multiply_Loop_LoadRow_proc

