INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ip/Signed_calculator_Adder_5_0_0_1/src/Adder_5_Adder_1_0_1/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ip/Signed_calculator_Adder_5_0_0_1/src/Adder_5_Adder_1_0_1/src/Adder_1_xup_xor2_0_0/sim/Adder_1_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ip/Signed_calculator_Adder_5_0_0_1/src/Adder_5_Adder_1_0_1/ipshared/f130/xup_nor2.srcs/sources_1/new/xup_nor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_nor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ip/Signed_calculator_Adder_5_0_0_1/src/Adder_5_Adder_1_0_1/src/Adder_1_xup_nor2_0_0/sim/Adder_1_xup_nor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ip/Signed_calculator_Adder_5_0_0_1/src/Adder_5_Adder_1_0_1/src/Adder_1_xup_nor2_0_2/sim/Adder_1_xup_nor2_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ip/Signed_calculator_Adder_5_0_0_1/src/Adder_5_Adder_1_0_1/src/Adder_1_xup_xor2_0_1/sim/Adder_1_xup_xor2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ip/Signed_calculator_Adder_5_0_0_1/src/Adder_5_Adder_1_0_1/src/Adder_1_xup_nor2_0_3/sim/Adder_1_xup_nor2_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ip/Signed_calculator_Adder_5_0_0_1/src/Adder_5_Adder_1_0_1/ipshared/3120/xup_nor3.srcs/sources_1/new/xup_nor3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_nor3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ip/Signed_calculator_Adder_5_0_0_1/src/Adder_5_Adder_1_0_1/src/Adder_1_xup_nor3_0_0/sim/Adder_1_xup_nor3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ip/Signed_calculator_Adder_5_0_0_1/ipshared/09cb/sim/Adder_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ip/Signed_calculator_Adder_5_0_0_1/src/Adder_5_Adder_1_0_1/sim/Adder_5_Adder_1_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_5_Adder_1_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ip/Signed_calculator_Adder_5_0_0_1/src/Adder_5_Adder_1_0_2/sim/Adder_5_Adder_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_5_Adder_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ip/Signed_calculator_Adder_5_0_0_1/src/Adder_5_Adder_1_0_3/sim/Adder_5_Adder_1_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_5_Adder_1_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ip/Signed_calculator_Adder_5_0_0_1/src/Adder_5_Adder_1_0_4/sim/Adder_5_Adder_1_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_5_Adder_1_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ip/Signed_calculator_Adder_5_0_0_1/src/Adder_5_Adder_1_0_5/sim/Adder_5_Adder_1_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_5_Adder_1_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ipshared/ea9f/sim/Adder_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ip/Signed_calculator_Adder_5_0_0_1/sim/Signed_calculator_Adder_5_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_calculator_Adder_5_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ip/Signed_calculator_input_5_complementor_0_0/src/input_5_complementor_xup_xor2_0_0/sim/input_5_complementor_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_5_complementor_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ip/Signed_calculator_input_5_complementor_0_0/src/input_5_complementor_xup_xor2_0_1/sim/input_5_complementor_xup_xor2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_5_complementor_xup_xor2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ip/Signed_calculator_input_5_complementor_0_0/src/input_5_complementor_xup_xor2_0_2/sim/input_5_complementor_xup_xor2_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_5_complementor_xup_xor2_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ip/Signed_calculator_input_5_complementor_0_0/src/input_5_complementor_xup_xor2_0_3/sim/input_5_complementor_xup_xor2_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_5_complementor_xup_xor2_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ip/Signed_calculator_input_5_complementor_0_0/src/input_5_complementor_xup_xor2_0_4/sim/input_5_complementor_xup_xor2_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_5_complementor_xup_xor2_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ip/Signed_calculator_input_5_complementor_0_0/src/input_5_complementor_Adder_1_0_0/sim/input_5_complementor_Adder_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_5_complementor_Adder_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ip/Signed_calculator_input_5_complementor_0_0/src/input_5_complementor_Adder_1_0_1/sim/input_5_complementor_Adder_1_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_5_complementor_Adder_1_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ip/Signed_calculator_input_5_complementor_0_0/src/input_5_complementor_Adder_1_1_0/sim/input_5_complementor_Adder_1_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_5_complementor_Adder_1_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ip/Signed_calculator_input_5_complementor_0_0/src/input_5_complementor_Adder_1_1_1/sim/input_5_complementor_Adder_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_5_complementor_Adder_1_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ip/Signed_calculator_input_5_complementor_0_0/src/input_5_complementor_Adder_1_3_0/sim/input_5_complementor_Adder_1_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_5_complementor_Adder_1_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ipshared/2b43/sim/input_5_complementor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_5_complementor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ip/Signed_calculator_input_5_complementor_0_0/sim/Signed_calculator_input_5_complementor_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_calculator_input_5_complementor_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ip/Signed_calculator_input_5_complementor_0_1/sim/Signed_calculator_input_5_complementor_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_calculator_input_5_complementor_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/ip/Signed_calculator_input_5_complementor_0_2/sim/Signed_calculator_input_5_complementor_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_calculator_input_5_complementor_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.ip_user_files/bd/Signed_calculator/sim/Signed_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.gen/sources_1/bd/Signed_calculator/hdl/Signed_calculator_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_calculator_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.srcs/sim_1/new/Signed_calculator_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_calculator_wrapper_tb
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/weibc/Desktop/EDA1/EDA1.srcs/sim_1/new/Signed_calculator_wrapper_tb.v:41]
