// Seed: 759623146
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input  id_1,
    input  id_2
);
  logic id_3 = 1;
endmodule
