0.6
2019.2
Oct 24 2019
19:01:44
C:/VHDL_Spectrogram/VHDL_Spectrogram.ip_user_files/ipstatic/hdl/xfft_v9_1_vh_rfs.vhd,1572881393,vhdl,,,,adder;adder_bypass;arith_shift1;arith_shift3;axi_wrapper;axi_wrapper_input_fifo;axi_wrapper_output_fifo;bf_dsp;bf_dsp_bypass;bf_dsp_mul_j_bypass;bfly_byp;bfly_byp_j;butterfly;butterfly_dsp48e;butterfly_dsp48e_bypass;butterfly_dsp48e_bypass_hybrid;butterfly_dsp48e_hybrid;butterfly_dsp48e_mul_j_bypass;butterfly_dsp48e_mul_j_bypass_hybrid;butterfly_dsp48e_simd;butterfly_dsp48e_simd_bypass;butterfly_dsp48e_simd_mul_j_bypass;cmpy;cnt_sat;cnt_tc_rtl;cnt_tc_rtl_a;cnt_tc_rtl_b;dfly_byp;dist_mem;dpm;dpm_hybrid;dragonfly_dsp48_bypass;equ_rtl;flow_control_b;flow_control_c;fp_convert_to_block_fp;fp_convert_to_fp;fp_get_block_max_exp;fp_shift_ram_clr_op;half_sincos_tw_table;in_ranger;in_switch4;logic_gate;max2_2;mux_bus16;mux_bus2;mux_bus32;mux_bus4;mux_bus8;out_addr_gen_b;out_switch4;overflow_gen;pe4;pipe_blank;pkg;quarter2_sin_tw_table;quarter_sin_tw_table;r22_bf;r22_bf_sp;r22_bfly_byp;r22_busy;r22_cnt_ctrl;r22_delay_mux;r22_flow_ctrl;r22_memory;r22_ovflo;r22_pe;r22_right_shift;r22_shift_decode;r22_srl_memory;r22_tw_gen;r22_twos_comp_mux;r22_var_unbiased_round;r2_control;r2_datapath;r2_in_addr;r2_ovflo_gen;r2_pe;r2_ranger;r2_rw_addr;r2_tw_addr;r4_control;r4_datapath;r4_ranger;range_r2;range_r4;reg_rs_rtl;rw_addr_gen_b;scale_logic;shift_ram;so_addr_gen;so_control;so_control_fsm;so_datapath;so_io_addr_gen;so_memory;so_n_counter;so_ranger;so_run_addr_gen;so_run_addr_gen_left_shift;so_run_addr_gen_rotator;so_xk_counter;srl_fifo;sub_byp;sub_byp_j;subtracter;tw_addr_gen;tw_gen_p2;tw_gen_p4;twgen_distmem;twgen_distmem_so;twgen_half_sincos;twgen_quarter_sin;twiddle_gen;twos_comp;unbiased_round;xfft_v9_1_2;xfft_v9_1_2_axi_pkg;xfft_v9_1_2_b;xfft_v9_1_2_c;xfft_v9_1_2_comp;xfft_v9_1_2_core;xfft_v9_1_2_d;xfft_v9_1_2_e;xfft_v9_1_2_fp;xfft_v9_1_2_viv;xfft_v9_1_2_viv_comp;xor_bit_gate,,,,,,,,
