//! **************************************************************************
// Written by: Map P.20131013 on Tue May 26 20:40:01 2015
//! **************************************************************************

SCHEMATIC START;
COMP "dp" LOCATE = SITE "C17" LEVEL 1;
COMP "RXD" LOCATE = SITE "U6" LEVEL 1;
COMP "TXD" LOCATE = SITE "P9" LEVEL 1;
COMP "clk" LOCATE = SITE "B8" LEVEL 1;
COMP "JA<0>" LOCATE = SITE "L15" LEVEL 1;
COMP "JA<1>" LOCATE = SITE "K12" LEVEL 1;
COMP "JA<2>" LOCATE = SITE "L17" LEVEL 1;
COMP "JA<3>" LOCATE = SITE "M15" LEVEL 1;
COMP "JA<4>" LOCATE = SITE "K13" LEVEL 1;
COMP "JA<5>" LOCATE = SITE "L16" LEVEL 1;
COMP "JA<6>" LOCATE = SITE "M14" LEVEL 1;
COMP "JA<7>" LOCATE = SITE "M16" LEVEL 1;
COMP "JB<4>" LOCATE = SITE "P17" LEVEL 1;
COMP "JB<5>" LOCATE = SITE "R16" LEVEL 1;
COMP "JB<6>" LOCATE = SITE "T18" LEVEL 1;
COMP "an<0>" LOCATE = SITE "F17" LEVEL 1;
COMP "an<1>" LOCATE = SITE "H17" LEVEL 1;
COMP "an<2>" LOCATE = SITE "C18" LEVEL 1;
COMP "an<3>" LOCATE = SITE "F15" LEVEL 1;
COMP "sw<0>" LOCATE = SITE "G18" LEVEL 1;
COMP "sw<1>" LOCATE = SITE "H18" LEVEL 1;
COMP "sw<2>" LOCATE = SITE "K18" LEVEL 1;
COMP "sw<3>" LOCATE = SITE "K17" LEVEL 1;
COMP "sw<4>" LOCATE = SITE "L14" LEVEL 1;
COMP "sw<5>" LOCATE = SITE "L13" LEVEL 1;
COMP "sw<6>" LOCATE = SITE "N17" LEVEL 1;
COMP "sw<7>" LOCATE = SITE "R17" LEVEL 1;
COMP "Led<0>" LOCATE = SITE "J14" LEVEL 1;
COMP "Led<1>" LOCATE = SITE "J15" LEVEL 1;
COMP "Led<2>" LOCATE = SITE "K15" LEVEL 1;
COMP "Led<3>" LOCATE = SITE "K14" LEVEL 1;
COMP "Led<4>" LOCATE = SITE "E16" LEVEL 1;
COMP "Led<5>" LOCATE = SITE "P16" LEVEL 1;
COMP "Led<6>" LOCATE = SITE "E4" LEVEL 1;
COMP "Led<7>" LOCATE = SITE "P4" LEVEL 1;
COMP "btn<0>" LOCATE = SITE "B18" LEVEL 1;
COMP "seg<0>" LOCATE = SITE "L18" LEVEL 1;
COMP "seg<1>" LOCATE = SITE "F18" LEVEL 1;
COMP "seg<2>" LOCATE = SITE "D17" LEVEL 1;
COMP "seg<3>" LOCATE = SITE "D16" LEVEL 1;
COMP "seg<4>" LOCATE = SITE "G14" LEVEL 1;
COMP "seg<5>" LOCATE = SITE "J17" LEVEL 1;
COMP "seg<6>" LOCATE = SITE "H14" LEVEL 1;
NET "clk_IBUFG1" BEL "clk_IBUFG_BUFG.GCLKMUX" USELOCALCONNECT;
NET
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/pc_write_I"
        USELOWSKEWLINES;
PIN
        blaze/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST_pins<2>
        = BEL
        "blaze/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST"
        PINNAME CLKIN;
TIMEGRP sys_clk_pin = BEL "Digit_10" BEL "Digit_12" BEL "Digit_14" BEL
        "BlazeDataIn_0" BEL "BlazeDataIn_1" BEL "BlazeDataIn_2" BEL
        "BlazeDataIn_3" BEL "BlazeDataIn_4" BEL "BlazeDataIn_5" BEL
        "BlazeDataIn_6" BEL "BlazeDataIn_7" BEL "Lcd_Controller/stCur_0" BEL
        "Lcd_Controller/stCur_1" BEL "Lcd_Controller/stCur_2" BEL
        "Lcd_Controller/stCur_3" BEL "Lcd_Controller/stCur_4" BEL
        "Lcd_Controller/stCur_5" BEL "Lcd_Controller/stCur_6" BEL
        "Lcd_Controller/stCur_7" BEL "Lcd_Controller/count_5" BEL
        "Lcd_Controller/count_4" BEL "Lcd_Controller/count_3" BEL
        "Lcd_Controller/count_2" BEL "Lcd_Controller/count_1" BEL
        "Lcd_Controller/count_0" BEL "Lcd_Controller/stNext_6" BEL
        "Lcd_Controller/stNext_4" BEL "Lcd_Controller/stNext_2" BEL
        "uart/UART/rClk" BEL "uart/UART/clkDiv_0" BEL "uart/UART/clkDiv_1" BEL
        "uart/UART/clkDiv_2" BEL "uart/UART/clkDiv_3" BEL "uart/UART/clkDiv_4"
        BEL "uart/UART/clkDiv_5" BEL "uart/UART/clkDiv_6" BEL
        "uart/UART/clkDiv_7" BEL "uart/UART/clkDiv_8" BEL
        "uart/UART/stbeCur_FSM_FFd1" BEL "uart/UART/stbeCur_FSM_FFd2" BEL
        "uart/FlagFrameError" BEL "uart/FlagPatityError" BEL
        "uart/FlagOverrunError" BEL "uart/dbOutLatch_7" BEL
        "uart/dbOutLatch_6" BEL "uart/dbOutLatch_5" BEL "uart/dbOutLatch_4"
        BEL "uart/dbOutLatch_3" BEL "uart/dbOutLatch_2" BEL
        "uart/dbOutLatch_1" BEL "uart/dbOutLatch_0" BEL "uart/stSendCur_2" BEL
        "uart/stSendCur_1" BEL "uart/stSendCur_0" BEL "uart/stRcvCur_2" BEL
        "uart/stRcvCur_1" BEL "uart/stRcvCur_0" BEL "uart/RDY" BEL
        "uart/stSendNext_2" BEL "uart/stSendNext_1" BEL "uart/stSendNext_0"
        BEL "uart/wrSig" BEL "uart/stRcvNext_2" BEL "uart/stRcvNext_1" BEL
        "uart/stRcvNext_0" BEL "uart/rdSig" BEL
        "SevenSegment/divide_Clk_50Mhz_To_240hz/q_19" BEL
        "SevenSegment/divide_Clk_50Mhz_To_240hz/q_18" BEL
        "SevenSegment/divide_Clk_50Mhz_To_240hz/q_17" BEL
        "SevenSegment/divide_Clk_50Mhz_To_240hz/q_16" BEL
        "SevenSegment/divide_Clk_50Mhz_To_240hz/q_15" BEL
        "SevenSegment/divide_Clk_50Mhz_To_240hz/q_14" BEL
        "SevenSegment/divide_Clk_50Mhz_To_240hz/q_13" BEL
        "SevenSegment/divide_Clk_50Mhz_To_240hz/q_12" BEL
        "SevenSegment/divide_Clk_50Mhz_To_240hz/q_11" BEL
        "SevenSegment/divide_Clk_50Mhz_To_240hz/q_10" BEL
        "SevenSegment/divide_Clk_50Mhz_To_240hz/q_9" BEL
        "SevenSegment/divide_Clk_50Mhz_To_240hz/q_8" BEL
        "SevenSegment/divide_Clk_50Mhz_To_240hz/q_7" BEL
        "SevenSegment/divide_Clk_50Mhz_To_240hz/q_6" BEL
        "SevenSegment/divide_Clk_50Mhz_To_240hz/q_5" BEL
        "SevenSegment/divide_Clk_50Mhz_To_240hz/q_4" BEL
        "SevenSegment/divide_Clk_50Mhz_To_240hz/q_3" BEL
        "SevenSegment/divide_Clk_50Mhz_To_240hz/q_2" BEL
        "SevenSegment/divide_Clk_50Mhz_To_240hz/q_1" BEL
        "SevenSegment/divide_Clk_50Mhz_To_240hz/q_0" BEL
        "SevenSegment/divide_Clk_50Mhz_To_240hz/OutClk" BEL "Digit_0" BEL
        "Digit_1" BEL "Digit_2" BEL "Digit_3" BEL "Digit_4" BEL "Digit_5" BEL
        "Digit_6" BEL "Digit_7" BEL "Digit_8" BEL "Digit_9" BEL "Digit_11" BEL
        "Digit_13" BEL "Digit_15" BEL "Lcd_Controller/EN" BEL
        "Lcd_Controller/RDY" BEL "Lcd_Controller/stNext_7" BEL
        "Lcd_Controller/stNext_5" BEL "Lcd_Controller/stNext_3" BEL
        "Lcd_Controller/stNext_1" BEL "Lcd_Controller/stNext_0" BEL
        "Lcd_Controller/RW" BEL
        "blaze/clock_generator_0/clock_generator_0/DCM0_INST/rsti" BEL
        "blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0" BEL
        "blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1" BEL
        "blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2" BEL
        "clk_IBUFG_BUFG.GCLKMUX" BEL "clk_IBUFG_BUFG" PIN
        "blaze/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST_pins<2>";
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_0.A_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_0.A" PINNAME CLKA;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_0.B_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_0.B" PINNAME CLKB;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_1.A_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_1.A" PINNAME CLKA;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_1.B_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_1.B" PINNAME CLKB;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_2.A_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_2.A" PINNAME CLKA;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_2.B_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_2.B" PINNAME CLKB;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_3.A_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_3.A" PINNAME CLKA;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_3.B_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_3.B" PINNAME CLKB;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_4.A_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_4.A" PINNAME CLKA;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_4.B_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_4.B" PINNAME CLKB;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_5.A_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_5.A" PINNAME CLKA;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_5.B_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_5.B" PINNAME CLKB;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_6.A_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_6.A" PINNAME CLKA;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_6.B_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_6.B" PINNAME CLKB;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_7.A_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_7.A" PINNAME CLKA;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_7.B_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_7.B" PINNAME CLKB;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_8.A_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_8.A" PINNAME CLKA;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_8.B_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_8.B" PINNAME CLKB;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_9.A_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_9.A" PINNAME CLKA;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_9.B_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_9.B" PINNAME CLKB;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_10.A_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_10.A" PINNAME CLKA;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_10.B_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_10.B" PINNAME CLKB;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_11.A_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_11.A" PINNAME CLKA;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_11.B_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_11.B" PINNAME CLKB;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_12.A_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_12.A" PINNAME CLKA;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_12.B_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_12.B" PINNAME CLKB;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_13.A_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_13.A" PINNAME CLKA;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_13.B_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_13.B" PINNAME CLKB;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_14.A_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_14.A" PINNAME CLKA;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_14.B_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_14.B" PINNAME CLKB;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_15.A_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_15.A" PINNAME CLKA;
PIN blaze/lmb_bram/lmb_bram/ramb16_s2_s2_15.B_pins<14> = BEL
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_15.B" PINNAME CLKB;
TIMEGRP blaze_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_0.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_0.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_1.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_1.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_2.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_2.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_3.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_3.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_4.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_4.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_5.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_5.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_6.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_6.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_7.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_7.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_8.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_8.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_9.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_9.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_10.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_10.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_11.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_11.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_12.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_12.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_13.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_13.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_14.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_14.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_15.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_15.B_pins<14>" BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/SWAP_Instr_0_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/break_Pipe_i_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_3"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_7"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_13"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mul_Executing_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/mem_access_completed"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/mem_access_completed"
        BEL "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/reset_temp" BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_2"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_4"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_5"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_6"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_8"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_9"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_10"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_11"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_12"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_14"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_15"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_16"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_17"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_18"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_19"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_20"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_21"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_22"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_23"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_24"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_25"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_26"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_27"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_28"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_29"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_30"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_31"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_15"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_AD"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BD"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_2"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_3"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_4"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_5"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_6"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_7"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_8"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_9"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_10"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_11"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_12"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_13"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_14"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_15"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_16"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_16"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_17"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_18"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_19"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_20"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_21"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_22"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_23"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_24"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_25"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_26"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_27"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_28"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_29"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_30"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_31"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_2"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_3"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_4"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_5"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_6"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_7"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_8"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_9"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_10"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_11"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_12"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_13"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_14"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_15"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[29].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[28].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[27].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[25].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[24].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[21].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[20].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[19].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[18].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[15].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[14].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[13].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[12].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[11].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[8].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[7].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[6].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[5].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[4].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[3].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[2].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[0].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[30].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[29].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[29].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[28].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[28].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[27].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[27].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[26].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[26].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[25].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[25].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[24].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[24].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[23].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[23].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[22].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[22].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[21].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[21].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[20].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[20].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[19].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[19].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[18].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[18].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[17].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[17].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[16].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[16].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[15].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[15].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[14].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[14].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[13].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[13].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[12].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[12].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[11].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[11].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[8].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[8].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[7].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[7].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[6].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[6].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[5].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[5].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[4].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[4].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[3].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[3].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[2].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[2].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[0].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[0].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/Reset_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[30].PC_Bit_I/Reset_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[30].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_16"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_21"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_22"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_17"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_23"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_18"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_24"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_19"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_25"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_30"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_26"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_31"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_32"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_27"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_28"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_29"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_cmd"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_hold"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_hold"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_N"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/running_clock"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_2"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_3"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_4"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_5"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_6"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_7"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_8"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_9"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_11"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_10"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/wb_read_imm_reg_1_i_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_12"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_13"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_14"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_15"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_20"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_dbg_exec"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/new_dbg_instr_shifting_CLK"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_6"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_3"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_4"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/new_dbg_instr_CLK"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_5"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_2"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_1_ren_5"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_1_ren_4"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_1_ren_3"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_1_ren_2"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_1_ren_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_1_ren_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_hit_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Stop_CPU_FDRSE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Stop_Instr_Fetch_FDRSE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mul_first_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mbar_first_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/reset_delay_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/sleep_i_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/is_swx_I_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/EX_First_Cycle_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/reservation_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/swx_ready_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Trace_Delay_Slot_early"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/d_AS_I"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/load_Store_i_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_n"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mbar_sleep_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/take_Break_2nd_cycle_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Valid_Instr"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/is_lwx_I_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/take_NM_Break_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_Carry_I_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/writing_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Sext8_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/MSRxxx_Instr_i_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/doublet_i_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/doublet_Read_i_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Reverse_Mem_Access"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Unsigned_Op"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mtsmsr_write_i_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/jump2_I_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/MSRclr_Instr_i_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/set_BIP_I_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/CLZ_Instr_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_Reg_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/using_Imm_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/reset_BIP_I_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PCMP_Instr_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/msrxxx_write_carry"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Compare_Instr"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_4"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_3"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_2"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Dbg_Clean_Stop_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/SWAP_BYTE_Instr_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/select_ALU_Carry_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Result_Sel_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Result_Sel_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/SWAP_Instr_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mbar_decode_I_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Not_Barrel_Op"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Sext16_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/msrxxx_carry"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/byte_i_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/ex_not_mul_op_i_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Shift_Carry_In"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Left_Shift"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mbar_is_sleep_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Shift_Oper_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Shift_Oper_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Arith_Shift"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_OP0_FDRE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_OP1_FDRE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_Carry_FDRE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force1_FDRE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force2_FDRE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force_Val1_FDRE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force_Val2_FDRSE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Use_Reg_Neg_S_FDRE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Use_Reg_Neg_DI_FDRE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Reg_Test_Equal_FDSE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Reg_Test_Equal_N_FDRE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Ext_NM_BRK_FDRSE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[23].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.of_valid_FDR_I"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_31"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_30"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_29"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_28"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_27"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_26"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_25"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_24"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_7"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_6"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_5"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_4"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_3"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_2"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_M_request"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/ib_addr_strobe_d1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_31"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_30"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_29"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_28"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_27"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_26"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_25"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_24"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_23"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_22"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_21"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_20"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_19"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_18"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_17"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_16"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_15"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_14"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_13"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_12"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_11"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_10"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_9"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_8"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_7"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_6"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_5"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_4"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_3"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_2"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_RNW"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_31"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_30"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_29"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_28"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_27"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_26"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_25"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_24"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_7"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_6"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_5"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_4"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_3"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_2"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/active_access"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_request"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_be_i_3"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_31"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_30"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_29"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_28"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_27"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_26"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_25"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_24"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_7"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_6"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_5"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_4"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_3"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_2"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/active_access_d1"
        BEL "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/mem_access" BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_110"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_2"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_3"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_4"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_5"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_6"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_7"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_8"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_9"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_10"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_11"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_12"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_13"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_14"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_15"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_16"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_17"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_18"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_19"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_20"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_21"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_22"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_23"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_24"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_25"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_26"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_27"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_28"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_29"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_30"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_31"
        BEL "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_3"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/pavalid_i"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/WrBurst_Mux_Idle_reg"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbRdDBusBusyReg_i"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd1"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2"
        BEL "blaze/mb_plb/mb_plb/I_PLB_RST" BEL
        "blaze/mb_plb/mb_plb/GEN_SPLB_RST[0].I_SPLB_RST" BEL
        "blaze/mb_plb/mb_plb/GEN_SPLB_RST[1].I_SPLB_RST" BEL
        "blaze/mb_plb/mb_plb/GEN_SPLB_RST[2].I_SPLB_RST" BEL
        "blaze/mb_plb/mb_plb/GEN_SPLB_RST[3].I_SPLB_RST" BEL
        "blaze/mb_plb/mb_plb/GEN_SPLB_RST[4].I_SPLB_RST" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_0" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_1" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_2" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_3" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_4" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_5" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_6" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_7" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_8" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_9" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_10" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_11" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_12" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_13" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_14" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_15" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_16" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_17" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_18" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_19" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_20" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_21" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_22" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_23" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_24" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_25" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_26" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_27" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_28" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_29" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_30" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_31" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_3" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/PrevTrnsReArb"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecWrInProgReg_i"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdMasterReg_i_1"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdMasterReg_i_0"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbDisMReqReg_1"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbDisMReqReg_0"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecWrMasterReg_i_1"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecWrMasterReg_i_0"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/savalid_reg"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriWrMasterReg_1"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriWrMasterReg_0"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbPriRdMasterReg_i_1"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbPriRdMasterReg_i_0"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriRdMasterRegReg_1"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriRdMasterRegReg_0"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_0"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_1"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_2"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_3"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i"
        BEL "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_RNW" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i" BEL
        "blaze/ilmb/ilmb/POR_FF_I" BEL "blaze/dlmb/dlmb/POR_FF_I" BEL
        "blaze/dlmb_cntlr/dlmb_cntlr/lmb_as" BEL
        "blaze/dlmb_cntlr/dlmb_cntlr/Sl_Rdy" BEL
        "blaze/ilmb_cntlr/ilmb_cntlr/lmb_as" BEL
        "blaze/ilmb_cntlr/ilmb_cntlr/Sl_Rdy" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_Data_In_0" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_Data_In_1" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_Data_In_2" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_Data_In_3" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_Data_In_4" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_Data_In_5" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_Data_In_6" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_Data_In_7" BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/sl_wrcomp_i"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_0"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_1"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_2"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_3"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_5"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_6"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_7"
        BEL "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_xferAck_Reg" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_OE_1" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_OE_0" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/iGPIO_xferAck" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_OE_7" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/GPIO_DBus_i_28" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/GPIO_DBus_i_29" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_OE_6" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/GPIO_DBus_i_27" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_OE_5" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/GPIO_DBus_i_31" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/GPIO_DBus_i_26" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_OE_4" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/GPIO_DBus_i_30" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/GPIO_DBus_i_25" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_OE_3" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/GPIO_DBus_i_24" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_OE_2" BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h_0"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_8"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/sl_busy"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/set_sl_busy"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/addr_cntl_cs_0"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_4"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_5"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_6"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_7"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/Mshreg_gpio_Data_In_7/SRL16E"
        BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/Mshreg_gpio_Data_In_6/SRL16E"
        BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/Mshreg_gpio_Data_In_5/SRL16E"
        BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/Mshreg_gpio_Data_In_4/SRL16E"
        BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/Mshreg_gpio_Data_In_3/SRL16E"
        BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/Mshreg_gpio_Data_In_2/SRL16E"
        BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/Mshreg_gpio_Data_In_1/SRL16E"
        BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/Mshreg_gpio_Data_In_0/SRL16E"
        BEL "blaze/LEDS/LEDS/gpio_core_1/gpio_Data_In_0" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_Data_In_1" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_Data_In_2" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_Data_In_3" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_Data_In_4" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_Data_In_5" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_Data_In_6" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_Data_In_7" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/sl_wrcomp_i" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_0"
        BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_1"
        BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_2"
        BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_3"
        BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4"
        BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_5"
        BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_6"
        BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_7"
        BEL "blaze/LEDS/LEDS/gpio_core_1/gpio_xferAck_Reg" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_OE_1" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_OE_0" BEL
        "blaze/LEDS/LEDS/gpio_core_1/iGPIO_xferAck" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_OE_7" BEL
        "blaze/LEDS/LEDS/gpio_core_1/GPIO_DBus_i_28" BEL
        "blaze/LEDS/LEDS/gpio_core_1/GPIO_DBus_i_29" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_OE_6" BEL
        "blaze/LEDS/LEDS/gpio_core_1/GPIO_DBus_i_27" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_OE_5" BEL
        "blaze/LEDS/LEDS/gpio_core_1/GPIO_DBus_i_31" BEL
        "blaze/LEDS/LEDS/gpio_core_1/GPIO_DBus_i_26" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_OE_4" BEL
        "blaze/LEDS/LEDS/gpio_core_1/GPIO_DBus_i_30" BEL
        "blaze/LEDS/LEDS/gpio_core_1/GPIO_DBus_i_25" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_OE_3" BEL
        "blaze/LEDS/LEDS/gpio_core_1/GPIO_DBus_i_24" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_OE_2" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h_0"
        BEL "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
        BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_8"
        BEL "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/sl_busy" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/set_sl_busy" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_3" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/addr_cntl_cs_0" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_4" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_5" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_6" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_7" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31" BEL
        "blaze/LEDS/LEDS/gpio_core_1/Mshreg_gpio_Data_In_7/SRL16E" BEL
        "blaze/LEDS/LEDS/gpio_core_1/Mshreg_gpio_Data_In_6/SRL16E" BEL
        "blaze/LEDS/LEDS/gpio_core_1/Mshreg_gpio_Data_In_5/SRL16E" BEL
        "blaze/LEDS/LEDS/gpio_core_1/Mshreg_gpio_Data_In_4/SRL16E" BEL
        "blaze/LEDS/LEDS/gpio_core_1/Mshreg_gpio_Data_In_3/SRL16E" BEL
        "blaze/LEDS/LEDS/gpio_core_1/Mshreg_gpio_Data_In_2/SRL16E" BEL
        "blaze/LEDS/LEDS/gpio_core_1/Mshreg_gpio_Data_In_1/SRL16E" BEL
        "blaze/LEDS/LEDS/gpio_core_1/Mshreg_gpio_Data_In_0/SRL16E" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/sl_wrcomp_i" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_7"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_6"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_5"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_3"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_2"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_1"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_0"
        BEL "blaze/RS232/RS232/UARTLITE_CORE_I/reset_TX_FIFO" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/enable_interrupts" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/reset_RX_FIFO" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/clr_Status" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/status_Reg_1" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/status_Reg_2" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/BAUD_RATE_I/count_2" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/BAUD_RATE_I/count_0" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/BAUD_RATE_I/count_1" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/BAUD_RATE_I/count_5" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/BAUD_RATE_I/count_3" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/BAUD_RATE_I/count_4" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/BAUD_RATE_I/count_8" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/BAUD_RATE_I/count_6" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/BAUD_RATE_I/count_7" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_1_0"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_2_0"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_3_0"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_7_0"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/Mshreg_mid_Start_Bit_0"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/Mshreg_sample_Point_0"
        BEL "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_8" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_7" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_5" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_4" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_3" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_2" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/previous_rx" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/running_0" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_0"
        BEL "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/Mshreg_div16_0"
        BEL "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_0" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_1" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_2" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/addr_cntl_cs_0" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/set_sl_busy" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/sl_busy" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_8"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_3"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_2"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_0"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_1"
        BEL "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h"
        BEL "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/fifo_Read" BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/fifo_Write" BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute_1" BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute_2" BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Data_Exists_DFF"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Data_Exists_DFF"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[31].PLBv46_rdBus_FDRE"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[30].PLBv46_rdBus_FDRE"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[29].PLBv46_rdBus_FDRE"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[28].PLBv46_rdBus_FDRE"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[27].PLBv46_rdBus_FDRE"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[26].PLBv46_rdBus_FDRE"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[25].PLBv46_rdBus_FDRE"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[24].PLBv46_rdBus_FDRE"
        BEL "blaze/mdm_0/mdm_0/MDM_Core_I1/sl_wrDAck_i" BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/Sl_addrAck" BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/reading" BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/valid_access_2" BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/enable_interrupts" BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/sl_rdDAck_i" BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/reset_TX_FIFO" BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/reset_RX_FIFO" BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/clear_Ext_BRK" BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/abus_0" BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/abus_1" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_0" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_1" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/MB_Reset" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_3" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_3" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_2" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_2" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_1" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_1" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_0" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_asr" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_5" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_4" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_1" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_0" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/Core" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_2" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_0" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_clr" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/ris_edge" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_2" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/POR_SRL_I/SRL16E" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/Mshreg_asr_lpf_0/SRL16E"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/IPIC_DECODE_I/ip_async_Wrack_d4"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/IPIC_DECODE_I/ip_async_Rdack_d4"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/IPIC_DECODE_I/ip_async_Wrack_d1_or0000_shift3"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/IPIC_DECODE_I/ip_async_Wrack_d1_or0000_shift2"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/IPIC_DECODE_I/ip_async_Wrack_d1_or0000_shift1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/IPIC_DECODE_I/ip_async_Wrack_d41"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/IPIC_DECODE_I/ip_async_Rdack_d41"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/command_cs_FSM_FFd15"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/command_cs_FSM_FFd14"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/command_cs_FSM_FFd13"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/command_cs_FSM_FFd10"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/command_cs_FSM_FFd9"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/command_cs_FSM_FFd8"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrcomp_i"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/Twr_non_muxed_recovery_load_ce"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/Tdev_valid_load_ce"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/Tdev_rdy_load_ce"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/Tads_load_ce"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/Trd_non_muxed_recovery_load_ce"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/Asynch_chip_select_0"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/Tdata_hold_load_ce"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_7"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_6"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_5"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_3"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_2"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_0"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.REG_PRH_RDY"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/command_cs_FSM_FFd18"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/command_cs_FSM_FFd17"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/command_cs_FSM_FFd12"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/Asynch_Wr"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/Asynch_Rd"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/Asynch_en"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_CNTR4/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_CNTR4/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_CNTR4/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_CNTR3/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_CNTR3/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_CNTR7/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_CNTR7/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_CNTR8/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_CNTR8/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_CNTR12/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_CNTR12/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_NON_MUXED_CNTR5/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_NON_MUXED_CNTR5/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_NON_MUXED_CNTR9/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_NON_MUXED_CNTR9/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_7"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_6"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_5"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_4"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/addr_cntl_cs_0"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_7"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_6"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_5"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_4"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_3"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_2"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_31"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_30"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/set_sl_busy"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/data_timeout"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_31"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_30"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_27"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_26"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/sl_busy"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_8"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h_0"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_ASYNC_GEN.ASYNC_RDREG_GEN[0].ASYNC_RDREG_BYTE_GEN[0].ASYNC_RDREG_BIT"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_ASYNC_GEN.ASYNC_RDREG_GEN[0].ASYNC_RDREG_BYTE_GEN[1].ASYNC_RDREG_BIT"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_ASYNC_GEN.ASYNC_RDREG_GEN[0].ASYNC_RDREG_BYTE_GEN[2].ASYNC_RDREG_BIT"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_ASYNC_GEN.ASYNC_RDREG_GEN[0].ASYNC_RDREG_BYTE_GEN[3].ASYNC_RDREG_BIT"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_ASYNC_GEN.ASYNC_RDREG_GEN[0].ASYNC_RDREG_BYTE_GEN[4].ASYNC_RDREG_BIT"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_ASYNC_GEN.ASYNC_RDREG_GEN[0].ASYNC_RDREG_BYTE_GEN[5].ASYNC_RDREG_BIT"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_ASYNC_GEN.ASYNC_RDREG_GEN[0].ASYNC_RDREG_BYTE_GEN[6].ASYNC_RDREG_BIT"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_ASYNC_GEN.ASYNC_RDREG_GEN[0].ASYNC_RDREG_BYTE_GEN[7].ASYNC_RDREG_BIT"
        BEL "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Data_O_7"
        BEL "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Data_O_6"
        BEL "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Data_O_5"
        BEL "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Data_O_4"
        BEL "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Data_O_3"
        BEL "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Data_O_2"
        BEL "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Data_O_1"
        BEL "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Data_O_0"
        BEL "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Rd_n" BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Wr_n" BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_CS_n_0" BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_5" BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_4" BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_3" BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_2" BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_1" BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_0" BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/IPIC_DECODE_I/dev_in_access_int_d1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/IPIC_DECODE_I/dev_dbus_width_i_2"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/IPIC_DECODE_I/local_async_req"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/IPIC_DECODE_I/Mshreg_ip_async_Rdack_d4/SRL16E"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/IPIC_DECODE_I/Mshreg_ip_async_Wrack_d4/SRL16E"
        BEL
        "blaze/clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST.GCLKMUX"
        BEL "blaze/clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST";
TIMEGRP blaze_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0_0 = PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_0.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_0.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_1.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_1.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_2.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_2.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_3.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_3.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_4.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_4.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_5.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_5.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_6.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_6.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_7.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_7.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_8.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_8.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_9.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_9.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_10.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_10.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_11.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_11.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_12.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_12.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_13.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_13.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_14.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_14.B_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_15.A_pins<14>" PIN
        "blaze/lmb_bram/lmb_bram/ramb16_s2_s2_15.B_pins<14>" BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/SWAP_Instr_0_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/break_Pipe_i_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_3"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_7"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_13"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mul_Executing_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/mem_access_completed"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/mem_access_completed"
        BEL "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/reset_temp" BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_2"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_4"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_5"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_6"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_8"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_9"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_10"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_11"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_12"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_14"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_15"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_16"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_17"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_18"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_19"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_20"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_21"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_22"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_23"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_24"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_25"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_26"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_27"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_28"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_29"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_30"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_31"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_15"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_AD"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BD"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_2"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_3"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_4"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_5"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_6"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_7"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_8"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_9"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_10"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_11"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_12"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_13"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_14"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_15"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_plus_AD_plus_BC_16"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_16"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_17"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_18"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_19"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_20"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_21"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_22"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_23"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_24"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_25"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_26"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_27"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_28"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_29"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_30"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/wb_prod_BD_31"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_G"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_2"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_3"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_4"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_5"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_6"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_7"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_8"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_9"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_10"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_11"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_12"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_13"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_14"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/imm_Reg_15"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[29].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[28].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[27].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[25].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[24].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[21].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[20].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[19].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[18].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[15].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[14].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[13].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[12].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[11].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[8].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[7].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[6].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[5].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[4].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[3].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[2].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[0].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[30].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[29].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[29].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[28].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[28].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[27].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[27].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[26].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[26].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[25].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[25].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[24].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[24].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[23].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[23].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[22].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[22].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[21].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[21].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[20].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[20].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[19].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[19].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[18].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[18].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[17].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[17].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[16].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[16].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[15].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[15].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[14].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[14].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[13].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[13].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[12].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[12].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[11].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[11].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[8].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[8].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[7].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[7].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[6].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[6].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[5].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[5].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[4].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[4].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[3].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[3].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[2].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[2].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[0].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[0].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/Reset_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[30].PC_Bit_I/Reset_DFF.PC_IF_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[30].PC_Bit_I/PC_EX_DFF"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_16"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_21"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_22"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_17"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_23"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_18"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_24"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_19"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_25"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_30"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_26"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_31"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_32"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_27"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_28"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_29"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_cmd"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_hold"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_hold"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_N"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/running_clock"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_2"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_3"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_4"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_5"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_6"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_7"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_8"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_9"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_11"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_10"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/wb_read_imm_reg_1_i_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_12"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_13"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_14"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_15"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_20"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_dbg_exec"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/new_dbg_instr_shifting_CLK"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_6"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_3"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_4"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/new_dbg_instr_CLK"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_5"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_2"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_1_ren_5"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_1_ren_4"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_1_ren_3"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_1_ren_2"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_1_ren_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_1_ren_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_hit_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Stop_CPU_FDRSE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Stop_Instr_Fetch_FDRSE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mul_first_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mbar_first_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/reset_delay_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/sleep_i_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/is_swx_I_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/EX_First_Cycle_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/reservation_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/swx_ready_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Trace_Delay_Slot_early"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/d_AS_I"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/load_Store_i_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_n"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mbar_sleep_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/take_Break_2nd_cycle_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Valid_Instr"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/is_lwx_I_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/take_NM_Break_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_Carry_I_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/writing_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Sext8_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/MSRxxx_Instr_i_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/doublet_i_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/doublet_Read_i_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Reverse_Mem_Access"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Unsigned_Op"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mtsmsr_write_i_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/jump2_I_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/MSRclr_Instr_i_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/set_BIP_I_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/CLZ_Instr_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_Reg_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/using_Imm_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/reset_BIP_I_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PCMP_Instr_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/msrxxx_write_carry"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Compare_Instr"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_4"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_3"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_2"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Dbg_Clean_Stop_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/SWAP_BYTE_Instr_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/select_ALU_Carry_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Result_Sel_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Result_Sel_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/SWAP_Instr_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mbar_decode_I_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Not_Barrel_Op"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Sext16_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/msrxxx_carry"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/byte_i_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/ex_not_mul_op_i_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Shift_Carry_In"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Left_Shift"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mbar_is_sleep_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Shift_Oper_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Shift_Oper_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Arith_Shift"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_OP0_FDRE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_OP1_FDRE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_Carry_FDRE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force1_FDRE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force2_FDRE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force_Val1_FDRE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force_Val2_FDRSE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Use_Reg_Neg_S_FDRE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Use_Reg_Neg_DI_FDRE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Reg_Test_Equal_FDSE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Reg_Test_Equal_N_FDRE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Ext_NM_BRK_FDRSE"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[23].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.of_valid_FDR_I"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_31"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_30"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_29"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_28"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_27"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_26"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_25"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_24"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_7"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_6"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_5"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_4"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_3"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_2"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Data_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_M_request"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_I_PLB.IPLB_Interface_I1/ib_addr_strobe_d1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_31"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_30"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_29"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_28"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_27"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_26"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_25"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_24"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_23"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_22"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_21"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_20"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_19"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_18"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_17"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_16"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_15"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_14"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_13"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_12"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_11"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_10"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_9"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_8"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_7"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_6"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_5"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_4"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_3"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_2"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_RNW"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_31"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_30"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_29"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_28"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_27"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_26"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_25"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_24"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_7"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_6"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_5"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_4"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_3"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_2"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_wrdbus_i_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/active_access"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_request"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/dplb_m_be_i_3"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_31"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_30"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_29"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_28"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_27"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_26"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_25"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_24"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_7"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_6"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_5"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_4"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_3"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_2"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_1"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Read_Data_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/active_access_d1"
        BEL "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/mem_access" BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_0"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_110"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_2"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_3"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_4"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_5"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_6"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_7"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_8"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_9"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_10"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_11"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_12"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_13"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_14"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_15"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_16"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_17"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_18"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_19"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_20"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_21"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_22"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_23"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_24"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_25"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_26"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_27"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_28"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_29"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_30"
        BEL
        "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Instr_Addr_Stored_31"
        BEL "blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_3"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/pavalid_i"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/WrBurst_Mux_Idle_reg"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbRdDBusBusyReg_i"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd1"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2"
        BEL "blaze/mb_plb/mb_plb/I_PLB_RST" BEL
        "blaze/mb_plb/mb_plb/GEN_SPLB_RST[0].I_SPLB_RST" BEL
        "blaze/mb_plb/mb_plb/GEN_SPLB_RST[1].I_SPLB_RST" BEL
        "blaze/mb_plb/mb_plb/GEN_SPLB_RST[2].I_SPLB_RST" BEL
        "blaze/mb_plb/mb_plb/GEN_SPLB_RST[3].I_SPLB_RST" BEL
        "blaze/mb_plb/mb_plb/GEN_SPLB_RST[4].I_SPLB_RST" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_0" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_1" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_2" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_3" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_4" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_5" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_6" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_7" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_8" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_9" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_10" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_11" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_12" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_13" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_14" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_15" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_16" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_17" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_18" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_19" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_20" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_21" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_22" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_23" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_24" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_25" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_26" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_27" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_28" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_29" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_30" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_31" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_3" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/PrevTrnsReArb"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecWrInProgReg_i"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdMasterReg_i_1"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdMasterReg_i_0"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbDisMReqReg_1"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbDisMReqReg_0"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecWrMasterReg_i_1"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecWrMasterReg_i_0"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/savalid_reg"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriWrMasterReg_1"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriWrMasterReg_0"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbPriRdMasterReg_i_1"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbPriRdMasterReg_i_0"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriRdMasterRegReg_1"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriRdMasterRegReg_0"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_0"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_1"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_2"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_3"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0"
        BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i"
        BEL "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_RNW" BEL
        "blaze/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i" BEL
        "blaze/ilmb/ilmb/POR_FF_I" BEL "blaze/dlmb/dlmb/POR_FF_I" BEL
        "blaze/dlmb_cntlr/dlmb_cntlr/lmb_as" BEL
        "blaze/dlmb_cntlr/dlmb_cntlr/Sl_Rdy" BEL
        "blaze/ilmb_cntlr/ilmb_cntlr/lmb_as" BEL
        "blaze/ilmb_cntlr/ilmb_cntlr/Sl_Rdy" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_Data_In_0" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_Data_In_1" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_Data_In_2" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_Data_In_3" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_Data_In_4" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_Data_In_5" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_Data_In_6" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_Data_In_7" BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/sl_wrcomp_i"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_0"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_1"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_2"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_3"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_5"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_6"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_7"
        BEL "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_xferAck_Reg" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_OE_1" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_OE_0" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/iGPIO_xferAck" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_OE_7" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/GPIO_DBus_i_28" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/GPIO_DBus_i_29" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_OE_6" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/GPIO_DBus_i_27" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_OE_5" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/GPIO_DBus_i_31" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/GPIO_DBus_i_26" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_OE_4" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/GPIO_DBus_i_30" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/GPIO_DBus_i_25" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_OE_3" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/GPIO_DBus_i_24" BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/gpio_OE_2" BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h_0"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_8"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/sl_busy"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/set_sl_busy"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/addr_cntl_cs_0"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_4"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_5"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_6"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_7"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "blaze/DIP_Switches/DIP_Switches/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/Mshreg_gpio_Data_In_7/SRL16E"
        BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/Mshreg_gpio_Data_In_6/SRL16E"
        BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/Mshreg_gpio_Data_In_5/SRL16E"
        BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/Mshreg_gpio_Data_In_4/SRL16E"
        BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/Mshreg_gpio_Data_In_3/SRL16E"
        BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/Mshreg_gpio_Data_In_2/SRL16E"
        BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/Mshreg_gpio_Data_In_1/SRL16E"
        BEL
        "blaze/DIP_Switches/DIP_Switches/gpio_core_1/Mshreg_gpio_Data_In_0/SRL16E"
        BEL "blaze/LEDS/LEDS/gpio_core_1/gpio_Data_In_0" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_Data_In_1" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_Data_In_2" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_Data_In_3" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_Data_In_4" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_Data_In_5" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_Data_In_6" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_Data_In_7" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/sl_wrcomp_i" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_0"
        BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_1"
        BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_2"
        BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_3"
        BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4"
        BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_5"
        BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_6"
        BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_7"
        BEL "blaze/LEDS/LEDS/gpio_core_1/gpio_xferAck_Reg" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_OE_1" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_OE_0" BEL
        "blaze/LEDS/LEDS/gpio_core_1/iGPIO_xferAck" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_OE_7" BEL
        "blaze/LEDS/LEDS/gpio_core_1/GPIO_DBus_i_28" BEL
        "blaze/LEDS/LEDS/gpio_core_1/GPIO_DBus_i_29" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_OE_6" BEL
        "blaze/LEDS/LEDS/gpio_core_1/GPIO_DBus_i_27" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_OE_5" BEL
        "blaze/LEDS/LEDS/gpio_core_1/GPIO_DBus_i_31" BEL
        "blaze/LEDS/LEDS/gpio_core_1/GPIO_DBus_i_26" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_OE_4" BEL
        "blaze/LEDS/LEDS/gpio_core_1/GPIO_DBus_i_30" BEL
        "blaze/LEDS/LEDS/gpio_core_1/GPIO_DBus_i_25" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_OE_3" BEL
        "blaze/LEDS/LEDS/gpio_core_1/GPIO_DBus_i_24" BEL
        "blaze/LEDS/LEDS/gpio_core_1/gpio_OE_2" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h_0"
        BEL "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
        BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_8"
        BEL "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/sl_busy" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/set_sl_busy" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_3" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/addr_cntl_cs_0" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_4" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_5" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_6" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_7" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30" BEL
        "blaze/LEDS/LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31" BEL
        "blaze/LEDS/LEDS/gpio_core_1/Mshreg_gpio_Data_In_7/SRL16E" BEL
        "blaze/LEDS/LEDS/gpio_core_1/Mshreg_gpio_Data_In_6/SRL16E" BEL
        "blaze/LEDS/LEDS/gpio_core_1/Mshreg_gpio_Data_In_5/SRL16E" BEL
        "blaze/LEDS/LEDS/gpio_core_1/Mshreg_gpio_Data_In_4/SRL16E" BEL
        "blaze/LEDS/LEDS/gpio_core_1/Mshreg_gpio_Data_In_3/SRL16E" BEL
        "blaze/LEDS/LEDS/gpio_core_1/Mshreg_gpio_Data_In_2/SRL16E" BEL
        "blaze/LEDS/LEDS/gpio_core_1/Mshreg_gpio_Data_In_1/SRL16E" BEL
        "blaze/LEDS/LEDS/gpio_core_1/Mshreg_gpio_Data_In_0/SRL16E" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/sl_wrcomp_i" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_7"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_6"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_5"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_3"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_2"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_1"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_0"
        BEL "blaze/RS232/RS232/UARTLITE_CORE_I/reset_TX_FIFO" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/enable_interrupts" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/reset_RX_FIFO" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/clr_Status" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/status_Reg_1" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/status_Reg_2" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/BAUD_RATE_I/count_2" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/BAUD_RATE_I/count_0" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/BAUD_RATE_I/count_1" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/BAUD_RATE_I/count_5" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/BAUD_RATE_I/count_3" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/BAUD_RATE_I/count_4" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/BAUD_RATE_I/count_8" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/BAUD_RATE_I/count_6" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/BAUD_RATE_I/count_7" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_1_0"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_2_0"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_3_0"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_7_0"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/Mshreg_mid_Start_Bit_0"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/Mshreg_sample_Point_0"
        BEL "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_8" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_7" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_5" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_4" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_3" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_2" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/previous_rx" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/running_0" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_0"
        BEL "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/Mshreg_div16_0"
        BEL "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_0" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_1" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_2" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read" BEL
        "blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/addr_cntl_cs_0" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/set_sl_busy" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/sl_busy" BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_8"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_3"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_2"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_0"
        BEL
        "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_1"
        BEL "blaze/RS232/RS232/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h"
        BEL "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/fifo_Read" BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/fifo_Write" BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute_1" BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute_2" BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Data_Exists_DFF"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Data_Exists_DFF"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[31].PLBv46_rdBus_FDRE"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[30].PLBv46_rdBus_FDRE"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[29].PLBv46_rdBus_FDRE"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[28].PLBv46_rdBus_FDRE"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[27].PLBv46_rdBus_FDRE"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[26].PLBv46_rdBus_FDRE"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[25].PLBv46_rdBus_FDRE"
        BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[24].PLBv46_rdBus_FDRE"
        BEL "blaze/mdm_0/mdm_0/MDM_Core_I1/sl_wrDAck_i" BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/Sl_addrAck" BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/reading" BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/valid_access_2" BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/enable_interrupts" BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/sl_rdDAck_i" BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/reset_TX_FIFO" BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/reset_RX_FIFO" BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/clear_Ext_BRK" BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/abus_0" BEL
        "blaze/mdm_0/mdm_0/MDM_Core_I1/abus_1" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_0" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_1" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/MB_Reset" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_3" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_3" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_2" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_2" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_1" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_1" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_0" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_asr" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_5" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_4" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_1" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_0" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/Core" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_2" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_0" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_clr" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/ris_edge" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_2" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/POR_SRL_I/SRL16E" BEL
        "blaze/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/Mshreg_asr_lpf_0/SRL16E"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/IPIC_DECODE_I/ip_async_Wrack_d4"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/IPIC_DECODE_I/ip_async_Rdack_d4"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/IPIC_DECODE_I/ip_async_Wrack_d1_or0000_shift3"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/IPIC_DECODE_I/ip_async_Wrack_d1_or0000_shift2"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/IPIC_DECODE_I/ip_async_Wrack_d1_or0000_shift1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/IPIC_DECODE_I/ip_async_Wrack_d41"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/IPIC_DECODE_I/ip_async_Rdack_d41"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/command_cs_FSM_FFd15"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/command_cs_FSM_FFd14"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/command_cs_FSM_FFd13"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/command_cs_FSM_FFd10"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/command_cs_FSM_FFd9"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/command_cs_FSM_FFd8"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrcomp_i"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/Twr_non_muxed_recovery_load_ce"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/Tdev_valid_load_ce"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/Tdev_rdy_load_ce"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/Tads_load_ce"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/Trd_non_muxed_recovery_load_ce"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/Asynch_chip_select_0"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/Tdata_hold_load_ce"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_7"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_6"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_5"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_3"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_2"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_0"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.REG_PRH_RDY"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/command_cs_FSM_FFd18"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/command_cs_FSM_FFd17"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/command_cs_FSM_FFd12"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/Asynch_Wr"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/Asynch_Rd"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_STATEMACHINE_I/Asynch_en"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_CNTR4/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_CNTR4/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_CNTR4/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_CNTR3/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_CNTR3/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_CNTR7/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_CNTR7/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_CNTR8/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_CNTR8/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_CNTR12/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_CNTR12/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_NON_MUXED_CNTR5/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_NON_MUXED_CNTR5/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_NON_MUXED_CNTR9/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/SOME_DEV_ASYNC_GEN.ASYNC_CNTR_I/LD_ARITH_REG_I_NON_MUXED_CNTR9/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_7"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_6"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_5"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_4"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/addr_cntl_cs_0"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_7"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_6"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_5"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_4"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_3"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_2"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_31"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_30"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/set_sl_busy"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/data_timeout"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_31"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_30"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_27"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_26"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/sl_busy"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_8"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h_0"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0"
        BEL
        "blaze/xps_epc_0/xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_ASYNC_GEN.ASYNC_RDREG_GEN[0].ASYNC_RDREG_BYTE_GEN[0].ASYNC_RDREG_BIT"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_ASYNC_GEN.ASYNC_RDREG_GEN[0].ASYNC_RDREG_BYTE_GEN[1].ASYNC_RDREG_BIT"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_ASYNC_GEN.ASYNC_RDREG_GEN[0].ASYNC_RDREG_BYTE_GEN[2].ASYNC_RDREG_BIT"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_ASYNC_GEN.ASYNC_RDREG_GEN[0].ASYNC_RDREG_BYTE_GEN[3].ASYNC_RDREG_BIT"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_ASYNC_GEN.ASYNC_RDREG_GEN[0].ASYNC_RDREG_BYTE_GEN[4].ASYNC_RDREG_BIT"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_ASYNC_GEN.ASYNC_RDREG_GEN[0].ASYNC_RDREG_BYTE_GEN[5].ASYNC_RDREG_BIT"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_ASYNC_GEN.ASYNC_RDREG_GEN[0].ASYNC_RDREG_BYTE_GEN[6].ASYNC_RDREG_BIT"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_ASYNC_GEN.ASYNC_RDREG_GEN[0].ASYNC_RDREG_BYTE_GEN[7].ASYNC_RDREG_BIT"
        BEL "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Data_O_7"
        BEL "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Data_O_6"
        BEL "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Data_O_5"
        BEL "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Data_O_4"
        BEL "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Data_O_3"
        BEL "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Data_O_2"
        BEL "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Data_O_1"
        BEL "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Data_O_0"
        BEL "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Rd_n" BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Wr_n" BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_CS_n_0" BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_5" BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_4" BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_3" BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_2" BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_1" BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_0" BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/IPIC_DECODE_I/dev_in_access_int_d1"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/IPIC_DECODE_I/dev_dbus_width_i_2"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/IPIC_DECODE_I/local_async_req"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/IPIC_DECODE_I/Mshreg_ip_async_Rdack_d4/SRL16E"
        BEL
        "blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/IPIC_DECODE_I/Mshreg_ip_async_Wrack_d4/SRL16E"
        BEL
        "blaze/clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST.GCLKMUX"
        BEL "blaze/clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST";
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
TS_blaze_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD TIMEGRP
        "blaze_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"
        TS_sys_clk_pin HIGH 50%;
PIN btn_0_IBUF_pins<1> = BEL "btn_0_IBUF" PINNAME OUT;
PIN btn<0>_pins<0> = BEL "btn<0>" PINNAME PAD;
PIN "btn_0_IBUF_pins<1>" TIG;
PIN "btn<0>_pins<0>" TIG;
SCHEMATIC END;

