
*** Running vivado
    with args -log SommaTreRegistri.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SommaTreRegistri.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source SommaTreRegistri.tcl -notrace
Command: synth_design -top SommaTreRegistri -part xc7z020clg400-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1456 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 430.410 ; gain = 97.934
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SommaTreRegistri' [C:/Users/Greg/VivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.srcs/sources_1/new/SommaTreRegistri.vhd:14]
	Parameter n bound to: 16 - type: integer 
	Parameter n bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/Greg/VivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.srcs/sources_1/new/Registro.vhd:4' bound to instance 'registrioIn' of component 'Registro' [C:/Users/Greg/VivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.srcs/sources_1/new/SommaTreRegistri.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Registro' [C:/Users/Greg/VivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.srcs/sources_1/new/Registro.vhd:12]
	Parameter n bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Registro' (1#1) [C:/Users/Greg/VivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.srcs/sources_1/new/Registro.vhd:12]
	Parameter n bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/Greg/VivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.srcs/sources_1/new/Registro.vhd:4' bound to instance 'registroOut' of component 'Registro' [C:/Users/Greg/VivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.srcs/sources_1/new/SommaTreRegistri.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Registro__parameterized1' [C:/Users/Greg/VivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.srcs/sources_1/new/Registro.vhd:12]
	Parameter n bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Registro__parameterized1' (1#1) [C:/Users/Greg/VivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.srcs/sources_1/new/Registro.vhd:12]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Sommatore' declared at 'C:/Users/Greg/VivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.srcs/sources_1/new/Sommatore.vhd:4' bound to instance 'sommatore1' of component 'Sommatore' [C:/Users/Greg/VivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.srcs/sources_1/new/SommaTreRegistri.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Sommatore' [C:/Users/Greg/VivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.srcs/sources_1/new/Sommatore.vhd:13]
	Parameter n bound to: 16 - type: integer 
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/Greg/VivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.srcs/sources_1/new/Registro.vhd:4' bound to instance 'RegA' of component 'Registro' [C:/Users/Greg/VivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.srcs/sources_1/new/Sommatore.vhd:29]
INFO: [Synth 8-638] synthesizing module 'Registro__parameterized3' [C:/Users/Greg/VivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.srcs/sources_1/new/Registro.vhd:12]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Registro__parameterized3' (1#1) [C:/Users/Greg/VivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.srcs/sources_1/new/Registro.vhd:12]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/Greg/VivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.srcs/sources_1/new/Registro.vhd:4' bound to instance 'RegB' of component 'Registro' [C:/Users/Greg/VivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.srcs/sources_1/new/Sommatore.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Sommatore' (2#1) [C:/Users/Greg/VivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.srcs/sources_1/new/Sommatore.vhd:13]
	Parameter n bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Sommatore' declared at 'C:/Users/Greg/VivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.srcs/sources_1/new/Sommatore.vhd:4' bound to instance 'sommatore2' of component 'Sommatore' [C:/Users/Greg/VivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.srcs/sources_1/new/SommaTreRegistri.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Sommatore__parameterized1' [C:/Users/Greg/VivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.srcs/sources_1/new/Sommatore.vhd:13]
	Parameter n bound to: 17 - type: integer 
	Parameter n bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/Greg/VivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.srcs/sources_1/new/Registro.vhd:4' bound to instance 'RegA' of component 'Registro' [C:/Users/Greg/VivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.srcs/sources_1/new/Sommatore.vhd:29]
	Parameter n bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/Greg/VivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.srcs/sources_1/new/Registro.vhd:4' bound to instance 'RegB' of component 'Registro' [C:/Users/Greg/VivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.srcs/sources_1/new/Sommatore.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Sommatore__parameterized1' (2#1) [C:/Users/Greg/VivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.srcs/sources_1/new/Sommatore.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'SommaTreRegistri' (3#1) [C:/Users/Greg/VivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.srcs/sources_1/new/SommaTreRegistri.vhd:14]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 486.082 ; gain = 153.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 486.082 ; gain = 153.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 486.082 ; gain = 153.605
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 486.082 ; gain = 153.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     18 Bit         XORs := 2     
	   2 Input     17 Bit         XORs := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Registro 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module Registro__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module Registro__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Sommatore 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     17 Bit         XORs := 2     
Module Sommatore__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     18 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'registrioIn/Q_reg[15]' (FDC) to 'registrioIn/Q_reg[16]'
INFO: [Synth 8-3886] merging instance 'sommatore2/RegB/Q_reg[15]' (FDC) to 'sommatore2/RegB/Q_reg[16]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 645.113 ; gain = 312.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 645.113 ; gain = 312.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 645.113 ; gain = 312.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 645.113 ; gain = 312.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 645.113 ; gain = 312.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 645.113 ; gain = 312.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 645.113 ; gain = 312.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 645.113 ; gain = 312.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 645.113 ; gain = 312.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     6|
|3     |LUT3 |    12|
|4     |LUT4 |     2|
|5     |LUT5 |    31|
|6     |LUT6 |    10|
|7     |FDCE |    99|
|8     |IBUF |    50|
|9     |OBUF |    18|
+------+-----+------+

Report Instance Areas: 
+------+--------------+---------------------------+------+
|      |Instance      |Module                     |Cells |
+------+--------------+---------------------------+------+
|1     |top           |                           |   229|
|2     |  registrioIn |Registro                   |    16|
|3     |  registroOut |Registro__parameterized1   |    18|
|4     |  sommatore1  |Sommatore                  |    62|
|5     |    RegA      |Registro__parameterized3   |    42|
|6     |    RegB      |Registro__parameterized3_2 |    20|
|7     |  sommatore2  |Sommatore__parameterized1  |    64|
|8     |    RegA      |Registro_0                 |    44|
|9     |    RegB      |Registro_1                 |    20|
+------+--------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 645.113 ; gain = 312.637
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 645.113 ; gain = 312.637
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 645.113 ; gain = 312.637
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 745.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 745.984 ; gain = 426.680
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 745.984 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Greg/VivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.runs/synth_1/SommaTreRegistri.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SommaTreRegistri_utilization_synth.rpt -pb SommaTreRegistri_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 13 15:15:53 2023...
