vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_dma_0_2/sim/design_1_axi_dma_0_2.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_1/sim/bd_ae83_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_3/sim/design_1_rst_ps7_0_100M_3.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_1_1/sim/design_1_axi_dma_1_1.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_1/sim/bd_68b9_psr_aclk_0.vhd" \
"../../../../debugfft.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/ip/FFTipfn_ap_faddfsub_3_full_dsp_32.vhd" \
"../../../../debugfft.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/ip/FFTipfn_ap_fmul_2_max_dsp_32.vhd" \
"../../../bd/design_1/ip/design_1_FFTipfn_0_1/sim/design_1_FFTipfn_0_1.vhd" \
"../../../bd/design_1/ip/design_1_FFTipfn_1_1/sim/design_1_FFTipfn_1_1.vhd" \

nosort
