INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mihai/VivadoProjects/Proiect_D2_CraciunM_Tema/Proiect_D2_CraciunM_Tema.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module tb_ALU
