/*
 *-----------------------------------------------------------------------------
 * Copyright 2018 Broadcom
 *
 * This program is the proprietary software of Broadcom and/or
 * its licensors, and may only be used, duplicated, modified or distributed
 * pursuant to the terms and conditions of a separate, written license
 * agreement executed between you and Broadcom (an "Authorized License").
 * Except as set forth in an Authorized License, Broadcom grants no license
 * (express or implied), right to use, or waiver of any kind with respect to
 * the Software, and Broadcom expressly reserves all rights in and to the
 * Software and all intellectual property rights therein.  IF YOU HAVE NO
 * AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY
 * WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE ALL USE OF
 * THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof, and to
 * use this information only in connection with your use of Broadcom
 * integrated circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED
 * "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR
 * OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL,
 * SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR
 * IN ANY WAY RELATING TO YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN
 * IF BROADCOM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii)
 * ANY AMOUNT IN EXCESS OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF
 * OR U.S. $1, WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY
 * NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 *
 * <<Broadcom-WL-IPTag/Proprietary:>>
 *-----------------------------------------------------------------------------
 *
 * DO NOT EDIT THIS FILE, IT WAS MACHINE GENERATED
 * by sarvendr on Fri Dec 11 15:58:52 2015 using:
 *
 *  $ ./merge_regs.py --always-add-macro --max 70 --macro (rev) --compare-template (RADIO20695_MAJORREV(rev) >= ${ver}) --non-register-regex JTAG_ --extended-version-checks RF_20695_REV_ID -o /projects/BCM43012/work/sarvendr/phy_tools/driver/src/wl/phy/wlc_radioreg_20695.h ./data/radio_regs/20695_majorrev0_registers.h ./data/radio_regs/20695_majorrev1_registers.h ./data/radio_regs/20695_majorrev2_registers.h
 *
 * $Id: wlc_radioreg_20695.h 611870 2016-01-12 10:45:18Z $
 */
/* FILE-CSTYLED */

#ifndef WLC_RADIOREG_20695_H_
#define WLC_RADIOREG_20695_H_

#include "wlc_phy_int.h"

/* Constants */
#define JTAG_20695_SHIFT 9
#define JTAG_20695_CR0   (0x0 << JTAG_20695_SHIFT)
#define JTAG_20695_CR1   (0x1 << JTAG_20695_SHIFT)
#define JTAG_20695_CR2   (0x2 << JTAG_20695_SHIFT)
#define JTAG_20695_CR3   (0x3 << JTAG_20695_SHIFT)
#define JTAG_20695_PLL0  (0x4 << JTAG_20695_SHIFT)
#define JTAG_20695_PLL1  (0x5 << JTAG_20695_SHIFT)

/* Register RF_20695_REV_ID */
#define RF0_20695_REV_ID(rev)             ((RADIO20695_MAJORREV(rev) >= 3) ? INVALID_ADDRESS : (0x0 | JTAG_20695_CR0))
#define RFP0_20695_REV_ID(rev)            ((RADIO20695_MAJORREV(rev) >= 3) ? INVALID_ADDRESS : (0x0 | JTAG_20695_PLL0))
#define RF_20695_REV_ID_rev_id_SHIFT(rev) 0
#define RF_20695_REV_ID_rev_id_MASK(rev)  ((RADIO20695_MAJORREV(rev) >= 3) ? INVALID_MASK : 0xff)

/* Register RF_20695_DEV_ID */
#define RF0_20695_DEV_ID(rev)             (0x1 | JTAG_20695_CR0)
#define RFP0_20695_DEV_ID(rev)            (0x1 | JTAG_20695_PLL0)
#define RF_20695_DEV_ID_dev_id_SHIFT(rev) 0
#define RF_20695_DEV_ID_dev_id_MASK(rev)  0xffff

/* Register RF_20695_READOVERRIDES */
#define RF0_20695_READOVERRIDES(rev)                        (0x2 | JTAG_20695_CR0)
#define RFP0_20695_READOVERRIDES(rev)                       (0x2 | JTAG_20695_PLL0)
#define RF_20695_READOVERRIDES_ReadOverrides_reg_SHIFT(rev) 0
#define RF_20695_READOVERRIDES_ReadOverrides_reg_MASK(rev)  0x1

/* Register RF_20695_CONFIG_BASECORE */
#define RF0_20695_CONFIG_BASECORE(rev)                           (0x3 | JTAG_20695_CR0)
#define RFP0_20695_CONFIG_BASECORE(rev)                          (0x3 | JTAG_20695_PLL0)
#define RF_20695_CONFIG_BASECORE_basecore_description_SHIFT(rev) 0
#define RF_20695_CONFIG_BASECORE_basecore_description_MASK(rev)  0xffff

/* Register RF_20695_CONFIG_CORE01 */
#define RF0_20695_CONFIG_CORE01(rev)                 (0x4 | JTAG_20695_CR0)
#define RFP0_20695_CONFIG_CORE01(rev)                (0x4 | JTAG_20695_PLL0)
#define RF_20695_CONFIG_CORE01_info_core0_SHIFT(rev) 0
#define RF_20695_CONFIG_CORE01_info_core0_MASK(rev)  0xff
#define RF_20695_CONFIG_CORE01_info_core1_SHIFT(rev) 8
#define RF_20695_CONFIG_CORE01_info_core1_MASK(rev)  0xff00

/* Register RF_20695_CONFIG_CORE23 */
#define RF0_20695_CONFIG_CORE23(rev)                 (0x5 | JTAG_20695_CR0)
#define RFP0_20695_CONFIG_CORE23(rev)                (0x5 | JTAG_20695_PLL0)
#define RF_20695_CONFIG_CORE23_info_core2_SHIFT(rev) 0
#define RF_20695_CONFIG_CORE23_info_core2_MASK(rev)  0xff
#define RF_20695_CONFIG_CORE23_info_core3_SHIFT(rev) 8
#define RF_20695_CONFIG_CORE23_info_core3_MASK(rev)  0xff00

/* Register RF_20695_CONFIG_CORE45 */
#define RF0_20695_CONFIG_CORE45(rev)                 (0x6 | JTAG_20695_CR0)
#define RFP0_20695_CONFIG_CORE45(rev)                (0x6 | JTAG_20695_PLL0)
#define RF_20695_CONFIG_CORE45_info_core4_SHIFT(rev) 0
#define RF_20695_CONFIG_CORE45_info_core4_MASK(rev)  0xff
#define RF_20695_CONFIG_CORE45_info_core5_SHIFT(rev) 8
#define RF_20695_CONFIG_CORE45_info_core5_MASK(rev)  0xff00

/* Register RF_20695_CONFIG_CORE67 */
#define RF0_20695_CONFIG_CORE67(rev)                 (0x7 | JTAG_20695_CR0)
#define RFP0_20695_CONFIG_CORE67(rev)                (0x7 | JTAG_20695_PLL0)
#define RF_20695_CONFIG_CORE67_info_core6_SHIFT(rev) 0
#define RF_20695_CONFIG_CORE67_info_core6_MASK(rev)  0xff
#define RF_20695_CONFIG_CORE67_info_core7_SHIFT(rev) 8
#define RF_20695_CONFIG_CORE67_info_core7_MASK(rev)  0xff00

/* Register RF_20695_CONFIG_INFO_PLL */
#define RF0_20695_CONFIG_INFO_PLL(rev)                     (0x8 | JTAG_20695_CR0)
#define RFP0_20695_CONFIG_INFO_PLL(rev)                    (0x8 | JTAG_20695_PLL0)
#define RF_20695_CONFIG_INFO_PLL_info_pll_SHIFT(rev)       0
#define RF_20695_CONFIG_INFO_PLL_info_pll_MASK(rev)        0xff
#define RF_20695_CONFIG_INFO_PLL_info_low_power_SHIFT(rev) 8
#define RF_20695_CONFIG_INFO_PLL_info_low_power_MASK(rev)  0xff00

/* Register RF_20695_CONFIG_RXDIV0 */
#define RF0_20695_CONFIG_RXDIV0(rev)               (0x9 | JTAG_20695_CR0)
#define RFP0_20695_CONFIG_RXDIV0(rev)              (0x9 | JTAG_20695_PLL0)
#define RF_20695_CONFIG_RXDIV0_rx_div00_SHIFT(rev) 0
#define RF_20695_CONFIG_RXDIV0_rx_div00_MASK(rev)  0xff
#define RF_20695_CONFIG_RXDIV0_rx_div01_SHIFT(rev) 8
#define RF_20695_CONFIG_RXDIV0_rx_div01_MASK(rev)  0xff00

/* Register RF_20695_CONFIG_RXDIV1 */
#define RF0_20695_CONFIG_RXDIV1(rev)               (0xa | JTAG_20695_CR0)
#define RFP0_20695_CONFIG_RXDIV1(rev)              (0xa | JTAG_20695_PLL0)
#define RF_20695_CONFIG_RXDIV1_rx_div02_SHIFT(rev) 0
#define RF_20695_CONFIG_RXDIV1_rx_div02_MASK(rev)  0xff
#define RF_20695_CONFIG_RXDIV1_rx_div03_SHIFT(rev) 8
#define RF_20695_CONFIG_RXDIV1_rx_div03_MASK(rev)  0xff00

/* Register RF_20695_CONFIG_RXDIV2 */
#define RF0_20695_CONFIG_RXDIV2(rev)               (0xb | JTAG_20695_CR0)
#define RFP0_20695_CONFIG_RXDIV2(rev)              (0xb | JTAG_20695_PLL0)
#define RF_20695_CONFIG_RXDIV2_rx_div04_SHIFT(rev) 0
#define RF_20695_CONFIG_RXDIV2_rx_div04_MASK(rev)  0xff
#define RF_20695_CONFIG_RXDIV2_rx_div05_SHIFT(rev) 8
#define RF_20695_CONFIG_RXDIV2_rx_div05_MASK(rev)  0xff00

/* Register RF_20695_CONFIG_MAJMIN */
#define RF0_20695_CONFIG_MAJMIN(rev)                (0xc | JTAG_20695_CR0)
#define RFP0_20695_CONFIG_MAJMIN(rev)               (0xc | JTAG_20695_PLL0)
#define RF_20695_CONFIG_MAJMIN_minor_rev_SHIFT(rev) 0
#define RF_20695_CONFIG_MAJMIN_minor_rev_MASK(rev)  0xff
#define RF_20695_CONFIG_MAJMIN_major_rev_SHIFT(rev) 8
#define RF_20695_CONFIG_MAJMIN_major_rev_MASK(rev)  0xff00

/* Register RF_20695_PLL_CRISSCROSS_5GAS2G */
#define RF0_20695_PLL_CRISSCROSS_5GAS2G(rev)                                   (0xd | JTAG_20695_CR0)
#define RFP0_20695_PLL_CRISSCROSS_5GAS2G(rev)                                  (0xd | JTAG_20695_PLL0)
#define RF_20695_PLL_CRISSCROSS_5GAS2G_internal_direct_rfpll_5g_as_2g_SHIFT(rev) 0
#define RF_20695_PLL_CRISSCROSS_5GAS2G_internal_direct_rfpll_5g_as_2g_MASK(rev) 0x1

/* Register RF_20695_TXMIX2G_CFG1 */
#define RF0_20695_TXMIX2G_CFG1(rev)                           (0xe | JTAG_20695_CR0)
#define RF_20695_TXMIX2G_CFG1_mx2g_bias_reset_bbdc_SHIFT(rev) 5
#define RF_20695_TXMIX2G_CFG1_mx2g_bias_reset_bbdc_MASK(rev)  0x20
#define RF_20695_TXMIX2G_CFG1_mx2g_gc_SHIFT(rev)              0
#define RF_20695_TXMIX2G_CFG1_mx2g_gc_MASK(rev)               0xf
#define RF_20695_TXMIX2G_CFG1_mx2g_gpicas_en_SHIFT(rev)       7
#define RF_20695_TXMIX2G_CFG1_mx2g_gpicas_en_MASK(rev)        0x80
#define RF_20695_TXMIX2G_CFG1_mx2g_pu_SHIFT(rev)              14
#define RF_20695_TXMIX2G_CFG1_mx2g_pu_MASK(rev)               0x4000
#define RF_20695_TXMIX2G_CFG1_mx2g_bias_pu_SHIFT(rev)         6
#define RF_20695_TXMIX2G_CFG1_mx2g_bias_pu_MASK(rev)          0x40
#define RF_20695_TXMIX2G_CFG1_mx2g_bias_reset_lo_SHIFT(rev)   4
#define RF_20695_TXMIX2G_CFG1_mx2g_bias_reset_lo_MASK(rev)    0x10
#define RF_20695_TXMIX2G_CFG1_mx2g_pkdet_pu_SHIFT(rev)        15
#define RF_20695_TXMIX2G_CFG1_mx2g_pkdet_pu_MASK(rev)         0x8000
#define RF_20695_TXMIX2G_CFG1_mx2g_idac_bbdc_SHIFT(rev)       8
#define RF_20695_TXMIX2G_CFG1_mx2g_idac_bbdc_MASK(rev)        0x3f00

/* Register RF_20695_TXMIX2G_CFG2 */
#define RF0_20695_TXMIX2G_CFG2(rev)                           (0xf | JTAG_20695_CR0)
#define RF_20695_TXMIX2G_CFG2_mx2g_idac_cascode_SHIFT(rev)    6
#define RF_20695_TXMIX2G_CFG2_mx2g_idac_cascode_MASK(rev)     0xfc0
#define RF_20695_TXMIX2G_CFG2_mx2g_idac_lodc_slope_SHIFT(rev) 12
#define RF_20695_TXMIX2G_CFG2_mx2g_idac_lodc_slope_MASK(rev)  0x7000
#define RF_20695_TXMIX2G_CFG2_mx2g_idac_lobuf_SHIFT(rev)      0
#define RF_20695_TXMIX2G_CFG2_mx2g_idac_lobuf_MASK(rev)       0x3f

/* Register RF_20695_TXMIX2G_CFG3 */
#define RF0_20695_TXMIX2G_CFG3(rev)                            (0x10 | JTAG_20695_CR0)
#define RF_20695_TXMIX2G_CFG3_mx2g_idac_lodc_SHIFT(rev)        0
#define RF_20695_TXMIX2G_CFG3_mx2g_idac_lodc_MASK(rev)         0x3f
#define RF_20695_TXMIX2G_CFG3_mx2g_idac_lobuf_slope_SHIFT(rev) 12
#define RF_20695_TXMIX2G_CFG3_mx2g_idac_lobuf_slope_MASK(rev)  0x7000

/* Register RF_20695_TXMIX2G_CFG4 */
#define RF0_20695_TXMIX2G_CFG4(rev)                              (0x11 | JTAG_20695_CR0)
#define RF_20695_TXMIX2G_CFG4_mx2g_idac_bbdc_slope_SHIFT(rev)    4
#define RF_20695_TXMIX2G_CFG4_mx2g_idac_bbdc_slope_MASK(rev)     0x70
#define RF_20695_TXMIX2G_CFG4_sel_lpf_CM_bias_5g_SHIFT(rev)      0
#define RF_20695_TXMIX2G_CFG4_sel_lpf_CM_bias_5g_MASK(rev)       0x1
#define RF_20695_TXMIX2G_CFG4_mx2g_idac_cascode_slope_SHIFT(rev) 1
#define RF_20695_TXMIX2G_CFG4_mx2g_idac_cascode_slope_MASK(rev)  0xe

/* Register RF_20695_TXMIX2G_CFG5 */
#define RF0_20695_TXMIX2G_CFG5(rev)                  (0x12 | JTAG_20695_CR0)
#define RF_20695_TXMIX2G_CFG5_mx2g_gc_cas_SHIFT(rev) 0
#define RF_20695_TXMIX2G_CFG5_mx2g_gc_cas_MASK(rev)  0x3f
#define RF_20695_TXMIX2G_CFG5_mx2g_tune_SHIFT(rev)   9
#define RF_20695_TXMIX2G_CFG5_mx2g_tune_MASK(rev)    0x1e00

/* Register RF_20695_PAD2G_CFG5 */
#define RF0_20695_PAD2G_CFG5(rev)                                   (0x13 | JTAG_20695_CR0)
#define RF_20695_PAD2G_CFG5_pad2g_ptat_slope_pmos_SHIFT(rev)        2
#define RF_20695_PAD2G_CFG5_pad2g_ptat_slope_pmos_MASK(rev)         0x1c
#define RF_20695_PAD2G_CFG5_pad2g_ptat_slope_tuning_bias_SHIFT(rev) 0
#define RF_20695_PAD2G_CFG5_pad2g_ptat_slope_tuning_bias_MASK(rev)  0x3
#define RF_20695_PAD2G_CFG5_pad2g_ptat_slope_gm_SHIFT(rev)          5
#define RF_20695_PAD2G_CFG5_pad2g_ptat_slope_gm_MASK(rev)           0xe0
#define RF_20695_PAD2G_CFG5_pad2g_ptat_slope_cas_SHIFT(rev)         8
#define RF_20695_PAD2G_CFG5_pad2g_ptat_slope_cas_MASK(rev)          0x700

/* Register RF_20695_PAD2G_CFG6 */
#define RF0_20695_PAD2G_CFG6(rev)                      (0x14 | JTAG_20695_CR0)
#define RF_20695_PAD2G_CFG6_pad2g_gpisw_pu_SHIFT(rev)  7
#define RF_20695_PAD2G_CFG6_pad2g_gpisw_pu_MASK(rev)   0x80
#define RF_20695_PAD2G_CFG6_pad2g_idac_pmos_SHIFT(rev) 0
#define RF_20695_PAD2G_CFG6_pad2g_idac_pmos_MASK(rev)  0x3f

/* Register RF_20695_PAD2G_CFG7 */
#define RF0_20695_PAD2G_CFG7(rev)                     (0x15 | JTAG_20695_CR0)
#define RF_20695_PAD2G_CFG7_idac_pa2g_cas2_SHIFT(rev) 6
#define RF_20695_PAD2G_CFG7_idac_pa2g_cas2_MASK(rev)  0xfc0
#define RF_20695_PAD2G_CFG7_idac_pa2g_cas_SHIFT(rev)  0
#define RF_20695_PAD2G_CFG7_idac_pa2g_cas_MASK(rev)   0x3f

/* Register RF_20695_PAD2G_CFG8 */
#define RF0_20695_PAD2G_CFG8(rev)                   (0x16 | JTAG_20695_CR0)
#define RF_20695_PAD2G_CFG8_idac_pa2g_gm_SHIFT(rev) 0
#define RF_20695_PAD2G_CFG8_idac_pa2g_gm_MASK(rev)  0x3f

/* Register RF_20695_PAD2G_CFG9 */
#define RF0_20695_PAD2G_CFG9(rev)                           (0x17 | JTAG_20695_CR0)
#define RF_20695_PAD2G_CFG9_idac_slope_pa2g_cas_SHIFT(rev)  8
#define RF_20695_PAD2G_CFG9_idac_slope_pa2g_cas_MASK(rev)   0xf00
#define RF_20695_PAD2G_CFG9_idac_pa2g_pcap_SHIFT(rev)       0
#define RF_20695_PAD2G_CFG9_idac_pa2g_pcap_MASK(rev)        0x3f
#define RF_20695_PAD2G_CFG9_idac_slope_pa2g_cas2_SHIFT(rev) 12
#define RF_20695_PAD2G_CFG9_idac_slope_pa2g_cas2_MASK(rev)  0xf000

/* Register RF_20695_PAD2G_CFG10 */
#define RF0_20695_PAD2G_CFG10(rev)                           (0x18 | JTAG_20695_CR0)
#define RF_20695_PAD2G_CFG10_idac_slope_pa2g_gm_SHIFT(rev)   0
#define RF_20695_PAD2G_CFG10_idac_slope_pa2g_gm_MASK(rev)    0xf
#define RF_20695_PAD2G_CFG10_idac_slope_pa2g_pcap_SHIFT(rev) 4
#define RF_20695_PAD2G_CFG10_idac_slope_pa2g_pcap_MASK(rev)  0xf0

/* Register RF_20695_PAD2G_CFG11 */
#define RF0_20695_PAD2G_CFG11(rev)                            (0x19 | JTAG_20695_CR0)
#define RF_20695_PAD2G_CFG11_pad2g_tssi_ctrl_range_SHIFT(rev) 13
#define RF_20695_PAD2G_CFG11_pad2g_tssi_ctrl_range_MASK(rev)  0x2000
#define RF_20695_PAD2G_CFG11_pad2g_tssi_ctrl_sel_SHIFT(rev)   14
#define RF_20695_PAD2G_CFG11_pad2g_tssi_ctrl_sel_MASK(rev)    0x4000
#define RF_20695_PAD2G_CFG11_pad2g_bias_pu_SHIFT(rev)         7
#define RF_20695_PAD2G_CFG11_pad2g_bias_pu_MASK(rev)          0x80
#define RF_20695_PAD2G_CFG11_pad2g_wrssi0_en_SHIFT(rev)       15
#define RF_20695_PAD2G_CFG11_pad2g_wrssi0_en_MASK(rev)        0x8000
#define RF_20695_PAD2G_CFG11_pad2g_tssi_ctrl_pu_SHIFT(rev)    12
#define RF_20695_PAD2G_CFG11_pad2g_tssi_ctrl_pu_MASK(rev)     0x1000

/* Register RF_20695_PA2G_CFG12 */
#define RF0_20695_PA2G_CFG12(rev)                     (0x1a | JTAG_20695_CR0)
#define RF_20695_PA2G_CFG12_pad2g_idac_cas_SHIFT(rev) 0
#define RF_20695_PA2G_CFG12_pad2g_idac_cas_MASK(rev)  0x3f
#define RF_20695_PA2G_CFG12_pad2g_idac_gm_SHIFT(rev)  6
#define RF_20695_PA2G_CFG12_pad2g_idac_gm_MASK(rev)   0xfc0

/* Register RF_20695_PA2G_CFG13 */
#define RF0_20695_PA2G_CFG13(rev)                                  (0x1b | JTAG_20695_CR0)
#define RF_20695_PA2G_CFG13_pad2g_idac_tuning_bias_SHIFT(rev)      0
#define RF_20695_PA2G_CFG13_pad2g_idac_tuning_bias_MASK(rev)       0x3f
#define RF_20695_PA2G_CFG13_pad2g_gm_bias_filter_SHIFT(rev)        6
#define RF_20695_PA2G_CFG13_pad2g_gm_bias_filter_MASK(rev)         0xc0
#define RF_20695_PA2G_CFG13_pad2g_gm_bias_filter_bypass_SHIFT(rev) 8
#define RF_20695_PA2G_CFG13_pad2g_gm_bias_filter_bypass_MASK(rev)  0x100

/* Register RF_20695_PA2G_CFG14 */
#define RF0_20695_PA2G_CFG14(rev)                             (0x1c | JTAG_20695_CR0)
#define RF_20695_PA2G_CFG14_pad2g_tssi_ctrl_SHIFT(rev)        0
#define RF_20695_PA2G_CFG14_pad2g_tssi_ctrl_MASK(rev)         0xf
#define RF_20695_PA2G_CFG14_pad2g_wrssi0_threshold_SHIFT(rev) 4
#define RF_20695_PA2G_CFG14_pad2g_wrssi0_threshold_MASK(rev)  0xf0

/* Register RF_20695_TXMIX2G_CFG6 */
#define RF0_20695_TXMIX2G_CFG6(rev)                                  (0x1d | JTAG_20695_CR0)
#define RF_20695_TXMIX2G_CFG6_mx2g_idac_tuning_bias_slope_SHIFT(rev) 6
#define RF_20695_TXMIX2G_CFG6_mx2g_idac_tuning_bias_slope_MASK(rev)  0xc0
#define RF_20695_TXMIX2G_CFG6_mx2g_idac_tuning_bias_SHIFT(rev)       0
#define RF_20695_TXMIX2G_CFG6_mx2g_idac_tuning_bias_MASK(rev)        0x3f
#define RF_20695_TXMIX2G_CFG6_mx2g_booster_gc_SHIFT(rev)             8
#define RF_20695_TXMIX2G_CFG6_mx2g_booster_gc_MASK(rev)              0xf00

/* Register RF_20695_PA2G_CFG1 */
#define RF0_20695_PA2G_CFG1(rev)                       (0x1e | JTAG_20695_CR0)
#define RF_20695_PA2G_CFG1_pa2g_gpio_sw_pu_SHIFT(rev)  4
#define RF_20695_PA2G_CFG1_pa2g_gpio_sw_pu_MASK(rev)   0x10
#define RF_20695_PA2G_CFG1_pad2g_2gtx_pu_SHIFT(rev)    8
#define RF_20695_PA2G_CFG1_pad2g_2gtx_pu_MASK(rev)     0x100
#define RF_20695_PA2G_CFG1_pa2g_pu_SHIFT(rev)          2
#define RF_20695_PA2G_CFG1_pa2g_pu_MASK(rev)           0x4
#define RF_20695_PA2G_CFG1_pa2g_bias_bw_SHIFT(rev)     5
#define RF_20695_PA2G_CFG1_pa2g_bias_bw_MASK(rev)      0xe0
#define RF_20695_PA2G_CFG1_pa2g_cal_atten_SHIFT(rev)   0
#define RF_20695_PA2G_CFG1_pa2g_cal_atten_MASK(rev)    0x3
#define RF_20695_PA2G_CFG1_pa2g_cas_bias_pu_SHIFT(rev) 3
#define RF_20695_PA2G_CFG1_pa2g_cas_bias_pu_MASK(rev)  0x8

/* Register RF_20695_PAD2G_CFG2 */
#define RF0_20695_PAD2G_CFG2(rev)                    (0x1f | JTAG_20695_CR0)
#define RF_20695_PAD2G_CFG2_pad2g_bias_bw_SHIFT(rev) 4
#define RF_20695_PAD2G_CFG2_pad2g_bias_bw_MASK(rev)  0x70
#define RF_20695_PAD2G_CFG2_pad2g_tune_SHIFT(rev)    0
#define RF_20695_PAD2G_CFG2_pad2g_tune_MASK(rev)     0xf

/* Register RF_20695_PA2G_CFG4 */
#define RF0_20695_PA2G_CFG4(rev)               (0x20 | JTAG_20695_CR0)
#define RF_20695_PA2G_CFG4_pad2g_gc_SHIFT(rev) 8
#define RF_20695_PA2G_CFG4_pad2g_gc_MASK(rev)  0xff00
#define RF_20695_PA2G_CFG4_pa2g_gc_SHIFT(rev)  0
#define RF_20695_PA2G_CFG4_pa2g_gc_MASK(rev)   0xff

/* Register RF_20695_TRSW2G_CFG1 */
#define RF0_20695_TRSW2G_CFG1(rev)                         (0x21 | JTAG_20695_CR0)
#define RF_20695_TRSW2G_CFG1_trsw2g_source_bias_SHIFT(rev) 4
#define RF_20695_TRSW2G_CFG1_trsw2g_source_bias_MASK(rev)  0xf0
#define RF_20695_TRSW2G_CFG1_trsw2g_gate_bias_SHIFT(rev)   10
#define RF_20695_TRSW2G_CFG1_trsw2g_gate_bias_MASK(rev)    0x3c00
#define RF_20695_TRSW2G_CFG1_trsw2g_gpaio_en_SHIFT(rev)    9
#define RF_20695_TRSW2G_CFG1_trsw2g_gpaio_en_MASK(rev)     0x200
#define RF_20695_TRSW2G_CFG1_trsw2g_pu_SHIFT(rev)          8
#define RF_20695_TRSW2G_CFG1_trsw2g_pu_MASK(rev)           0x100
#define RF_20695_TRSW2G_CFG1_trsw2g_sub_bias_SHIFT(rev)    0
#define RF_20695_TRSW2G_CFG1_trsw2g_sub_bias_MASK(rev)     0xf

/* Register RF_20695_TRSW2G_CFG2 */
#define RF0_20695_TRSW2G_CFG2(rev)                        (0x22 | JTAG_20695_CR0)
#define RF_20695_TRSW2G_CFG2_trsw2g_dwell_bias_SHIFT(rev) 0
#define RF_20695_TRSW2G_CFG2_trsw2g_dwell_bias_MASK(rev)  0xf

/* Register RF_20695_TX2GTOP_REG1 */
#define RF0_20695_TX2GTOP_REG1(rev)                        (0x23 | JTAG_20695_CR0)
#define RF_20695_TX2GTOP_REG1_tx2g_monitor_ctrl_SHIFT(rev) 1
#define RF_20695_TX2GTOP_REG1_tx2g_monitor_ctrl_MASK(rev)  0x1fe
#define RF_20695_TX2GTOP_REG1_tx2g_bias_pu_SHIFT(rev)      0
#define RF_20695_TX2GTOP_REG1_tx2g_bias_pu_MASK(rev)       0x1

/* Register RF_20695_TX2G_TOP_SPARE0 */
#define RF0_20695_TX2G_TOP_SPARE0(rev)                  (0x24 | JTAG_20695_CR0)
#define RF_20695_TX2G_TOP_SPARE0_tx2g_spare0_SHIFT(rev) 0
#define RF_20695_TX2G_TOP_SPARE0_tx2g_spare0_MASK(rev)  0xffff

/* Register RF_20695_TX2G_TOP_SPARE1 */
#define RF0_20695_TX2G_TOP_SPARE1(rev)                  (0x25 | JTAG_20695_CR0)
#define RF_20695_TX2G_TOP_SPARE1_tx2g_spare1_SHIFT(rev) 0
#define RF_20695_TX2G_TOP_SPARE1_tx2g_spare1_MASK(rev)  0xffff

/* Register RF_20695_TX2G_TOP_SPARE2 */
#define RF0_20695_TX2G_TOP_SPARE2(rev)                  (0x26 | JTAG_20695_CR0)
#define RF_20695_TX2G_TOP_SPARE2_tx2g_spare2_SHIFT(rev) 0
#define RF_20695_TX2G_TOP_SPARE2_tx2g_spare2_MASK(rev)  0xffff

/* Register RF_20695_TX2G_TOP_SPARE3 */
#define RF0_20695_TX2G_TOP_SPARE3(rev)                  (0x27 | JTAG_20695_CR0)
#define RF_20695_TX2G_TOP_SPARE3_tx2g_spare3_SHIFT(rev) 0
#define RF_20695_TX2G_TOP_SPARE3_tx2g_spare3_MASK(rev)  0xffff

/* Register RF_20695_TX2G_MISC_CFG1 */
#define RF0_20695_TX2G_MISC_CFG1(rev)                        (0x28 | JTAG_20695_CR0)
#define RF_20695_TX2G_MISC_CFG1_pa2g_pmos_bias_bw_SHIFT(rev) 10
#define RF_20695_TX2G_MISC_CFG1_pa2g_pmos_bias_bw_MASK(rev)  0x400
#define RF_20695_TX2G_MISC_CFG1_pa2g_gm_bias_bw_SHIFT(rev)   11
#define RF_20695_TX2G_MISC_CFG1_pa2g_gm_bias_bw_MASK(rev)    0x1800
#define RF_20695_TX2G_MISC_CFG1_pa2g_cal_pu_SHIFT(rev)       9
#define RF_20695_TX2G_MISC_CFG1_pa2g_cal_pu_MASK(rev)        0x200

/* Register RF_20695_TX2G_CFG1_OVR */
#define RF0_20695_TX2G_CFG1_OVR(rev)                             (0x29 | JTAG_20695_CR0)
#define RF_20695_TX2G_CFG1_OVR_ovr_pad2g_tssi_ctrl_pu_SHIFT(rev) 11
#define RF_20695_TX2G_CFG1_OVR_ovr_pad2g_tssi_ctrl_pu_MASK(rev)  0x800
#define RF_20695_TX2G_CFG1_OVR_ovr_pad2g_2gtx_pu_SHIFT(rev)      6
#define RF_20695_TX2G_CFG1_OVR_ovr_pad2g_2gtx_pu_MASK(rev)       0x40
#define RF_20695_TX2G_CFG1_OVR_ovr_pa2g_pu_SHIFT(rev)            13
#define RF_20695_TX2G_CFG1_OVR_ovr_pa2g_pu_MASK(rev)             0x2000
#define RF_20695_TX2G_CFG1_OVR_ovr_mx2g_gc_SHIFT(rev)            2
#define RF_20695_TX2G_CFG1_OVR_ovr_mx2g_gc_MASK(rev)             0x4
#define RF_20695_TX2G_CFG1_OVR_ovr_pad2g_gain_ctrl_SHIFT(rev)    12
#define RF_20695_TX2G_CFG1_OVR_ovr_pad2g_gain_ctrl_MASK(rev)     0x1000
#define RF_20695_TX2G_CFG1_OVR_ovr_pad2g_bias_pu_SHIFT(rev)      15
#define RF_20695_TX2G_CFG1_OVR_ovr_pad2g_bias_pu_MASK(rev)       0x8000
#define RF_20695_TX2G_CFG1_OVR_ovr_pa2g_bias_bw_SHIFT(rev)       5
#define RF_20695_TX2G_CFG1_OVR_ovr_pa2g_bias_bw_MASK(rev)        0x20
#define RF_20695_TX2G_CFG1_OVR_ovr_pa2g_pu_cas_SHIFT(rev)        3
#define RF_20695_TX2G_CFG1_OVR_ovr_pa2g_pu_cas_MASK(rev)         0x8
#define RF_20695_TX2G_CFG1_OVR_ovr_pa2g_gain_ctrl_SHIFT(rev)     7
#define RF_20695_TX2G_CFG1_OVR_ovr_pa2g_gain_ctrl_MASK(rev)      0x80
#define RF_20695_TX2G_CFG1_OVR_ovr_trsw2g_pu_SHIFT(rev)          8
#define RF_20695_TX2G_CFG1_OVR_ovr_trsw2g_pu_MASK(rev)           0x100
#define RF_20695_TX2G_CFG1_OVR_ovr_mx2g_gc_cas_SHIFT(rev)        1
#define RF_20695_TX2G_CFG1_OVR_ovr_mx2g_gc_cas_MASK(rev)         0x2

/* Register RF_20695_TX2G_CFG2_OVR */
#define RF0_20695_TX2G_CFG2_OVR(rev)                                (0x2a | JTAG_20695_CR0)
#define RF_20695_TX2G_CFG2_OVR_ovr_mx2g_pu_SHIFT(rev)               0
#define RF_20695_TX2G_CFG2_OVR_ovr_mx2g_pu_MASK(rev)                0x1
#define RF_20695_TX2G_CFG2_OVR_ovr_pad2g_tssi_ctrl_range_SHIFT(rev) 4
#define RF_20695_TX2G_CFG2_OVR_ovr_pad2g_tssi_ctrl_range_MASK(rev)  0x10
#define RF_20695_TX2G_CFG2_OVR_ovr_mx2g_bias_pu_SHIFT(rev)          1
#define RF_20695_TX2G_CFG2_OVR_ovr_mx2g_bias_pu_MASK(rev)           0x2
#define RF_20695_TX2G_CFG2_OVR_ovr_pad2g_bias_reset_SHIFT(rev)      6
#define RF_20695_TX2G_CFG2_OVR_ovr_pad2g_bias_reset_MASK(rev)       0x40
#define RF_20695_TX2G_CFG2_OVR_ovr_pad2g_tssi_ctrl_sel_SHIFT(rev)   3
#define RF_20695_TX2G_CFG2_OVR_ovr_pad2g_tssi_ctrl_sel_MASK(rev)    0x8
#define RF_20695_TX2G_CFG2_OVR_ovr_tx2g_bias_pu_SHIFT(rev)          5
#define RF_20695_TX2G_CFG2_OVR_ovr_tx2g_bias_pu_MASK(rev)           0x20
#define RF_20695_TX2G_CFG2_OVR_ovr_mx2g_bias_reset_SHIFT(rev)       2
#define RF_20695_TX2G_CFG2_OVR_ovr_mx2g_bias_reset_MASK(rev)        0x4
#define RF_20695_TX2G_CFG2_OVR_ovr_mxg_gc_SHIFT(rev)                7
#define RF_20695_TX2G_CFG2_OVR_ovr_mxg_gc_MASK(rev)                 0x80

/* Register RF_20695_TX5G_CFG1 */
#define RF0_20695_TX5G_CFG1(rev)                    (0x2b | JTAG_20695_CR0)
#define RF_20695_TX5G_CFG1_mx5g_pkdet_pu_SHIFT(rev) 11
#define RF_20695_TX5G_CFG1_mx5g_pkdet_pu_MASK(rev)  0x800
#define RF_20695_TX5G_CFG1_pad5g_gc_SHIFT(rev)      1
#define RF_20695_TX5G_CFG1_pad5g_gc_MASK(rev)       0x1fe
#define RF_20695_TX5G_CFG1_pad5g_5gtx_pu_SHIFT(rev) 10
#define RF_20695_TX5G_CFG1_pad5g_5gtx_pu_MASK(rev)  0x400
#define RF_20695_TX5G_CFG1_pad5g_bias_pu_SHIFT(rev) 0
#define RF_20695_TX5G_CFG1_pad5g_bias_pu_MASK(rev)  0x1

/* Register RF_20695_TX5G_CFG2 */
#define RF0_20695_TX5G_CFG2(rev)                                   (0x2c | JTAG_20695_CR0)
#define RF_20695_TX5G_CFG2_pad5g_ptat_slope_cas_SHIFT(rev)         8
#define RF_20695_TX5G_CFG2_pad5g_ptat_slope_cas_MASK(rev)          0x700
#define RF_20695_TX5G_CFG2_pad5g_ptat_slope_pmos_SHIFT(rev)        2
#define RF_20695_TX5G_CFG2_pad5g_ptat_slope_pmos_MASK(rev)         0x1c
#define RF_20695_TX5G_CFG2_pad5g_ptat_slope_gm_SHIFT(rev)          5
#define RF_20695_TX5G_CFG2_pad5g_ptat_slope_gm_MASK(rev)           0xe0
#define RF_20695_TX5G_CFG2_pad5g_ptat_slope_tuning_bias_SHIFT(rev) 0
#define RF_20695_TX5G_CFG2_pad5g_ptat_slope_tuning_bias_MASK(rev)  0x3

/* Register RF_20695_MX5G_CFG1 */
#define RF0_20695_MX5G_CFG1(rev)                           (0x2d | JTAG_20695_CR0)
#define RF_20695_MX5G_CFG1_mx5g_bias_reset_lo_SHIFT(rev)   3
#define RF_20695_MX5G_CFG1_mx5g_bias_reset_lo_MASK(rev)    0x8
#define RF_20695_MX5G_CFG1_mx5g_gm_gc_SHIFT(rev)           8
#define RF_20695_MX5G_CFG1_mx5g_gm_gc_MASK(rev)            0xf00
#define RF_20695_MX5G_CFG1_mx5g_bias_reset_bbdc_SHIFT(rev) 2
#define RF_20695_MX5G_CFG1_mx5g_bias_reset_bbdc_MASK(rev)  0x4
#define RF_20695_MX5G_CFG1_mx5g_gc_SHIFT(rev)              4
#define RF_20695_MX5G_CFG1_mx5g_gc_MASK(rev)               0xf0
#define RF_20695_MX5G_CFG1_mx5g_pu_SHIFT(rev)              0
#define RF_20695_MX5G_CFG1_mx5g_pu_MASK(rev)               0x1
#define RF_20695_MX5G_CFG1_mx5g_gpicas_en_SHIFT(rev)       12
#define RF_20695_MX5G_CFG1_mx5g_gpicas_en_MASK(rev)        0x1000
#define RF_20695_MX5G_CFG1_mx5g_bias_pu_SHIFT(rev)         1
#define RF_20695_MX5G_CFG1_mx5g_bias_pu_MASK(rev)          0x2

/* Register RF_20695_MX5G_CFG2 */
#define RF0_20695_MX5G_CFG2(rev)                           (0x2e | JTAG_20695_CR0)
#define RF_20695_MX5G_CFG2_mx5g_idac_bbdc_SHIFT(rev)       0
#define RF_20695_MX5G_CFG2_mx5g_idac_bbdc_MASK(rev)        0x3f
#define RF_20695_MX5G_CFG2_mx5g_idac_cascode_SHIFT(rev)    9
#define RF_20695_MX5G_CFG2_mx5g_idac_cascode_MASK(rev)     0x7e00
#define RF_20695_MX5G_CFG2_mx5g_idac_bbdc_slope_SHIFT(rev) 6
#define RF_20695_MX5G_CFG2_mx5g_idac_bbdc_slope_MASK(rev)  0x1c0

/* Register RF_20695_MX5G_CFG3 */
#define RF0_20695_MX5G_CFG3(rev)                                  (0x2f | JTAG_20695_CR0)
#define RF_20695_MX5G_CFG3_mx5g_idac_cascode_slope_SHIFT(rev)     0
#define RF_20695_MX5G_CFG3_mx5g_idac_cascode_slope_MASK(rev)      0x7
#define RF_20695_MX5G_CFG3_mx5g_idac_tuning_bias_slope_SHIFT(rev) 12
#define RF_20695_MX5G_CFG3_mx5g_idac_tuning_bias_slope_MASK(rev)  0x3000
#define RF_20695_MX5G_CFG3_mx5g_idac_lobuf_slope_SHIFT(rev)       9
#define RF_20695_MX5G_CFG3_mx5g_idac_lobuf_slope_MASK(rev)        0xe00
#define RF_20695_MX5G_CFG3_mx5g_idac_lobuf_SHIFT(rev)             3
#define RF_20695_MX5G_CFG3_mx5g_idac_lobuf_MASK(rev)              0x1f8

/* Register RF_20695_MX5G_CFG4 */
#define RF0_20695_MX5G_CFG4(rev)                            (0x30 | JTAG_20695_CR0)
#define RF_20695_MX5G_CFG4_mx5g_idac_lodc_SHIFT(rev)        0
#define RF_20695_MX5G_CFG4_mx5g_idac_lodc_MASK(rev)         0x3f
#define RF_20695_MX5G_CFG4_mx5g_idac_lodc_slope_SHIFT(rev)  6
#define RF_20695_MX5G_CFG4_mx5g_idac_lodc_slope_MASK(rev)   0x1c0
#define RF_20695_MX5G_CFG4_mx5g_idac_tuning_bias_SHIFT(rev) 9
#define RF_20695_MX5G_CFG4_mx5g_idac_tuning_bias_MASK(rev)  0x7e00

/* Register RF_20695_MX5G_CFG5 */
#define RF0_20695_MX5G_CFG5(rev)                  (0x31 | JTAG_20695_CR0)
#define RF_20695_MX5G_CFG5_mx5g_tune_SHIFT(rev)   9
#define RF_20695_MX5G_CFG5_mx5g_tune_MASK(rev)    0x1e00
#define RF_20695_MX5G_CFG5_mx5g_gc_cas_SHIFT(rev) 3
#define RF_20695_MX5G_CFG5_mx5g_gc_cas_MASK(rev)  0x1f8

/* Register RF_20695_PA5G_CFG1 */
#define RF0_20695_PA5G_CFG1(rev)                      (0x32 | JTAG_20695_CR0)
#define RF_20695_PA5G_CFG1_pa5g_gpio_sw_pu_SHIFT(rev) 4
#define RF_20695_PA5G_CFG1_pa5g_gpio_sw_pu_MASK(rev)  0x10

/* Register RF_20695_PA5G_CFG4 */
#define RF0_20695_PA5G_CFG4(rev)                        (0x33 | JTAG_20695_CR0)
#define RF_20695_PA5G_CFG4_pa5g_pmos_bias_bw_SHIFT(rev) 11
#define RF_20695_PA5G_CFG4_pa5g_pmos_bias_bw_MASK(rev)  0x800
#define RF_20695_PA5G_CFG4_pa5g_pu_SHIFT(rev)           1
#define RF_20695_PA5G_CFG4_pa5g_pu_MASK(rev)            0x2
#define RF_20695_PA5G_CFG4_pad5g_tune_SHIFT(rev)        3
#define RF_20695_PA5G_CFG4_pad5g_tune_MASK(rev)         0x78

/* Register RF_20695_PAD5G_CFG6 */
#define RF0_20695_PAD5G_CFG6(rev)                     (0x34 | JTAG_20695_CR0)
#define RF_20695_PAD5G_CFG6_idac_pa5g_cas_SHIFT(rev)  0
#define RF_20695_PAD5G_CFG6_idac_pa5g_cas_MASK(rev)   0x3f
#define RF_20695_PAD5G_CFG6_idac_pa5g_cas2_SHIFT(rev) 6
#define RF_20695_PAD5G_CFG6_idac_pa5g_cas2_MASK(rev)  0xfc0

/* Register RF_20695_PAD5G_CFG9 */
#define RF0_20695_PAD5G_CFG9(rev)                   (0x35 | JTAG_20695_CR0)
#define RF_20695_PAD5G_CFG9_idac_pa5g_gm_SHIFT(rev) 0
#define RF_20695_PAD5G_CFG9_idac_pa5g_gm_MASK(rev)  0x3f

/* Register RF_20695_PAD5G_CFG7 */
#define RF0_20695_PAD5G_CFG7(rev)                           (0x36 | JTAG_20695_CR0)
#define RF_20695_PAD5G_CFG7_idac_pa5g_pcap_SHIFT(rev)       0
#define RF_20695_PAD5G_CFG7_idac_pa5g_pcap_MASK(rev)        0x3f
#define RF_20695_PAD5G_CFG7_idac_slope_pa5g_cas2_SHIFT(rev) 12
#define RF_20695_PAD5G_CFG7_idac_slope_pa5g_cas2_MASK(rev)  0xf000
#define RF_20695_PAD5G_CFG7_idac_slope_pa5g_cas_SHIFT(rev)  8
#define RF_20695_PAD5G_CFG7_idac_slope_pa5g_cas_MASK(rev)   0xf00

/* Register RF_20695_PAD5G_CFG8 */
#define RF0_20695_PAD5G_CFG8(rev)                           (0x37 | JTAG_20695_CR0)
#define RF_20695_PAD5G_CFG8_idac_slope_pa5g_gm_SHIFT(rev)   0
#define RF_20695_PAD5G_CFG8_idac_slope_pa5g_gm_MASK(rev)    0xf
#define RF_20695_PAD5G_CFG8_pa5g_bias_bw_SHIFT(rev)         12
#define RF_20695_PAD5G_CFG8_pa5g_bias_bw_MASK(rev)          0x7000
#define RF_20695_PAD5G_CFG8_idac_slope_pa5g_pcap_SHIFT(rev) 8
#define RF_20695_PAD5G_CFG8_idac_slope_pa5g_pcap_MASK(rev)  0xf00

/* Register RF_20695_PA5G_CFG11 */
#define RF0_20695_PA5G_CFG11(rev)                       (0x38 | JTAG_20695_CR0)
#define RF_20695_PA5G_CFG11_pa5g_gc_SHIFT(rev)          6
#define RF_20695_PA5G_CFG11_pa5g_gc_MASK(rev)           0x3fc0
#define RF_20695_PA5G_CFG11_pa5g_cal_pu_SHIFT(rev)      4
#define RF_20695_PA5G_CFG11_pa5g_cal_pu_MASK(rev)       0x10
#define RF_20695_PA5G_CFG11_pa5g_gm_bias_bw_SHIFT(rev)  14
#define RF_20695_PA5G_CFG11_pa5g_gm_bias_bw_MASK(rev)   0xc000
#define RF_20695_PA5G_CFG11_pa5g_cas_bias_pu_SHIFT(rev) 5
#define RF_20695_PA5G_CFG11_pa5g_cas_bias_pu_MASK(rev)  0x20
#define RF_20695_PA5G_CFG11_pa5g_cal_atten_SHIFT(rev)   2
#define RF_20695_PA5G_CFG11_pa5g_cal_atten_MASK(rev)    0xc

/* Register RF_20695_PAD5G_CFG12 */
#define RF0_20695_PAD5G_CFG12(rev)                     (0x39 | JTAG_20695_CR0)
#define RF_20695_PAD5G_CFG12_pad5g_idac_gm_SHIFT(rev)  10
#define RF_20695_PAD5G_CFG12_pad5g_idac_gm_MASK(rev)   0xfc00
#define RF_20695_PAD5G_CFG12_pad5g_gpisw_pu_SHIFT(rev) 3
#define RF_20695_PAD5G_CFG12_pad5g_gpisw_pu_MASK(rev)  0x8
#define RF_20695_PAD5G_CFG12_pad5g_idac_cas_SHIFT(rev) 4
#define RF_20695_PAD5G_CFG12_pad5g_idac_cas_MASK(rev)  0x3f0
#define RF_20695_PAD5G_CFG12_pad5g_bias_bw_SHIFT(rev)  0
#define RF_20695_PAD5G_CFG12_pad5g_bias_bw_MASK(rev)   0x7

/* Register RF_20695_PAD5G_CFG14 */
#define RF0_20695_PAD5G_CFG14(rev)                             (0x3a | JTAG_20695_CR0)
#define RF_20695_PAD5G_CFG14_pad5g_wrssi0_threshold_SHIFT(rev) 8
#define RF_20695_PAD5G_CFG14_pad5g_wrssi0_threshold_MASK(rev)  0xf00
#define RF_20695_PAD5G_CFG14_pad5g_tssi_ctrl_range_SHIFT(rev)  5
#define RF_20695_PAD5G_CFG14_pad5g_tssi_ctrl_range_MASK(rev)   0x20
#define RF_20695_PAD5G_CFG14_pad5g_tssi_ctrl_SHIFT(rev)        0
#define RF_20695_PAD5G_CFG14_pad5g_tssi_ctrl_MASK(rev)         0xf
#define RF_20695_PAD5G_CFG14_pad5g_tssi_ctrl_pu_SHIFT(rev)     4
#define RF_20695_PAD5G_CFG14_pad5g_tssi_ctrl_pu_MASK(rev)      0x10
#define RF_20695_PAD5G_CFG14_pad5g_wrssi0_en_SHIFT(rev)        7
#define RF_20695_PAD5G_CFG14_pad5g_wrssi0_en_MASK(rev)         0x80
#define RF_20695_PAD5G_CFG14_pad5g_tssi_ctrl_sel_SHIFT(rev)    6
#define RF_20695_PAD5G_CFG14_pad5g_tssi_ctrl_sel_MASK(rev)     0x40

/* Register RF_20695_PA5G_IDAC3 */
#define RF0_20695_PA5G_IDAC3(rev)                                  (0x3b | JTAG_20695_CR0)
#define RF_20695_PA5G_IDAC3_pad5g_idac_pmos_SHIFT(rev)             0
#define RF_20695_PA5G_IDAC3_pad5g_idac_pmos_MASK(rev)              0x3f
#define RF_20695_PA5G_IDAC3_pad5g_gm_bias_filter_SHIFT(rev)        12
#define RF_20695_PA5G_IDAC3_pad5g_gm_bias_filter_MASK(rev)         0x3000
#define RF_20695_PA5G_IDAC3_pad5g_gm_bias_filter_bypass_SHIFT(rev) 14
#define RF_20695_PA5G_IDAC3_pad5g_gm_bias_filter_bypass_MASK(rev)  0x4000
#define RF_20695_PA5G_IDAC3_pad5g_idac_tuning_bias_SHIFT(rev)      6
#define RF_20695_PA5G_IDAC3_pad5g_idac_tuning_bias_MASK(rev)       0xfc0

/* Register RF_20695_TRSW5G_CFG1 */
#define RF0_20695_TRSW5G_CFG1(rev)                       (0x3c | JTAG_20695_CR0)
#define RF_20695_TRSW5G_CFG1_trsw5g_gpaio_en_SHIFT(rev)  0
#define RF_20695_TRSW5G_CFG1_trsw5g_gpaio_en_MASK(rev)   0x1
#define RF_20695_TRSW5G_CFG1_trsw5g_gate_bias_SHIFT(rev) 2
#define RF_20695_TRSW5G_CFG1_trsw5g_gate_bias_MASK(rev)  0x3c
#define RF_20695_TRSW5G_CFG1_trsw5g_pu_SHIFT(rev)        1
#define RF_20695_TRSW5G_CFG1_trsw5g_pu_MASK(rev)         0x2

/* Register RF_20695_TRSW5G_CFG2 */
#define RF0_20695_TRSW5G_CFG2(rev)                         (0x3d | JTAG_20695_CR0)
#define RF_20695_TRSW5G_CFG2_trsw5g_sub_bias_SHIFT(rev)    8
#define RF_20695_TRSW5G_CFG2_trsw5g_sub_bias_MASK(rev)     0xf00
#define RF_20695_TRSW5G_CFG2_trsw5g_source_bias_SHIFT(rev) 12
#define RF_20695_TRSW5G_CFG2_trsw5g_source_bias_MASK(rev)  0xf000
#define RF_20695_TRSW5G_CFG2_trsw5g_dwell_bias_SHIFT(rev)  2
#define RF_20695_TRSW5G_CFG2_trsw5g_dwell_bias_MASK(rev)   0x3c

/* Register RF_20695_TX5GTOP_REG1 */
#define RF0_20695_TX5GTOP_REG1(rev)                        (0x3e | JTAG_20695_CR0)
#define RF_20695_TX5GTOP_REG1_tx5g_monitor_ctrl_SHIFT(rev) 1
#define RF_20695_TX5GTOP_REG1_tx5g_monitor_ctrl_MASK(rev)  0x1fe
#define RF_20695_TX5GTOP_REG1_tx5g_bias_pu_SHIFT(rev)      0
#define RF_20695_TX5GTOP_REG1_tx5g_bias_pu_MASK(rev)       0x1

/* Register RF_20695_TX5G_TOP_SPARE0 */
#define RF0_20695_TX5G_TOP_SPARE0(rev)                                (0x3f | JTAG_20695_CR0)
#define RF_20695_TX5G_TOP_SPARE0_tx5g_spare0_SHIFT(rev)               9
#define RF_20695_TX5G_TOP_SPARE0_tx5g_spare0_MASK(rev)                0xfe00
#define RF_20695_TX5G_TOP_SPARE0_pad5g_idac_bstr_cas_slope_SHIFT(rev) 0
#define RF_20695_TX5G_TOP_SPARE0_pad5g_idac_bstr_cas_slope_MASK(rev)  0x7
#define RF_20695_TX5G_TOP_SPARE0_pad5g_idac_bstr_cas_SHIFT(rev)       3
#define RF_20695_TX5G_TOP_SPARE0_pad5g_idac_bstr_cas_MASK(rev)        0x1f8

/* Register RF_20695_TX5G_TOP_SPARE1 */
#define RF0_20695_TX5G_TOP_SPARE1(rev)                                 (0x40 | JTAG_20695_CR0)
#define RF_20695_TX5G_TOP_SPARE1_pad5g_idac_bstr_main_SHIFT(rev)       3
#define RF_20695_TX5G_TOP_SPARE1_pad5g_idac_bstr_main_MASK(rev)        0x1f8
#define RF_20695_TX5G_TOP_SPARE1_tx5g_spare1_SHIFT(rev)                9
#define RF_20695_TX5G_TOP_SPARE1_tx5g_spare1_MASK(rev)                 0xfe00
#define RF_20695_TX5G_TOP_SPARE1_pad5g_idac_bstr_main_slope_SHIFT(rev) 0
#define RF_20695_TX5G_TOP_SPARE1_pad5g_idac_bstr_main_slope_MASK(rev)  0x7

/* Register RF_20695_TX5G_TOP_SPARE2 */
#define RF0_20695_TX5G_TOP_SPARE2(rev)                             (0x41 | JTAG_20695_CR0)
#define RF_20695_TX5G_TOP_SPARE2_pad5g_qboost_gc_SHIFT(rev)        0
#define RF_20695_TX5G_TOP_SPARE2_pad5g_qboost_gc_MASK(rev)         0xf
#define RF_20695_TX5G_TOP_SPARE2_pad5g_bstr_bias_pu_SHIFT(rev)     9
#define RF_20695_TX5G_TOP_SPARE2_pad5g_bstr_bias_pu_MASK(rev)      0x200
#define RF_20695_TX5G_TOP_SPARE2_pad5g_pmos_bias_bw_SHIFT(rev)     11
#define RF_20695_TX5G_TOP_SPARE2_pad5g_pmos_bias_bw_MASK(rev)      0x800
#define RF_20695_TX5G_TOP_SPARE2_pad5g_bias_reset_boost_SHIFT(rev) 10
#define RF_20695_TX5G_TOP_SPARE2_pad5g_bias_reset_boost_MASK(rev)  0x400
#define RF_20695_TX5G_TOP_SPARE2_pad5g_boost_pu_SHIFT(rev)         8
#define RF_20695_TX5G_TOP_SPARE2_pad5g_boost_pu_MASK(rev)          0x100
#define RF_20695_TX5G_TOP_SPARE2_mix5g_boost_gc_SHIFT(rev)         4
#define RF_20695_TX5G_TOP_SPARE2_mix5g_boost_gc_MASK(rev)          0xf0
#define RF_20695_TX5G_TOP_SPARE2_mix5g_boost_pu_SHIFT(rev)         12
#define RF_20695_TX5G_TOP_SPARE2_mix5g_boost_pu_MASK(rev)          0x1000
#define RF_20695_TX5G_TOP_SPARE2_tx5g_spare2_SHIFT(rev)            13
#define RF_20695_TX5G_TOP_SPARE2_tx5g_spare2_MASK(rev)             0xe000

/* Register RF_20695_TX5G_TOP_SPARE3 */
#define RF0_20695_TX5G_TOP_SPARE3(rev)                  (0x42 | JTAG_20695_CR0)
#define RF_20695_TX5G_TOP_SPARE3_tx5g_spare3_SHIFT(rev) 0
#define RF_20695_TX5G_TOP_SPARE3_tx5g_spare3_MASK(rev)  0xffff

/* Register RF_20695_TX5G_CFG1_OVR */
#define RF0_20695_TX5G_CFG1_OVR(rev)                          (0x43 | JTAG_20695_CR0)
#define RF_20695_TX5G_CFG1_OVR_ovr_pad5g_idac_gm_SHIFT(rev)   8
#define RF_20695_TX5G_CFG1_OVR_ovr_pad5g_idac_gm_MASK(rev)    0x100
#define RF_20695_TX5G_CFG1_OVR_ovr_pa5g_pu_SHIFT(rev)         10
#define RF_20695_TX5G_CFG1_OVR_ovr_pa5g_pu_MASK(rev)          0x400
#define RF_20695_TX5G_CFG1_OVR_ovr_trsw5g_pu_SHIFT(rev)       14
#define RF_20695_TX5G_CFG1_OVR_ovr_trsw5g_pu_MASK(rev)        0x4000
#define RF_20695_TX5G_CFG1_OVR_ovr_mx5g_gc_SHIFT(rev)         7
#define RF_20695_TX5G_CFG1_OVR_ovr_mx5g_gc_MASK(rev)          0x80
#define RF_20695_TX5G_CFG1_OVR_ovr_pad5g_idac_pmos_SHIFT(rev) 13
#define RF_20695_TX5G_CFG1_OVR_ovr_pad5g_idac_pmos_MASK(rev)  0x2000
#define RF_20695_TX5G_CFG1_OVR_ovr_pad5g_5gtx_pu_SHIFT(rev)   15
#define RF_20695_TX5G_CFG1_OVR_ovr_pad5g_5gtx_pu_MASK(rev)    0x8000
#define RF_20695_TX5G_CFG1_OVR_ovr_pa5g_pu_cas_SHIFT(rev)     9
#define RF_20695_TX5G_CFG1_OVR_ovr_pa5g_pu_cas_MASK(rev)      0x200
#define RF_20695_TX5G_CFG1_OVR_ovr_pa5g_gain_ctrl_SHIFT(rev)  12
#define RF_20695_TX5G_CFG1_OVR_ovr_pa5g_gain_ctrl_MASK(rev)   0x1000
#define RF_20695_TX5G_CFG1_OVR_ovr_pad5g_gc_SHIFT(rev)        4
#define RF_20695_TX5G_CFG1_OVR_ovr_pad5g_gc_MASK(rev)         0x10
#define RF_20695_TX5G_CFG1_OVR_ovr_pad5g_bias_pu_SHIFT(rev)   5
#define RF_20695_TX5G_CFG1_OVR_ovr_pad5g_bias_pu_MASK(rev)    0x20
#define RF_20695_TX5G_CFG1_OVR_ovr_mx5g_gc_cas_SHIFT(rev)     6
#define RF_20695_TX5G_CFG1_OVR_ovr_mx5g_gc_cas_MASK(rev)      0x40

/* Register RF_20695_TX5G_CFG2_OVR */
#define RF0_20695_TX5G_CFG2_OVR(rev)                                (0x44 | JTAG_20695_CR0)
#define RF_20695_TX5G_CFG2_OVR_ovr_pa5g_tssi_ctrl_pu_SHIFT(rev)     2
#define RF_20695_TX5G_CFG2_OVR_ovr_pa5g_tssi_ctrl_pu_MASK(rev)      0x4
#define RF_20695_TX5G_CFG2_OVR_ovr_pad5g_tssi_ctrl_range_SHIFT(rev) 11
#define RF_20695_TX5G_CFG2_OVR_ovr_pad5g_tssi_ctrl_range_MASK(rev)  0x800
#define RF_20695_TX5G_CFG2_OVR_ovr_pa5g_tssi_ctrl_range_SHIFT(rev)  3
#define RF_20695_TX5G_CFG2_OVR_ovr_pa5g_tssi_ctrl_range_MASK(rev)   0x8
#define RF_20695_TX5G_CFG2_OVR_ovr_mx5g_pu_SHIFT(rev)               0
#define RF_20695_TX5G_CFG2_OVR_ovr_mx5g_pu_MASK(rev)                0x1
#define RF_20695_TX5G_CFG2_OVR_ovr_pa5g_cal_SHIFT(rev)              4
#define RF_20695_TX5G_CFG2_OVR_ovr_pa5g_cal_MASK(rev)               0x10
#define RF_20695_TX5G_CFG2_OVR_ovr_mx5g_bias_pu_SHIFT(rev)          5
#define RF_20695_TX5G_CFG2_OVR_ovr_mx5g_bias_pu_MASK(rev)           0x20
#define RF_20695_TX5G_CFG2_OVR_ovr_pa5g_tssi_ctrl_sel_SHIFT(rev)    1
#define RF_20695_TX5G_CFG2_OVR_ovr_pa5g_tssi_ctrl_sel_MASK(rev)     0x2
#define RF_20695_TX5G_CFG2_OVR_ovr_pad5g_bias_reset_SHIFT(rev)      8
#define RF_20695_TX5G_CFG2_OVR_ovr_pad5g_bias_reset_MASK(rev)       0x100
#define RF_20695_TX5G_CFG2_OVR_ovr_tx5g_bias_pu_SHIFT(rev)          7
#define RF_20695_TX5G_CFG2_OVR_ovr_tx5g_bias_pu_MASK(rev)           0x80
#define RF_20695_TX5G_CFG2_OVR_ovr_mx5g_bias_reset_SHIFT(rev)       6
#define RF_20695_TX5G_CFG2_OVR_ovr_mx5g_bias_reset_MASK(rev)        0x40
#define RF_20695_TX5G_CFG2_OVR_ovr_pad5g_tssi_ctrl_pu_SHIFT(rev)    10
#define RF_20695_TX5G_CFG2_OVR_ovr_pad5g_tssi_ctrl_pu_MASK(rev)     0x400
#define RF_20695_TX5G_CFG2_OVR_ovr_pad5g_tssi_ctrl_sel_SHIFT(rev)   9
#define RF_20695_TX5G_CFG2_OVR_ovr_pad5g_tssi_ctrl_sel_MASK(rev)    0x200

/* Register RF_20695_ET_RC_FILT_CFG */
#define RF0_20695_ET_RC_FILT_CFG(rev)                             (0x45 | JTAG_20695_CR0)
#define RF_20695_ET_RC_FILT_CFG_ET_bypass_RC_linregin_SHIFT(rev)  5
#define RF_20695_ET_RC_FILT_CFG_ET_bypass_RC_linregin_MASK(rev)   0x20
#define RF_20695_ET_RC_FILT_CFG_ET_sel_cap_RC_linregin_SHIFT(rev) 0
#define RF_20695_ET_RC_FILT_CFG_ET_sel_cap_RC_linregin_MASK(rev)  0xf
#define RF_20695_ET_RC_FILT_CFG_ET_sel_res_RC_linregin_SHIFT(rev) 4
#define RF_20695_ET_RC_FILT_CFG_ET_sel_res_RC_linregin_MASK(rev)  0x10

/* Register RF_20695_ET_PU_CFG */
#define RF0_20695_ET_PU_CFG(rev)                   (0x46 | JTAG_20695_CR0)
#define RF_20695_ET_PU_CFG_ET_pu_SHIFT(rev)        7
#define RF_20695_ET_PU_CFG_ET_pu_MASK(rev)         0x80
#define RF_20695_ET_PU_CFG_ET_LDO_pu_SHIFT(rev)    5
#define RF_20695_ET_PU_CFG_ET_LDO_pu_MASK(rev)     0x20
#define RF_20695_ET_PU_CFG_ET_swreg_pu_SHIFT(rev)  8
#define RF_20695_ET_PU_CFG_ET_swreg_pu_MASK(rev)   0x100
#define RF_20695_ET_PU_CFG_ET_mode_ctrl_SHIFT(rev) 0
#define RF_20695_ET_PU_CFG_ET_mode_ctrl_MASK(rev)  0x7
#define RF_20695_ET_PU_CFG_ET_linreg_pu_SHIFT(rev) 9
#define RF_20695_ET_PU_CFG_ET_linreg_pu_MASK(rev)  0x200

/* Register RF_20695_ET_PREDRV_CFG2 */
#define RF0_20695_ET_PREDRV_CFG2(rev)                                    (0x47 | JTAG_20695_CR0)
#define RF_20695_ET_PREDRV_CFG2_ET_cfb_linreg_predriver_tune_SHIFT(rev)  0
#define RF_20695_ET_PREDRV_CFG2_ET_cfb_linreg_predriver_tune_MASK(rev)   0x3f
#define RF_20695_ET_PREDRV_CFG2_ET_linreg_predriver_fb_R2tune_SHIFT(rev) 8
#define RF_20695_ET_PREDRV_CFG2_ET_linreg_predriver_fb_R2tune_MASK(rev)  0xf00
#define RF_20695_ET_PREDRV_CFG2_ET_linreg_predriver_capmiller_SHIFT(rev) 12
#define RF_20695_ET_PREDRV_CFG2_ET_linreg_predriver_capmiller_MASK(rev)  0xf000

/* Register RF_20695_ET_LINREG_CFG */
#define RF0_20695_ET_LINREG_CFG(rev)                            (0x48 | JTAG_20695_CR0)
#define RF_20695_ET_LINREG_CFG_ET_cfb_linreg_tune_SHIFT(rev)    0
#define RF_20695_ET_LINREG_CFG_ET_cfb_linreg_tune_MASK(rev)     0x3f
#define RF_20695_ET_LINREG_CFG_ET_linreg_capmiller_n_SHIFT(rev) 12
#define RF_20695_ET_LINREG_CFG_ET_linreg_capmiller_n_MASK(rev)  0xf000
#define RF_20695_ET_LINREG_CFG_ET_linreg_capmiller_p_SHIFT(rev) 8
#define RF_20695_ET_LINREG_CFG_ET_linreg_capmiller_p_MASK(rev)  0xf00

/* Register RF_20695_ET_CBUCK_PWSW */
#define RF0_20695_ET_CBUCK_PWSW(rev)                         (0x49 | JTAG_20695_CR0)
#define RF_20695_ET_CBUCK_PWSW_ET_Cbuck_pwsw_ctrl_SHIFT(rev) 0
#define RF_20695_ET_CBUCK_PWSW_ET_Cbuck_pwsw_ctrl_MASK(rev)  0xf

/* Register RF_20695_ET_SPARE0 */
#define RF0_20695_ET_SPARE0(rev)                (0x4a | JTAG_20695_CR0)
#define RF_20695_ET_SPARE0_ET_spare0_SHIFT(rev) 12
#define RF_20695_ET_SPARE0_ET_spare0_MASK(rev)  0xf000
#define RF_20695_ET_SPARE0_ET_spare1_SHIFT(rev) 8
#define RF_20695_ET_SPARE0_ET_spare1_MASK(rev)  0xf00
#define RF_20695_ET_SPARE0_ET_spare2_SHIFT(rev) 4
#define RF_20695_ET_SPARE0_ET_spare2_MASK(rev)  0xf0
#define RF_20695_ET_SPARE0_ET_spare3_SHIFT(rev) 0
#define RF_20695_ET_SPARE0_ET_spare3_MASK(rev)  0xf

/* Register RF_20695_ET_SPARE1 */
#define RF0_20695_ET_SPARE1(rev)                (0x4b | JTAG_20695_CR0)
#define RF_20695_ET_SPARE1_ET_spare4_SHIFT(rev) 12
#define RF_20695_ET_SPARE1_ET_spare4_MASK(rev)  0xf000
#define RF_20695_ET_SPARE1_ET_spare5_SHIFT(rev) 8
#define RF_20695_ET_SPARE1_ET_spare5_MASK(rev)  0xf00
#define RF_20695_ET_SPARE1_ET_spare6_SHIFT(rev) 4
#define RF_20695_ET_SPARE1_ET_spare6_MASK(rev)  0xf0
#define RF_20695_ET_SPARE1_ET_spare7_SHIFT(rev) 0
#define RF_20695_ET_SPARE1_ET_spare7_MASK(rev)  0xf

/* Register RF_20695_ET_BIAS1 */
#define RF0_20695_ET_BIAS1(rev)                                         (0x4c | JTAG_20695_CR0)
#define RF_20695_ET_BIAS1_ibias_20uA_linreg_ClassAB_nmos_mag_SHIFT(rev) 0
#define RF_20695_ET_BIAS1_ibias_20uA_linreg_ClassAB_nmos_mag_MASK(rev)  0x3f
#define RF_20695_ET_BIAS1_ibias_20uA_linreg_stage1_mag_SHIFT(rev)       8
#define RF_20695_ET_BIAS1_ibias_20uA_linreg_stage1_mag_MASK(rev)        0x3f00

/* Register RF_20695_ET_BIAS2 */
#define RF0_20695_ET_BIAS2(rev)                                               (0x4d | JTAG_20695_CR0)
#define RF_20695_ET_BIAS2_ibias_20uA_linreg_vmid_gen_slope_SHIFT(rev)         4
#define RF_20695_ET_BIAS2_ibias_20uA_linreg_vmid_gen_slope_MASK(rev)          0xf0
#define RF_20695_ET_BIAS2_ibias_20uA_linreg_ClassAB_nmos_slope_SHIFT(rev)     8
#define RF_20695_ET_BIAS2_ibias_20uA_linreg_ClassAB_nmos_slope_MASK(rev)      0xf00
#define RF_20695_ET_BIAS2_ibias_20uA_linreg_stage1_slope_SHIFT(rev)           12
#define RF_20695_ET_BIAS2_ibias_20uA_linreg_stage1_slope_MASK(rev)            0xf000
#define RF_20695_ET_BIAS2_ibias_20uA_linreg_vmid_gen_ClassAB_slope_SHIFT(rev) 0
#define RF_20695_ET_BIAS2_ibias_20uA_linreg_vmid_gen_ClassAB_slope_MASK(rev)  0xf

/* Register RF_20695_ET_BIAS3 */
#define RF0_20695_ET_BIAS3(rev)                                             (0x4e | JTAG_20695_CR0)
#define RF_20695_ET_BIAS3_ibias_20uA_linreg_vmid_gen_ClassAB_mag_SHIFT(rev) 0
#define RF_20695_ET_BIAS3_ibias_20uA_linreg_vmid_gen_ClassAB_mag_MASK(rev)  0x3f
#define RF_20695_ET_BIAS3_ibias_20uA_linreg_vmid_gen_mag_SHIFT(rev)         8
#define RF_20695_ET_BIAS3_ibias_20uA_linreg_vmid_gen_mag_MASK(rev)          0x3f00

/* Register RF_20695_ET_BIAS4 */
#define RF0_20695_ET_BIAS4(rev)                                      (0x4f | JTAG_20695_CR0)
#define RF_20695_ET_BIAS4_ibias_20uA_LDO_1P8V_mag_SHIFT(rev)         0
#define RF_20695_ET_BIAS4_ibias_20uA_LDO_1P8V_mag_MASK(rev)          0x3f
#define RF_20695_ET_BIAS4_ibias_20uA_linreg_predriver_mag_SHIFT(rev) 8
#define RF_20695_ET_BIAS4_ibias_20uA_linreg_predriver_mag_MASK(rev)  0x3f00

/* Register RF_20695_ET_BIAS5 */
#define RF0_20695_ET_BIAS5(rev)                                        (0x50 | JTAG_20695_CR0)
#define RF_20695_ET_BIAS5_isink_20uA_hystcomp_thresh_slope_SHIFT(rev)  0
#define RF_20695_ET_BIAS5_isink_20uA_hystcomp_thresh_slope_MASK(rev)   0xf
#define RF_20695_ET_BIAS5_ibias_20uA_LDO_1P8V_slope_SHIFT(rev)         8
#define RF_20695_ET_BIAS5_ibias_20uA_LDO_1P8V_slope_MASK(rev)          0xf00
#define RF_20695_ET_BIAS5_isrc_20uA_hystcomp_thresh_slope_SHIFT(rev)   4
#define RF_20695_ET_BIAS5_isrc_20uA_hystcomp_thresh_slope_MASK(rev)    0xf0
#define RF_20695_ET_BIAS5_ibias_20uA_linreg_predriver_slope_SHIFT(rev) 12
#define RF_20695_ET_BIAS5_ibias_20uA_linreg_predriver_slope_MASK(rev)  0xf000

/* Register RF_20695_ET_BIAS6 */
#define RF0_20695_ET_BIAS6(rev)                                     (0x51 | JTAG_20695_CR0)
#define RF_20695_ET_BIAS6_isink_20uA_hystcomp_thresh_mag_SHIFT(rev) 0
#define RF_20695_ET_BIAS6_isink_20uA_hystcomp_thresh_mag_MASK(rev)  0x3f
#define RF_20695_ET_BIAS6_isrc_20uA_hystcomp_thresh_mag_SHIFT(rev)  8
#define RF_20695_ET_BIAS6_isrc_20uA_hystcomp_thresh_mag_MASK(rev)   0x3f00

/* Register RF_20695_ET_BIAS7 */
#define RF0_20695_ET_BIAS7(rev)                                            (0x52 | JTAG_20695_CR0)
#define RF_20695_ET_BIAS7_ibias_20uA_LDO_1P8V_swreg_classAB_mag_SHIFT(rev) 0
#define RF_20695_ET_BIAS7_ibias_20uA_LDO_1P8V_swreg_classAB_mag_MASK(rev)  0x3f
#define RF_20695_ET_BIAS7_ibias_20uA_LDO_1P8V_swreg_mag_SHIFT(rev)         8
#define RF_20695_ET_BIAS7_ibias_20uA_LDO_1P8V_swreg_mag_MASK(rev)          0x3f00

/* Register RF_20695_ET_BIAS8 */
#define RF0_20695_ET_BIAS8(rev)                                              (0x53 | JTAG_20695_CR0)
#define RF_20695_ET_BIAS8_ibias_20uA_swreg_vmid_gen_slope_SHIFT(rev)         4
#define RF_20695_ET_BIAS8_ibias_20uA_swreg_vmid_gen_slope_MASK(rev)          0xf0
#define RF_20695_ET_BIAS8_ibias_20uA_LDO_1P8V_swreg_classAB_slope_SHIFT(rev) 8
#define RF_20695_ET_BIAS8_ibias_20uA_LDO_1P8V_swreg_classAB_slope_MASK(rev)  0xf00
#define RF_20695_ET_BIAS8_ibias_20uA_LDO_1P8V_swreg_slope_SHIFT(rev)         12
#define RF_20695_ET_BIAS8_ibias_20uA_LDO_1P8V_swreg_slope_MASK(rev)          0xf000
#define RF_20695_ET_BIAS8_ibias_20uA_swreg_vmid_gen_ClassAB_slope_SHIFT(rev) 0
#define RF_20695_ET_BIAS8_ibias_20uA_swreg_vmid_gen_ClassAB_slope_MASK(rev)  0xf

/* Register RF_20695_ET_BIAS9 */
#define RF0_20695_ET_BIAS9(rev)                                            (0x54 | JTAG_20695_CR0)
#define RF_20695_ET_BIAS9_ibias_20uA_swreg_vmid_gen_ClassAB_mag_SHIFT(rev) 0
#define RF_20695_ET_BIAS9_ibias_20uA_swreg_vmid_gen_ClassAB_mag_MASK(rev)  0x3f
#define RF_20695_ET_BIAS9_ibias_20uA_swreg_vmid_gen_mag_SHIFT(rev)         8
#define RF_20695_ET_BIAS9_ibias_20uA_swreg_vmid_gen_mag_MASK(rev)          0x3f00

/* Register RF_20695_ET_BIAS10 */
#define RF0_20695_ET_BIAS10(rev)                                           (0x55 | JTAG_20695_CR0)
#define RF_20695_ET_BIAS10_ibias_uncal_20uA_LDO_1P8V_swreg_mag_SHIFT(rev)  8
#define RF_20695_ET_BIAS10_ibias_uncal_20uA_LDO_1P8V_swreg_mag_MASK(rev)   0x3f00
#define RF_20695_ET_BIAS10_ibias_uncal_20uA_LDO_1P8V_linreg_mag_SHIFT(rev) 0
#define RF_20695_ET_BIAS10_ibias_uncal_20uA_LDO_1P8V_linreg_mag_MASK(rev)  0x3f

/* Register RF_20695_ET_BIAS11 */
#define RF0_20695_ET_BIAS11(rev)                                             (0x56 | JTAG_20695_CR0)
#define RF_20695_ET_BIAS11_ibias_uncal_20uA_LDO_1P8V_swreg_slope_SHIFT(rev)  12
#define RF_20695_ET_BIAS11_ibias_uncal_20uA_LDO_1P8V_swreg_slope_MASK(rev)   0xf000
#define RF_20695_ET_BIAS11_ibias_uncal_20uA_swreg_vmid_gen_slope_SHIFT(rev)  4
#define RF_20695_ET_BIAS11_ibias_uncal_20uA_swreg_vmid_gen_slope_MASK(rev)   0xf0
#define RF_20695_ET_BIAS11_ibias_uncal_20uA_LDO_1P8V_linreg_slope_SHIFT(rev) 8
#define RF_20695_ET_BIAS11_ibias_uncal_20uA_LDO_1P8V_linreg_slope_MASK(rev)  0xf00
#define RF_20695_ET_BIAS11_ibias_uncal_20uA_linreg_vmid_gen_slope_SHIFT(rev) 0
#define RF_20695_ET_BIAS11_ibias_uncal_20uA_linreg_vmid_gen_slope_MASK(rev)  0xf

/* Register RF_20695_ET_BIAS12 */
#define RF0_20695_ET_BIAS12(rev)                                           (0x57 | JTAG_20695_CR0)
#define RF_20695_ET_BIAS12_ibias_uncal_20uA_linreg_vmid_gen_mag_SHIFT(rev) 0
#define RF_20695_ET_BIAS12_ibias_uncal_20uA_linreg_vmid_gen_mag_MASK(rev)  0x3f
#define RF_20695_ET_BIAS12_ibias_uncal_20uA_swreg_vmid_gen_mag_SHIFT(rev)  8
#define RF_20695_ET_BIAS12_ibias_uncal_20uA_swreg_vmid_gen_mag_MASK(rev)   0x3f00

/* Register RF_20695_ET_BIAS13 */
#define RF0_20695_ET_BIAS13(rev)                                               (0x58 | JTAG_20695_CR0)
#define RF_20695_ET_BIAS13_ibias_uncal_24uA_Cbuck_pwsw_vref_gen_slope_SHIFT(rev) 0
#define RF_20695_ET_BIAS13_ibias_uncal_24uA_Cbuck_pwsw_vref_gen_slope_MASK(rev) 0xf
#define RF_20695_ET_BIAS13_ibias_uncal_24uA_Cbuck_pwsw_vref_gen_mag_SHIFT(rev) 8
#define RF_20695_ET_BIAS13_ibias_uncal_24uA_Cbuck_pwsw_vref_gen_mag_MASK(rev)  0x3f00

/* Register RF_20695_ET_BIAS14 */
#define RF0_20695_ET_BIAS14(rev)                                           (0x59 | JTAG_20695_CR0)
#define RF_20695_ET_BIAS14_ibias_20uA_linreg_ClassAB_pmos_mag_SHIFT(rev)   0
#define RF_20695_ET_BIAS14_ibias_20uA_linreg_ClassAB_pmos_mag_MASK(rev)    0x3f
#define RF_20695_ET_BIAS14_ibias_20uA_linreg_ClassAB_pmos_slope_SHIFT(rev) 8
#define RF_20695_ET_BIAS14_ibias_20uA_linreg_ClassAB_pmos_slope_MASK(rev)  0xf00

/* Register RF_20695_ET_LOCALVREF */
#define RF0_20695_ET_LOCALVREF(rev)                                            (0x5a | JTAG_20695_CR0)
#define RF_20695_ET_LOCALVREF_ibias_uncal_20uA_linreg_localvref_gen_slope_SHIFT(rev) 0
#define RF_20695_ET_LOCALVREF_ibias_uncal_20uA_linreg_localvref_gen_slope_MASK(rev) 0xf
#define RF_20695_ET_LOCALVREF_ET_linreg_use_local_vref_SHIFT(rev)              14
#define RF_20695_ET_LOCALVREF_ET_linreg_use_local_vref_MASK(rev)               0x4000
#define RF_20695_ET_LOCALVREF_ibias_uncal_20uA_ETLDO_ovrprotect_thresh_mag_SHIFT(rev) 8
#define RF_20695_ET_LOCALVREF_ibias_uncal_20uA_ETLDO_ovrprotect_thresh_mag_MASK(rev) 0x3f00
#define RF_20695_ET_LOCALVREF_ET_localvref_res_SHIFT(rev)                      4
#define RF_20695_ET_LOCALVREF_ET_localvref_res_MASK(rev)                       0xf0
#define RF_20695_ET_LOCALVREF_ET_localvref_res_MSB_SHIFT(rev)                  0
#define RF_20695_ET_LOCALVREF_ET_localvref_res_MSB_MASK(rev)                   0xf

/* Register RF_20695_ET_LDO */
#define RF0_20695_ET_LDO(rev)                                 (0x5b | JTAG_20695_CR0)
#define RF_20695_ET_LDO_ETLDO_lowcurrent_RX_enable_SHIFT(rev) 1
#define RF_20695_ET_LDO_ETLDO_lowcurrent_RX_enable_MASK(rev)  0x2
#define RF_20695_ET_LDO_ETLDO_ovrprotect_enable_SHIFT(rev)    0
#define RF_20695_ET_LDO_ETLDO_ovrprotect_enable_MASK(rev)     0x1

/* Register RF_20695_ET_MONITOR */
#define RF0_20695_ET_MONITOR(rev)                                       (0x5c | JTAG_20695_CR0)
#define RF_20695_ET_MONITOR_ET_1p8V_LDO_swreg_gpaio_test_en_SHIFT(rev)  0
#define RF_20695_ET_MONITOR_ET_1p8V_LDO_swreg_gpaio_test_en_MASK(rev)   0x1
#define RF_20695_ET_MONITOR_ET_1p8V_LDO_linreg_gpaio_test_en_SHIFT(rev) 1
#define RF_20695_ET_MONITOR_ET_1p8V_LDO_linreg_gpaio_test_en_MASK(rev)  0x2

/* Register RF_20695_ET_CASC_PU_MODES */
#define RF0_20695_ET_CASC_PU_MODES(rev)                              (0x5d | JTAG_20695_CR0)
#define RF_20695_ET_CASC_PU_MODES_ET_midcasc_bias_sel_SHIFT(rev)     1
#define RF_20695_ET_CASC_PU_MODES_ET_midcasc_bias_sel_MASK(rev)      0x2
#define RF_20695_ET_CASC_PU_MODES_pa_cas_ref_pu_SHIFT(rev)           3
#define RF_20695_ET_CASC_PU_MODES_pa_cas_ref_pu_MASK(rev)            0x8
#define RF_20695_ET_CASC_PU_MODES_ET_PA_casbias_pu_SHIFT(rev)        2
#define RF_20695_ET_CASC_PU_MODES_ET_PA_casbias_pu_MASK(rev)         0x4
#define RF_20695_ET_CASC_PU_MODES_ET_midcasc_bias_sel_ovr_SHIFT(rev) 0
#define RF_20695_ET_CASC_PU_MODES_ET_midcasc_bias_sel_ovr_MASK(rev)  0x1

/* Register RF_20695_ET_CASC_SHAPE */
#define RF0_20695_ET_CASC_SHAPE(rev)                                    (0x5e | JTAG_20695_CR0)
#define RF_20695_ET_CASC_SHAPE_ET_PA_casbias_vcas_dc_idac_SHIFT(rev)    0
#define RF_20695_ET_CASC_SHAPE_ET_PA_casbias_vcas_dc_idac_MASK(rev)     0xf
#define RF_20695_ET_CASC_SHAPE_ET_PA_vcas_slope_SHIFT(rev)              4
#define RF_20695_ET_CASC_SHAPE_ET_PA_vcas_slope_MASK(rev)               0xf0
#define RF_20695_ET_CASC_SHAPE_ET_PA_casbias_vcas_dc_up_down_SHIFT(rev) 8
#define RF_20695_ET_CASC_SHAPE_ET_PA_casbias_vcas_dc_up_down_MASK(rev)  0x100

/* Register RF_20695_ET_CASC_PREDRIVER */
#define RF0_20695_ET_CASC_PREDRIVER(rev)                                  (0x5f | JTAG_20695_CR0)
#define RF_20695_ET_CASC_PREDRIVER_ET_casc_predriver_fb_R2tune_SHIFT(rev) 0
#define RF_20695_ET_CASC_PREDRIVER_ET_casc_predriver_fb_R2tune_MASK(rev)  0xf
#define RF_20695_ET_CASC_PREDRIVER_ET_casc_predriver_capmiller_SHIFT(rev) 4
#define RF_20695_ET_CASC_PREDRIVER_ET_casc_predriver_capmiller_MASK(rev)  0xf0
#define RF_20695_ET_CASC_PREDRIVER_ET_cfb_casc_predriver_tune_SHIFT(rev)  8
#define RF_20695_ET_CASC_PREDRIVER_ET_cfb_casc_predriver_tune_MASK(rev)   0x3f00

/* Register RF_20695_ET_CASC_LDO_BIAS_1 */
#define RF0_20695_ET_CASC_LDO_BIAS_1(rev)                                      (0x60 | JTAG_20695_CR0)
#define RF_20695_ET_CASC_LDO_BIAS_1_ET_1p8V_LDO_casc_gpaio_test_en_SHIFT(rev)  10
#define RF_20695_ET_CASC_LDO_BIAS_1_ET_1p8V_LDO_casc_gpaio_test_en_MASK(rev)   0x400
#define RF_20695_ET_CASC_LDO_BIAS_1_ETcasc_ibias_20uA_LDO_1P8V_slope_SHIFT(rev) 0
#define RF_20695_ET_CASC_LDO_BIAS_1_ETcasc_ibias_20uA_LDO_1P8V_slope_MASK(rev) 0xf
#define RF_20695_ET_CASC_LDO_BIAS_1_ETcasc_ibias_20uA_LDO_1P8V_mag_SHIFT(rev)  4
#define RF_20695_ET_CASC_LDO_BIAS_1_ETcasc_ibias_20uA_LDO_1P8V_mag_MASK(rev)   0x3f0

/* Register RF_20695_ET_CASC_LDO_BIAS_2 */
#define RF0_20695_ET_CASC_LDO_BIAS_2(rev)                                      (0x61 | JTAG_20695_CR0)
#define RF_20695_ET_CASC_LDO_BIAS_2_ibias_uncal_20uA_LDO_1P8V_casc_slope_SHIFT(rev) 0
#define RF_20695_ET_CASC_LDO_BIAS_2_ibias_uncal_20uA_LDO_1P8V_casc_slope_MASK(rev) 0xf
#define RF_20695_ET_CASC_LDO_BIAS_2_ibias_uncal_20uA_LDO_1P8V_casc_mag_SHIFT(rev) 4
#define RF_20695_ET_CASC_LDO_BIAS_2_ibias_uncal_20uA_LDO_1P8V_casc_mag_MASK(rev) 0x3f0

/* Register RF_20695_ET_CASC_LDO_BIAS_3 */
#define RF0_20695_ET_CASC_LDO_BIAS_3(rev)                                      (0x62 | JTAG_20695_CR0)
#define RF_20695_ET_CASC_LDO_BIAS_3_ET_2p5V_LDO_casc_gpaio_test_en_SHIFT(rev)  10
#define RF_20695_ET_CASC_LDO_BIAS_3_ET_2p5V_LDO_casc_gpaio_test_en_MASK(rev)   0x400
#define RF_20695_ET_CASC_LDO_BIAS_3_ETcasc_ibias_20uA_LDO_2P5V_mag_SHIFT(rev)  4
#define RF_20695_ET_CASC_LDO_BIAS_3_ETcasc_ibias_20uA_LDO_2P5V_mag_MASK(rev)   0x3f0
#define RF_20695_ET_CASC_LDO_BIAS_3_ETcasc_ibias_20uA_LDO_2P5V_slope_SHIFT(rev) 0
#define RF_20695_ET_CASC_LDO_BIAS_3_ETcasc_ibias_20uA_LDO_2P5V_slope_MASK(rev) 0xf

/* Register RF_20695_ET_CASC_LDO_BIAS_4 */
#define RF0_20695_ET_CASC_LDO_BIAS_4(rev)                                      (0x63 | JTAG_20695_CR0)
#define RF_20695_ET_CASC_LDO_BIAS_4_ibias_uncal_20uA_LDO_2P5V_casc_mag_SHIFT(rev) 4
#define RF_20695_ET_CASC_LDO_BIAS_4_ibias_uncal_20uA_LDO_2P5V_casc_mag_MASK(rev) 0x3f0
#define RF_20695_ET_CASC_LDO_BIAS_4_ibias_uncal_20uA_LDO_2P5V_casc_slope_SHIFT(rev) 0
#define RF_20695_ET_CASC_LDO_BIAS_4_ibias_uncal_20uA_LDO_2P5V_casc_slope_MASK(rev) 0xf

/* Register RF_20695_ET_CASC_BIAS_1 */
#define RF0_20695_ET_CASC_BIAS_1(rev)                                          (0x64 | JTAG_20695_CR0)
#define RF_20695_ET_CASC_BIAS_1_ETcasc_ibias_20uA_casc_predriver_mag_SHIFT(rev) 10
#define RF_20695_ET_CASC_BIAS_1_ETcasc_ibias_20uA_casc_predriver_mag_MASK(rev) 0xfc00
#define RF_20695_ET_CASC_BIAS_1_ETcasc_ibias_20uA_casc_small_ota_mag_SHIFT(rev) 0
#define RF_20695_ET_CASC_BIAS_1_ETcasc_ibias_20uA_casc_small_ota_mag_MASK(rev) 0x3f
#define RF_20695_ET_CASC_BIAS_1_ETcasc_ibias_20uA_casc_predriver_slope_SHIFT(rev) 6
#define RF_20695_ET_CASC_BIAS_1_ETcasc_ibias_20uA_casc_predriver_slope_MASK(rev) 0x3c0

/* Register RF_20695_ET_CASC_BIAS_2 */
#define RF0_20695_ET_CASC_BIAS_2(rev)                                          (0x65 | JTAG_20695_CR0)
#define RF_20695_ET_CASC_BIAS_2_ETcasc_ibias_20uA_casc_bias_gen_mag_SHIFT(rev) 4
#define RF_20695_ET_CASC_BIAS_2_ETcasc_ibias_20uA_casc_bias_gen_mag_MASK(rev)  0x3f0
#define RF_20695_ET_CASC_BIAS_2_ETcasc_ibias_20uA_casc_small_ota_slope_SHIFT(rev) 10
#define RF_20695_ET_CASC_BIAS_2_ETcasc_ibias_20uA_casc_small_ota_slope_MASK(rev) 0x3c00
#define RF_20695_ET_CASC_BIAS_2_ETcasc_ibias_20uA_casc_bias_gen_slope_SHIFT(rev) 0
#define RF_20695_ET_CASC_BIAS_2_ETcasc_ibias_20uA_casc_bias_gen_slope_MASK(rev) 0xf

/* Register RF_20695_ET_CASC_BIAS_3 */
#define RF0_20695_ET_CASC_BIAS_3(rev)                                          (0x66 | JTAG_20695_CR0)
#define RF_20695_ET_CASC_BIAS_3_ETcasc_ibias_lowside_clampOTA_midcasc_mag_SHIFT(rev) 0
#define RF_20695_ET_CASC_BIAS_3_ETcasc_ibias_lowside_clampOTA_midcasc_mag_MASK(rev) 0x3f
#define RF_20695_ET_CASC_BIAS_3_ETcasc_ibias_highside_clampOTA_midcasc_slope_SHIFT(rev) 6
#define RF_20695_ET_CASC_BIAS_3_ETcasc_ibias_highside_clampOTA_midcasc_slope_MASK(rev) 0x3c0
#define RF_20695_ET_CASC_BIAS_3_ETcasc_ibias_highside_clampOTA_midcasc_mag_SHIFT(rev) 10
#define RF_20695_ET_CASC_BIAS_3_ETcasc_ibias_highside_clampOTA_midcasc_mag_MASK(rev) 0xfc00

/* Register RF_20695_ET_CASC_BIAS_4 */
#define RF0_20695_ET_CASC_BIAS_4(rev)                                          (0x67 | JTAG_20695_CR0)
#define RF_20695_ET_CASC_BIAS_4_ETcasc_ibias_20uA_dc_up_down_mag_SHIFT(rev)    4
#define RF_20695_ET_CASC_BIAS_4_ETcasc_ibias_20uA_dc_up_down_mag_MASK(rev)     0x3f0
#define RF_20695_ET_CASC_BIAS_4_ETcasc_ibias_lowside_clampOTA_midcasc_slope_SHIFT(rev) 10
#define RF_20695_ET_CASC_BIAS_4_ETcasc_ibias_lowside_clampOTA_midcasc_slope_MASK(rev) 0x3c00
#define RF_20695_ET_CASC_BIAS_4_ETcasc_ibias_20uA_dc_up_down_slope_SHIFT(rev)  0
#define RF_20695_ET_CASC_BIAS_4_ETcasc_ibias_20uA_dc_up_down_slope_MASK(rev)   0xf

/* Register RF_20695_ET_CASC_BIAS_5 */
#define RF0_20695_ET_CASC_BIAS_5(rev)                                          (0x68 | JTAG_20695_CR0)
#define RF_20695_ET_CASC_BIAS_5_ETcasc_iref_uncal_lowside_clamp_midcasc_mag_SHIFT(rev) 0
#define RF_20695_ET_CASC_BIAS_5_ETcasc_iref_uncal_lowside_clamp_midcasc_mag_MASK(rev) 0x3f
#define RF_20695_ET_CASC_BIAS_5_ETcasc_iref_uncal_highside_clamp_midcasc_mag_SHIFT(rev) 10
#define RF_20695_ET_CASC_BIAS_5_ETcasc_iref_uncal_highside_clamp_midcasc_mag_MASK(rev) 0xfc00
#define RF_20695_ET_CASC_BIAS_5_ETcasc_iref_uncal_highside_clamp_midcasc_slope_SHIFT(rev) 6
#define RF_20695_ET_CASC_BIAS_5_ETcasc_iref_uncal_highside_clamp_midcasc_slope_MASK(rev) 0x3c0

/* Register RF_20695_ET_CASC_BIAS_6 */
#define RF0_20695_ET_CASC_BIAS_6(rev)                                          (0x69 | JTAG_20695_CR0)
#define RF_20695_ET_CASC_BIAS_6_ETcasc_iref_uncal_lowside_clamp_midcasc_slope_SHIFT(rev) 10
#define RF_20695_ET_CASC_BIAS_6_ETcasc_iref_uncal_lowside_clamp_midcasc_slope_MASK(rev) 0x3c00
#define RF_20695_ET_CASC_BIAS_6_PAcasref_uncal_mag_SHIFT(rev)                  4
#define RF_20695_ET_CASC_BIAS_6_PAcasref_uncal_mag_MASK(rev)                   0x3f0
#define RF_20695_ET_CASC_BIAS_6_PAcasref_uncal_slope_SHIFT(rev)                0
#define RF_20695_ET_CASC_BIAS_6_PAcasref_uncal_slope_MASK(rev)                 0xf

/* Register RF_20695_ET_CASC_SPARE_1 */
#define RF0_20695_ET_CASC_SPARE_1(rev)                       (0x6a | JTAG_20695_CR0)
#define RF_20695_ET_CASC_SPARE_1_ETcascmod_spare0_SHIFT(rev) 12
#define RF_20695_ET_CASC_SPARE_1_ETcascmod_spare0_MASK(rev)  0xf000
#define RF_20695_ET_CASC_SPARE_1_ETcascmod_spare1_SHIFT(rev) 8
#define RF_20695_ET_CASC_SPARE_1_ETcascmod_spare1_MASK(rev)  0xf00
#define RF_20695_ET_CASC_SPARE_1_ETcascmod_spare2_SHIFT(rev) 4
#define RF_20695_ET_CASC_SPARE_1_ETcascmod_spare2_MASK(rev)  0xf0
#define RF_20695_ET_CASC_SPARE_1_ETcascmod_spare3_SHIFT(rev) 0
#define RF_20695_ET_CASC_SPARE_1_ETcascmod_spare3_MASK(rev)  0xf

/* Register RF_20695_ET_CASC_SPARE_2 */
#define RF0_20695_ET_CASC_SPARE_2(rev)                       (0x6b | JTAG_20695_CR0)
#define RF_20695_ET_CASC_SPARE_2_ETcascmod_spare4_SHIFT(rev) 6
#define RF_20695_ET_CASC_SPARE_2_ETcascmod_spare4_MASK(rev)  0x3c0
#define RF_20695_ET_CASC_SPARE_2_ETcascmod_spare5_SHIFT(rev) 0
#define RF_20695_ET_CASC_SPARE_2_ETcascmod_spare5_MASK(rev)  0x3f

/* Register RF_20695_ET_CFG1_OVR */
#define RF0_20695_ET_CFG1_OVR(rev)                                             (0x6c | JTAG_20695_CR0)
#define RF_20695_ET_CFG1_OVR_ovr_ibias_20uA_linreg_ClassAB_nmos_mag_SHIFT(rev) 13
#define RF_20695_ET_CFG1_OVR_ovr_ibias_20uA_linreg_ClassAB_nmos_mag_MASK(rev)  0x2000
#define RF_20695_ET_CFG1_OVR_ovr_ET_linreg_use_local_vref_SHIFT(rev)           3
#define RF_20695_ET_CFG1_OVR_ovr_ET_linreg_use_local_vref_MASK(rev)            0x8
#define RF_20695_ET_CFG1_OVR_ovr_ET_cfb_linreg_predriver_tune_SHIFT(rev)       9
#define RF_20695_ET_CFG1_OVR_ovr_ET_cfb_linreg_predriver_tune_MASK(rev)        0x200
#define RF_20695_ET_CFG1_OVR_ovr_ET_linreg_predrv_fb_R2tune_SHIFT(rev)         4
#define RF_20695_ET_CFG1_OVR_ovr_ET_linreg_predrv_fb_R2tune_MASK(rev)          0x10
#define RF_20695_ET_CFG1_OVR_ovr_ET_localvref_res_SHIFT(rev)                   7
#define RF_20695_ET_CFG1_OVR_ovr_ET_localvref_res_MASK(rev)                    0x80
#define RF_20695_ET_CFG1_OVR_ovr_ET_cfb_linreg_tune_SHIFT(rev)                 10
#define RF_20695_ET_CFG1_OVR_ovr_ET_cfb_linreg_tune_MASK(rev)                  0x400
#define RF_20695_ET_CFG1_OVR_ovr_ibias_uncal_20uA_ETLDO_ovrprotect_thresh_mag_SHIFT(rev) 15
#define RF_20695_ET_CFG1_OVR_ovr_ibias_uncal_20uA_ETLDO_ovrprotect_thresh_mag_MASK(rev) 0x8000
#define RF_20695_ET_CFG1_OVR_ovr_ibias_20uA_linreg_stage1_mag_SHIFT(rev)       14
#define RF_20695_ET_CFG1_OVR_ovr_ibias_20uA_linreg_stage1_mag_MASK(rev)        0x4000
#define RF_20695_ET_CFG1_OVR_ovr_ET_linreg_predriver_capmiller_SHIFT(rev)      8
#define RF_20695_ET_CFG1_OVR_ovr_ET_linreg_predriver_capmiller_MASK(rev)       0x100
#define RF_20695_ET_CFG1_OVR_ovr_ET_mode_ctrl_SHIFT(rev)                       2
#define RF_20695_ET_CFG1_OVR_ovr_ET_mode_ctrl_MASK(rev)                        0x4
#define RF_20695_ET_CFG1_OVR_ovr_ET_linreg_capmiller_n_SHIFT(rev)              11
#define RF_20695_ET_CFG1_OVR_ovr_ET_linreg_capmiller_n_MASK(rev)               0x800
#define RF_20695_ET_CFG1_OVR_ovr_ET_linreg_capmiller_p_SHIFT(rev)              12
#define RF_20695_ET_CFG1_OVR_ovr_ET_linreg_capmiller_p_MASK(rev)               0x1000
#define RF_20695_ET_CFG1_OVR_ovr_ET_linreg_pu_SHIFT(rev)                       6
#define RF_20695_ET_CFG1_OVR_ovr_ET_linreg_pu_MASK(rev)                        0x40
#define RF_20695_ET_CFG1_OVR_ovr_ET_swreg_pu_SHIFT(rev)                        5
#define RF_20695_ET_CFG1_OVR_ovr_ET_swreg_pu_MASK(rev)                         0x20
#define RF_20695_ET_CFG1_OVR_ovr_ET_pu_SHIFT(rev)                              0
#define RF_20695_ET_CFG1_OVR_ovr_ET_pu_MASK(rev)                               0x1
#define RF_20695_ET_CFG1_OVR_ovr_ET_ldo_pu_SHIFT(rev)                          1
#define RF_20695_ET_CFG1_OVR_ovr_ET_ldo_pu_MASK(rev)                           0x2

/* Register RF_20695_ET_CFG2_OVR */
#define RF0_20695_ET_CFG2_OVR(rev)                                             (0x6d | JTAG_20695_CR0)
#define RF_20695_ET_CFG2_OVR_ovr_ibias_20uA_linreg_vmid_gen_ClassAB_mag_SHIFT(rev) 1
#define RF_20695_ET_CFG2_OVR_ovr_ibias_20uA_linreg_vmid_gen_ClassAB_mag_MASK(rev) 0x2
#define RF_20695_ET_CFG2_OVR_ovr_ibias_uncal_20uA_linreg_vmid_gen_mag_SHIFT(rev) 3
#define RF_20695_ET_CFG2_OVR_ovr_ibias_uncal_20uA_linreg_vmid_gen_mag_MASK(rev) 0x8
#define RF_20695_ET_CFG2_OVR_ovr_ibias_20uA_linreg_ClassAB_pmos_mag_SHIFT(rev) 10
#define RF_20695_ET_CFG2_OVR_ovr_ibias_20uA_linreg_ClassAB_pmos_mag_MASK(rev)  0x400
#define RF_20695_ET_CFG2_OVR_ovr_ibias_20uA_linreg_vmid_gen_mag_SHIFT(rev)     2
#define RF_20695_ET_CFG2_OVR_ovr_ibias_20uA_linreg_vmid_gen_mag_MASK(rev)      0x4
#define RF_20695_ET_CFG2_OVR_ovr_ibias_20uA_LDO_1P8V_swreg_classAB_mag_SHIFT(rev) 9
#define RF_20695_ET_CFG2_OVR_ovr_ibias_20uA_LDO_1P8V_swreg_classAB_mag_MASK(rev) 0x200
#define RF_20695_ET_CFG2_OVR_ovr_ET_PA_casbias_pu_SHIFT(rev)                   11
#define RF_20695_ET_CFG2_OVR_ovr_ET_PA_casbias_pu_MASK(rev)                    0x800
#define RF_20695_ET_CFG2_OVR_ovr_pa_cas_ref_pu_SHIFT(rev)                   12
#define RF_20695_ET_CFG2_OVR_ovr_pa_cas_ref_pu_MASK(rev)                    0x1000
#define RF_20695_ET_CFG2_OVR_ovr_isink_20uA_hystcomp_thresh_mag_SHIFT(rev)     4
#define RF_20695_ET_CFG2_OVR_ovr_isink_20uA_hystcomp_thresh_mag_MASK(rev)      0x10
#define RF_20695_ET_CFG2_OVR_ovr_ibias_20uA_swreg_vmid_gen_ClassAB_mag_SHIFT(rev) 7
#define RF_20695_ET_CFG2_OVR_ovr_ibias_20uA_swreg_vmid_gen_ClassAB_mag_MASK(rev) 0x80
#define RF_20695_ET_CFG2_OVR_ovr_isrc_20uA_hystcomp_thresh_mag_SHIFT(rev)      5
#define RF_20695_ET_CFG2_OVR_ovr_isrc_20uA_hystcomp_thresh_mag_MASK(rev)       0x20
#define RF_20695_ET_CFG2_OVR_ovr_ibias_20uA_linreg_predriver_mag_SHIFT(rev)    0
#define RF_20695_ET_CFG2_OVR_ovr_ibias_20uA_linreg_predriver_mag_MASK(rev)     0x1
#define RF_20695_ET_CFG2_OVR_ovr_ibias_20uA_LDO_1P8V_swreg_mag_SHIFT(rev)      8
#define RF_20695_ET_CFG2_OVR_ovr_ibias_20uA_LDO_1P8V_swreg_mag_MASK(rev)       0x100
#define RF_20695_ET_CFG2_OVR_ovr_ibias_20uA_swreg_vmid_gen_mag_SHIFT(rev)      6
#define RF_20695_ET_CFG2_OVR_ovr_ibias_20uA_swreg_vmid_gen_mag_MASK(rev)       0x40
#define RF_20695_ET_CFG2_OVR_ovr_pa_cas_ref_pu_SHIFT(rev)                      12
#define RF_20695_ET_CFG2_OVR_ovr_pa_cas_ref_pu_MASK(rev)                       0x1000

/* Register RF_20695_AUXPGA_CFG1 */
#define RF0_20695_AUXPGA_CFG1(rev)                         (0x6e | JTAG_20695_CR0)
#define RF_20695_AUXPGA_CFG1_auxpga_i_pu_SHIFT(rev)        0
#define RF_20695_AUXPGA_CFG1_auxpga_i_pu_MASK(rev)         0x1
#define RF_20695_AUXPGA_CFG1_auxpga_i_sel_input_SHIFT(rev) 1
#define RF_20695_AUXPGA_CFG1_auxpga_i_sel_input_MASK(rev)  0xe
#define RF_20695_AUXPGA_CFG1_auxpga_i_bias_ctrl_SHIFT(rev) 12
#define RF_20695_AUXPGA_CFG1_auxpga_i_bias_ctrl_MASK(rev)  0x3000
#define RF_20695_AUXPGA_CFG1_auxpga_i_sel_gain_SHIFT(rev)  8
#define RF_20695_AUXPGA_CFG1_auxpga_i_sel_gain_MASK(rev)   0x700
#define RF_20695_AUXPGA_CFG1_auxpga_i_vcm_ctrl_SHIFT(rev)  4
#define RF_20695_AUXPGA_CFG1_auxpga_i_vcm_ctrl_MASK(rev)   0x30

/* Register RF_20695_AUXPGA_VMID */
#define RF0_20695_AUXPGA_VMID(rev)                        (0x6f | JTAG_20695_CR0)
#define RF_20695_AUXPGA_VMID_auxpga2BT_en_SHIFT(rev)      10
#define RF_20695_AUXPGA_VMID_auxpga2BT_en_MASK(rev)       0x400
#define RF_20695_AUXPGA_VMID_auxpga_i_sel_vmid_SHIFT(rev) 0
#define RF_20695_AUXPGA_VMID_auxpga_i_sel_vmid_MASK(rev)  0x3ff

/* Register RF_20695_AUXPGA_OVR1 */
#define RF0_20695_AUXPGA_OVR1(rev)                             (0x70 | JTAG_20695_CR0)
#define RF_20695_AUXPGA_OVR1_ovr_auxpga_i_sel_vmid_SHIFT(rev)  0
#define RF_20695_AUXPGA_OVR1_ovr_auxpga_i_sel_vmid_MASK(rev)   0x1
#define RF_20695_AUXPGA_OVR1_ovr_auxpga_i_sel_gain_SHIFT(rev)  2
#define RF_20695_AUXPGA_OVR1_ovr_auxpga_i_sel_gain_MASK(rev)   0x4
#define RF_20695_AUXPGA_OVR1_ovr_auxpga_i_pu_SHIFT(rev)        1
#define RF_20695_AUXPGA_OVR1_ovr_auxpga_i_pu_MASK(rev)         0x2
#define RF_20695_AUXPGA_OVR1_ovr_auxpga_i_sel_input_SHIFT(rev) 3
#define RF_20695_AUXPGA_OVR1_ovr_auxpga_i_sel_input_MASK(rev)  0x8

/* Register RF_20695_TESTBUF_CFG1 */
#define RF0_20695_TESTBUF_CFG1(rev)                            (0x71 | JTAG_20695_CR0)
#define RF_20695_TESTBUF_CFG1_testbuf_sel_test_port_SHIFT(rev) 4
#define RF_20695_TESTBUF_CFG1_testbuf_sel_test_port_MASK(rev)  0x70
#define RF_20695_TESTBUF_CFG1_testbuf_GPIO_EN_SHIFT(rev)       1
#define RF_20695_TESTBUF_CFG1_testbuf_GPIO_EN_MASK(rev)        0x2
#define RF_20695_TESTBUF_CFG1_testbuf_PU_SHIFT(rev)            0
#define RF_20695_TESTBUF_CFG1_testbuf_PU_MASK(rev)             0x1

/* Register RF_20695_TESTBUF_OVR1 */
#define RF0_20695_TESTBUF_OVR1(rev)                                (0x72 | JTAG_20695_CR0)
#define RF_20695_TESTBUF_OVR1_ovr_testbuf_sel_test_port_SHIFT(rev) 1
#define RF_20695_TESTBUF_OVR1_ovr_testbuf_sel_test_port_MASK(rev)  0x2
#define RF_20695_TESTBUF_OVR1_ovr_testbuf_PU_SHIFT(rev)            0
#define RF_20695_TESTBUF_OVR1_ovr_testbuf_PU_MASK(rev)             0x1

/* Register RF_20695_PMU_CFG1 */
#define RF0_20695_PMU_CFG1(rev)                            (0x73 | JTAG_20695_CR0)
#define RF_20695_PMU_CFG1_wlpmu_AFEldo_bypass_SHIFT(rev)   6
#define RF_20695_PMU_CFG1_wlpmu_AFEldo_bypass_MASK(rev)    0x40
#define RF_20695_PMU_CFG1_wlpmu_LOGENldo_bypass_SHIFT(rev) 2
#define RF_20695_PMU_CFG1_wlpmu_LOGENldo_bypass_MASK(rev)  0x4
#define RF_20695_PMU_CFG1_wlpmu_TXldo_bypass_SHIFT(rev)    4
#define RF_20695_PMU_CFG1_wlpmu_TXldo_bypass_MASK(rev)     0x10
#define RF_20695_PMU_CFG1_vref_select_SHIFT(rev)           8
#define RF_20695_PMU_CFG1_vref_select_MASK(rev)            0x100
#define RF_20695_PMU_CFG1_wlpmu_LOGENldo_pu_SHIFT(rev)     1
#define RF_20695_PMU_CFG1_wlpmu_LOGENldo_pu_MASK(rev)      0x2
#define RF_20695_PMU_CFG1_wlpmu_AFEldo_pu_SHIFT(rev)       5
#define RF_20695_PMU_CFG1_wlpmu_AFEldo_pu_MASK(rev)        0x20
#define RF_20695_PMU_CFG1_wlpmu_nodel_SHIFT(rev)           12
#define RF_20695_PMU_CFG1_wlpmu_nodel_MASK(rev)            0x1000
#define RF_20695_PMU_CFG1_wlpmu_TXldo_pu_SHIFT(rev)        3
#define RF_20695_PMU_CFG1_wlpmu_TXldo_pu_MASK(rev)         0x8
#define RF_20695_PMU_CFG1_wlpmu_LDO_bypass_en_SHIFT(rev)   0
#define RF_20695_PMU_CFG1_wlpmu_LDO_bypass_en_MASK(rev)    0x1
#define RF_20695_PMU_CFG1_wlpmu_maxdel_SHIFT(rev)          ((RADIO20695_MAJORREV(rev) >= 2) ? 13 : 7)
#define RF_20695_PMU_CFG1_wlpmu_maxdel_MASK(rev)           ((RADIO20695_MAJORREV(rev) >= 2) ? 0x2000 : 0x80)
#define RF_20695_PMU_CFG1_wlpmu_vrefadj_cbuck_SHIFT(rev)   9
#define RF_20695_PMU_CFG1_wlpmu_vrefadj_cbuck_MASK(rev)    0xe00
#define RF_20695_PMU_CFG1_wlpmu_dontcare_SHIFT(rev)        7
#define RF_20695_PMU_CFG1_wlpmu_dontcare_MASK(rev)         0x80

/* Register RF_20695_PMU_OP1 */
#define RF0_20695_PMU_OP1(rev)                         (0x74 | JTAG_20695_CR0)
#define RF_20695_PMU_OP1_wlpmu_LDO1P6_adj_SHIFT(rev)   3
#define RF_20695_PMU_OP1_wlpmu_LDO1P6_adj_MASK(rev)    0x78
#define RF_20695_PMU_OP1_wlpmu_TXldo_adj_SHIFT(rev)    0
#define RF_20695_PMU_OP1_wlpmu_TXldo_adj_MASK(rev)     0x7
#define RF_20695_PMU_OP1_wlpmu_AFEldo_adj_SHIFT(rev)   10
#define RF_20695_PMU_OP1_wlpmu_AFEldo_adj_MASK(rev)    0x1c00
#define RF_20695_PMU_OP1_wlpmu_LOGENldo_adj_SHIFT(rev) 7
#define RF_20695_PMU_OP1_wlpmu_LOGENldo_adj_MASK(rev)  0x380

/* Register RF_20695_PMU_OP2 */
#define RF0_20695_PMU_OP2(rev)                    (0x75 | JTAG_20695_CR0)
#define RF_20695_PMU_OP2_wlpmu_ana_mux_SHIFT(rev) 0
#define RF_20695_PMU_OP2_wlpmu_ana_mux_MASK(rev)  0x7
#define RF_20695_PMU_OP2_wlpmu_tsten_SHIFT(rev)   3
#define RF_20695_PMU_OP2_wlpmu_tsten_MASK(rev)    0x8

/* Register RF_20695_PMU_CFG2 */
#define RF0_20695_PMU_CFG2(rev)                   (0x76 | JTAG_20695_CR0)
#define RF_20695_PMU_CFG2_wlpmu_spare1_SHIFT(rev) 0
#define RF_20695_PMU_CFG2_wlpmu_spare1_MASK(rev)  0xffff

/* Register RF_20695_PMU_CFG3 */
#define RF0_20695_PMU_CFG3(rev)                   (0x77 | JTAG_20695_CR0)
#define RF_20695_PMU_CFG3_wlpmu_spare2_SHIFT(rev) 0
#define RF_20695_PMU_CFG3_wlpmu_spare2_MASK(rev)  0xffff

/* Register RF_20695_PMU_CFG4 */
#define RF0_20695_PMU_CFG4(rev)                   (0x78 | JTAG_20695_CR0)
#define RF_20695_PMU_CFG4_wlpmu_spare3_SHIFT(rev) 0
#define RF_20695_PMU_CFG4_wlpmu_spare3_MASK(rev)  0x1

/* Register RF_20695_PMU_CFG5 */
#define RF0_20695_PMU_CFG5(rev)                      (0x79 | JTAG_20695_CR0)
#define RF_20695_PMU_CFG5_wlpmu_LDO2P2_pu_SHIFT(rev) 1
#define RF_20695_PMU_CFG5_wlpmu_LDO2P2_pu_MASK(rev)  0x2
#define RF_20695_PMU_CFG5_wlpmu_en_SHIFT(rev)        2
#define RF_20695_PMU_CFG5_wlpmu_en_MASK(rev)         0x4

/* Register RF_20695_LDO1P65_STAT */
#define RF0_20695_LDO1P65_STAT(rev)                 (0x7a | JTAG_20695_CR0)
#define RF_20695_LDO1P65_STAT_ldo1p65_pu_SHIFT(rev) 8
#define RF_20695_LDO1P65_STAT_ldo1p65_pu_MASK(rev)  0x100

/* Register RF_20695_PMU_OVR1 */
#define RF0_20695_PMU_OVR1(rev)                               (0x7b | JTAG_20695_CR0)
#define RF_20695_PMU_OVR1_ovr_wlpmu_LDO2P2_pu_SHIFT(rev)      5
#define RF_20695_PMU_OVR1_ovr_wlpmu_LDO2P2_pu_MASK(rev)       0x20
#define RF_20695_PMU_OVR1_ovr_wlpmu_ldo1p65_pu_SHIFT(rev)     10
#define RF_20695_PMU_OVR1_ovr_wlpmu_ldo1p65_pu_MASK(rev)      0x400
#define RF_20695_PMU_OVR1_ovr_wlpmu_txldo_pu_SHIFT(rev)       7
#define RF_20695_PMU_OVR1_ovr_wlpmu_txldo_pu_MASK(rev)        0x80
#define RF_20695_PMU_OVR1_ovr_vref_select_SHIFT(rev)          11
#define RF_20695_PMU_OVR1_ovr_vref_select_MASK(rev)           0x800
#define RF_20695_PMU_OVR1_ovr_ldo1p65_refadj_cbuck_SHIFT(rev) 2
#define RF_20695_PMU_OVR1_ovr_ldo1p65_refadj_cbuck_MASK(rev)  0x4
#define RF_20695_PMU_OVR1_ovr_wlpmu_afeldo_pu_SHIFT(rev)      6
#define RF_20695_PMU_OVR1_ovr_wlpmu_afeldo_pu_MASK(rev)       0x40
#define RF_20695_PMU_OVR1_ovr_wlpmu_logenldo_pu_SHIFT(rev)    8
#define RF_20695_PMU_OVR1_ovr_wlpmu_logenldo_pu_MASK(rev)     0x100
#define RF_20695_PMU_OVR1_ovr_wlpmu_refadj_cbuck_SHIFT(rev)   3
#define RF_20695_PMU_OVR1_ovr_wlpmu_refadj_cbuck_MASK(rev)    0x8
#define RF_20695_PMU_OVR1_ovr_wlpmu_en_SHIFT(rev)             4
#define RF_20695_PMU_OVR1_ovr_wlpmu_en_MASK(rev)              0x10

/* Register RF_20695_IQCAL_CFG1 */
#define RF0_20695_IQCAL_CFG1(rev)                           (0x7c | JTAG_20695_CR0)
#define RF_20695_IQCAL_CFG1_iqcal_sel_sw_SHIFT(rev)         4
#define RF_20695_IQCAL_CFG1_iqcal_sel_sw_MASK(rev)          0xf0
#define RF_20695_IQCAL_CFG1_iqcal_tssi_GPIO_ctrl_SHIFT(rev) 8
#define RF_20695_IQCAL_CFG1_iqcal_tssi_GPIO_ctrl_MASK(rev)  0x300
#define RF_20695_IQCAL_CFG1_iqcal_PU_tssi_SHIFT(rev)        0
#define RF_20695_IQCAL_CFG1_iqcal_PU_tssi_MASK(rev)         0x1
#define RF_20695_IQCAL_CFG1_iqcal_sel_ext_tssi_SHIFT(rev)   2
#define RF_20695_IQCAL_CFG1_iqcal_sel_ext_tssi_MASK(rev)    0x4
#define RF_20695_IQCAL_CFG1_iqcal_PU_iqcal_SHIFT(rev)       1
#define RF_20695_IQCAL_CFG1_iqcal_PU_iqcal_MASK(rev)        0x2

/* Register RF_20695_IQCAL_CFG2 */
#define RF0_20695_IQCAL_CFG2(rev)                           (0x7d | JTAG_20695_CR0)
#define RF_20695_IQCAL_CFG2_iqcal_sel_nbw_iqcal_SHIFT(rev)  1
#define RF_20695_IQCAL_CFG2_iqcal_sel_nbw_iqcal_MASK(rev)   0x2
#define RF_20695_IQCAL_CFG2_iqcal_hg_iqcal_SHIFT(rev)       0
#define RF_20695_IQCAL_CFG2_iqcal_hg_iqcal_MASK(rev)        0x1
#define RF_20695_IQCAL_CFG2_iqcal_iq_cm_center_SHIFT(rev)   4
#define RF_20695_IQCAL_CFG2_iqcal_iq_cm_center_MASK(rev)    0xf0
#define RF_20695_IQCAL_CFG2_iqcal_tssi_cm_center_SHIFT(rev) 8
#define RF_20695_IQCAL_CFG2_iqcal_tssi_cm_center_MASK(rev)  0x300

/* Register RF_20695_IQCAL_CFG3 */
#define RF0_20695_IQCAL_CFG3(rev)                 (0x7e | JTAG_20695_CR0)
#define RF_20695_IQCAL_CFG3_iqcal_hpc_SHIFT(rev)  0
#define RF_20695_IQCAL_CFG3_iqcal_hpc_MASK(rev)   0x7
#define RF_20695_IQCAL_CFG3_iqcal_gvar_SHIFT(rev) 4
#define RF_20695_IQCAL_CFG3_iqcal_gvar_MASK(rev)  0x70

/* Register RF_20695_IQCAL_IDAC */
#define RF0_20695_IQCAL_IDAC(rev)                      (0x7f | JTAG_20695_CR0)
#define RF_20695_IQCAL_IDAC_iqcal_tssi_bias_SHIFT(rev) 0
#define RF_20695_IQCAL_IDAC_iqcal_tssi_bias_MASK(rev)  0xf
#define RF_20695_IQCAL_IDAC_iqcal_idac_SHIFT(rev)      4
#define RF_20695_IQCAL_IDAC_iqcal_idac_MASK(rev)       0x3ff0

/* Register RF_20695_IQCAL_CFG4 */
#define RF0_20695_IQCAL_CFG4(rev)                            (0x80 | JTAG_20695_CR0)
#define RF_20695_IQCAL_CFG4_loopback_gpaio_out_pu_SHIFT(rev) 10
#define RF_20695_IQCAL_CFG4_loopback_gpaio_out_pu_MASK(rev)  0x400
#define RF_20695_IQCAL_CFG4_loopback_biasadj_SHIFT(rev)      6
#define RF_20695_IQCAL_CFG4_loopback_biasadj_MASK(rev)       0x3c0
#define RF_20695_IQCAL_CFG4_muxsel_SHIFT(rev)                2
#define RF_20695_IQCAL_CFG4_muxsel_MASK(rev)                 0x3c

/* Register RF_20695_IQCAL_CFG5 */
#define RF0_20695_IQCAL_CFG5(rev)                       (0x81 | JTAG_20695_CR0)
#define RF_20695_IQCAL_CFG5_loopback_bias_pu_SHIFT(rev) 2
#define RF_20695_IQCAL_CFG5_loopback_bias_pu_MASK(rev)  0x4

/* Register RF_20695_IQCAL_OVR1 */
#define RF0_20695_IQCAL_OVR1(rev)                                 (0x82 | JTAG_20695_CR0)
#define RF_20695_IQCAL_OVR1_ovr_iqcal_PU_iqcal_SHIFT(rev)         1
#define RF_20695_IQCAL_OVR1_ovr_iqcal_PU_iqcal_MASK(rev)          0x2
#define RF_20695_IQCAL_OVR1_ovr_iqcal_PU_tssi_SHIFT(rev)          0
#define RF_20695_IQCAL_OVR1_ovr_iqcal_PU_tssi_MASK(rev)           0x1
#define RF_20695_IQCAL_OVR1_ovr_iqcal_PU_loopback_bias_SHIFT(rev) 3
#define RF_20695_IQCAL_OVR1_ovr_iqcal_PU_loopback_bias_MASK(rev)  0x8

/* Register RF_20695_LNA2G_REG1 */
#define RF0_20695_LNA2G_REG1(rev)                              (0x83 | JTAG_20695_CR0)
#define RF_20695_LNA2G_REG1_lna2g_lna_low_ct_SHIFT(rev)        14
#define RF_20695_LNA2G_REG1_lna2g_lna_low_ct_MASK(rev)         0x4000
#define RF_20695_LNA2G_REG1_lna2g_lna1_gain_SHIFT(rev)         9
#define RF_20695_LNA2G_REG1_lna2g_lna1_gain_MASK(rev)          0xe00
#define RF_20695_LNA2G_REG1_lna2g_lna1_freq_tune_SHIFT(rev)    5
#define RF_20695_LNA2G_REG1_lna2g_lna1_freq_tune_MASK(rev)     0x1e0
#define RF_20695_LNA2G_REG1_lna2g_lna1_bypass_SHIFT(rev)       4
#define RF_20695_LNA2G_REG1_lna2g_lna1_bypass_MASK(rev)        0x10
#define RF_20695_LNA2G_REG1_lna2g_lna1_out_short_pu_SHIFT(rev) 12
#define RF_20695_LNA2G_REG1_lna2g_lna1_out_short_pu_MASK(rev)  0x1000
#define RF_20695_LNA2G_REG1_lna2g_tr_rx_en_SHIFT(rev)          15
#define RF_20695_LNA2G_REG1_lna2g_tr_rx_en_MASK(rev)           0x8000
#define RF_20695_LNA2G_REG1_lna2g_lna1_Rout_SHIFT(rev)         0
#define RF_20695_LNA2G_REG1_lna2g_lna1_Rout_MASK(rev)          0xf
#define RF_20695_LNA2G_REG1_lna2g_lna1_pu_SHIFT(rev)           13
#define RF_20695_LNA2G_REG1_lna2g_lna1_pu_MASK(rev)            0x2000

/* Register RF_20695_LNA2G_REG2 */
#define RF0_20695_LNA2G_REG2(rev)                           (0x84 | JTAG_20695_CR0)
#define RF_20695_LNA2G_REG2_lna2g_epapd_en_SHIFT(rev)       6
#define RF_20695_LNA2G_REG2_lna2g_epapd_en_MASK(rev)        0x40
#define RF_20695_LNA2G_REG2_lna2g_epapd_attn_SHIFT(rev)     2
#define RF_20695_LNA2G_REG2_lna2g_epapd_attn_MASK(rev)      0x3c
#define RF_20695_LNA2G_REG2_lna2g_lna1_Cgs_size_SHIFT(rev)  7
#define RF_20695_LNA2G_REG2_lna2g_lna1_Cgs_size_MASK(rev)   0x180
#define RF_20695_LNA2G_REG2_lna2g_bias_reset_SHIFT(rev)     1
#define RF_20695_LNA2G_REG2_lna2g_bias_reset_MASK(rev)      0x2
#define RF_20695_LNA2G_REG2_lna2g_auxpath_en_SHIFT(rev)     0
#define RF_20695_LNA2G_REG2_lna2g_auxpath_en_MASK(rev)      0x1
#define RF_20695_LNA2G_REG2_lna2g_lna1_bias_idac_SHIFT(rev) 9
#define RF_20695_LNA2G_REG2_lna2g_lna1_bias_idac_MASK(rev)  0x1e00
#define RF_20695_LNA2G_REG2_lna2g_lna1_bias_ptat_SHIFT(rev) 13
#define RF_20695_LNA2G_REG2_lna2g_lna1_bias_ptat_MASK(rev)  0xe000

/* Register RF_20695_LNA2G_REG3 */
#define RF0_20695_LNA2G_REG3(rev)                                      (0x85 | JTAG_20695_CR0)
#define RF_20695_LNA2G_REG3_rx2g_wrssi1_drive_strength_SHIFT(rev)      6
#define RF_20695_LNA2G_REG3_rx2g_wrssi1_drive_strength_MASK(rev)       0x40
#define RF_20695_LNA2G_REG3_lna2g_dig_wrssi0_pu_SHIFT(rev)             1
#define RF_20695_LNA2G_REG3_lna2g_dig_wrssi0_pu_MASK(rev)              0x2
#define RF_20695_LNA2G_REG3_rx2g_wrssi1_threshold_SHIFT(rev)           8
#define RF_20695_LNA2G_REG3_rx2g_wrssi1_threshold_MASK(rev)            0xf00
#define RF_20695_LNA2G_REG3_rx2g_wrssi1_pu_SHIFT(rev)                  7
#define RF_20695_LNA2G_REG3_rx2g_wrssi1_pu_MASK(rev)                   0x80
#define RF_20695_LNA2G_REG3_lna2g_lna1_bias_pu_SHIFT(rev)              12
#define RF_20695_LNA2G_REG3_lna2g_lna1_bias_pu_MASK(rev)               0x1000
#define RF_20695_LNA2G_REG3_lna2g_dig_wrssi0_drive_strength_SHIFT(rev) 0
#define RF_20695_LNA2G_REG3_lna2g_dig_wrssi0_drive_strength_MASK(rev)  0x1
#define RF_20695_LNA2G_REG3_lna2g_dig_wrssi0_threshold_SHIFT(rev)      2
#define RF_20695_LNA2G_REG3_lna2g_dig_wrssi0_threshold_MASK(rev)       0x3c

/* Register RF_20695_RX2G_REG1 */
#define RF0_20695_RX2G_REG1(rev)                          (0x86 | JTAG_20695_CR0)
#define RF_20695_RX2G_REG1_rx2g_iloopback_en_SHIFT(rev)   3
#define RF_20695_RX2G_REG1_rx2g_iloopback_en_MASK(rev)    0x8
#define RF_20695_RX2G_REG1_rx2g_spare7to0_SHIFT(rev)      8
#define RF_20695_RX2G_REG1_rx2g_spare7to0_MASK(rev)       0xff00
#define RF_20695_RX2G_REG1_rx2g_iloopback_attn_SHIFT(rev) 1
#define RF_20695_RX2G_REG1_rx2g_iloopback_attn_MASK(rev)  0x6
#define RF_20695_RX2G_REG1_BT_sLNA2_cmfb_en_SHIFT(rev)    9
#define RF_20695_RX2G_REG1_BT_sLNA2_cmfb_en_MASK(rev)     0x200
#define RF_20695_RX2G_REG1_rx2g_spare7to2_SHIFT(rev)      10
#define RF_20695_RX2G_REG1_rx2g_spare7to2_MASK(rev)       0xfc00
#define RF_20695_RX2G_REG1_rx2g_spare0_SHIFT(rev)         8
#define RF_20695_RX2G_REG1_rx2g_spare0_MASK(rev)          0x100

/* Register RF_20695_RX2G_REG2 */
#define RF0_20695_RX2G_REG2(rev)                           (0x87 | JTAG_20695_CR0)
#define RF_20695_RX2G_REG2_rx2g_gm_idac_pmos_ds_SHIFT(rev) 8
#define RF_20695_RX2G_REG2_rx2g_gm_idac_pmos_ds_MASK(rev)  0xf00
#define RF_20695_RX2G_REG2_rx2g_gm_idac_nmos_ds_SHIFT(rev) 4
#define RF_20695_RX2G_REG2_rx2g_gm_idac_nmos_ds_MASK(rev)  0xf0
#define RF_20695_RX2G_REG2_rx2g_gm_pu_pulse_SHIFT(rev)     15
#define RF_20695_RX2G_REG2_rx2g_gm_pu_pulse_MASK(rev)      0x8000
#define RF_20695_RX2G_REG2_rx2g_gm_idac_main_SHIFT(rev)    0
#define RF_20695_RX2G_REG2_rx2g_gm_idac_main_MASK(rev)     0xf
#define RF_20695_RX2G_REG2_rx2g_gm_ptat_SHIFT(rev)         12
#define RF_20695_RX2G_REG2_rx2g_gm_ptat_MASK(rev)          0x7000

/* Register RF_20695_RX2G_REG3 */
#define RF0_20695_RX2G_REG3(rev)                                (0x88 | JTAG_20695_CR0)
#define RF_20695_RX2G_REG3_rx2g_gm_gain_SHIFT(rev)              14
#define RF_20695_RX2G_REG3_rx2g_gm_gain_MASK(rev)               0xc000
#define RF_20695_RX2G_REG3_rx2g_gm_en_SHIFT(rev)                13
#define RF_20695_RX2G_REG3_rx2g_gm_en_MASK(rev)                 0x2000
#define RF_20695_RX2G_REG3_rx2g_gm_loopback_mainpath_SHIFT(rev) 8
#define RF_20695_RX2G_REG3_rx2g_gm_loopback_mainpath_MASK(rev)  0x100
#define RF_20695_RX2G_REG3_rx2g_gm_ds_en_SHIFT(rev)             12
#define RF_20695_RX2G_REG3_rx2g_gm_ds_en_MASK(rev)              0x1000
#define RF_20695_RX2G_REG3_rx2g_gm_loopback_gain_SHIFT(rev)     6
#define RF_20695_RX2G_REG3_rx2g_gm_loopback_gain_MASK(rev)      0xc0
#define RF_20695_RX2G_REG3_rx2g_gm_loopback_en_SHIFT(rev)       5
#define RF_20695_RX2G_REG3_rx2g_gm_loopback_en_MASK(rev)        0x20
#define RF_20695_RX2G_REG3_rx2g_gm_bias_en_SHIFT(rev)           4
#define RF_20695_RX2G_REG3_rx2g_gm_bias_en_MASK(rev)            0x10
#define RF_20695_RX2G_REG3_rx2g_gm_crosscore_en_SHIFT(rev)      9
#define RF_20695_RX2G_REG3_rx2g_gm_crosscore_en_MASK(rev)       0x200
#define RF_20695_RX2G_REG3_rx2g_gm_crosscore_gain_SHIFT(rev)    10
#define RF_20695_RX2G_REG3_rx2g_gm_crosscore_gain_MASK(rev)     0xc00

/* Register RF_20695_RX2G_REG4 */
#define RF0_20695_RX2G_REG4(rev)                    (0x89 | JTAG_20695_CR0)
#define RF_20695_RX2G_REG4_rx2g_ldo_byp_SHIFT(rev)  0
#define RF_20695_RX2G_REG4_rx2g_ldo_byp_MASK(rev)   0x1
#define RF_20695_RX2G_REG4_rx_ldo_out_en_SHIFT(rev) 6
#define RF_20695_RX2G_REG4_rx_ldo_out_en_MASK(rev)  0x40
#define RF_20695_RX2G_REG4_rx2g_ldo_pu_SHIFT(rev)   1
#define RF_20695_RX2G_REG4_rx2g_ldo_pu_MASK(rev)    0x2
#define RF_20695_RX2G_REG4_rx2g_ldo_adj_SHIFT(rev)  2
#define RF_20695_RX2G_REG4_rx2g_ldo_adj_MASK(rev)   0x1c
#define RF_20695_RX2G_REG4_rx_ldo_out_5g_SHIFT(rev) 5
#define RF_20695_RX2G_REG4_rx_ldo_out_5g_MASK(rev)  0x20

/* Register RF_20695_RX2G_REG5 */
#define RF0_20695_RX2G_REG5(rev)                          (0x8a | JTAG_20695_CR0)
#define RF_20695_RX2G_REG5_rx2g_wrssi0_high_pu_SHIFT(rev) 8
#define RF_20695_RX2G_REG5_rx2g_wrssi0_high_pu_MASK(rev)  0x100
#define RF_20695_RX2G_REG5_rx2g_wrssi1_mid_pu_SHIFT(rev)  10
#define RF_20695_RX2G_REG5_rx2g_wrssi1_mid_pu_MASK(rev)   0x400
#define RF_20695_RX2G_REG5_rx2g_wrssi0_mid_pu_SHIFT(rev)  7
#define RF_20695_RX2G_REG5_rx2g_wrssi0_mid_pu_MASK(rev)   0x80
#define RF_20695_RX2G_REG5_rx2g_wrssi1_low_pu_SHIFT(rev)  9
#define RF_20695_RX2G_REG5_rx2g_wrssi1_low_pu_MASK(rev)   0x200
#define RF_20695_RX2G_REG5_rx2g_wrssi0_low_pu_SHIFT(rev)  6
#define RF_20695_RX2G_REG5_rx2g_wrssi0_low_pu_MASK(rev)   0x40
#define RF_20695_RX2G_REG5_rx2g_wrssi1_high_pu_SHIFT(rev) 11
#define RF_20695_RX2G_REG5_rx2g_wrssi1_high_pu_MASK(rev)  0x800

/* Register RF_20695_RX2G_CFG1_OVR */
#define RF0_20695_RX2G_CFG1_OVR(rev)                             (0x8b | JTAG_20695_CR0)
#define RF_20695_RX2G_CFG1_OVR_ovr_lna2g_nap_SHIFT(rev)          3
#define RF_20695_RX2G_CFG1_OVR_ovr_lna2g_nap_MASK(rev)           0x8
#define RF_20695_RX2G_CFG1_OVR_ovr_rx2g_dig_wrssi1_pu_SHIFT(rev) 1
#define RF_20695_RX2G_CFG1_OVR_ovr_rx2g_dig_wrssi1_pu_MASK(rev)  0x2
#define RF_20695_RX2G_CFG1_OVR_ovr_rx2g_gm_gain_SHIFT(rev)       7
#define RF_20695_RX2G_CFG1_OVR_ovr_rx2g_gm_gain_MASK(rev)        0x80
#define RF_20695_RX2G_CFG1_OVR_ovr_rx2g_dig_wrssi0_pu_SHIFT(rev) 0
#define RF_20695_RX2G_CFG1_OVR_ovr_rx2g_dig_wrssi0_pu_MASK(rev)  0x1
#define RF_20695_RX2G_CFG1_OVR_ovr_rx2g_gm_en_SHIFT(rev)         2
#define RF_20695_RX2G_CFG1_OVR_ovr_rx2g_gm_en_MASK(rev)          0x4

/* Register RF_20695_RX2G_CFG2_OVR */
#define RF0_20695_RX2G_CFG2_OVR(rev)                                  (0x8c | JTAG_20695_CR0)
#define RF_20695_RX2G_CFG2_OVR_ovr_lna2g_lna1_pu_SHIFT(rev)           0
#define RF_20695_RX2G_CFG2_OVR_ovr_lna2g_lna1_pu_MASK(rev)            0x1
#define RF_20695_RX2G_CFG2_OVR_ovr_rx2g_gm_ds_en_SHIFT(rev)           6
#define RF_20695_RX2G_CFG2_OVR_ovr_rx2g_gm_ds_en_MASK(rev)            0x40
#define RF_20695_RX2G_CFG2_OVR_ovr_lna2g_lna1_gain_SHIFT(rev)         8
#define RF_20695_RX2G_CFG2_OVR_ovr_lna2g_lna1_gain_MASK(rev)          0x100
#define RF_20695_RX2G_CFG2_OVR_ovr_lna2g_bias_reset_SHIFT(rev)        3
#define RF_20695_RX2G_CFG2_OVR_ovr_lna2g_bias_reset_MASK(rev)         0x8
#define RF_20695_RX2G_CFG2_OVR_ovr_lna2g_lna1_bypass_SHIFT(rev)       4
#define RF_20695_RX2G_CFG2_OVR_ovr_lna2g_lna1_bypass_MASK(rev)        0x10
#define RF_20695_RX2G_CFG2_OVR_ovr_lna2g_lna1_Rout_SHIFT(rev)         7
#define RF_20695_RX2G_CFG2_OVR_ovr_lna2g_lna1_Rout_MASK(rev)          0x80
#define RF_20695_RX2G_CFG2_OVR_ovr_rx2g_ldo_pu_SHIFT(rev)             9
#define RF_20695_RX2G_CFG2_OVR_ovr_rx2g_ldo_pu_MASK(rev)              0x200
#define RF_20695_RX2G_CFG2_OVR_ovr_lna2g_lna_low_ct_SHIFT(rev)        5
#define RF_20695_RX2G_CFG2_OVR_ovr_lna2g_lna_low_ct_MASK(rev)         0x20
#define RF_20695_RX2G_CFG2_OVR_ovr_lna2g_tr_rx_en_SHIFT(rev)          2
#define RF_20695_RX2G_CFG2_OVR_ovr_lna2g_tr_rx_en_MASK(rev)           0x4
#define RF_20695_RX2G_CFG2_OVR_ovr_lna2g_lna1_out_short_pu_SHIFT(rev) 1
#define RF_20695_RX2G_CFG2_OVR_ovr_lna2g_lna1_out_short_pu_MASK(rev)  0x2

/* Register RF_20695_RX5G_REG1 */
#define RF0_20695_RX5G_REG1(rev)                         (0x8d | JTAG_20695_CR0)
#define RF_20695_RX5G_REG1_rx5g_lna_bypass_SHIFT(rev)    0
#define RF_20695_RX5G_REG1_rx5g_lna_bypass_MASK(rev)     0x1
#define RF_20695_RX5G_REG1_rx5g_lna_pu_pulse_SHIFT(rev)  6
#define RF_20695_RX5G_REG1_rx5g_lna_pu_pulse_MASK(rev)   0x40
#define RF_20695_RX5G_REG1_rx5g_lna_gc_SHIFT(rev)        1
#define RF_20695_RX5G_REG1_rx5g_lna_gc_MASK(rev)         0xe
#define RF_20695_RX5G_REG1_rx5g_lna_pu_SHIFT(rev)        5
#define RF_20695_RX5G_REG1_rx5g_lna_pu_MASK(rev)         0x20
#define RF_20695_RX5G_REG1_rx5g_lna_tune_SHIFT(rev)      12
#define RF_20695_RX5G_REG1_rx5g_lna_tune_MASK(rev)       0xf000
#define RF_20695_RX5G_REG1_rx5g_lna_tr_rx_en_SHIFT(rev)  11
#define RF_20695_RX5G_REG1_rx5g_lna_tr_rx_en_MASK(rev)   0x800
#define RF_20695_RX5G_REG1_rx5g_lna_out_short_SHIFT(rev) 4
#define RF_20695_RX5G_REG1_rx5g_lna_out_short_MASK(rev)  0x10
#define RF_20695_RX5G_REG1_rx5g_lna_rout_SHIFT(rev)      7
#define RF_20695_RX5G_REG1_rx5g_lna_rout_MASK(rev)       0x780

/* Register RF_20695_RX5G_REG2 */
#define RF0_20695_RX5G_REG2(rev)                                (0x8e | JTAG_20695_CR0)
#define RF_20695_RX5G_REG2_rx5g_lna_cc_SHIFT(rev)               4
#define RF_20695_RX5G_REG2_rx5g_lna_cc_MASK(rev)                0xf0
#define RF_20695_RX5G_REG2_rx5g_lna_epapd_en_SHIFT(rev)         12
#define RF_20695_RX5G_REG2_rx5g_lna_epapd_en_MASK(rev)          0x1000
#define RF_20695_RX5G_REG2_rx5g_lna_ibias_ptat_slope_SHIFT(rev) 13
#define RF_20695_RX5G_REG2_rx5g_lna_ibias_ptat_slope_MASK(rev)  0xe000
#define RF_20695_RX5G_REG2_lna5g_auxpath_en_SHIFT(rev)          3
#define RF_20695_RX5G_REG2_lna5g_auxpath_en_MASK(rev)           0x8
#define RF_20695_RX5G_REG2_rx5g_lna_epapd_attn_SHIFT(rev)       8
#define RF_20695_RX5G_REG2_rx5g_lna_epapd_attn_MASK(rev)        0xf00

/* Register RF_20695_RX5G_WRSSI0 */
#define RF0_20695_RX5G_WRSSI0(rev)                                 (0x8f | JTAG_20695_CR0)
#define RF_20695_RX5G_WRSSI0_rx5g_wrssi0_drive_strength_SHIFT(rev) 5
#define RF_20695_RX5G_WRSSI0_rx5g_wrssi0_drive_strength_MASK(rev)  0x20
#define RF_20695_RX5G_WRSSI0_rx5g_wrssi0_pu_SHIFT(rev)             6
#define RF_20695_RX5G_WRSSI0_rx5g_wrssi0_pu_MASK(rev)              0x40
#define RF_20695_RX5G_WRSSI0_rx5g_wrssi0_threshold_SHIFT(rev)      7
#define RF_20695_RX5G_WRSSI0_rx5g_wrssi0_threshold_MASK(rev)       0x780

/* Register RF_20695_RX5G_WRSSI1 */
#define RF0_20695_RX5G_WRSSI1(rev)                                (0x90 | JTAG_20695_CR0)
#define RF_20695_RX5G_WRSSI1_rx5g_wrssi_threshold_SHIFT(rev)      7
#define RF_20695_RX5G_WRSSI1_rx5g_wrssi_threshold_MASK(rev)       0x780
#define RF_20695_RX5G_WRSSI1_rx5g_wrssi_drive_strength_SHIFT(rev) 5
#define RF_20695_RX5G_WRSSI1_rx5g_wrssi_drive_strength_MASK(rev)  0x20
#define RF_20695_RX5G_WRSSI1_rx5g_wrssi_enable_SHIFT(rev)         6
#define RF_20695_RX5G_WRSSI1_rx5g_wrssi_enable_MASK(rev)          0x40

/* Register RF_20695_RX5G_REG4 */
#define RF0_20695_RX5G_REG4(rev)                                   (0x91 | JTAG_20695_CR0)
#define RF_20695_RX5G_REG4_rx5g_lna_pu_bias_SHIFT(rev)             0
#define RF_20695_RX5G_REG4_rx5g_lna_pu_bias_MASK(rev)              0x1
#define RF_20695_RX5G_REG4_rx5g_gm_ibias_ptat_slope_SHIFT(rev)     9
#define RF_20695_RX5G_REG4_rx5g_gm_ibias_ptat_slope_MASK(rev)      0xe00
#define RF_20695_RX5G_REG4_rx5g_gm_pu_bias_SHIFT(rev)              15
#define RF_20695_RX5G_REG4_rx5g_gm_pu_bias_MASK(rev)               0x8000
#define RF_20695_RX5G_REG4_rx5g_coup_loopback_attn_SHIFT(rev)      1
#define RF_20695_RX5G_REG4_rx5g_coup_loopback_attn_MASK(rev)       0x6
#define RF_20695_RX5G_REG4_rx5g_gm_cc_SHIFT(rev)                   4
#define RF_20695_RX5G_REG4_rx5g_gm_cc_MASK(rev)                    0x1f0
#define RF_20695_RX5G_REG4_rx5g_coup_loopback_en_SHIFT(rev)        3
#define RF_20695_RX5G_REG4_rx5g_coup_loopback_en_MASK(rev)         0x8
#define RF_20695_RX5G_REG4_rx5g_gm_pu_SHIFT(rev)                   14
#define RF_20695_RX5G_REG4_rx5g_gm_pu_MASK(rev)                    0x4000
#define RF_20695_RX5G_REG4_rx5g_gm_loopback_en_mainpath_SHIFT(rev) 13
#define RF_20695_RX5G_REG4_rx5g_gm_loopback_en_mainpath_MASK(rev)  0x2000
#define RF_20695_RX5G_REG4_rx5g_gm_loopback_en_auxpath_SHIFT(rev)  12
#define RF_20695_RX5G_REG4_rx5g_gm_loopback_en_auxpath_MASK(rev)   0x1000

/* Register RF_20695_RX5G_REG5 */
#define RF0_20695_RX5G_REG5(rev)                       (0x92 | JTAG_20695_CR0)
#define RF_20695_RX5G_REG5_rx5g_gm_pu_pulse_SHIFT(rev) 0
#define RF_20695_RX5G_REG5_rx5g_gm_pu_pulse_MASK(rev)  0x1
#define RF_20695_RX5G_REG5_rx5g_ldo_pu_SHIFT(rev)      4
#define RF_20695_RX5G_REG5_rx5g_ldo_pu_MASK(rev)       0x10
#define RF_20695_RX5G_REG5_rx5g_ldo_adj_SHIFT(rev)     5
#define RF_20695_RX5G_REG5_rx5g_ldo_adj_MASK(rev)      0xe0
#define RF_20695_RX5G_REG5_rx5g_gm_gc_SHIFT(rev)       1
#define RF_20695_RX5G_REG5_rx5g_gm_gc_MASK(rev)        0x6
#define RF_20695_RX5G_REG5_rx5g_ldo_byp_SHIFT(rev)     3
#define RF_20695_RX5G_REG5_rx5g_ldo_byp_MASK(rev)      0x8

/* Register RF_20695_RX5G_REG6 */
#define RF0_20695_RX5G_REG6(rev)                 (0x93 | JTAG_20695_CR0)
#define RF_20695_RX5G_REG6_rx5g_spare_SHIFT(rev) 0
#define RF_20695_RX5G_REG6_rx5g_spare_MASK(rev)  0xff

/* Register RF_20695_RX5G_WRSSI */
#define RF0_20695_RX5G_WRSSI(rev)                          (0x94 | JTAG_20695_CR0)
#define RF_20695_RX5G_WRSSI_rx5g_wrssi1_high_pu_SHIFT(rev) 9
#define RF_20695_RX5G_WRSSI_rx5g_wrssi1_high_pu_MASK(rev)  0x200
#define RF_20695_RX5G_WRSSI_rx5g_wrssi1_low_pu_SHIFT(rev)  7
#define RF_20695_RX5G_WRSSI_rx5g_wrssi1_low_pu_MASK(rev)   0x80
#define RF_20695_RX5G_WRSSI_rx5g_wrssi0_high_pu_SHIFT(rev) 6
#define RF_20695_RX5G_WRSSI_rx5g_wrssi0_high_pu_MASK(rev)  0x40
#define RF_20695_RX5G_WRSSI_rx5g_wrssi0_low_pu_SHIFT(rev)  4
#define RF_20695_RX5G_WRSSI_rx5g_wrssi0_low_pu_MASK(rev)   0x10
#define RF_20695_RX5G_WRSSI_rx5g_wrssi1_mid_pu_SHIFT(rev)  8
#define RF_20695_RX5G_WRSSI_rx5g_wrssi1_mid_pu_MASK(rev)   0x100
#define RF_20695_RX5G_WRSSI_rx5g_wrssi0_mid_pu_SHIFT(rev)  5
#define RF_20695_RX5G_WRSSI_rx5g_wrssi0_mid_pu_MASK(rev)   0x20

/* Register RF_20695_RX5G_CFG1_OVR */
#define RF0_20695_RX5G_CFG1_OVR(rev)                           (0x95 | JTAG_20695_CR0)
#define RF_20695_RX5G_CFG1_OVR_ovr_rx5g_wrssi0_pu_SHIFT(rev)   0
#define RF_20695_RX5G_CFG1_OVR_ovr_rx5g_wrssi0_pu_MASK(rev)    0x1
#define RF_20695_RX5G_CFG1_OVR_ovr_rx5g_gm_pu_pulse_SHIFT(rev) 8
#define RF_20695_RX5G_CFG1_OVR_ovr_rx5g_gm_pu_pulse_MASK(rev)  0x100
#define RF_20695_RX5G_CFG1_OVR_ovr_rx5g_gm_pu_SHIFT(rev)       2
#define RF_20695_RX5G_CFG1_OVR_ovr_rx5g_gm_pu_MASK(rev)        0x4
#define RF_20695_RX5G_CFG1_OVR_ovr_rx5g_gm_pu_bias_SHIFT(rev)  7
#define RF_20695_RX5G_CFG1_OVR_ovr_rx5g_gm_pu_bias_MASK(rev)   0x80
#define RF_20695_RX5G_CFG1_OVR_ovr_rx5g_lna_pu_bias_SHIFT(rev) 3
#define RF_20695_RX5G_CFG1_OVR_ovr_rx5g_lna_pu_bias_MASK(rev)  0x8
#define RF_20695_RX5G_CFG1_OVR_ovr_rx5g_wrssi1_pu_SHIFT(rev)   1
#define RF_20695_RX5G_CFG1_OVR_ovr_rx5g_wrssi1_pu_MASK(rev)    0x2

/* Register RF_20695_RX5G_CFG2_OVR */
#define RF0_20695_RX5G_CFG2_OVR(rev)                              (0x96 | JTAG_20695_CR0)
#define RF_20695_RX5G_CFG2_OVR_ovr_rx5g_lna_out_short_SHIFT(rev)  1
#define RF_20695_RX5G_CFG2_OVR_ovr_rx5g_lna_out_short_MASK(rev)   0x2
#define RF_20695_RX5G_CFG2_OVR_ovr_rx5g_gm_gc_SHIFT(rev)          9
#define RF_20695_RX5G_CFG2_OVR_ovr_rx5g_gm_gc_MASK(rev)           0x200
#define RF_20695_RX5G_CFG2_OVR_ovr_rx5g_lna_tr_rx_en_SHIFT(rev)   2
#define RF_20695_RX5G_CFG2_OVR_ovr_rx5g_lna_tr_rx_en_MASK(rev)    0x4
#define RF_20695_RX5G_CFG2_OVR_ovr_rx5g_ldo_pu_SHIFT(rev)         8
#define RF_20695_RX5G_CFG2_OVR_ovr_rx5g_ldo_pu_MASK(rev)          0x100
#define RF_20695_RX5G_CFG2_OVR_ovr_rx5g_lna_gc_SHIFT(rev)         7
#define RF_20695_RX5G_CFG2_OVR_ovr_rx5g_lna_gc_MASK(rev)          0x80
#define RF_20695_RX5G_CFG2_OVR_ovr_rx5g_lna_pu_SHIFT(rev)         0
#define RF_20695_RX5G_CFG2_OVR_ovr_rx5g_lna_pu_MASK(rev)          0x1
#define RF_20695_RX5G_CFG2_OVR_ovr_rxrf5g_lna_pu_pulse_SHIFT(rev) 3
#define RF_20695_RX5G_CFG2_OVR_ovr_rxrf5g_lna_pu_pulse_MASK(rev)  0x8
#define RF_20695_RX5G_CFG2_OVR_ovr_rx5g_lna_rout_SHIFT(rev)       6
#define RF_20695_RX5G_CFG2_OVR_ovr_rx5g_lna_rout_MASK(rev)        0x40
#define RF_20695_RX5G_CFG2_OVR_ovr_rx5g_lna_bypass_SHIFT(rev)     4
#define RF_20695_RX5G_CFG2_OVR_ovr_rx5g_lna_bypass_MASK(rev)      0x10

/* Register RF_20695_TIA_REG1 */
#define RF0_20695_TIA_REG1(rev)              (0x97 | JTAG_20695_CR0)
#define RF_20695_TIA_REG1_tia_g11_SHIFT(rev) 0
#define RF_20695_TIA_REG1_tia_g11_MASK(rev)  0x1fff

/* Register RF_20695_TIA_REG2 */
#define RF0_20695_TIA_REG2(rev)              (0x98 | JTAG_20695_CR0)
#define RF_20695_TIA_REG2_tia_g12_SHIFT(rev) 0
#define RF_20695_TIA_REG2_tia_g12_MASK(rev)  0x1fff

/* Register RF_20695_TIA_REG3 */
#define RF0_20695_TIA_REG3(rev)              (0x99 | JTAG_20695_CR0)
#define RF_20695_TIA_REG3_tia_g21_SHIFT(rev) 0
#define RF_20695_TIA_REG3_tia_g21_MASK(rev)  0x1fff

/* Register RF_20695_TIA_REG4 */
#define RF0_20695_TIA_REG4(rev)              (0x9a | JTAG_20695_CR0)
#define RF_20695_TIA_REG4_tia_g22_SHIFT(rev) 0
#define RF_20695_TIA_REG4_tia_g22_MASK(rev)  0x1fff

/* Register RF_20695_TIA_REG9 */
#define RF0_20695_TIA_REG9(rev)              (0x9b | JTAG_20695_CR0)
#define RF_20695_TIA_REG9_tia_c42_SHIFT(rev) 0
#define RF_20695_TIA_REG9_tia_c42_MASK(rev)  0x1f

/* Register RF_20695_TIA_REG10 */
#define RF0_20695_TIA_REG10(rev)              (0x9c | JTAG_20695_CR0)
#define RF_20695_TIA_REG10_tia_g32_SHIFT(rev) 0
#define RF_20695_TIA_REG10_tia_g32_MASK(rev)  0x1fff

/* Register RF_20695_TIA_REG11 */
#define RF0_20695_TIA_REG11(rev)              (0x9d | JTAG_20695_CR0)
#define RF_20695_TIA_REG11_tia_g33_SHIFT(rev) 0
#define RF_20695_TIA_REG11_tia_g33_MASK(rev)  0x1fff

/* Register RF_20695_TIA_REG12 */
#define RF0_20695_TIA_REG12(rev)              (0x9e | JTAG_20695_CR0)
#define RF_20695_TIA_REG12_tia_g34_SHIFT(rev) 0
#define RF_20695_TIA_REG12_tia_g34_MASK(rev)  0x1fff

/* Register RF_20695_TIA_REG13 */
#define RF0_20695_TIA_REG13(rev)              (0x9f | JTAG_20695_CR0)
#define RF_20695_TIA_REG13_tia_g43_SHIFT(rev) 0
#define RF_20695_TIA_REG13_tia_g43_MASK(rev)  0x1fff

/* Register RF_20695_TIA_REG14 */
#define RF0_20695_TIA_REG14(rev)                      (0xa0 | JTAG_20695_CR0)
#define RF_20695_TIA_REG14_tia_opamp4_bias_SHIFT(rev) 6
#define RF_20695_TIA_REG14_tia_opamp4_bias_MASK(rev)  0xfc0
#define RF_20695_TIA_REG14_tia_opamp3_bias_SHIFT(rev) 0
#define RF_20695_TIA_REG14_tia_opamp3_bias_MASK(rev)  0x3f

/* Register RF_20695_TIA_REG15 */
#define RF0_20695_TIA_REG15(rev)                      (0xa1 | JTAG_20695_CR0)
#define RF_20695_TIA_REG15_tia_opamp_drive_SHIFT(rev) 8
#define RF_20695_TIA_REG15_tia_opamp_drive_MASK(rev)  0xff00
#define RF_20695_TIA_REG15_tia_opamp_comp_SHIFT(rev)  0
#define RF_20695_TIA_REG15_tia_opamp_comp_MASK(rev)   0xff

/* Register RF_20695_TIA_REG16 */
#define RF0_20695_TIA_REG16(rev)                       (0xa2 | JTAG_20695_CR0)
#define RF_20695_TIA_REG16_tia_sw_bq2_wbcal_SHIFT(rev) 0
#define RF_20695_TIA_REG16_tia_sw_bq2_wbcal_MASK(rev)  0x1
#define RF_20695_TIA_REG16_tia_sw_bq2_adc_SHIFT(rev)   1
#define RF_20695_TIA_REG16_tia_sw_bq2_adc_MASK(rev)    0x2
#define RF_20695_TIA_REG16_tia_sw_aux_adc_SHIFT(rev)   2
#define RF_20695_TIA_REG16_tia_sw_aux_adc_MASK(rev)    0x4
#define RF_20695_TIA_REG16_tia_opamp_pbody_SHIFT(rev)  3
#define RF_20695_TIA_REG16_tia_opamp_pbody_MASK(rev)   0x78
#define RF_20695_TIA_REG16_tia_sw_adc_gpaio_SHIFT(rev) 7
#define RF_20695_TIA_REG16_tia_sw_adc_gpaio_MASK(rev)  0x780

/* Register RF_20695_TIA_REG17 */
#define RF0_20695_TIA_REG17(rev)                    (0xa3 | JTAG_20695_CR0)
#define RF_20695_TIA_REG17_tia_sw_dac_rx_SHIFT(rev) 0
#define RF_20695_TIA_REG17_tia_sw_dac_rx_MASK(rev)  0xffff

/* Register RF_20695_TIA_REG18 */
#define RF0_20695_TIA_REG18(rev)                         (0xa4 | JTAG_20695_CR0)
#define RF_20695_TIA_REG18_tia_sw_rx_bq1_SHIFT(rev)      0
#define RF_20695_TIA_REG18_tia_sw_rx_bq1_MASK(rev)       0x1
#define RF_20695_TIA_REG18_tia_sw_rx_wbcal_SHIFT(rev)    1
#define RF_20695_TIA_REG18_tia_sw_rx_wbcal_MASK(rev)     0x2
#define RF_20695_TIA_REG18_tia_wbcal_bias_SHIFT(rev)     4
#define RF_20695_TIA_REG18_tia_wbcal_bias_MASK(rev)      0x3f0
#define RF_20695_TIA_REG18_tia_sw_wbcal_adc_SHIFT(rev)   2
#define RF_20695_TIA_REG18_tia_sw_wbcal_adc_MASK(rev)    0x4
#define RF_20695_TIA_REG18_tia_sw_wbcal_balls_SHIFT(rev) 3
#define RF_20695_TIA_REG18_tia_sw_wbcal_balls_MASK(rev)  0x8
#define RF_20695_TIA_REG18_tia_wbcal_c_SHIFT(rev)        10
#define RF_20695_TIA_REG18_tia_wbcal_c_MASK(rev)         0x7c00

/* Register RF_20695_TIA_REG19 */
#define RF0_20695_TIA_REG19(rev)                   (0xa5 | JTAG_20695_CR0)
#define RF_20695_TIA_REG19_tia_wbcal_pu_SHIFT(rev) 13
#define RF_20695_TIA_REG19_tia_wbcal_pu_MASK(rev)  0x2000
#define RF_20695_TIA_REG19_tia_wbcal_g_SHIFT(rev)  0
#define RF_20695_TIA_REG19_tia_wbcal_g_MASK(rev)   0x1fff

/* Register RF_20695_TIA_REG5 */
#define RF0_20695_TIA_REG5(rev)                      (0xa6 | JTAG_20695_CR0)
#define RF_20695_TIA_REG5_tia_spare_SHIFT(rev)       12
#define RF_20695_TIA_REG5_tia_spare_MASK(rev)        0xf000
#define RF_20695_TIA_REG5_tia_opamp2_bias_SHIFT(rev) 6
#define RF_20695_TIA_REG5_tia_opamp2_bias_MASK(rev)  0xfc0
#define RF_20695_TIA_REG5_tia_opamp1_bias_SHIFT(rev) 0
#define RF_20695_TIA_REG5_tia_opamp1_bias_MASK(rev)  0x3f

/* Register RF_20695_TIA_REG6 */
#define RF0_20695_TIA_REG6(rev)                     (0xa7 | JTAG_20695_CR0)
#define RF_20695_TIA_REG6_tia_cmref_half_SHIFT(rev) 10
#define RF_20695_TIA_REG6_tia_cmref_half_MASK(rev)  0xfc00
#define RF_20695_TIA_REG6_tia_ginrc_SHIFT(rev)      5
#define RF_20695_TIA_REG6_tia_ginrc_MASK(rev)       0x3e0
#define RF_20695_TIA_REG6_tia_c11_SHIFT(rev)        0
#define RF_20695_TIA_REG6_tia_c11_MASK(rev)         0x1f

/* Register RF_20695_TIA_REG7 */
#define RF0_20695_TIA_REG7(rev)                  (0xa8 | JTAG_20695_CR0)
#define RF_20695_TIA_REG7_tia_bq2_pu_SHIFT(rev)  3
#define RF_20695_TIA_REG7_tia_bq2_pu_MASK(rev)   0x8
#define RF_20695_TIA_REG7_tia_bias_pu_SHIFT(rev) 2
#define RF_20695_TIA_REG7_tia_bias_pu_MASK(rev)  0x4
#define RF_20695_TIA_REG7_tia_bq1_pu_SHIFT(rev)  4
#define RF_20695_TIA_REG7_tia_bq1_pu_MASK(rev)   0x10

/* Register RF_20695_TIA_DCDAC_REG1 */
#define RF0_20695_TIA_DCDAC_REG1(rev)                  (0xa9 | JTAG_20695_CR0)
#define RF_20695_TIA_DCDAC_REG1_tia_dcdac_i_SHIFT(rev) 0
#define RF_20695_TIA_DCDAC_REG1_tia_dcdac_i_MASK(rev)  0x3ff

/* Register RF_20695_TIA_DCDAC_REG2 */
#define RF0_20695_TIA_DCDAC_REG2(rev)                      (0xaa | JTAG_20695_CR0)
#define RF_20695_TIA_DCDAC_REG2_tia_dcdac_dump_SHIFT(rev)  13
#define RF_20695_TIA_DCDAC_REG2_tia_dcdac_dump_MASK(rev)   0x2000
#define RF_20695_TIA_DCDAC_REG2_tia_dcdac_pu_SHIFT(rev)    12
#define RF_20695_TIA_DCDAC_REG2_tia_dcdac_pu_MASK(rev)     0x1000
#define RF_20695_TIA_DCDAC_REG2_tia_dcdac_q_SHIFT(rev)     0
#define RF_20695_TIA_DCDAC_REG2_tia_dcdac_q_MASK(rev)      0x3ff
#define RF_20695_TIA_DCDAC_REG2_tia_dcdac_scale_SHIFT(rev) 10
#define RF_20695_TIA_DCDAC_REG2_tia_dcdac_scale_MASK(rev)  0xc00

/* Register RF_20695_TIA_NBRSSI_REG1 */
#define RF0_20695_TIA_NBRSSI_REG1(rev)                             (0xab | JTAG_20695_CR0)
#define RF_20695_TIA_NBRSSI_REG1_tia_nbrssi1_threshold0_SHIFT(rev) 0
#define RF_20695_TIA_NBRSSI_REG1_tia_nbrssi1_threshold0_MASK(rev)  0x7
#define RF_20695_TIA_NBRSSI_REG1_tia_nbrssi1_threshold1_SHIFT(rev) 3
#define RF_20695_TIA_NBRSSI_REG1_tia_nbrssi1_threshold1_MASK(rev)  0x38
#define RF_20695_TIA_NBRSSI_REG1_tia_nbrssi1_threshold2_SHIFT(rev) 6
#define RF_20695_TIA_NBRSSI_REG1_tia_nbrssi1_threshold2_MASK(rev)  0x1c0

/* Register RF_20695_TIA_NBRSSI_REG2 */
#define RF0_20695_TIA_NBRSSI_REG2(rev)                             (0xac | JTAG_20695_CR0)
#define RF_20695_TIA_NBRSSI_REG2_tia_nbrssi2_threshold0_SHIFT(rev) 0
#define RF_20695_TIA_NBRSSI_REG2_tia_nbrssi2_threshold0_MASK(rev)  0x7
#define RF_20695_TIA_NBRSSI_REG2_tia_nbrssi2_threshold1_SHIFT(rev) 3
#define RF_20695_TIA_NBRSSI_REG2_tia_nbrssi2_threshold1_MASK(rev)  0x38
#define RF_20695_TIA_NBRSSI_REG2_tia_nbrssi2_threshold2_SHIFT(rev) 6
#define RF_20695_TIA_NBRSSI_REG2_tia_nbrssi2_threshold2_MASK(rev)  0x1c0

/* Register RF_20695_TIA_NBRSSI_REG3 */
#define RF0_20695_TIA_NBRSSI_REG3(rev)                       (0xad | JTAG_20695_CR0)
#define RF_20695_TIA_NBRSSI_REG3_tia_nbrssi_pu_SHIFT(rev)    8
#define RF_20695_TIA_NBRSSI_REG3_tia_nbrssi_pu_MASK(rev)     0x100
#define RF_20695_TIA_NBRSSI_REG3_tia_nbrssi_drive_SHIFT(rev) 6
#define RF_20695_TIA_NBRSSI_REG3_tia_nbrssi_drive_MASK(rev)  0xc0
#define RF_20695_TIA_NBRSSI_REG3_tia_nbrssi_bias_SHIFT(rev)  0
#define RF_20695_TIA_NBRSSI_REG3_tia_nbrssi_bias_MASK(rev)   0x3f

/* Register RF_20695_TIA_CFG1_OVR */
#define RF0_20695_TIA_CFG1_OVR(rev)                       (0xae | JTAG_20695_CR0)
#define RF_20695_TIA_CFG1_OVR_ovr_tia_bq1_pu_SHIFT(rev)   12
#define RF_20695_TIA_CFG1_OVR_ovr_tia_bq1_pu_MASK(rev)    0x1000
#define RF_20695_TIA_CFG1_OVR_ovr_tia_bias_pu_SHIFT(rev)  11
#define RF_20695_TIA_CFG1_OVR_ovr_tia_bias_pu_MASK(rev)   0x800
#define RF_20695_TIA_CFG1_OVR_ovr_tia_dcdac_pu_SHIFT(rev) 14
#define RF_20695_TIA_CFG1_OVR_ovr_tia_dcdac_pu_MASK(rev)  0x4000
#define RF_20695_TIA_CFG1_OVR_ovr_tia_c11_SHIFT(rev)      10
#define RF_20695_TIA_CFG1_OVR_ovr_tia_c11_MASK(rev)       0x400
#define RF_20695_TIA_CFG1_OVR_ovr_tia_dcdac_SHIFT(rev)    15
#define RF_20695_TIA_CFG1_OVR_ovr_tia_dcdac_MASK(rev)     0x8000
#define RF_20695_TIA_CFG1_OVR_ovr_tia_c42_SHIFT(rev)      5
#define RF_20695_TIA_CFG1_OVR_ovr_tia_c42_MASK(rev)       0x20
#define RF_20695_TIA_CFG1_OVR_ovr_tia_bq2_pu_SHIFT(rev)   13
#define RF_20695_TIA_CFG1_OVR_ovr_tia_bq2_pu_MASK(rev)    0x2000
#define RF_20695_TIA_CFG1_OVR_ovr_tia_g11_SHIFT(rev)      1
#define RF_20695_TIA_CFG1_OVR_ovr_tia_g11_MASK(rev)       0x2
#define RF_20695_TIA_CFG1_OVR_ovr_tia_g12_SHIFT(rev)      2
#define RF_20695_TIA_CFG1_OVR_ovr_tia_g12_MASK(rev)       0x4
#define RF_20695_TIA_CFG1_OVR_ovr_tia_g21_SHIFT(rev)      3
#define RF_20695_TIA_CFG1_OVR_ovr_tia_g21_MASK(rev)       0x8
#define RF_20695_TIA_CFG1_OVR_ovr_tia_g22_SHIFT(rev)      4
#define RF_20695_TIA_CFG1_OVR_ovr_tia_g22_MASK(rev)       0x10
#define RF_20695_TIA_CFG1_OVR_ovr_tia_g32_SHIFT(rev)      6
#define RF_20695_TIA_CFG1_OVR_ovr_tia_g32_MASK(rev)       0x40
#define RF_20695_TIA_CFG1_OVR_ovr_tia_g33_SHIFT(rev)      7
#define RF_20695_TIA_CFG1_OVR_ovr_tia_g33_MASK(rev)       0x80
#define RF_20695_TIA_CFG1_OVR_ovr_tia_g34_SHIFT(rev)      8
#define RF_20695_TIA_CFG1_OVR_ovr_tia_g34_MASK(rev)       0x100
#define RF_20695_TIA_CFG1_OVR_ovr_tia_g43_SHIFT(rev)      9
#define RF_20695_TIA_CFG1_OVR_ovr_tia_g43_MASK(rev)       0x200

/* Register RF_20695_TIA_CFG2_OVR */
#define RF0_20695_TIA_CFG2_OVR(rev)                           (0xaf | JTAG_20695_CR0)
#define RF_20695_TIA_CFG2_OVR_ovr_tia_sw_aux_adc_SHIFT(rev)   0
#define RF_20695_TIA_CFG2_OVR_ovr_tia_sw_aux_adc_MASK(rev)    0x1
#define RF_20695_TIA_CFG2_OVR_ovr_tia_sw_wbcal_adc_SHIFT(rev) 6
#define RF_20695_TIA_CFG2_OVR_ovr_tia_sw_wbcal_adc_MASK(rev)  0x40
#define RF_20695_TIA_CFG2_OVR_ovr_tia_sw_bq2_wbcal_SHIFT(rev) 2
#define RF_20695_TIA_CFG2_OVR_ovr_tia_sw_bq2_wbcal_MASK(rev)  0x4
#define RF_20695_TIA_CFG2_OVR_ovr_tia_sw_rx_wbcal_SHIFT(rev)  5
#define RF_20695_TIA_CFG2_OVR_ovr_tia_sw_rx_wbcal_MASK(rev)   0x20
#define RF_20695_TIA_CFG2_OVR_ovr_tia_sw_bq2_adc_SHIFT(rev)   1
#define RF_20695_TIA_CFG2_OVR_ovr_tia_sw_bq2_adc_MASK(rev)    0x2
#define RF_20695_TIA_CFG2_OVR_ovr_tia_nbrssi_pu_SHIFT(rev)    7
#define RF_20695_TIA_CFG2_OVR_ovr_tia_nbrssi_pu_MASK(rev)     0x80
#define RF_20695_TIA_CFG2_OVR_ovr_tia_sw_rx_bq1_SHIFT(rev)    4
#define RF_20695_TIA_CFG2_OVR_ovr_tia_sw_rx_bq1_MASK(rev)     0x10
#define RF_20695_TIA_CFG2_OVR_ovr_tia_wbcal_pu_SHIFT(rev)     3
#define RF_20695_TIA_CFG2_OVR_ovr_tia_wbcal_pu_MASK(rev)      0x8

/* Register RF_20695_TIA_GMULT_BQ1 */
#define RF0_20695_TIA_GMULT_BQ1(rev)                    (0xb0 | JTAG_20695_CR0)
#define RF_20695_TIA_GMULT_BQ1_tia_gmult_bq1_SHIFT(rev) 0
#define RF_20695_TIA_GMULT_BQ1_tia_gmult_bq1_MASK(rev)  0xffff

/* Register RF_20695_TIA_GMULT_BQ2 */
#define RF0_20695_TIA_GMULT_BQ2(rev)                    (0xb1 | JTAG_20695_CR0)
#define RF_20695_TIA_GMULT_BQ2_tia_gmult_bq2_SHIFT(rev) 0
#define RF_20695_TIA_GMULT_BQ2_tia_gmult_bq2_MASK(rev)  0xffff

/* Register RF_20695_LOGEN2G_REG1 */
#define RF0_20695_LOGEN2G_REG1(rev)                             (0xb2 | JTAG_20695_CR0)
#define RF_20695_LOGEN2G_REG1_logen2g_rx_lobias_pu_SHIFT(rev)   10
#define RF_20695_LOGEN2G_REG1_logen2g_rx_lobias_pu_MASK(rev)    0x400
#define RF_20695_LOGEN2G_REG1_logen2g_rx_mixer_vcm_SHIFT(rev)   8
#define RF_20695_LOGEN2G_REG1_logen2g_rx_mixer_vcm_MASK(rev)    0x300
#define RF_20695_LOGEN2G_REG1_logen2g_tx_div2_pu_SHIFT(rev)     5
#define RF_20695_LOGEN2G_REG1_logen2g_tx_div2_pu_MASK(rev)      0x20
#define RF_20695_LOGEN2G_REG1_logen2g_rx_div2_pu_SHIFT(rev)     6
#define RF_20695_LOGEN2G_REG1_logen2g_rx_div2_pu_MASK(rev)      0x40
#define RF_20695_LOGEN2G_REG1_logen2g_rx_div2_buf_pu_SHIFT(rev) 11
#define RF_20695_LOGEN2G_REG1_logen2g_rx_div2_buf_pu_MASK(rev)  0x800

/* Register RF_20695_LOGEN5G_REG2 */
#define RF0_20695_LOGEN5G_REG2(rev)                         (0xb3 | JTAG_20695_CR0)
#define RF_20695_LOGEN5G_REG2_logen5g_tx_div2_pu_SHIFT(rev) 15
#define RF_20695_LOGEN5G_REG2_logen5g_tx_div2_pu_MASK(rev)  0x8000

/* Register RF_20695_LO5GTO2G_CFG1 */
#define RF0_20695_LO5GTO2G_CFG1(rev)                              (0xb4 | JTAG_20695_CR0)
#define RF_20695_LO5GTO2G_CFG1_lo5g_to_2g_bst_stength_SHIFT(rev)  2
#define RF_20695_LO5GTO2G_CFG1_lo5g_to_2g_bst_stength_MASK(rev)   0x1c
#define RF_20695_LO5GTO2G_CFG1_lo5g_to_2g_drv_tempcomp_SHIFT(rev) 10
#define RF_20695_LO5GTO2G_CFG1_lo5g_to_2g_drv_tempcomp_MASK(rev)  0x400
#define RF_20695_LO5GTO2G_CFG1_lo5g_to_2g_drv_stength_SHIFT(rev)  7
#define RF_20695_LO5GTO2G_CFG1_lo5g_to_2g_drv_stength_MASK(rev)   0x380
#define RF_20695_LO5GTO2G_CFG1_lo5g_to_2g_drv_nap_en_SHIFT(rev)   6
#define RF_20695_LO5GTO2G_CFG1_lo5g_to_2g_drv_nap_en_MASK(rev)    0x40
#define RF_20695_LO5GTO2G_CFG1_lo5g_to_2g_det_en_SHIFT(rev)       5
#define RF_20695_LO5GTO2G_CFG1_lo5g_to_2g_det_en_MASK(rev)        0x20
#define RF_20695_LO5GTO2G_CFG1_lo5g_to_2g_bst_en_SHIFT(rev)       0
#define RF_20695_LO5GTO2G_CFG1_lo5g_to_2g_bst_en_MASK(rev)        0x1
#define RF_20695_LO5GTO2G_CFG1_lo5g_to_2g_bst_nap_en_SHIFT(rev)   1
#define RF_20695_LO5GTO2G_CFG1_lo5g_to_2g_bst_nap_en_MASK(rev)    0x2

/* Register RF_20695_LO5GTO2G_CFG2 */
#define RF0_20695_LO5GTO2G_CFG2(rev)                               (0xb5 | JTAG_20695_CR0)
#define RF_20695_LO5GTO2G_CFG2_lo5g_to_2g_lowpwr_bst_SHIFT(rev)    11
#define RF_20695_LO5GTO2G_CFG2_lo5g_to_2g_lowpwr_bst_MASK(rev)     0x800
#define RF_20695_LO5GTO2G_CFG2_lo5g_to_2g_idac_bst_SHIFT(rev)      0
#define RF_20695_LO5GTO2G_CFG2_lo5g_to_2g_idac_bst_MASK(rev)       0xf
#define RF_20695_LO5GTO2G_CFG2_lo5g_to_2g_lowpwr_drv_SHIFT(rev)    14
#define RF_20695_LO5GTO2G_CFG2_lo5g_to_2g_lowpwr_drv_MASK(rev)     0x4000
#define RF_20695_LO5GTO2G_CFG2_lo5g_to_2g_idac_tempcomp_SHIFT(rev) 8
#define RF_20695_LO5GTO2G_CFG2_lo5g_to_2g_idac_tempcomp_MASK(rev)  0x700
#define RF_20695_LO5GTO2G_CFG2_lo5g_to_2g_idac_drv_SHIFT(rev)      4
#define RF_20695_LO5GTO2G_CFG2_lo5g_to_2g_idac_drv_MASK(rev)       0xf0
#define RF_20695_LO5GTO2G_CFG2_lo5g_to_2g_nap_SHIFT(rev)           15
#define RF_20695_LO5GTO2G_CFG2_lo5g_to_2g_nap_MASK(rev)            0x8000

/* Register RF_20695_LO5GTO2G_CFG3 */
#define RF0_20695_LO5GTO2G_CFG3(rev)                       (0xb6 | JTAG_20695_CR0)
#define RF_20695_LO5GTO2G_CFG3_lo5g_to_2g_pu_SHIFT(rev)    6
#define RF_20695_LO5GTO2G_CFG3_lo5g_to_2g_pu_MASK(rev)     0x40
#define RF_20695_LO5GTO2G_CFG3_lo5g_to_2g_tune_SHIFT(rev)  1
#define RF_20695_LO5GTO2G_CFG3_lo5g_to_2g_tune_MASK(rev)   0x3e
#define RF_20695_LO5GTO2G_CFG3_lo5g_to_2g_reset_SHIFT(rev) 0
#define RF_20695_LO5GTO2G_CFG3_lo5g_to_2g_reset_MASK(rev)  0x1

/* Register RF_20695_LOGEN5G_REG3 */
#define RF0_20695_LOGEN5G_REG3(rev)                             (0xb7 | JTAG_20695_CR0)
#define RF_20695_LOGEN5G_REG3_logen5g_drv_tempcomp_SHIFT(rev)   14
#define RF_20695_LOGEN5G_REG3_logen5g_drv_tempcomp_MASK(rev)    0x4000
#define RF_20695_LOGEN5G_REG3_logen5g_det_en_SHIFT(rev)         5
#define RF_20695_LOGEN5G_REG3_logen5g_det_en_MASK(rev)          0x20
#define RF_20695_LOGEN5G_REG3_logen5g_bst_stength_SHIFT(rev)    2
#define RF_20695_LOGEN5G_REG3_logen5g_bst_stength_MASK(rev)     0x1c
#define RF_20695_LOGEN5G_REG3_logen5g_drv_stength_SHIFT(rev)    9
#define RF_20695_LOGEN5G_REG3_logen5g_drv_stength_MASK(rev)     0xe00
#define RF_20695_LOGEN5G_REG3_logen5g_drv_nap_en_SHIFT(rev)     8
#define RF_20695_LOGEN5G_REG3_logen5g_drv_nap_en_MASK(rev)      0x100
#define RF_20695_LOGEN5G_REG3_logen5g_bst_en_SHIFT(rev)         0
#define RF_20695_LOGEN5G_REG3_logen5g_bst_en_MASK(rev)          0x1
#define RF_20695_LOGEN5G_REG3_logen5g_biasres_byp_SHIFT(rev)    15
#define RF_20695_LOGEN5G_REG3_logen5g_biasres_byp_MASK(rev)     0x8000
#define RF_20695_LOGEN5G_REG3_logen5g_rx_div2_buf_pu_SHIFT(rev) 6
#define RF_20695_LOGEN5G_REG3_logen5g_rx_div2_buf_pu_MASK(rev)  0x40
#define RF_20695_LOGEN5G_REG3_logen5g_bst_nap_en_SHIFT(rev)     1
#define RF_20695_LOGEN5G_REG3_logen5g_bst_nap_en_MASK(rev)      0x2
#define RF_20695_LOGEN5G_REG3_logen5g_rx_div2_pu_SHIFT(rev)     7
#define RF_20695_LOGEN5G_REG3_logen5g_rx_div2_pu_MASK(rev)      0x80

/* Register RF_20695_LOGEN5G_REG4 */
#define RF0_20695_LOGEN5G_REG4(rev)                            (0xb8 | JTAG_20695_CR0)
#define RF_20695_LOGEN5G_REG4_logen5g_idac_bst_SHIFT(rev)      0
#define RF_20695_LOGEN5G_REG4_logen5g_idac_bst_MASK(rev)       0xf
#define RF_20695_LOGEN5G_REG4_logen5g_idac_tempcomp_SHIFT(rev) 8
#define RF_20695_LOGEN5G_REG4_logen5g_idac_tempcomp_MASK(rev)  0x700
#define RF_20695_LOGEN5G_REG4_logen5g_rx_lobias_pu_SHIFT(rev)  11
#define RF_20695_LOGEN5G_REG4_logen5g_rx_lobias_pu_MASK(rev)   0x800
#define RF_20695_LOGEN5G_REG4_logen5g_idac_drv_SHIFT(rev)      4
#define RF_20695_LOGEN5G_REG4_logen5g_idac_drv_MASK(rev)       0xf0
#define RF_20695_LOGEN5G_REG4_logen5g_pu_SHIFT(rev)            15
#define RF_20695_LOGEN5G_REG4_logen5g_pu_MASK(rev)             0x8000
#define RF_20695_LOGEN5G_REG4_logen5g_lowpwr_bst_SHIFT(rev)    12
#define RF_20695_LOGEN5G_REG4_logen5g_lowpwr_bst_MASK(rev)     0x1000
#define RF_20695_LOGEN5G_REG4_logen5g_lowpwr_drv_SHIFT(rev)    13
#define RF_20695_LOGEN5G_REG4_logen5g_lowpwr_drv_MASK(rev)     0x2000
#define RF_20695_LOGEN5G_REG4_logen5g_nap_SHIFT(rev)           14
#define RF_20695_LOGEN5G_REG4_logen5g_nap_MASK(rev)            0x4000

/* Register RF_20695_LOGEN5G_REG5 */
#define RF0_20695_LOGEN5G_REG5(rev)                           (0xb9 | JTAG_20695_CR0)
#define RF_20695_LOGEN5G_REG5_logen5g_reset_SHIFT(rev)        0
#define RF_20695_LOGEN5G_REG5_logen5g_reset_MASK(rev)         0x1
#define RF_20695_LOGEN5G_REG5_logen5g_rx_mixer_vcm_SHIFT(rev) 6
#define RF_20695_LOGEN5G_REG5_logen5g_rx_mixer_vcm_MASK(rev)  0xc0
#define RF_20695_LOGEN5G_REG5_logen5g_tune_SHIFT(rev)         1
#define RF_20695_LOGEN5G_REG5_logen5g_tune_MASK(rev)          0x3e

/* Register RF_20695_LOGEN_OVR1 */
#define RF0_20695_LOGEN_OVR1(rev)                                 (0xba | JTAG_20695_CR0)
#define RF_20695_LOGEN_OVR1_ovr_logen2g_rx_div2_buf_pu_SHIFT(rev) 1
#define RF_20695_LOGEN_OVR1_ovr_logen2g_rx_div2_buf_pu_MASK(rev)  0x2
#define RF_20695_LOGEN_OVR1_ovr_logen5g_pu_SHIFT(rev)             6
#define RF_20695_LOGEN_OVR1_ovr_logen5g_pu_MASK(rev)              0x40
#define RF_20695_LOGEN_OVR1_ovr_logen2g_rx_lobias_pu_SHIFT(rev)   2
#define RF_20695_LOGEN_OVR1_ovr_logen2g_rx_lobias_pu_MASK(rev)    0x4
#define RF_20695_LOGEN_OVR1_ovr_logen2g_rx_div2_pu_SHIFT(rev)     0
#define RF_20695_LOGEN_OVR1_ovr_logen2g_rx_div2_pu_MASK(rev)      0x1
#define RF_20695_LOGEN_OVR1_ovr_logen5g_reset_SHIFT(rev)          10
#define RF_20695_LOGEN_OVR1_ovr_logen5g_reset_MASK(rev)           0x400
#define RF_20695_LOGEN_OVR1_ovr_logen5g_tx_div2_pu_SHIFT(rev)     4
#define RF_20695_LOGEN_OVR1_ovr_logen5g_tx_div2_pu_MASK(rev)      0x10
#define RF_20695_LOGEN_OVR1_ovr_logen5g_rx_lobias_pu_SHIFT(rev)   7
#define RF_20695_LOGEN_OVR1_ovr_logen5g_rx_lobias_pu_MASK(rev)    0x80
#define RF_20695_LOGEN_OVR1_ovr_lo5g_to_2g_pu_SHIFT(rev)          5
#define RF_20695_LOGEN_OVR1_ovr_lo5g_to_2g_pu_MASK(rev)           0x20
#define RF_20695_LOGEN_OVR1_ovr_lo5g_to_2g_reset_SHIFT(rev)       11
#define RF_20695_LOGEN_OVR1_ovr_lo5g_to_2g_reset_MASK(rev)        0x800
#define RF_20695_LOGEN_OVR1_ovr_logen5g_rx_div2_buf_pu_SHIFT(rev) 8
#define RF_20695_LOGEN_OVR1_ovr_logen5g_rx_div2_buf_pu_MASK(rev)  0x100
#define RF_20695_LOGEN_OVR1_ovr_logen2g_tx_div2_pu_SHIFT(rev)     3
#define RF_20695_LOGEN_OVR1_ovr_logen2g_tx_div2_pu_MASK(rev)      0x8
#define RF_20695_LOGEN_OVR1_ovr_logen5g_rx_div2_pu_SHIFT(rev)     9
#define RF_20695_LOGEN_OVR1_ovr_logen5g_rx_div2_pu_MASK(rev)      0x200

/* Register RF_20695_AFEDIV2G_REG1 */
#define RF0_20695_AFEDIV2G_REG1(rev)                           (0xbb | JTAG_20695_CR0)
#define RF_20695_AFEDIV2G_REG1_afediv_reset_SHIFT(rev)         13
#define RF_20695_AFEDIV2G_REG1_afediv_reset_MASK(rev)          0x2000
#define RF_20695_AFEDIV2G_REG1_afediv2g_dac_clk_str_SHIFT(rev) 0
#define RF_20695_AFEDIV2G_REG1_afediv2g_dac_clk_str_MASK(rev)  0x7
#define RF_20695_AFEDIV2G_REG1_afediv2g_dac_bypN2_SHIFT(rev)   10
#define RF_20695_AFEDIV2G_REG1_afediv2g_dac_bypN2_MASK(rev)    0x400
#define RF_20695_AFEDIV2G_REG1_afediv2g_adc_Ntssi_SHIFT(rev)   12
#define RF_20695_AFEDIV2G_REG1_afediv2g_adc_Ntssi_MASK(rev)    0x1000
#define RF_20695_AFEDIV2G_REG1_afediv2g_adc_clk_str_SHIFT(rev) 3
#define RF_20695_AFEDIV2G_REG1_afediv2g_adc_clk_str_MASK(rev)  0x38
#define RF_20695_AFEDIV2G_REG1_afediv2g_adc_bypN2_SHIFT(rev)   11
#define RF_20695_AFEDIV2G_REG1_afediv2g_adc_bypN2_MASK(rev)    0x800

/* Register RF_20695_AFEDIV2G_REG2 */
#define RF0_20695_AFEDIV2G_REG2(rev)                       (0xbc | JTAG_20695_CR0)
#define RF_20695_AFEDIV2G_REG2_afediv2g_dac_div_SHIFT(rev) 0
#define RF_20695_AFEDIV2G_REG2_afediv2g_dac_div_MASK(rev)  0x3f

/* Register RF_20695_AFEDIV2G_REG3 */
#define RF0_20695_AFEDIV2G_REG3(rev)                       (0xbd | JTAG_20695_CR0)
#define RF_20695_AFEDIV2G_REG3_afediv2g_adc_div_SHIFT(rev) 0
#define RF_20695_AFEDIV2G_REG3_afediv2g_adc_div_MASK(rev)  0x3f

/* Register RF_20695_AFEDIV2G_REG4 */
#define RF0_20695_AFEDIV2G_REG4(rev)                  (0xbe | JTAG_20695_CR0)
#define RF_20695_AFEDIV2G_REG4_afediv2g_pu_SHIFT(rev) 0
#define RF_20695_AFEDIV2G_REG4_afediv2g_pu_MASK(rev)  0x1

/* Register RF_20695_AFEDIV2G_REG5 */
#define RF0_20695_AFEDIV2G_REG5(rev)                      (0xbf | JTAG_20695_CR0)
#define RF_20695_AFEDIV2G_REG5_afediv2g_adc_en_SHIFT(rev) 7
#define RF_20695_AFEDIV2G_REG5_afediv2g_adc_en_MASK(rev)  0x80
#define RF_20695_AFEDIV2G_REG5_afediv_rst_en_SHIFT(rev)   5
#define RF_20695_AFEDIV2G_REG5_afediv_rst_en_MASK(rev)    0x20
#define RF_20695_AFEDIV2G_REG5_afediv2g_dac_en_SHIFT(rev) 6
#define RF_20695_AFEDIV2G_REG5_afediv2g_dac_en_MASK(rev)  0x40

/* Register RF_20695_AFEDIV2G_CFG1_OVR */
#define RF0_20695_AFEDIV2G_CFG1_OVR(rev)                          (0xc0 | JTAG_20695_CR0)
#define RF_20695_AFEDIV2G_CFG1_OVR_ovr_afediv2g_dac_SHIFT(rev)    5
#define RF_20695_AFEDIV2G_CFG1_OVR_ovr_afediv2g_dac_MASK(rev)     0x20
#define RF_20695_AFEDIV2G_CFG1_OVR_ovr_afediv_rst_en_SHIFT(rev)   12
#define RF_20695_AFEDIV2G_CFG1_OVR_ovr_afediv_rst_en_MASK(rev)    0x1000
#define RF_20695_AFEDIV2G_CFG1_OVR_ovr_afediv2g_dac_en_SHIFT(rev) 1
#define RF_20695_AFEDIV2G_CFG1_OVR_ovr_afediv2g_dac_en_MASK(rev)  0x2
#define RF_20695_AFEDIV2G_CFG1_OVR_ovr_afediv2g_adc_en_SHIFT(rev) 2
#define RF_20695_AFEDIV2G_CFG1_OVR_ovr_afediv2g_adc_en_MASK(rev)  0x4
#define RF_20695_AFEDIV2G_CFG1_OVR_ovr_afediv2g_pu_SHIFT(rev)     11
#define RF_20695_AFEDIV2G_CFG1_OVR_ovr_afediv2g_pu_MASK(rev)      0x800
#define RF_20695_AFEDIV2G_CFG1_OVR_ovr_afediv2g_adc_SHIFT(rev)    6
#define RF_20695_AFEDIV2G_CFG1_OVR_ovr_afediv2g_adc_MASK(rev)     0x40
#define RF_20695_AFEDIV2G_CFG1_OVR_ovr_afediv_reset_SHIFT(rev)    13
#define RF_20695_AFEDIV2G_CFG1_OVR_ovr_afediv_reset_MASK(rev)     0x2000

/* Register RF_20695_AFEDIV5G_REG1 */
#define RF0_20695_AFEDIV5G_REG1(rev)                           (0xc1 | JTAG_20695_CR0)
#define RF_20695_AFEDIV5G_REG1_afediv5g_dac_clk_str_SHIFT(rev) 0
#define RF_20695_AFEDIV5G_REG1_afediv5g_dac_clk_str_MASK(rev)  0x7
#define RF_20695_AFEDIV5G_REG1_afediv5g_dac_bypN2_SHIFT(rev)   10
#define RF_20695_AFEDIV5G_REG1_afediv5g_dac_bypN2_MASK(rev)    0x400
#define RF_20695_AFEDIV5G_REG1_afediv5g_adc_Ntssi_SHIFT(rev)   12
#define RF_20695_AFEDIV5G_REG1_afediv5g_adc_Ntssi_MASK(rev)    0x1000
#define RF_20695_AFEDIV5G_REG1_afediv5g_adc_clk_str_SHIFT(rev) 3
#define RF_20695_AFEDIV5G_REG1_afediv5g_adc_clk_str_MASK(rev)  0x38
#define RF_20695_AFEDIV5G_REG1_afediv5g_adc_bypN2_SHIFT(rev)   11
#define RF_20695_AFEDIV5G_REG1_afediv5g_adc_bypN2_MASK(rev)    0x800

/* Register RF_20695_AFEDIV5G_REG2 */
#define RF0_20695_AFEDIV5G_REG2(rev)                       (0xc2 | JTAG_20695_CR0)
#define RF_20695_AFEDIV5G_REG2_afediv5g_dac_div_SHIFT(rev) 0
#define RF_20695_AFEDIV5G_REG2_afediv5g_dac_div_MASK(rev)  0x3f

/* Register RF_20695_AFEDIV5G_REG3 */
#define RF0_20695_AFEDIV5G_REG3(rev)                       (0xc3 | JTAG_20695_CR0)
#define RF_20695_AFEDIV5G_REG3_afediv5g_adc_div_SHIFT(rev) 0
#define RF_20695_AFEDIV5G_REG3_afediv5g_adc_div_MASK(rev)  0x3f

/* Register RF_20695_AFEDIV5G_REG4 */
#define RF0_20695_AFEDIV5G_REG4(rev)                  (0xc4 | JTAG_20695_CR0)
#define RF_20695_AFEDIV5G_REG4_afediv5g_pu_SHIFT(rev) 0
#define RF_20695_AFEDIV5G_REG4_afediv5g_pu_MASK(rev)  0x1

/* Register RF_20695_AFEDIV5G_REG5 */
#define RF0_20695_AFEDIV5G_REG5(rev)                      (0xc5 | JTAG_20695_CR0)
#define RF_20695_AFEDIV5G_REG5_afediv5g_dac_en_SHIFT(rev) 6
#define RF_20695_AFEDIV5G_REG5_afediv5g_dac_en_MASK(rev)  0x40
#define RF_20695_AFEDIV5G_REG5_afediv5g_adc_en_SHIFT(rev) 7
#define RF_20695_AFEDIV5G_REG5_afediv5g_adc_en_MASK(rev)  0x80

/* Register RF_20695_AFEDIV5G_CFG1_OVR */
#define RF0_20695_AFEDIV5G_CFG1_OVR(rev)                          (0xc6 | JTAG_20695_CR0)
#define RF_20695_AFEDIV5G_CFG1_OVR_ovr_afediv5g_adc_en_SHIFT(rev) 2
#define RF_20695_AFEDIV5G_CFG1_OVR_ovr_afediv5g_adc_en_MASK(rev)  0x4
#define RF_20695_AFEDIV5G_CFG1_OVR_ovr_afediv5g_pu_SHIFT(rev)     11
#define RF_20695_AFEDIV5G_CFG1_OVR_ovr_afediv5g_pu_MASK(rev)      0x800
#define RF_20695_AFEDIV5G_CFG1_OVR_ovr_afediv5g_adc_SHIFT(rev)    6
#define RF_20695_AFEDIV5G_CFG1_OVR_ovr_afediv5g_adc_MASK(rev)     0x40
#define RF_20695_AFEDIV5G_CFG1_OVR_ovr_afediv5g_dac_en_SHIFT(rev) 1
#define RF_20695_AFEDIV5G_CFG1_OVR_ovr_afediv5g_dac_en_MASK(rev)  0x2
#define RF_20695_AFEDIV5G_CFG1_OVR_ovr_afediv5g_dac_SHIFT(rev)    5
#define RF_20695_AFEDIV5G_CFG1_OVR_ovr_afediv5g_dac_MASK(rev)     0x20

/* Register RF_20695_RCAL_CFG_NORTH */
#define RF0_20695_RCAL_CFG_NORTH(rev)                 (0xc7 | JTAG_20695_CR0)
#define RF_20695_RCAL_CFG_NORTH_rcal_pu_SHIFT(rev)    0
#define RF_20695_RCAL_CFG_NORTH_rcal_pu_MASK(rev)     0x1
#define RF_20695_RCAL_CFG_NORTH_rcal_valid_SHIFT(rev) 1
#define RF_20695_RCAL_CFG_NORTH_rcal_valid_MASK(rev)  0x2
#define RF_20695_RCAL_CFG_NORTH_rcal_value_SHIFT(rev) 2
#define RF_20695_RCAL_CFG_NORTH_rcal_value_MASK(rev)  0xfc

/* Register RF_20695_RCAL_CFG_EAST */
#define RF0_20695_RCAL_CFG_EAST(rev)                     (0xc8 | JTAG_20695_CR0)
#define RF_20695_RCAL_CFG_EAST_rcal_div_cntrl_SHIFT(rev) 0
#define RF_20695_RCAL_CFG_EAST_rcal_div_cntrl_MASK(rev)  0x3

/* Register RF_20695_AFEBIAS_REG0 */
#define RF0_20695_AFEBIAS_REG0(rev)                (0xc9 | JTAG_20695_CR0)
#define RF_20695_AFEBIAS_REG0_bias_reg0_SHIFT(rev) 0
#define RF_20695_AFEBIAS_REG0_bias_reg0_MASK(rev)  0xffff

/* Register RF_20695_AFEBIAS_REG1 */
#define RF0_20695_AFEBIAS_REG1(rev)                (0xca | JTAG_20695_CR0)
#define RF_20695_AFEBIAS_REG1_bias_reg1_SHIFT(rev) 0
#define RF_20695_AFEBIAS_REG1_bias_reg1_MASK(rev)  0xffff

/* Register RF_20695_AFEBIAS_REG2 */
#define RF0_20695_AFEBIAS_REG2(rev)                (0xcb | JTAG_20695_CR0)
#define RF_20695_AFEBIAS_REG2_bias_reg2_SHIFT(rev) 0
#define RF_20695_AFEBIAS_REG2_bias_reg2_MASK(rev)  0xffff

/* Register RF_20695_ETDAC_CFG1 */
#define RF0_20695_ETDAC_CFG1(rev)                        (0xcc | JTAG_20695_CR0)
#define RF_20695_ETDAC_CFG1_etdac_buf_cc_SHIFT(rev)      14
#define RF_20695_ETDAC_CFG1_etdac_buf_cc_MASK(rev)       0xc000
#define RF_20695_ETDAC_CFG1_etdac_buf_bw_SHIFT(rev)      11
#define RF_20695_ETDAC_CFG1_etdac_buf_bw_MASK(rev)       0x3800
#define RF_20695_ETDAC_CFG1_etdac_reset_SHIFT(rev)       3
#define RF_20695_ETDAC_CFG1_etdac_reset_MASK(rev)        0x8
#define RF_20695_ETDAC_CFG1_etdac_pwrup_SHIFT(rev)       1
#define RF_20695_ETDAC_CFG1_etdac_pwrup_MASK(rev)        0x2
#define RF_20695_ETDAC_CFG1_etdac_buf_pu_SHIFT(rev)      2
#define RF_20695_ETDAC_CFG1_etdac_buf_pu_MASK(rev)       0x4
#define RF_20695_ETDAC_CFG1_etdac_buf_cmsel_SHIFT(rev)   8
#define RF_20695_ETDAC_CFG1_etdac_buf_cmsel_MASK(rev)    0x100
#define RF_20695_ETDAC_CFG1_etdac_invclki_SHIFT(rev)     5
#define RF_20695_ETDAC_CFG1_etdac_invclki_MASK(rev)      0x20
#define RF_20695_ETDAC_CFG1_etdac_invclko_SHIFT(rev)     6
#define RF_20695_ETDAC_CFG1_etdac_invclko_MASK(rev)      0x40
#define RF_20695_ETDAC_CFG1_etdac_tsc_enb_SHIFT(rev)     4
#define RF_20695_ETDAC_CFG1_etdac_tsc_enb_MASK(rev)      0x10
#define RF_20695_ETDAC_CFG1_etdac_pwrup_diode_SHIFT(rev) 0
#define RF_20695_ETDAC_CFG1_etdac_pwrup_diode_MASK(rev)  0x1
#define RF_20695_ETDAC_CFG1_etdac_attn_SHIFT(rev)        7
#define RF_20695_ETDAC_CFG1_etdac_attn_MASK(rev)         0x80

/* Register RF_20695_ETDAC_CFG2 */
#define RF0_20695_ETDAC_CFG2(rev)                           (0xcd | JTAG_20695_CR0)
#define RF_20695_ETDAC_CFG2_etdac_buf_op_cur_SHIFT(rev)     13
#define RF_20695_ETDAC_CFG2_etdac_buf_op_cur_MASK(rev)      0x2000
#define RF_20695_ETDAC_CFG2_ETDACbuf_biqd_byp_SHIFT(rev)    14
#define RF_20695_ETDAC_CFG2_ETDACbuf_biqd_byp_MASK(rev)     0x4000
#define RF_20695_ETDAC_CFG2_etdac_buf_Cfb_SHIFT(rev)        0
#define RF_20695_ETDAC_CFG2_etdac_buf_Cfb_MASK(rev)         0x7f
#define RF_20695_ETDAC_CFG2_etdac_lowcm_en_SHIFT(rev)       9
#define RF_20695_ETDAC_CFG2_etdac_lowcm_en_MASK(rev)        0x200
#define RF_20695_ETDAC_CFG2_etdac_buf_su_dis_SHIFT(rev)     12
#define RF_20695_ETDAC_CFG2_etdac_buf_su_dis_MASK(rev)      0x1000
#define RF_20695_ETDAC_CFG2_etdac_buf_suref_ctrl_SHIFT(rev) 7
#define RF_20695_ETDAC_CFG2_etdac_buf_suref_ctrl_MASK(rev)  0x180
#define RF_20695_ETDAC_CFG2_etdac_lowpwr_en_SHIFT(rev)      10
#define RF_20695_ETDAC_CFG2_etdac_lowpwr_en_MASK(rev)       0xc00

/* Register RF_20695_ETDAC_CFG3 */
#define RF0_20695_ETDAC_CFG3(rev)                  (0xce | JTAG_20695_CR0)
#define RF_20695_ETDAC_CFG3_etdac_spare_SHIFT(rev) 0
#define RF_20695_ETDAC_CFG3_etdac_spare_MASK(rev)  0xffff

/* Register RF_20695_ETDAC_CFG4 */
#define RF0_20695_ETDAC_CFG4(rev)                    (0xcf | JTAG_20695_CR0)
#define RF_20695_ETDAC_CFG4_etdac_buf_Cin_SHIFT(rev) 0
#define RF_20695_ETDAC_CFG4_etdac_buf_Cin_MASK(rev)  0xff

/* Register RF_20695_TXDAC_REG0 */
#define RF0_20695_TXDAC_REG0(rev)                        (0xd0 | JTAG_20695_CR0)
#define RF_20695_TXDAC_REG0_iqdac_buf_cc_SHIFT(rev)      14
#define RF_20695_TXDAC_REG0_iqdac_buf_cc_MASK(rev)       0xc000
#define RF_20695_TXDAC_REG0_iqdac_invclki_SHIFT(rev)     6
#define RF_20695_TXDAC_REG0_iqdac_invclki_MASK(rev)      0x40
#define RF_20695_TXDAC_REG0_iqdac_buf_bw_SHIFT(rev)      11
#define RF_20695_TXDAC_REG0_iqdac_buf_bw_MASK(rev)       0x3800
#define RF_20695_TXDAC_REG0_iqdac_invclko_SHIFT(rev)     7
#define RF_20695_TXDAC_REG0_iqdac_invclko_MASK(rev)      0x80
#define RF_20695_TXDAC_REG0_iqdac_buf_cmsel_SHIFT(rev)   10
#define RF_20695_TXDAC_REG0_iqdac_buf_cmsel_MASK(rev)    0x400
#define RF_20695_TXDAC_REG0_iqdac_buf_pu_SHIFT(rev)      3
#define RF_20695_TXDAC_REG0_iqdac_buf_pu_MASK(rev)       0x8
#define RF_20695_TXDAC_REG0_iqdac_pwrup_diode_SHIFT(rev) 0
#define RF_20695_TXDAC_REG0_iqdac_pwrup_diode_MASK(rev)  0x1
#define RF_20695_TXDAC_REG0_iqdac_pwrup_I_SHIFT(rev)     1
#define RF_20695_TXDAC_REG0_iqdac_pwrup_I_MASK(rev)      0x2
#define RF_20695_TXDAC_REG0_iqdac_pwrup_Q_SHIFT(rev)     2
#define RF_20695_TXDAC_REG0_iqdac_pwrup_Q_MASK(rev)      0x4
#define RF_20695_TXDAC_REG0_iqdac_tscb_enb_SHIFT(rev)    5
#define RF_20695_TXDAC_REG0_iqdac_tscb_enb_MASK(rev)     0x20
#define RF_20695_TXDAC_REG0_iqdac_attn_SHIFT(rev)        8
#define RF_20695_TXDAC_REG0_iqdac_attn_MASK(rev)         0x300
#define RF_20695_TXDAC_REG0_iqdac_reset_SHIFT(rev)       4
#define RF_20695_TXDAC_REG0_iqdac_reset_MASK(rev)        0x10

/* Register RF_20695_TXDAC_REG1 */
#define RF0_20695_TXDAC_REG1(rev)                           (0xd1 | JTAG_20695_CR0)
#define RF_20695_TXDAC_REG1_iqdac_buf_su_dis_SHIFT(rev)     14
#define RF_20695_TXDAC_REG1_iqdac_buf_su_dis_MASK(rev)      0x4000
#define RF_20695_TXDAC_REG1_iqdac_buf_op_cur_SHIFT(rev)     15
#define RF_20695_TXDAC_REG1_iqdac_buf_op_cur_MASK(rev)      0x8000
#define RF_20695_TXDAC_REG1_iqdac_buf_suref_ctrl_SHIFT(rev) 9
#define RF_20695_TXDAC_REG1_iqdac_buf_suref_ctrl_MASK(rev)  0x600
#define RF_20695_TXDAC_REG1_iqdac_lowcm_en_SHIFT(rev)       13
#define RF_20695_TXDAC_REG1_iqdac_lowcm_en_MASK(rev)        0x2000
#define RF_20695_TXDAC_REG1_iqdac_lowpwr_en_SHIFT(rev)      11
#define RF_20695_TXDAC_REG1_iqdac_lowpwr_en_MASK(rev)       0x1800
#define RF_20695_TXDAC_REG1_iqdac_buf_Cfb_SHIFT(rev)        0
#define RF_20695_TXDAC_REG1_iqdac_buf_Cfb_MASK(rev)         0x7f

/* Register RF_20695_TXDAC_REG3 */
#define RF0_20695_TXDAC_REG3(rev)                    (0xd2 | JTAG_20695_CR0)
#define RF_20695_TXDAC_REG3_IQDACbuf_Clpf_SHIFT(rev) 8
#define RF_20695_TXDAC_REG3_IQDACbuf_Clpf_MASK(rev)  0x7f00
#define RF_20695_TXDAC_REG3_IQDACbuf_Cin_SHIFT(rev)  0
#define RF_20695_TXDAC_REG3_IQDACbuf_Cin_MASK(rev)   0xff

/* Register RF_20695_TXDAC_REG4 */
#define RF0_20695_TXDAC_REG4(rev)                        (0xd3 | JTAG_20695_CR0)
#define RF_20695_TXDAC_REG4_IQDACbuf_lpfen_SHIFT(rev)    1
#define RF_20695_TXDAC_REG4_IQDACbuf_lpfen_MASK(rev)     0x2
#define RF_20695_TXDAC_REG4_IQDACbuf_biqd_byp_SHIFT(rev) 0
#define RF_20695_TXDAC_REG4_IQDACbuf_biqd_byp_MASK(rev)  0x1

/* Register RF_20695_TXDAC_REG2 */
#define RF0_20695_TXDAC_REG2(rev)                  (0xd4 | JTAG_20695_CR0)
#define RF_20695_TXDAC_REG2_iqdac_spare_SHIFT(rev) 0
#define RF_20695_TXDAC_REG2_iqdac_spare_MASK(rev)  0xffff

/* Register RF_20695_RXADC_CFG0 */
#define RF0_20695_RXADC_CFG0(rev)                            (0xd5 | JTAG_20695_CR0)
#define RF_20695_RXADC_CFG0_rxadc_power_mode_enb_SHIFT(rev)  10
#define RF_20695_RXADC_CFG0_rxadc_power_mode_enb_MASK(rev)   0x400
#define RF_20695_RXADC_CFG0_afe_en_loopback_SHIFT(rev)       15
#define RF_20695_RXADC_CFG0_afe_en_loopback_MASK(rev)        0x8000
#define RF_20695_RXADC_CFG0_rxadc_reset_n_adc_I_SHIFT(rev)   4
#define RF_20695_RXADC_CFG0_rxadc_reset_n_adc_I_MASK(rev)    0x10
#define RF_20695_RXADC_CFG0_rxadc_reset_n_adc_Q_SHIFT(rev)   6
#define RF_20695_RXADC_CFG0_rxadc_reset_n_adc_Q_MASK(rev)    0x40
#define RF_20695_RXADC_CFG0_rxadc_start_cal_adc_I_SHIFT(rev) 11
#define RF_20695_RXADC_CFG0_rxadc_start_cal_adc_I_MASK(rev)  0x800
#define RF_20695_RXADC_CFG0_rxadc_start_cal_adc_Q_SHIFT(rev) 13
#define RF_20695_RXADC_CFG0_rxadc_start_cal_adc_Q_MASK(rev)  0x2000
#define RF_20695_RXADC_CFG0_rxadc_power_mode_SHIFT(rev)      8
#define RF_20695_RXADC_CFG0_rxadc_power_mode_MASK(rev)       0x300
#define RF_20695_RXADC_CFG0_rxadc_puI_SHIFT(rev)             2
#define RF_20695_RXADC_CFG0_rxadc_puI_MASK(rev)              0x4
#define RF_20695_RXADC_CFG0_rxadc_puQ_SHIFT(rev)             3
#define RF_20695_RXADC_CFG0_rxadc_puQ_MASK(rev)              0x8

/* Register RF_20695_RXADC_CFG1 */
#define RF0_20695_RXADC_CFG1(rev)                       (0xd6 | JTAG_20695_CR0)
#define RF_20695_RXADC_CFG1_rxadc_sum_div_SHIFT(rev)    12
#define RF_20695_RXADC_CFG1_rxadc_sum_div_MASK(rev)     0x7000
#define RF_20695_RXADC_CFG1_rxadc_buffer_per_SHIFT(rev) 0
#define RF_20695_RXADC_CFG1_rxadc_buffer_per_MASK(rev)  0x1f
#define RF_20695_RXADC_CFG1_rxadc_corr_dis_SHIFT(rev)   10
#define RF_20695_RXADC_CFG1_rxadc_corr_dis_MASK(rev)    0x400
#define RF_20695_RXADC_CFG1_rxadc_wait_per_SHIFT(rev)   5
#define RF_20695_RXADC_CFG1_rxadc_wait_per_MASK(rev)    0x3e0
#define RF_20695_RXADC_CFG1_rxadc_coeff_sel_SHIFT(rev)  11
#define RF_20695_RXADC_CFG1_rxadc_coeff_sel_MASK(rev)   0x800

/* Register RF_20695_RXADC_CFG2 */
#define RF0_20695_RXADC_CFG2(rev)                             (0xd7 | JTAG_20695_CR0)
#define RF_20695_RXADC_CFG2_rxadc_ber_corr_en_SHIFT(rev)      15
#define RF_20695_RXADC_CFG2_rxadc_ber_corr_en_MASK(rev)       0x8000
#define RF_20695_RXADC_CFG2_rxadc_override_cal_en_SHIFT(rev)  10
#define RF_20695_RXADC_CFG2_rxadc_override_cal_en_MASK(rev)   0x400
#define RF_20695_RXADC_CFG2_rxadc_sum_per_SHIFT(rev)          0
#define RF_20695_RXADC_CFG2_rxadc_sum_per_MASK(rev)           0x7f
#define RF_20695_RXADC_CFG2_rxadc_conv_status_addr_SHIFT(rev) 7
#define RF_20695_RXADC_CFG2_rxadc_conv_status_addr_MASK(rev)  0x380
#define RF_20695_RXADC_CFG2_rxadc_override_cal_val_SHIFT(rev) 11
#define RF_20695_RXADC_CFG2_rxadc_override_cal_val_MASK(rev)  0x800
#define RF_20695_RXADC_CFG2_rxadc_sar_cal_data_sel_SHIFT(rev) 12
#define RF_20695_RXADC_CFG2_rxadc_sar_cal_data_sel_MASK(rev)  0x7000

/* Register RF_20695_RXADC_CFG3 */
#define RF0_20695_RXADC_CFG3(rev)                                 (0xd8 | JTAG_20695_CR0)
#define RF_20695_RXADC_CFG3_rxadc_coeff_out_ctrl_adc_I_SHIFT(rev) 4
#define RF_20695_RXADC_CFG3_rxadc_coeff_out_ctrl_adc_I_MASK(rev)  0x30
#define RF_20695_RXADC_CFG3_rxadc_ber_ctrl_SHIFT(rev)             0
#define RF_20695_RXADC_CFG3_rxadc_ber_ctrl_MASK(rev)              0x1
#define RF_20695_RXADC_CFG3_rxadc_conv_status_en_adc_I_SHIFT(rev) 6
#define RF_20695_RXADC_CFG3_rxadc_conv_status_en_adc_I_MASK(rev)  0x40
#define RF_20695_RXADC_CFG3_rxadc_ber_hist_rst_adc_I_SHIFT(rev)   7
#define RF_20695_RXADC_CFG3_rxadc_ber_hist_rst_adc_I_MASK(rev)    0x80
#define RF_20695_RXADC_CFG3_rxadc_cal_cap_SHIFT(rev)              1
#define RF_20695_RXADC_CFG3_rxadc_cal_cap_MASK(rev)               0xe

/* Register RF_20695_RXADC_CFG4 */
#define RF0_20695_RXADC_CFG4(rev)                                 (0xd9 | JTAG_20695_CR0)
#define RF_20695_RXADC_CFG4_rxadc_coeff_out_ctrl_adc_Q_SHIFT(rev) 2
#define RF_20695_RXADC_CFG4_rxadc_coeff_out_ctrl_adc_Q_MASK(rev)  0xc
#define RF_20695_RXADC_CFG4_rxadc_conv_status_en_adc_Q_SHIFT(rev) 4
#define RF_20695_RXADC_CFG4_rxadc_conv_status_en_adc_Q_MASK(rev)  0x10
#define RF_20695_RXADC_CFG4_rxadc_ber_hist_rst_adc_Q_SHIFT(rev)   5
#define RF_20695_RXADC_CFG4_rxadc_ber_hist_rst_adc_Q_MASK(rev)    0x20

/* Register RF_20695_RXADC_CFG5 */
#define RF0_20695_RXADC_CFG5(rev)                             (0xda | JTAG_20695_CR0)
#define RF_20695_RXADC_CFG5_rxadc_coeff_cap2_adc_I_SHIFT(rev) 1
#define RF_20695_RXADC_CFG5_rxadc_coeff_cap2_adc_I_MASK(rev)  0x3e
#define RF_20695_RXADC_CFG5_rxadc_coeff_cap1_adc_I_SHIFT(rev) 6
#define RF_20695_RXADC_CFG5_rxadc_coeff_cap1_adc_I_MASK(rev)  0x7c0
#define RF_20695_RXADC_CFG5_rxadc_coeff_cap0_adc_I_SHIFT(rev) 11
#define RF_20695_RXADC_CFG5_rxadc_coeff_cap0_adc_I_MASK(rev)  0xf800

/* Register RF_20695_RXADC_CFG7 */
#define RF0_20695_RXADC_CFG7(rev)                             (0xdb | JTAG_20695_CR0)
#define RF_20695_RXADC_CFG7_rxadc_coeff_cap2_adc_Q_SHIFT(rev) 1
#define RF_20695_RXADC_CFG7_rxadc_coeff_cap2_adc_Q_MASK(rev)  0x3e
#define RF_20695_RXADC_CFG7_rxadc_coeff_cap1_adc_Q_SHIFT(rev) 6
#define RF_20695_RXADC_CFG7_rxadc_coeff_cap1_adc_Q_MASK(rev)  0x7c0
#define RF_20695_RXADC_CFG7_rxadc_coeff_cap0_adc_Q_SHIFT(rev) 11
#define RF_20695_RXADC_CFG7_rxadc_coeff_cap0_adc_Q_MASK(rev)  0xf800

/* Register RF_20695_RXADC_REG0 */
#define RF0_20695_RXADC_REG0(rev)                         (0xdc | JTAG_20695_CR0)
#define RF_20695_RXADC_REG0_rxadc_force_resetb_SHIFT(rev) 8
#define RF_20695_RXADC_REG0_rxadc_force_resetb_MASK(rev)  0x100
#define RF_20695_RXADC_REG0_rxadc_reg0_7_0_SHIFT(rev)     0
#define RF_20695_RXADC_REG0_rxadc_reg0_7_0_MASK(rev)      0xff
#define RF_20695_RXADC_REG0_rxadc_reg0_15_9_SHIFT(rev)    9
#define RF_20695_RXADC_REG0_rxadc_reg0_15_9_MASK(rev)     0xfe00

/* Register RF_20695_RXADC_REG1 */
#define RF0_20695_RXADC_REG1(rev)                      (0xdd | JTAG_20695_CR0)
#define RF_20695_RXADC_REG1_rxadc_pu_clkgen_SHIFT(rev) 6
#define RF_20695_RXADC_REG1_rxadc_pu_clkgen_MASK(rev)  0x40
#define RF_20695_RXADC_REG1_rxadc_pu_refbuf_SHIFT(rev) 5
#define RF_20695_RXADC_REG1_rxadc_pu_refbuf_MASK(rev)  0x20
#define RF_20695_RXADC_REG1_rxadc_reg1_3_0_SHIFT(rev)  0
#define RF_20695_RXADC_REG1_rxadc_reg1_3_0_MASK(rev)   0xf
#define RF_20695_RXADC_REG1_rxadc_pu_cmbuf_SHIFT(rev)  4
#define RF_20695_RXADC_REG1_rxadc_pu_cmbuf_MASK(rev)   0x10
#define RF_20695_RXADC_REG1_rxadc_reg1_15_7_SHIFT(rev) 7
#define RF_20695_RXADC_REG1_rxadc_reg1_15_7_MASK(rev)  0xff80

/* Register RF_20695_RXADC_REG2 */
#define RF0_20695_RXADC_REG2(rev)                 (0xde | JTAG_20695_CR0)
#define RF_20695_RXADC_REG2_rxadc_reg2_SHIFT(rev) 0
#define RF_20695_RXADC_REG2_rxadc_reg2_MASK(rev)  0xffff

/* Register RF_20695_RXADC_REG3 */
#define RF0_20695_RXADC_REG3(rev)                 (0xdf | JTAG_20695_CR0)
#define RF_20695_RXADC_REG3_rxadc_reg3_SHIFT(rev) 0
#define RF_20695_RXADC_REG3_rxadc_reg3_MASK(rev)  0xffff

/* Register RF_20695_RXADC_REG4 */
#define RF0_20695_RXADC_REG4(rev)                 (0xe0 | JTAG_20695_CR0)
#define RF_20695_RXADC_REG4_rxadc_reg4_SHIFT(rev) 0
#define RF_20695_RXADC_REG4_rxadc_reg4_MASK(rev)  0xffff

/* Register RF_20695_RXADC_REG5 */
#define RF0_20695_RXADC_REG5(rev)                 (0xe1 | JTAG_20695_CR0)
#define RF_20695_RXADC_REG5_rxadc_reg5_SHIFT(rev) 0
#define RF_20695_RXADC_REG5_rxadc_reg5_MASK(rev)  0xffff

/* Register RF_20695_RXADC_REG6 */
#define RF0_20695_RXADC_REG6(rev)                 (0xe2 | JTAG_20695_CR0)
#define RF_20695_RXADC_REG6_rxadc_reg6_SHIFT(rev) 0
#define RF_20695_RXADC_REG6_rxadc_reg6_MASK(rev)  0xffff

/* Register RF_20695_RXADC_REG7 */
#define RF0_20695_RXADC_REG7(rev)                 (0xe3 | JTAG_20695_CR0)
#define RF_20695_RXADC_REG7_rxadc_reg7_SHIFT(rev) 0
#define RF_20695_RXADC_REG7_rxadc_reg7_MASK(rev)  0xffff

/* Register RF_20695_RXADC_CAP0_STAT */
#define RF0_20695_RXADC_CAP0_STAT(rev)                         (0xe4 | JTAG_20695_CR0)
#define RF_20695_RXADC_CAP0_STAT_o_coeff_cap0_adc_I_SHIFT(rev) 9
#define RF_20695_RXADC_CAP0_STAT_o_coeff_cap0_adc_I_MASK(rev)  0xfe00
#define RF_20695_RXADC_CAP0_STAT_o_coeff_cap0_adc_Q_SHIFT(rev) 0
#define RF_20695_RXADC_CAP0_STAT_o_coeff_cap0_adc_Q_MASK(rev)  0x7f

/* Register RF_20695_RXADC_CAP1_STAT */
#define RF0_20695_RXADC_CAP1_STAT(rev)                         (0xe5 | JTAG_20695_CR0)
#define RF_20695_RXADC_CAP1_STAT_o_coeff_cap1_adc_I_SHIFT(rev) 9
#define RF_20695_RXADC_CAP1_STAT_o_coeff_cap1_adc_I_MASK(rev)  0xfe00
#define RF_20695_RXADC_CAP1_STAT_o_coeff_cap1_adc_Q_SHIFT(rev) 0
#define RF_20695_RXADC_CAP1_STAT_o_coeff_cap1_adc_Q_MASK(rev)  0x7f

/* Register RF_20695_RXADC_CAP2_STAT */
#define RF0_20695_RXADC_CAP2_STAT(rev)                         (0xe6 | JTAG_20695_CR0)
#define RF_20695_RXADC_CAP2_STAT_o_coeff_cap2_adc_I_SHIFT(rev) 9
#define RF_20695_RXADC_CAP2_STAT_o_coeff_cap2_adc_I_MASK(rev)  0xfe00
#define RF_20695_RXADC_CAP2_STAT_o_coeff_cap2_adc_Q_SHIFT(rev) 0
#define RF_20695_RXADC_CAP2_STAT_o_coeff_cap2_adc_Q_MASK(rev)  0x7f

/* Register RF_20695_RXADC_CONV_STAT_I */
#define RF0_20695_RXADC_CONV_STAT_I(rev)                          (0xe7 | JTAG_20695_CR0)
#define RF_20695_RXADC_CONV_STAT_I_o_conv_status_adc_I_SHIFT(rev) 0
#define RF_20695_RXADC_CONV_STAT_I_o_conv_status_adc_I_MASK(rev)  0xffff

/* Register RF_20695_RXADC_CONV_STAT_Q */
#define RF0_20695_RXADC_CONV_STAT_Q(rev)                          (0xe8 | JTAG_20695_CR0)
#define RF_20695_RXADC_CONV_STAT_Q_o_conv_status_adc_Q_SHIFT(rev) 0
#define RF_20695_RXADC_CONV_STAT_Q_o_conv_status_adc_Q_MASK(rev)  0xffff

/* Register RF_20695_RXADC_DEBUG */
#define RF0_20695_RXADC_DEBUG(rev)                      (0xe9 | JTAG_20695_CR0)
#define RF_20695_RXADC_DEBUG_o_d_debug_adc_I_SHIFT(rev) 3
#define RF_20695_RXADC_DEBUG_o_d_debug_adc_I_MASK(rev)  0x8
#define RF_20695_RXADC_DEBUG_o_d_debug_adc_Q_SHIFT(rev) 2
#define RF_20695_RXADC_DEBUG_o_d_debug_adc_Q_MASK(rev)  0x4

/* Register RF_20695_RXADC_CAL_STATUS */
#define RF0_20695_RXADC_CAL_STATUS(rev)                       (0xea | JTAG_20695_CR0)
#define RF_20695_RXADC_CAL_STATUS_rxadc_cal_done_I_SHIFT(rev) 0
#define RF_20695_RXADC_CAL_STATUS_rxadc_cal_done_I_MASK(rev)  0x1
#define RF_20695_RXADC_CAL_STATUS_rxadc_cal_done_Q_SHIFT(rev) 2
#define RF_20695_RXADC_CAL_STATUS_rxadc_cal_done_Q_MASK(rev)  0x4

/* Register RF_20695_AFE_CFG1_OVR1 */
#define RF0_20695_AFE_CFG1_OVR1(rev)                           (0xeb | JTAG_20695_CR0)
#define RF_20695_AFE_CFG1_OVR1_ovr_coeff_cap2_adc_I_SHIFT(rev) 11
#define RF_20695_AFE_CFG1_OVR1_ovr_coeff_cap2_adc_I_MASK(rev)  0x800
#define RF_20695_AFE_CFG1_OVR1_ovr_coeff_cap2_adc_Q_SHIFT(rev) 5
#define RF_20695_AFE_CFG1_OVR1_ovr_coeff_cap2_adc_Q_MASK(rev)  0x20
#define RF_20695_AFE_CFG1_OVR1_ovr_coeff_cap1_adc_I_SHIFT(rev) 10
#define RF_20695_AFE_CFG1_OVR1_ovr_coeff_cap1_adc_I_MASK(rev)  0x400
#define RF_20695_AFE_CFG1_OVR1_ovr_coeff_cap1_adc_Q_SHIFT(rev) 4
#define RF_20695_AFE_CFG1_OVR1_ovr_coeff_cap1_adc_Q_MASK(rev)  0x10
#define RF_20695_AFE_CFG1_OVR1_ovr_coeff_cap0_adc_I_SHIFT(rev) 9
#define RF_20695_AFE_CFG1_OVR1_ovr_coeff_cap0_adc_I_MASK(rev)  0x200
#define RF_20695_AFE_CFG1_OVR1_ovr_coeff_cap0_adc_Q_SHIFT(rev) 3
#define RF_20695_AFE_CFG1_OVR1_ovr_coeff_cap0_adc_Q_MASK(rev)  0x8

/* Register RF_20695_AFE_CFG1_OVR2 */
#define RF0_20695_AFE_CFG1_OVR2(rev)                          (0xec | JTAG_20695_CR0)
#define RF_20695_AFE_CFG1_OVR2_ovr_rxadc_clkgen_pu_SHIFT(rev) 3
#define RF_20695_AFE_CFG1_OVR2_ovr_rxadc_clkgen_pu_MASK(rev)  0x8
#define RF_20695_AFE_CFG1_OVR2_ovr_iqdac_pu_diode_SHIFT(rev)  10
#define RF_20695_AFE_CFG1_OVR2_ovr_iqdac_pu_diode_MASK(rev)   0x400
#define RF_20695_AFE_CFG1_OVR2_ovr_iqdac_reset_SHIFT(rev)     13
#define RF_20695_AFE_CFG1_OVR2_ovr_iqdac_reset_MASK(rev)      0x2000
#define RF_20695_AFE_CFG1_OVR2_ovr_etdac_pu_SHIFT(rev)        7
#define RF_20695_AFE_CFG1_OVR2_ovr_etdac_pu_MASK(rev)         0x80
#define RF_20695_AFE_CFG1_OVR2_ovr_adc_pu_I_SHIFT(rev)        2
#define RF_20695_AFE_CFG1_OVR2_ovr_adc_pu_I_MASK(rev)         0x4
#define RF_20695_AFE_CFG1_OVR2_ovr_adc_pu_Q_SHIFT(rev)        1
#define RF_20695_AFE_CFG1_OVR2_ovr_adc_pu_Q_MASK(rev)         0x2
#define RF_20695_AFE_CFG1_OVR2_ovr_rxadc_cmbuf_pu_SHIFT(rev)  15
#define RF_20695_AFE_CFG1_OVR2_ovr_rxadc_cmbuf_pu_MASK(rev)   0x8000
#define RF_20695_AFE_CFG1_OVR2_ovr_adc_power_mode_SHIFT(rev)  0
#define RF_20695_AFE_CFG1_OVR2_ovr_adc_power_mode_MASK(rev)   0x1
#define RF_20695_AFE_CFG1_OVR2_ovr_etdacbuff_pu_SHIFT(rev)    8
#define RF_20695_AFE_CFG1_OVR2_ovr_etdacbuff_pu_MASK(rev)     0x100
#define RF_20695_AFE_CFG1_OVR2_ovr_rxadc_refbuf_pu_SHIFT(rev) 14
#define RF_20695_AFE_CFG1_OVR2_ovr_rxadc_refbuf_pu_MASK(rev)  0x4000
#define RF_20695_AFE_CFG1_OVR2_ovr_etdac_reset_SHIFT(rev)     12
#define RF_20695_AFE_CFG1_OVR2_ovr_etdac_reset_MASK(rev)      0x1000
#define RF_20695_AFE_CFG1_OVR2_ovr_iqdacbuf_pu_SHIFT(rev)     11
#define RF_20695_AFE_CFG1_OVR2_ovr_iqdacbuf_pu_MASK(rev)      0x800
#define RF_20695_AFE_CFG1_OVR2_ovr_etdac_pu_diode_SHIFT(rev)  9
#define RF_20695_AFE_CFG1_OVR2_ovr_etdac_pu_diode_MASK(rev)   0x200
#define RF_20695_AFE_CFG1_OVR2_ovr_iqdac_pu_I_SHIFT(rev)      6
#define RF_20695_AFE_CFG1_OVR2_ovr_iqdac_pu_I_MASK(rev)       0x40
#define RF_20695_AFE_CFG1_OVR2_ovr_iqdac_pu_Q_SHIFT(rev)      5
#define RF_20695_AFE_CFG1_OVR2_ovr_iqdac_pu_Q_MASK(rev)       0x20

/* Register RF_20695_ET_LUT_0 */
#define RF0_20695_ET_LUT_0(rev)                                     (0xed | JTAG_20695_CR0)
#define RF_20695_ET_LUT_0_ET_linreg_pu_step0_SHIFT(rev)             6
#define RF_20695_ET_LUT_0_ET_linreg_pu_step0_MASK(rev)              0x40
#define RF_20695_ET_LUT_0_ET_linreg_pu_step1_SHIFT(rev)             7
#define RF_20695_ET_LUT_0_ET_linreg_pu_step1_MASK(rev)              0x80
#define RF_20695_ET_LUT_0_ET_linreg_pu_step2_SHIFT(rev)             8
#define RF_20695_ET_LUT_0_ET_linreg_pu_step2_MASK(rev)              0x100
#define RF_20695_ET_LUT_0_ET_swreg_pu_step0_SHIFT(rev)              3
#define RF_20695_ET_LUT_0_ET_swreg_pu_step0_MASK(rev)               0x8
#define RF_20695_ET_LUT_0_ET_swreg_pu_step1_SHIFT(rev)              4
#define RF_20695_ET_LUT_0_ET_swreg_pu_step1_MASK(rev)               0x10
#define RF_20695_ET_LUT_0_ET_swreg_pu_step2_SHIFT(rev)              5
#define RF_20695_ET_LUT_0_ET_swreg_pu_step2_MASK(rev)               0x20
#define RF_20695_ET_LUT_0_ET_linreg_use_local_vref_step0_SHIFT(rev) 0
#define RF_20695_ET_LUT_0_ET_linreg_use_local_vref_step0_MASK(rev)  0x1
#define RF_20695_ET_LUT_0_ET_linreg_use_local_vref_step1_SHIFT(rev) 1
#define RF_20695_ET_LUT_0_ET_linreg_use_local_vref_step1_MASK(rev)  0x2
#define RF_20695_ET_LUT_0_ET_linreg_use_local_vref_step2_SHIFT(rev) 2
#define RF_20695_ET_LUT_0_ET_linreg_use_local_vref_step2_MASK(rev)  0x4

/* Register RF_20695_ET_LUT_4 */
#define RF0_20695_ET_LUT_4(rev)                                          (0xee | JTAG_20695_CR0)
#define RF_20695_ET_LUT_4_ET_linreg_predriver_capmiller_step0_SHIFT(rev) 0
#define RF_20695_ET_LUT_4_ET_linreg_predriver_capmiller_step0_MASK(rev)  0xf
#define RF_20695_ET_LUT_4_ET_linreg_predriver_capmiller_step1_SHIFT(rev) 4
#define RF_20695_ET_LUT_4_ET_linreg_predriver_capmiller_step1_MASK(rev)  0xf0
#define RF_20695_ET_LUT_4_ET_linreg_predriver_capmiller_step2_SHIFT(rev) 8
#define RF_20695_ET_LUT_4_ET_linreg_predriver_capmiller_step2_MASK(rev)  0xf00

/* Register RF_20695_ET_LUT_5 */
#define RF0_20695_ET_LUT_5(rev)                                         (0xef | JTAG_20695_CR0)
#define RF_20695_ET_LUT_5_ET_cfb_linreg_predriver_tune_step0_SHIFT(rev) 0
#define RF_20695_ET_LUT_5_ET_cfb_linreg_predriver_tune_step0_MASK(rev)  0x3f
#define RF_20695_ET_LUT_5_ET_cfb_linreg_predriver_tune_step1_SHIFT(rev) 6
#define RF_20695_ET_LUT_5_ET_cfb_linreg_predriver_tune_step1_MASK(rev)  0xfc0

/* Register RF_20695_ET_LUT_6 */
#define RF0_20695_ET_LUT_6(rev)                                         (0xf0 | JTAG_20695_CR0)
#define RF_20695_ET_LUT_6_ET_cfb_linreg_predriver_tune_step2_SHIFT(rev) 0
#define RF_20695_ET_LUT_6_ET_cfb_linreg_predriver_tune_step2_MASK(rev)  0x3f

/* Register RF_20695_ET_LUT_7 */
#define RF0_20695_ET_LUT_7(rev)                                  (0xf1 | JTAG_20695_CR0)
#define RF_20695_ET_LUT_7_ET_linreg_capmiller_n_step0_SHIFT(rev) 0
#define RF_20695_ET_LUT_7_ET_linreg_capmiller_n_step0_MASK(rev)  0xf
#define RF_20695_ET_LUT_7_ET_linreg_capmiller_n_step1_SHIFT(rev) 4
#define RF_20695_ET_LUT_7_ET_linreg_capmiller_n_step1_MASK(rev)  0xf0
#define RF_20695_ET_LUT_7_ET_linreg_capmiller_n_step2_SHIFT(rev) 8
#define RF_20695_ET_LUT_7_ET_linreg_capmiller_n_step2_MASK(rev)  0xf00

/* Register RF_20695_ET_LUT_8 */
#define RF0_20695_ET_LUT_8(rev)                                  (0xf2 | JTAG_20695_CR0)
#define RF_20695_ET_LUT_8_ET_linreg_capmiller_p_step0_SHIFT(rev) 0
#define RF_20695_ET_LUT_8_ET_linreg_capmiller_p_step0_MASK(rev)  0xf
#define RF_20695_ET_LUT_8_ET_linreg_capmiller_p_step1_SHIFT(rev) 4
#define RF_20695_ET_LUT_8_ET_linreg_capmiller_p_step1_MASK(rev)  0xf0
#define RF_20695_ET_LUT_8_ET_linreg_capmiller_p_step2_SHIFT(rev) 8
#define RF_20695_ET_LUT_8_ET_linreg_capmiller_p_step2_MASK(rev)  0xf00

/* Register RF_20695_ET_LUT_9 */
#define RF0_20695_ET_LUT_9(rev)                               (0xf3 | JTAG_20695_CR0)
#define RF_20695_ET_LUT_9_ET_cfb_linreg_tune_step0_SHIFT(rev) 0
#define RF_20695_ET_LUT_9_ET_cfb_linreg_tune_step0_MASK(rev)  0x3f
#define RF_20695_ET_LUT_9_ET_cfb_linreg_tune_step1_SHIFT(rev) 6
#define RF_20695_ET_LUT_9_ET_cfb_linreg_tune_step1_MASK(rev)  0xfc0

/* Register RF_20695_ET_LUT_10 */
#define RF0_20695_ET_LUT_10(rev)                               (0xf4 | JTAG_20695_CR0)
#define RF_20695_ET_LUT_10_ET_cfb_linreg_tune_step2_SHIFT(rev) 0
#define RF_20695_ET_LUT_10_ET_cfb_linreg_tune_step2_MASK(rev)  0x3f

/* Register RF_20695_ET_LUT_11 */
#define RF0_20695_ET_LUT_11(rev)                                               (0xf5 | JTAG_20695_CR0)
#define RF_20695_ET_LUT_11_ibias_20uA_linreg_ClassAB_nmos_mag_step0_SHIFT(rev) 0
#define RF_20695_ET_LUT_11_ibias_20uA_linreg_ClassAB_nmos_mag_step0_MASK(rev)  0x3f
#define RF_20695_ET_LUT_11_ibias_20uA_linreg_ClassAB_nmos_mag_step1_SHIFT(rev) 6
#define RF_20695_ET_LUT_11_ibias_20uA_linreg_ClassAB_nmos_mag_step1_MASK(rev)  0xfc0

/* Register RF_20695_ET_LUT_12 */
#define RF0_20695_ET_LUT_12(rev)                                               (0xf6 | JTAG_20695_CR0)
#define RF_20695_ET_LUT_12_ibias_20uA_linreg_ClassAB_nmos_mag_step2_SHIFT(rev) 0
#define RF_20695_ET_LUT_12_ibias_20uA_linreg_ClassAB_nmos_mag_step2_MASK(rev)  0x3f

/* Register RF_20695_ET_LUT_13 */
#define RF0_20695_ET_LUT_13(rev)                                               (0xf7 | JTAG_20695_CR0)
#define RF_20695_ET_LUT_13_ibias_20uA_linreg_ClassAB_pmos_mag_step0_SHIFT(rev) 0
#define RF_20695_ET_LUT_13_ibias_20uA_linreg_ClassAB_pmos_mag_step0_MASK(rev)  0x3f
#define RF_20695_ET_LUT_13_ibias_20uA_linreg_ClassAB_pmos_mag_step1_SHIFT(rev) 6
#define RF_20695_ET_LUT_13_ibias_20uA_linreg_ClassAB_pmos_mag_step1_MASK(rev)  0xfc0

/* Register RF_20695_ET_LUT_14 */
#define RF0_20695_ET_LUT_14(rev)                                               (0xf8 | JTAG_20695_CR0)
#define RF_20695_ET_LUT_14_ibias_20uA_linreg_ClassAB_pmos_mag_step2_SHIFT(rev) 0
#define RF_20695_ET_LUT_14_ibias_20uA_linreg_ClassAB_pmos_mag_step2_MASK(rev)  0x3f

/* Register RF_20695_ET_LUT_15 */
#define RF0_20695_ET_LUT_15(rev)                                            (0xf9 | JTAG_20695_CR0)
#define RF_20695_ET_LUT_15_ibias_20uA_linreg_predriver_mag_step0_SHIFT(rev) 0
#define RF_20695_ET_LUT_15_ibias_20uA_linreg_predriver_mag_step0_MASK(rev)  0x3f
#define RF_20695_ET_LUT_15_ibias_20uA_linreg_predriver_mag_step1_SHIFT(rev) 6
#define RF_20695_ET_LUT_15_ibias_20uA_linreg_predriver_mag_step1_MASK(rev)  0xfc0

/* Register RF_20695_ET_LUT_16 */
#define RF0_20695_ET_LUT_16(rev)                                            (0xfa | JTAG_20695_CR0)
#define RF_20695_ET_LUT_16_ibias_20uA_linreg_predriver_mag_step2_SHIFT(rev) 0
#define RF_20695_ET_LUT_16_ibias_20uA_linreg_predriver_mag_step2_MASK(rev)  0x3f

/* Register RF_20695_ET_LUT_17 */
#define RF0_20695_ET_LUT_17(rev)                                         (0xfb | JTAG_20695_CR0)
#define RF_20695_ET_LUT_17_ibias_20uA_linreg_stage1_mag_step0_SHIFT(rev) 0
#define RF_20695_ET_LUT_17_ibias_20uA_linreg_stage1_mag_step0_MASK(rev)  0x3f
#define RF_20695_ET_LUT_17_ibias_20uA_linreg_stage1_mag_step1_SHIFT(rev) 6
#define RF_20695_ET_LUT_17_ibias_20uA_linreg_stage1_mag_step1_MASK(rev)  0xfc0

/* Register RF_20695_ET_LUT_18 */
#define RF0_20695_ET_LUT_18(rev)                                         (0xfc | JTAG_20695_CR0)
#define RF_20695_ET_LUT_18_ibias_20uA_linreg_stage1_mag_step2_SHIFT(rev) 0
#define RF_20695_ET_LUT_18_ibias_20uA_linreg_stage1_mag_step2_MASK(rev)  0x3f

/* Register RF_20695_ET_LUT_19 */
#define RF0_20695_ET_LUT_19(rev)                                               (0xfd | JTAG_20695_CR0)
#define RF_20695_ET_LUT_19_ibias_20uA_linreg_vmid_gen_ClassAB_mag_step0_SHIFT(rev) 0
#define RF_20695_ET_LUT_19_ibias_20uA_linreg_vmid_gen_ClassAB_mag_step0_MASK(rev) 0x3f
#define RF_20695_ET_LUT_19_ibias_20uA_linreg_vmid_gen_ClassAB_mag_step1_SHIFT(rev) 6
#define RF_20695_ET_LUT_19_ibias_20uA_linreg_vmid_gen_ClassAB_mag_step1_MASK(rev) 0xfc0

/* Register RF_20695_ET_LUT_20 */
#define RF0_20695_ET_LUT_20(rev)                                               (0xfe | JTAG_20695_CR0)
#define RF_20695_ET_LUT_20_ibias_20uA_linreg_vmid_gen_ClassAB_mag_step2_SHIFT(rev) 0
#define RF_20695_ET_LUT_20_ibias_20uA_linreg_vmid_gen_ClassAB_mag_step2_MASK(rev) 0x3f

/* Register RF_20695_ET_LUT_21 */
#define RF0_20695_ET_LUT_21(rev)                                           (0xff | JTAG_20695_CR0)
#define RF_20695_ET_LUT_21_ibias_20uA_linreg_vmid_gen_mag_step0_SHIFT(rev) 0
#define RF_20695_ET_LUT_21_ibias_20uA_linreg_vmid_gen_mag_step0_MASK(rev)  0x3f
#define RF_20695_ET_LUT_21_ibias_20uA_linreg_vmid_gen_mag_step1_SHIFT(rev) 6
#define RF_20695_ET_LUT_21_ibias_20uA_linreg_vmid_gen_mag_step1_MASK(rev)  0xfc0

/* Register RF_20695_ET_LUT_22 */
#define RF0_20695_ET_LUT_22(rev)                                           (0x100 | JTAG_20695_CR0)
#define RF_20695_ET_LUT_22_ibias_20uA_linreg_vmid_gen_mag_step2_SHIFT(rev) 0
#define RF_20695_ET_LUT_22_ibias_20uA_linreg_vmid_gen_mag_step2_MASK(rev)  0x3f

/* Register RF_20695_ET_LUT_23 */
#define RF0_20695_ET_LUT_23(rev)                                           (0x101 | JTAG_20695_CR0)
#define RF_20695_ET_LUT_23_isink_20uA_hystcomp_thresh_mag_step0_SHIFT(rev) 0
#define RF_20695_ET_LUT_23_isink_20uA_hystcomp_thresh_mag_step0_MASK(rev)  0x3f
#define RF_20695_ET_LUT_23_isink_20uA_hystcomp_thresh_mag_step1_SHIFT(rev) 6
#define RF_20695_ET_LUT_23_isink_20uA_hystcomp_thresh_mag_step1_MASK(rev)  0xfc0

/* Register RF_20695_ET_LUT_24 */
#define RF0_20695_ET_LUT_24(rev)                                           (0x102 | JTAG_20695_CR0)
#define RF_20695_ET_LUT_24_isink_20uA_hystcomp_thresh_mag_step2_SHIFT(rev) 0
#define RF_20695_ET_LUT_24_isink_20uA_hystcomp_thresh_mag_step2_MASK(rev)  0x3f

/* Register RF_20695_ET_LUT_25 */
#define RF0_20695_ET_LUT_25(rev)                                          (0x103 | JTAG_20695_CR0)
#define RF_20695_ET_LUT_25_isrc_20uA_hystcomp_thresh_mag_step0_SHIFT(rev) 0
#define RF_20695_ET_LUT_25_isrc_20uA_hystcomp_thresh_mag_step0_MASK(rev)  0x3f
#define RF_20695_ET_LUT_25_isrc_20uA_hystcomp_thresh_mag_step1_SHIFT(rev) 6
#define RF_20695_ET_LUT_25_isrc_20uA_hystcomp_thresh_mag_step1_MASK(rev)  0xfc0

/* Register RF_20695_ET_LUT_26 */
#define RF0_20695_ET_LUT_26(rev)                                          (0x104 | JTAG_20695_CR0)
#define RF_20695_ET_LUT_26_isrc_20uA_hystcomp_thresh_mag_step2_SHIFT(rev) 0
#define RF_20695_ET_LUT_26_isrc_20uA_hystcomp_thresh_mag_step2_MASK(rev)  0x3f

/* Register RF_20695_ET_LUT_27 */
#define RF0_20695_ET_LUT_27(rev)                                               (0x105 | JTAG_20695_CR0)
#define RF_20695_ET_LUT_27_ibias_uncal_20uA_linreg_vmid_gen_mag_step0_SHIFT(rev) 0
#define RF_20695_ET_LUT_27_ibias_uncal_20uA_linreg_vmid_gen_mag_step0_MASK(rev) 0x3f
#define RF_20695_ET_LUT_27_ibias_uncal_20uA_linreg_vmid_gen_mag_step1_SHIFT(rev) 6
#define RF_20695_ET_LUT_27_ibias_uncal_20uA_linreg_vmid_gen_mag_step1_MASK(rev) 0xfc0

/* Register RF_20695_ET_LUT_28 */
#define RF0_20695_ET_LUT_28(rev)                                               (0x106 | JTAG_20695_CR0)
#define RF_20695_ET_LUT_28_ibias_uncal_20uA_linreg_vmid_gen_mag_step2_SHIFT(rev) 0
#define RF_20695_ET_LUT_28_ibias_uncal_20uA_linreg_vmid_gen_mag_step2_MASK(rev) 0x3f

/* Register RF_20695_ET_LUT_29 */
#define RF0_20695_ET_LUT_29(rev)                             (0x107 | JTAG_20695_CR0)
#define RF_20695_ET_LUT_29_ET_localvref_res_step0_SHIFT(rev) 0
#define RF_20695_ET_LUT_29_ET_localvref_res_step0_MASK(rev)  0xf
#define RF_20695_ET_LUT_29_ET_localvref_res_step1_SHIFT(rev) 4
#define RF_20695_ET_LUT_29_ET_localvref_res_step1_MASK(rev)  0xf0
#define RF_20695_ET_LUT_29_ET_localvref_res_step2_SHIFT(rev) 8
#define RF_20695_ET_LUT_29_ET_localvref_res_step2_MASK(rev)  0xf00

/* Register RF_20695_ET_LUT_30 */
#define RF0_20695_ET_LUT_30(rev)                                               (0x108 | JTAG_20695_CR0)
#define RF_20695_ET_LUT_30_ibias_uncal_20uA_ETLDO_ovrprotect_thresh_mag_step0_SHIFT(rev) 0
#define RF_20695_ET_LUT_30_ibias_uncal_20uA_ETLDO_ovrprotect_thresh_mag_step0_MASK(rev) 0x3f
#define RF_20695_ET_LUT_30_ibias_uncal_20uA_ETLDO_ovrprotect_thresh_mag_step1_SHIFT(rev) 6
#define RF_20695_ET_LUT_30_ibias_uncal_20uA_ETLDO_ovrprotect_thresh_mag_step1_MASK(rev) 0xfc0

/* Register RF_20695_ET_LUT_31 */
#define RF0_20695_ET_LUT_31(rev)                                               (0x109 | JTAG_20695_CR0)
#define RF_20695_ET_LUT_31_ibias_uncal_20uA_ETLDO_ovrprotect_thresh_mag_step2_SHIFT(rev) 0
#define RF_20695_ET_LUT_31_ibias_uncal_20uA_ETLDO_ovrprotect_thresh_mag_step2_MASK(rev) 0x3f

/* Register RF_20695_ET_LUT_32 */
#define RF0_20695_ET_LUT_32(rev)                                               (0x10a | JTAG_20695_CR0)
#define RF_20695_ET_LUT_32_ibias_20uA_swreg_vmid_gen_ClassAB_mag_step0_SHIFT(rev) 0
#define RF_20695_ET_LUT_32_ibias_20uA_swreg_vmid_gen_ClassAB_mag_step0_MASK(rev) 0x3f
#define RF_20695_ET_LUT_32_ibias_20uA_swreg_vmid_gen_ClassAB_mag_step1_SHIFT(rev) 6
#define RF_20695_ET_LUT_32_ibias_20uA_swreg_vmid_gen_ClassAB_mag_step1_MASK(rev) 0xfc0

/* Register RF_20695_ET_LUT_33 */
#define RF0_20695_ET_LUT_33(rev)                                               (0x10b | JTAG_20695_CR0)
#define RF_20695_ET_LUT_33_ibias_20uA_swreg_vmid_gen_ClassAB_mag_step2_SHIFT(rev) 0
#define RF_20695_ET_LUT_33_ibias_20uA_swreg_vmid_gen_ClassAB_mag_step2_MASK(rev) 0x3f

/* Register RF_20695_ET_LUT_34 */
#define RF0_20695_ET_LUT_34(rev)                                          (0x10c | JTAG_20695_CR0)
#define RF_20695_ET_LUT_34_ibias_20uA_swreg_vmid_gen_mag_step0_SHIFT(rev) 0
#define RF_20695_ET_LUT_34_ibias_20uA_swreg_vmid_gen_mag_step0_MASK(rev)  0x3f
#define RF_20695_ET_LUT_34_ibias_20uA_swreg_vmid_gen_mag_step1_SHIFT(rev) 6
#define RF_20695_ET_LUT_34_ibias_20uA_swreg_vmid_gen_mag_step1_MASK(rev)  0xfc0

/* Register RF_20695_ET_LUT_35 */
#define RF0_20695_ET_LUT_35(rev)                                          (0x10d | JTAG_20695_CR0)
#define RF_20695_ET_LUT_35_ibias_20uA_swreg_vmid_gen_mag_step2_SHIFT(rev) 0
#define RF_20695_ET_LUT_35_ibias_20uA_swreg_vmid_gen_mag_step2_MASK(rev)  0x3f

/* Register RF_20695_ET_LUT_36 */
#define RF0_20695_ET_LUT_36(rev)                                               (0x10e | JTAG_20695_CR0)
#define RF_20695_ET_LUT_36_ibias_20uA_LDO_1P8V_swreg_classAB_mag_step0_SHIFT(rev) 0
#define RF_20695_ET_LUT_36_ibias_20uA_LDO_1P8V_swreg_classAB_mag_step0_MASK(rev) 0x3f
#define RF_20695_ET_LUT_36_ibias_20uA_LDO_1P8V_swreg_classAB_mag_step1_SHIFT(rev) 6
#define RF_20695_ET_LUT_36_ibias_20uA_LDO_1P8V_swreg_classAB_mag_step1_MASK(rev) 0xfc0

/* Register RF_20695_ET_LUT_37 */
#define RF0_20695_ET_LUT_37(rev)                                               (0x10f | JTAG_20695_CR0)
#define RF_20695_ET_LUT_37_ibias_20uA_LDO_1P8V_swreg_classAB_mag_step2_SHIFT(rev) 0
#define RF_20695_ET_LUT_37_ibias_20uA_LDO_1P8V_swreg_classAB_mag_step2_MASK(rev) 0x3f

/* Register RF_20695_ET_LUT_38 */
#define RF0_20695_ET_LUT_38(rev)                                          (0x110 | JTAG_20695_CR0)
#define RF_20695_ET_LUT_38_ibias_20uA_LDO_1P8V_swreg_mag_step0_SHIFT(rev) 0
#define RF_20695_ET_LUT_38_ibias_20uA_LDO_1P8V_swreg_mag_step0_MASK(rev)  0x3f
#define RF_20695_ET_LUT_38_ibias_20uA_LDO_1P8V_swreg_mag_step1_SHIFT(rev) 6
#define RF_20695_ET_LUT_38_ibias_20uA_LDO_1P8V_swreg_mag_step1_MASK(rev)  0xfc0

/* Register RF_20695_ET_LUT_39 */
#define RF0_20695_ET_LUT_39(rev)                                          (0x111 | JTAG_20695_CR0)
#define RF_20695_ET_LUT_39_ibias_20uA_LDO_1P8V_swreg_mag_step2_SHIFT(rev) 0
#define RF_20695_ET_LUT_39_ibias_20uA_LDO_1P8V_swreg_mag_step2_MASK(rev)  0x3f

/* Register RF_20695_SPARE_CFG0 */
#define RF0_20695_SPARE_CFG0(rev)                        (0x112 | JTAG_20695_CR0)
#define RF_20695_SPARE_CFG0_spare_0_SHIFT(rev)           ((RADIO20695_MAJORREV(rev) >= 2) ? 3 : 0)
#define RF_20695_SPARE_CFG0_spare_0_MASK(rev)            ((RADIO20695_MAJORREV(rev) >= 2) ? 0xfff8 : 0xffff)
#define RF_20695_SPARE_CFG0_afediv_dac_gpaio_SHIFT(rev)  1
#define RF_20695_SPARE_CFG0_afediv_dac_gpaio_MASK(rev)   0x2
#define RF_20695_SPARE_CFG0_afediv_srst_gpaio_SHIFT(rev) 2
#define RF_20695_SPARE_CFG0_afediv_srst_gpaio_MASK(rev)  0x4
#define RF_20695_SPARE_CFG0_afediv_adc_gpaio_SHIFT(rev)  0
#define RF_20695_SPARE_CFG0_afediv_adc_gpaio_MASK(rev)   0x1

/* Register RF_20695_SPARE_CFG1 */
#define RF0_20695_SPARE_CFG1(rev)                             (0x113 | JTAG_20695_CR0)
#define RF_20695_SPARE_CFG1_spare_1_SHIFT(rev)                ((RADIO20695_MAJORREV(rev) >= 2) ? 7 : 0)
#define RF_20695_SPARE_CFG1_spare_1_MASK(rev)                 ((RADIO20695_MAJORREV(rev) >= 2) ? 0xff80 : 0xffff)
#define RF_20695_SPARE_CFG1_auxpga_gpaio_ctrl_SHIFT(rev)      5
#define RF_20695_SPARE_CFG1_auxpga_gpaio_ctrl_MASK(rev)       0x60
#define RF_20695_SPARE_CFG1_bg_BT_current_off_SHIFT(rev)      4
#define RF_20695_SPARE_CFG1_bg_BT_current_off_MASK(rev)       0x10
#define RF_20695_SPARE_CFG1_ovr_afediv2g_adc_Ntssi_SHIFT(rev) 1
#define RF_20695_SPARE_CFG1_ovr_afediv2g_adc_Ntssi_MASK(rev)  0x2
#define RF_20695_SPARE_CFG1_ovr_afediv5g_adc_Ntssi_SHIFT(rev) 3
#define RF_20695_SPARE_CFG1_ovr_afediv5g_adc_Ntssi_MASK(rev)  0x8
#define RF_20695_SPARE_CFG1_ovr_afediv2g_adc_bypN2_SHIFT(rev) 0
#define RF_20695_SPARE_CFG1_ovr_afediv2g_adc_bypN2_MASK(rev)  0x1
#define RF_20695_SPARE_CFG1_ovr_afediv5g_adc_bypN2_SHIFT(rev) 2
#define RF_20695_SPARE_CFG1_ovr_afediv5g_adc_bypN2_MASK(rev)  0x4

/* Register RF_20695_SPARE_CFG2 */
#define RF0_20695_SPARE_CFG2(rev)                               (0x114 | JTAG_20695_CR0)
#define RF_20695_SPARE_CFG2_spare_2_SHIFT(rev)                  ((RADIO20695_MAJORREV(rev) >= 2) ? 5 : 0)
#define RF_20695_SPARE_CFG2_spare_2_MASK(rev)                   ((RADIO20695_MAJORREV(rev) >= 2) ? 0xffe0 : 0xffff)
#define RF_20695_SPARE_CFG2_ovr_midcasc_bias_sel_SHIFT(rev)     2
#define RF_20695_SPARE_CFG2_ovr_midcasc_bias_sel_MASK(rev)      0x4
#define RF_20695_SPARE_CFG2_phy2lut_local_vref_step0_SHIFT(rev) 3
#define RF_20695_SPARE_CFG2_phy2lut_local_vref_step0_MASK(rev)  0x8
#define RF_20695_SPARE_CFG2_phy2lut_local_vref_step2_SHIFT(rev) 4
#define RF_20695_SPARE_CFG2_phy2lut_local_vref_step2_MASK(rev)  0x10
#define RF_20695_SPARE_CFG2_ovr_local_vref_step0_SHIFT(rev)     0
#define RF_20695_SPARE_CFG2_ovr_local_vref_step0_MASK(rev)      0x1
#define RF_20695_SPARE_CFG2_ovr_local_vref_step2_SHIFT(rev)     1
#define RF_20695_SPARE_CFG2_ovr_local_vref_step2_MASK(rev)      0x2

/* Register RF_20695_SPARE_CFG3 */
#define RF0_20695_SPARE_CFG3(rev)              (0x115 | JTAG_20695_CR0)
#define RF_20695_SPARE_CFG3_spare_3_SHIFT(rev) 0
#define RF_20695_SPARE_CFG3_spare_3_MASK(rev)  0xffff

/* Register RF_20695_SPARE_CFG4 */
#define RF0_20695_SPARE_CFG4(rev)              (0x116 | JTAG_20695_CR0)
#define RF_20695_SPARE_CFG4_spare_4_SHIFT(rev) 0
#define RF_20695_SPARE_CFG4_spare_4_MASK(rev)  0xffff

/* Register RF_20695_SPARE_CFG5 */
#define RF0_20695_SPARE_CFG5(rev)              (0x117 | JTAG_20695_CR0)
#define RF_20695_SPARE_CFG5_spare_5_SHIFT(rev) 0
#define RF_20695_SPARE_CFG5_spare_5_MASK(rev)  0xffff

/* Register RF_20695_SPARE_CFG6 */
#define RF0_20695_SPARE_CFG6(rev)              (0x118 | JTAG_20695_CR0)
#define RF_20695_SPARE_CFG6_spare_6_SHIFT(rev) 0
#define RF_20695_SPARE_CFG6_spare_6_MASK(rev)  0xffff

/* Register RF_20695_SPARE_CFG7 */
#define RF0_20695_SPARE_CFG7(rev)              (0x119 | JTAG_20695_CR0)
#define RF_20695_SPARE_CFG7_spare_7_SHIFT(rev) 0
#define RF_20695_SPARE_CFG7_spare_7_MASK(rev)  0xffff

/* Register RF_20695_RDIG2CDIG_CONTROL */
#define RF0_20695_RDIG2CDIG_CONTROL(rev)                         (0x11a | JTAG_20695_CR0)
#define RF_20695_RDIG2CDIG_CONTROL_rdig2cdig_rdbk_sel_SHIFT(rev) 0
#define RF_20695_RDIG2CDIG_CONTROL_rdig2cdig_rdbk_sel_MASK(rev)  0x1f

/* Register RF_20695_RDIG2CDIG_READBACK */
#define RF0_20695_RDIG2CDIG_READBACK(rev)                     (0x11b | JTAG_20695_CR0)
#define RF_20695_RDIG2CDIG_READBACK_cdig2rdig_rdbk_SHIFT(rev) 0
#define RF_20695_RDIG2CDIG_READBACK_cdig2rdig_rdbk_MASK(rev)  0xffff

/* Register RF_20695_BT_PLL0DIG_XTAL_10_ADR */
#define RF0_20695_BT_PLL0DIG_XTAL_10_ADR(rev)                                  ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x11e | JTAG_20695_CR0))
#define RFP0_20695_BT_PLL0DIG_XTAL_10_ADR(rev)                                 ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x11e | JTAG_20695_PLL0))
#define RF_20695_BT_PLL0DIG_XTAL_10_ADR_bt_xtal_pu_caldrv_auxcore_SHIFT(rev)   10
#define RF_20695_BT_PLL0DIG_XTAL_10_ADR_bt_xtal_pu_caldrv_auxcore_MASK(rev)    0x400
#define RF_20695_BT_PLL0DIG_XTAL_10_ADR_bt_xtal_outbufCalstrg_auxcore_SHIFT(rev) 7
#define RF_20695_BT_PLL0DIG_XTAL_10_ADR_bt_xtal_outbufCalstrg_auxcore_MASK(rev) 0x380
#define RF_20695_BT_PLL0DIG_XTAL_10_ADR_bt_xtal_osc_det_enable_SHIFT(rev)      1
#define RF_20695_BT_PLL0DIG_XTAL_10_ADR_bt_xtal_osc_det_enable_MASK(rev)       0x2
#define RF_20695_BT_PLL0DIG_XTAL_10_ADR_bt_xtal_outbufPFDstrg_auxcore_SHIFT(rev) 4
#define RF_20695_BT_PLL0DIG_XTAL_10_ADR_bt_xtal_outbufPFDstrg_auxcore_MASK(rev) 0x70
#define RF_20695_BT_PLL0DIG_XTAL_10_ADR_bt_xtal_pu_pfddrv_auxcore_SHIFT(rev)   11
#define RF_20695_BT_PLL0DIG_XTAL_10_ADR_bt_xtal_pu_pfddrv_auxcore_MASK(rev)    0x800
#define RF_20695_BT_PLL0DIG_XTAL_10_ADR_bt_xtal_doubler_auxcore_pu_SHIFT(rev)  0
#define RF_20695_BT_PLL0DIG_XTAL_10_ADR_bt_xtal_doubler_auxcore_pu_MASK(rev)   0x1
#define RF_20695_BT_PLL0DIG_XTAL_10_ADR_bt_xtal_osc_det_threshold_SHIFT(rev)   2
#define RF_20695_BT_PLL0DIG_XTAL_10_ADR_bt_xtal_osc_det_threshold_MASK(rev)    0xc

/* Register RF_20695_BT_PLL0DIG_XTAL_9_ADR */
#define RF0_20695_BT_PLL0DIG_XTAL_9_ADR(rev)                              ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x11f | JTAG_20695_CR0))
#define RFP0_20695_BT_PLL0DIG_XTAL_9_ADR(rev)                             ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x11f | JTAG_20695_PLL0))
#define RF_20695_BT_PLL0DIG_XTAL_9_ADR_bt_xtal_core_buf_ds_nor_SHIFT(rev) 4
#define RF_20695_BT_PLL0DIG_XTAL_9_ADR_bt_xtal_core_buf_ds_nor_MASK(rev)  0xf0
#define RF_20695_BT_PLL0DIG_XTAL_9_ADR_bt_xtal_spare_SHIFT(rev)           8
#define RF_20695_BT_PLL0DIG_XTAL_9_ADR_bt_xtal_spare_MASK(rev)            0xff00
#define RF_20695_BT_PLL0DIG_XTAL_9_ADR_bt_xtal_core_buf_ds_su_SHIFT(rev)  0
#define RF_20695_BT_PLL0DIG_XTAL_9_ADR_bt_xtal_core_buf_ds_su_MASK(rev)   0xf

/* Register RF_20695_BT_PLL0DIG_XTAL_8_ADR */
#define RF0_20695_BT_PLL0DIG_XTAL_8_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x120 | JTAG_20695_CR0))
#define RFP0_20695_BT_PLL0DIG_XTAL_8_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x120 | JTAG_20695_PLL0))
#define RF_20695_BT_PLL0DIG_XTAL_8_ADR_bt_xtal_sel_bias_res_su_SHIFT(rev)   9
#define RF_20695_BT_PLL0DIG_XTAL_8_ADR_bt_xtal_sel_bias_res_su_MASK(rev)    0xe00
#define RF_20695_BT_PLL0DIG_XTAL_8_ADR_bt_xtal_doubler_pu_SHIFT(rev)        5
#define RF_20695_BT_PLL0DIG_XTAL_8_ADR_bt_xtal_doubler_pu_MASK(rev)         0x20
#define RF_20695_BT_PLL0DIG_XTAL_8_ADR_bt_xtal_doubler_delay_SHIFT(rev)     6
#define RF_20695_BT_PLL0DIG_XTAL_8_ADR_bt_xtal_doubler_delay_MASK(rev)      0x1c0
#define RF_20695_BT_PLL0DIG_XTAL_8_ADR_bt_xtal_outbufOFFCHIPstrg_SHIFT(rev) 1
#define RF_20695_BT_PLL0DIG_XTAL_8_ADR_bt_xtal_outbufOFFCHIPstrg_MASK(rev)  0x1e
#define RF_20695_BT_PLL0DIG_XTAL_8_ADR_bt_xtal_pu_OFFCHIP_SHIFT(rev)        0
#define RF_20695_BT_PLL0DIG_XTAL_8_ADR_bt_xtal_pu_OFFCHIP_MASK(rev)         0x1
#define RF_20695_BT_PLL0DIG_XTAL_8_ADR_bt_xtal_sel_bias_res_nor_SHIFT(rev)  12
#define RF_20695_BT_PLL0DIG_XTAL_8_ADR_bt_xtal_sel_bias_res_nor_MASK(rev)   0x7000

/* Register RF_20695_BT_PLL0DIG_XTAL_7_ADR */
#define RF0_20695_BT_PLL0DIG_XTAL_7_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x121 | JTAG_20695_CR0))
#define RFP0_20695_BT_PLL0DIG_XTAL_7_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x121 | JTAG_20695_PLL0))
#define RF_20695_BT_PLL0DIG_XTAL_7_ADR_bt_xtal_rcal_SHIFT(rev)              6
#define RF_20695_BT_PLL0DIG_XTAL_7_ADR_bt_xtal_rcal_MASK(rev)               0xfc0
#define RF_20695_BT_PLL0DIG_XTAL_7_ADR_bt_xtal_xt_res_bypass_su_SHIFT(rev)  0
#define RF_20695_BT_PLL0DIG_XTAL_7_ADR_bt_xtal_xt_res_bypass_su_MASK(rev)   0x7
#define RF_20695_BT_PLL0DIG_XTAL_7_ADR_bt_xtal_xt_res_bypass_nor_SHIFT(rev) 3
#define RF_20695_BT_PLL0DIG_XTAL_7_ADR_bt_xtal_xt_res_bypass_nor_MASK(rev)  0x38

/* Register RF_20695_BT_PLL0DIG_XTAL_6_ADR */
#define RF0_20695_BT_PLL0DIG_XTAL_6_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x122 | JTAG_20695_CR0))
#define RFP0_20695_BT_PLL0DIG_XTAL_6_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x122 | JTAG_20695_PLL0))
#define RF_20695_BT_PLL0DIG_XTAL_6_ADR_bt_xtal_outbufCalstrg_SHIFT(rev)     7
#define RF_20695_BT_PLL0DIG_XTAL_6_ADR_bt_xtal_outbufCalstrg_MASK(rev)      0x780
#define RF_20695_BT_PLL0DIG_XTAL_6_ADR_bt_xtal_pu_btfmdig_val_SHIFT(rev)    0
#define RF_20695_BT_PLL0DIG_XTAL_6_ADR_bt_xtal_pu_btfmdig_val_MASK(rev)     0x1
#define RF_20695_BT_PLL0DIG_XTAL_6_ADR_bt_xtal_pu_caldrv_SHIFT(rev)         6
#define RF_20695_BT_PLL0DIG_XTAL_6_ADR_bt_xtal_pu_caldrv_MASK(rev)          0x40
#define RF_20695_BT_PLL0DIG_XTAL_6_ADR_bt_xtal_outbufGCIstrg_SHIFT(rev)     11
#define RF_20695_BT_PLL0DIG_XTAL_6_ADR_bt_xtal_outbufGCIstrg_MASK(rev)      0x7800
#define RF_20695_BT_PLL0DIG_XTAL_6_ADR_bt_xtal_pu_btfmdig_ovd_SHIFT(rev)    1
#define RF_20695_BT_PLL0DIG_XTAL_6_ADR_bt_xtal_pu_btfmdig_ovd_MASK(rev)     0x2
#define RF_20695_BT_PLL0DIG_XTAL_6_ADR_bt_xtal_outbufbtfmdigstrg_SHIFT(rev) 2
#define RF_20695_BT_PLL0DIG_XTAL_6_ADR_bt_xtal_outbufbtfmdigstrg_MASK(rev)  0x3c

/* Register RF_20695_BT_PLL0DIG_XTAL_5_ADR */
#define RF0_20695_BT_PLL0DIG_XTAL_5_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x123 | JTAG_20695_CR0))
#define RFP0_20695_BT_PLL0DIG_XTAL_5_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x123 | JTAG_20695_PLL0))
#define RF_20695_BT_PLL0DIG_XTAL_5_ADR_bt_xtal_outbufRCCALstrg_SHIFT(rev)   1
#define RF_20695_BT_PLL0DIG_XTAL_5_ADR_bt_xtal_outbufRCCALstrg_MASK(rev)    0x1e
#define RF_20695_BT_PLL0DIG_XTAL_5_ADR_bt_xtal_pu_serdes_SHIFT(rev)         5
#define RF_20695_BT_PLL0DIG_XTAL_5_ADR_bt_xtal_pu_serdes_MASK(rev)          0x20
#define RF_20695_BT_PLL0DIG_XTAL_5_ADR_bt_xtal_outbufserdesstrg_SHIFT(rev)  6
#define RF_20695_BT_PLL0DIG_XTAL_5_ADR_bt_xtal_outbufserdesstrg_MASK(rev)   0x3c0
#define RF_20695_BT_PLL0DIG_XTAL_5_ADR_bt_xtal_outbufwlandigstrg_SHIFT(rev) 11
#define RF_20695_BT_PLL0DIG_XTAL_5_ADR_bt_xtal_outbufwlandigstrg_MASK(rev)  0x7800
#define RF_20695_BT_PLL0DIG_XTAL_5_ADR_bt_xtal_pu_RCCAL_SHIFT(rev)          0
#define RF_20695_BT_PLL0DIG_XTAL_5_ADR_bt_xtal_pu_RCCAL_MASK(rev)           0x1
#define RF_20695_BT_PLL0DIG_XTAL_5_ADR_bt_xtal_pu_wlandig_SHIFT(rev)        10
#define RF_20695_BT_PLL0DIG_XTAL_5_ADR_bt_xtal_pu_wlandig_MASK(rev)         0x400

/* Register RF_20695_BT_PLL0DIG_XTAL_4_ADR */
#define RF0_20695_BT_PLL0DIG_XTAL_4_ADR(rev)                            ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x124 | JTAG_20695_CR0))
#define RFP0_20695_BT_PLL0DIG_XTAL_4_ADR(rev)                           ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x124 | JTAG_20695_PLL0))
#define RF_20695_BT_PLL0DIG_XTAL_4_ADR_bt_xtal_pu_pfddrv_SHIFT(rev)     0
#define RF_20695_BT_PLL0DIG_XTAL_4_ADR_bt_xtal_pu_pfddrv_MASK(rev)      0x1
#define RF_20695_BT_PLL0DIG_XTAL_4_ADR_bt_xtal_pu_bb_SHIFT(rev)         9
#define RF_20695_BT_PLL0DIG_XTAL_4_ADR_bt_xtal_pu_bb_MASK(rev)          0x200
#define RF_20695_BT_PLL0DIG_XTAL_4_ADR_bt_xtal_outbufPFDstrg_SHIFT(rev) 1
#define RF_20695_BT_PLL0DIG_XTAL_4_ADR_bt_xtal_outbufPFDstrg_MASK(rev)  0x1e
#define RF_20695_BT_PLL0DIG_XTAL_4_ADR_bt_xtal_outbufbbstrg_SHIFT(rev)  10
#define RF_20695_BT_PLL0DIG_XTAL_4_ADR_bt_xtal_outbufbbstrg_MASK(rev)   0x3c00
#define RF_20695_BT_PLL0DIG_XTAL_4_ADR_bt_xtal_outbufBTstrg_SHIFT(rev)  5
#define RF_20695_BT_PLL0DIG_XTAL_4_ADR_bt_xtal_outbufBTstrg_MASK(rev)   0x1e0

/* Register RF_20695_BT_PLL0DIG_XTAL_3_ADR */
#define RF0_20695_BT_PLL0DIG_XTAL_3_ADR(rev)                              ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x125 | JTAG_20695_CR0))
#define RFP0_20695_BT_PLL0DIG_XTAL_3_ADR(rev)                             ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x125 | JTAG_20695_PLL0))
#define RF_20695_BT_PLL0DIG_XTAL_3_ADR_bt_xtal_pu_core_buf_ovd_SHIFT(rev) 1
#define RF_20695_BT_PLL0DIG_XTAL_3_ADR_bt_xtal_pu_core_buf_ovd_MASK(rev)  0x2
#define RF_20695_BT_PLL0DIG_XTAL_3_ADR_bt_xtal_bias_adj_nor_SHIFT(rev)    9
#define RF_20695_BT_PLL0DIG_XTAL_3_ADR_bt_xtal_bias_adj_nor_MASK(rev)     0x7e00
#define RF_20695_BT_PLL0DIG_XTAL_3_ADR_bt_xtal_bias_adj_su_SHIFT(rev)     3
#define RF_20695_BT_PLL0DIG_XTAL_3_ADR_bt_xtal_bias_adj_su_MASK(rev)      0x1f8
#define RF_20695_BT_PLL0DIG_XTAL_3_ADR_bt_xtal_pu_core_buf_val_SHIFT(rev) 0
#define RF_20695_BT_PLL0DIG_XTAL_3_ADR_bt_xtal_pu_core_buf_val_MASK(rev)  0x1
#define RF_20695_BT_PLL0DIG_XTAL_3_ADR_bt_xtal_ovr_coresync_SHIFT(rev)    2
#define RF_20695_BT_PLL0DIG_XTAL_3_ADR_bt_xtal_ovr_coresync_MASK(rev)     0x4

/* Register RF_20695_BT_PLL0DIG_XTAL_2_ADR */
#define RF0_20695_BT_PLL0DIG_XTAL_2_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x126 | JTAG_20695_CR0))
#define RFP0_20695_BT_PLL0DIG_XTAL_2_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x126 | JTAG_20695_PLL0))
#define RF_20695_BT_PLL0DIG_XTAL_2_ADR_bt_xtal_coresize_pmos_nor_SHIFT(rev) 6
#define RF_20695_BT_PLL0DIG_XTAL_2_ADR_bt_xtal_coresize_pmos_nor_MASK(rev)  0xfc0
#define RF_20695_BT_PLL0DIG_XTAL_2_ADR_bt_xtal_ready_SHIFT(rev)             12
#define RF_20695_BT_PLL0DIG_XTAL_2_ADR_bt_xtal_ready_MASK(rev)              0x1000
#define RF_20695_BT_PLL0DIG_XTAL_2_ADR_bt_xtal_coresize_pmos_su_SHIFT(rev)  0
#define RF_20695_BT_PLL0DIG_XTAL_2_ADR_bt_xtal_coresize_pmos_su_MASK(rev)   0x3f

/* Register RF_20695_BT_PLL0DIG_XTAL_1_ADR */
#define RF0_20695_BT_PLL0DIG_XTAL_1_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x127 | JTAG_20695_CR0))
#define RFP0_20695_BT_PLL0DIG_XTAL_1_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x127 | JTAG_20695_PLL0))
#define RF_20695_BT_PLL0DIG_XTAL_1_ADR_bt_xtal_coresize_nmos_su_SHIFT(rev)  0
#define RF_20695_BT_PLL0DIG_XTAL_1_ADR_bt_xtal_coresize_nmos_su_MASK(rev)   0x3f
#define RF_20695_BT_PLL0DIG_XTAL_1_ADR_bt_xtal_coresize_nmos_nor_SHIFT(rev) 6
#define RF_20695_BT_PLL0DIG_XTAL_1_ADR_bt_xtal_coresize_nmos_nor_MASK(rev)  0xfc0

/* Register RF_20695_BT_PLL0DIG_XTAL_0_ADR */
#define RF0_20695_BT_PLL0DIG_XTAL_0_ADR(rev)                            ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x128 | JTAG_20695_CR0))
#define RFP0_20695_BT_PLL0DIG_XTAL_0_ADR(rev)                           ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x128 | JTAG_20695_PLL0))
#define RF_20695_BT_PLL0DIG_XTAL_0_ADR_bt_xtal_pu_core_val_SHIFT(rev)   13
#define RF_20695_BT_PLL0DIG_XTAL_0_ADR_bt_xtal_pu_core_val_MASK(rev)    0x2000
#define RF_20695_BT_PLL0DIG_XTAL_0_ADR_bt_xtal_pu_BT_ovd_SHIFT(rev)     6
#define RF_20695_BT_PLL0DIG_XTAL_0_ADR_bt_xtal_pu_BT_ovd_MASK(rev)      0x40
#define RF_20695_BT_PLL0DIG_XTAL_0_ADR_bt_xtal_pu_GCI_ovd_SHIFT(rev)    8
#define RF_20695_BT_PLL0DIG_XTAL_0_ADR_bt_xtal_pu_GCI_ovd_MASK(rev)     0x100
#define RF_20695_BT_PLL0DIG_XTAL_0_ADR_bt_push_pull_mode_SHIFT(rev)     15
#define RF_20695_BT_PLL0DIG_XTAL_0_ADR_bt_push_pull_mode_MASK(rev)      0x8000
#define RF_20695_BT_PLL0DIG_XTAL_0_ADR_bt_xtal_supply_pu_ovd_SHIFT(rev) 1
#define RF_20695_BT_PLL0DIG_XTAL_0_ADR_bt_xtal_supply_pu_ovd_MASK(rev)  0x2
#define RF_20695_BT_PLL0DIG_XTAL_0_ADR_bt_xtal_pu_BT_val_SHIFT(rev)     5
#define RF_20695_BT_PLL0DIG_XTAL_0_ADR_bt_xtal_pu_BT_val_MASK(rev)      0x20
#define RF_20695_BT_PLL0DIG_XTAL_0_ADR_bt_xtal_vrefadj_cbuck_SHIFT(rev) 2
#define RF_20695_BT_PLL0DIG_XTAL_0_ADR_bt_xtal_vrefadj_cbuck_MASK(rev)  0x1c
#define RF_20695_BT_PLL0DIG_XTAL_0_ADR_bt_xtal_pu_core_ovd_SHIFT(rev)   14
#define RF_20695_BT_PLL0DIG_XTAL_0_ADR_bt_xtal_pu_core_ovd_MASK(rev)    0x4000
#define RF_20695_BT_PLL0DIG_XTAL_0_ADR_bt_xtal_pu_GCI_val_SHIFT(rev)    7
#define RF_20695_BT_PLL0DIG_XTAL_0_ADR_bt_xtal_pu_GCI_val_MASK(rev)     0x80
#define RF_20695_BT_PLL0DIG_XTAL_0_ADR_bt_xtal_supply_pu_val_SHIFT(rev) 0
#define RF_20695_BT_PLL0DIG_XTAL_0_ADR_bt_xtal_supply_pu_val_MASK(rev)  0x1

/* Register RF_20695_BT_RDBK_PLL0DIG_XTAL_7_ADR */
#define RF0_20695_BT_RDBK_PLL0DIG_XTAL_7_ADR(rev)                              ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x129 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_PLL0DIG_XTAL_7_ADR(rev)                             ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x129 | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_7_ADR_bt_rdbk_wrfregs2btrf_xtal_outbufCalstrg_auxcore_SHIFT(rev) 6
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_7_ADR_bt_rdbk_wrfregs2btrf_xtal_outbufCalstrg_auxcore_MASK(rev) 0x3c0
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_7_ADR_bt_rdbk_wrfregs2btrf_xtal_outbufPFDstrg_auxcore_SHIFT(rev) 2
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_7_ADR_bt_rdbk_wrfregs2btrf_xtal_outbufPFDstrg_auxcore_MASK(rev) 0x3c
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_7_ADR_bt_rdbk_wrfregs2btrf_xtal_pu_caldrv_auxcore_SHIFT(rev) 1
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_7_ADR_bt_rdbk_wrfregs2btrf_xtal_pu_caldrv_auxcore_MASK(rev) 0x2
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_7_ADR_bt_rdbk_wrfregs2btrf_xtal_doubler_auxcore_pu_SHIFT(rev) 13
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_7_ADR_bt_rdbk_wrfregs2btrf_xtal_doubler_auxcore_pu_MASK(rev) 0x2000
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_7_ADR_bt_rdbk_wrfregs2btrf_xtal_osc_det_enable_SHIFT(rev) 12
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_7_ADR_bt_rdbk_wrfregs2btrf_xtal_osc_det_enable_MASK(rev) 0x1000
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_7_ADR_bt_rdbk_wrfregs2btrf_xtal_pu_pfddrv_auxcore_SHIFT(rev) 0
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_7_ADR_bt_rdbk_wrfregs2btrf_xtal_pu_pfddrv_auxcore_MASK(rev) 0x1
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_7_ADR_bt_rdbk_raw_wrfregs2btrf_xtal_supply_pu_SHIFT(rev) 14
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_7_ADR_bt_rdbk_raw_wrfregs2btrf_xtal_supply_pu_MASK(rev) 0x4000
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_7_ADR_bt_rdbk_btrf2wrfregs_xtal_osc_detected_SHIFT(rev) 15
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_7_ADR_bt_rdbk_btrf2wrfregs_xtal_osc_detected_MASK(rev) 0x8000
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_7_ADR_bt_rdbk_wrfregs2btrf_xtal_osc_det_threshold_SHIFT(rev) 10
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_7_ADR_bt_rdbk_wrfregs2btrf_xtal_osc_det_threshold_MASK(rev) 0xc00

/* Register RF_20695_BT_RDBK_PLL0DIG_XTAL_6_ADR */
#define RF0_20695_BT_RDBK_PLL0DIG_XTAL_6_ADR(rev)                              ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x12a | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_PLL0DIG_XTAL_6_ADR(rev)                             ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x12a | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_6_ADR_rdig2bt_push_pull_mode_SHIFT(rev)  10
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_6_ADR_rdig2bt_push_pull_mode_MASK(rev)   0x400
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_6_ADR_bt_rdbk_wrfregs2btrf_bias_adj_SHIFT(rev) 4
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_6_ADR_bt_rdbk_wrfregs2btrf_bias_adj_MASK(rev) 0x3f0
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_6_ADR_bt_rdbk_wrfregs2btrf_core_buf_ds_SHIFT(rev) 0
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_6_ADR_bt_rdbk_wrfregs2btrf_core_buf_ds_MASK(rev) 0xf

/* Register RF_20695_BT_RDBK_PLL0DIG_XTAL_5_ADR */
#define RF0_20695_BT_RDBK_PLL0DIG_XTAL_5_ADR(rev)                              ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x12b | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_PLL0DIG_XTAL_5_ADR(rev)                             ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x12b | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_5_ADR_bt_rdbk_wrfregs2btrf_core_strength_pmos_SHIFT(rev) 4
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_5_ADR_bt_rdbk_wrfregs2btrf_core_strength_pmos_MASK(rev) 0x3f0
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_5_ADR_bt_rdbk_wrfregs2btrf_doubler_pu_SHIFT(rev) 0
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_5_ADR_bt_rdbk_wrfregs2btrf_doubler_pu_MASK(rev) 0x1
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_5_ADR_bt_rdbk_wrfregs2btrf_doubler_delay_SHIFT(rev) 1
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_5_ADR_bt_rdbk_wrfregs2btrf_doubler_delay_MASK(rev) 0xe
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_5_ADR_bt_rdbk_wrfregs2btrf_core_strength_nmos_SHIFT(rev) 10
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_5_ADR_bt_rdbk_wrfregs2btrf_core_strength_nmos_MASK(rev) 0xfc00

/* Register RF_20695_BT_RDBK_PLL0DIG_XTAL_4_ADR */
#define RF0_20695_BT_RDBK_PLL0DIG_XTAL_4_ADR(rev)                              ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x12c | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_PLL0DIG_XTAL_4_ADR(rev)                             ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x12c | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_4_ADR_bt_rdbk_wrfregs2btrf_outbufCalstrg_SHIFT(rev) 8
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_4_ADR_bt_rdbk_wrfregs2btrf_outbufCalstrg_MASK(rev) 0xf00
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_4_ADR_bt_rdbk_wrfregs2btrf_outbufOFFCHIPstrg_SHIFT(rev) 0
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_4_ADR_bt_rdbk_wrfregs2btrf_outbufOFFCHIPstrg_MASK(rev) 0xf
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_4_ADR_bt_rdbk_wrfregs2btrf_outbufGCIstrg_SHIFT(rev) 4
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_4_ADR_bt_rdbk_wrfregs2btrf_outbufGCIstrg_MASK(rev) 0xf0
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_4_ADR_bt_rdbk_wrfregs2btrf_outbufBTstrg_SHIFT(rev) 12
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_4_ADR_bt_rdbk_wrfregs2btrf_outbufBTstrg_MASK(rev) 0xf000

/* Register RF_20695_BT_RDBK_PLL0DIG_XTAL_3_ADR */
#define RF0_20695_BT_RDBK_PLL0DIG_XTAL_3_ADR(rev)                              ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x12d | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_PLL0DIG_XTAL_3_ADR(rev)                             ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x12d | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_3_ADR_bt_rdbk_wrfregs2btrf_outbufRCCALstrg_SHIFT(rev) 8
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_3_ADR_bt_rdbk_wrfregs2btrf_outbufRCCALstrg_MASK(rev) 0xf00
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_3_ADR_bt_rdbk_wrfregs2btrf_outbufPFDstrg_SHIFT(rev) 12
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_3_ADR_bt_rdbk_wrfregs2btrf_outbufPFDstrg_MASK(rev) 0xf000
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_3_ADR_bt_rdbk_wrfregs2btrf_outbufbbstrg_SHIFT(rev) 4
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_3_ADR_bt_rdbk_wrfregs2btrf_outbufbbstrg_MASK(rev) 0xf0
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_3_ADR_bt_rdbk_wrfregs2btrf_outbufbtfmdigstrg_SHIFT(rev) 0
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_3_ADR_bt_rdbk_wrfregs2btrf_outbufbtfmdigstrg_MASK(rev) 0xf

/* Register RF_20695_BT_RDBK_PLL0DIG_XTAL_2_ADR */
#define RF0_20695_BT_RDBK_PLL0DIG_XTAL_2_ADR(rev)                              ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x12e | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_PLL0DIG_XTAL_2_ADR(rev)                             ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x12e | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_2_ADR_bt_rdbk_wrfregs2btrf_pu_GCI_SHIFT(rev) 3
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_2_ADR_bt_rdbk_wrfregs2btrf_pu_GCI_MASK(rev) 0x8
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_2_ADR_bt_rdbk_wrfregs2btrf_pu_BT_SHIFT(rev) 4
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_2_ADR_bt_rdbk_wrfregs2btrf_pu_BT_MASK(rev) 0x10
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_2_ADR_bt_rdbk_wrfregs2btrf_pu_OFFCHIP_SHIFT(rev) 2
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_2_ADR_bt_rdbk_wrfregs2btrf_pu_OFFCHIP_MASK(rev) 0x4
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_2_ADR_bt_rdbk_wrfregs2btrf_outbufwlandigstrg_SHIFT(rev) 6
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_2_ADR_bt_rdbk_wrfregs2btrf_outbufwlandigstrg_MASK(rev) 0x3c0
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_2_ADR_bt_rdbk_wrfregs2btrf_ovr_coresync_SHIFT(rev) 5
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_2_ADR_bt_rdbk_wrfregs2btrf_ovr_coresync_MASK(rev) 0x20
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_2_ADR_bt_rdbk_wrfregs2btrf_pu_bb_SHIFT(rev) 0
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_2_ADR_bt_rdbk_wrfregs2btrf_pu_bb_MASK(rev) 0x1
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_2_ADR_bt_rdbk_wrfregs2btrf_pu_RCCAL_SHIFT(rev) 1
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_2_ADR_bt_rdbk_wrfregs2btrf_pu_RCCAL_MASK(rev) 0x2
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_2_ADR_bt_rdbk_wrfregs2btrf_outbufserdesstrg_SHIFT(rev) 10
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_2_ADR_bt_rdbk_wrfregs2btrf_outbufserdesstrg_MASK(rev) 0x3c00

/* Register RF_20695_BT_RDBK_PLL0DIG_XTAL_1_ADR */
#define RF0_20695_BT_RDBK_PLL0DIG_XTAL_1_ADR(rev)                              ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x12f | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_PLL0DIG_XTAL_1_ADR(rev)                             ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x12f | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_1_ADR_bt_rdbk_wrfregs2btrf_sel_bias_res_SHIFT(rev) 0
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_1_ADR_bt_rdbk_wrfregs2btrf_sel_bias_res_MASK(rev) 0x7
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_1_ADR_bt_rdbk_wrfregs2btrf_pu_pfddrv_SHIFT(rev) 11
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_1_ADR_bt_rdbk_wrfregs2btrf_pu_pfddrv_MASK(rev) 0x800
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_1_ADR_bt_rdbk_wrfregs2btrf_pu_caldrv_SHIFT(rev) 14
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_1_ADR_bt_rdbk_wrfregs2btrf_pu_caldrv_MASK(rev) 0x4000
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_1_ADR_bt_rdbk_wrfregs2btrf_pu_btfmdig_SHIFT(rev) 15
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_1_ADR_bt_rdbk_wrfregs2btrf_pu_btfmdig_MASK(rev) 0x8000
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_1_ADR_bt_rdbk_wrfregs2btrf_pu_wlandig_SHIFT(rev) 9
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_1_ADR_bt_rdbk_wrfregs2btrf_pu_wlandig_MASK(rev) 0x200
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_1_ADR_bt_rdbk_wrfregs2btrf_rcal_SHIFT(rev) 3
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_1_ADR_bt_rdbk_wrfregs2btrf_rcal_MASK(rev) 0x1f8
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_1_ADR_bt_rdbk_wrfregs2btrf_pu_core_SHIFT(rev) 13
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_1_ADR_bt_rdbk_wrfregs2btrf_pu_core_MASK(rev) 0x2000
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_1_ADR_bt_rdbk_wrfregs2btrf_pu_serdes_SHIFT(rev) 10
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_1_ADR_bt_rdbk_wrfregs2btrf_pu_serdes_MASK(rev) 0x400
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_1_ADR_bt_rdbk_wrfregs2btrf_pu_core_buf_SHIFT(rev) 12
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_1_ADR_bt_rdbk_wrfregs2btrf_pu_core_buf_MASK(rev) 0x1000

/* Register RF_20695_BT_RDBK_PLL0DIG_XTAL_0_ADR */
#define RF0_20695_BT_RDBK_PLL0DIG_XTAL_0_ADR(rev)                              ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x130 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_PLL0DIG_XTAL_0_ADR(rev)                             ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x130 | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_0_ADR_bt_rdbk_wrfregs2btrf_spare_SHIFT(rev) 7
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_0_ADR_bt_rdbk_wrfregs2btrf_spare_MASK(rev) 0x7f80
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_0_ADR_bt_rdbk_wrfregs2btrf_xt_res_bypass_SHIFT(rev) 0
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_0_ADR_bt_rdbk_wrfregs2btrf_xt_res_bypass_MASK(rev) 0x7
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_0_ADR_bt_rdbk_wrfregs2btrf_supply_pu_SHIFT(rev) 6
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_0_ADR_bt_rdbk_wrfregs2btrf_supply_pu_MASK(rev) 0x40
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_0_ADR_bt_rdbk_wrfregs2btrf_vref_adj_cbuck_SHIFT(rev) 3
#define RF_20695_BT_RDBK_PLL0DIG_XTAL_0_ADR_bt_rdbk_wrfregs2btrf_vref_adj_cbuck_MASK(rev) 0x38

/* Register RF_20695_BT_PLL0DIG_VBAT_0_ADR */
#define RF0_20695_BT_PLL0DIG_VBAT_0_ADR(rev)                         ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x131 | JTAG_20695_CR0))
#define RFP0_20695_BT_PLL0DIG_VBAT_0_ADR(rev)                        ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x131 | JTAG_20695_PLL0))
#define RF_20695_BT_PLL0DIG_VBAT_0_ADR_bt_vbat_monitor_pu_SHIFT(rev) 0
#define RF_20695_BT_PLL0DIG_VBAT_0_ADR_bt_vbat_monitor_pu_MASK(rev)  0x1
#define RF_20695_BT_PLL0DIG_VBAT_0_ADR_bt_vbat_bw_SHIFT(rev)         1
#define RF_20695_BT_PLL0DIG_VBAT_0_ADR_bt_vbat_bw_MASK(rev)          0x1e

/* Register RF_20695_BT_RDBK_PLL0DIG_VBAT_MONITOR_0_ADR */
#define RF0_20695_BT_RDBK_PLL0DIG_VBAT_MONITOR_0_ADR(rev)                      ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x132 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_PLL0DIG_VBAT_MONITOR_0_ADR(rev)                     ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x132 | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_PLL0DIG_VBAT_MONITOR_0_ADR_bt_rdbk_wrfregs2wrf_vbat_bw_SHIFT(rev) 1
#define RF_20695_BT_RDBK_PLL0DIG_VBAT_MONITOR_0_ADR_bt_rdbk_wrfregs2wrf_vbat_bw_MASK(rev) 0x1e
#define RF_20695_BT_RDBK_PLL0DIG_VBAT_MONITOR_0_ADR_bt_rdbk_wrfregs2wrf_vbat_monitor_pu_SHIFT(rev) 0
#define RF_20695_BT_RDBK_PLL0DIG_VBAT_MONITOR_0_ADR_bt_rdbk_wrfregs2wrf_vbat_monitor_pu_MASK(rev) 0x1

/* Register RF_20695_BT_PLL0DIG_TEMPSENSE_0_ADR */
#define RF0_20695_BT_PLL0DIG_TEMPSENSE_0_ADR(rev)                              ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x133 | JTAG_20695_CR0))
#define RFP0_20695_BT_PLL0DIG_TEMPSENSE_0_ADR(rev)                             ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x133 | JTAG_20695_PLL0))
#define RF_20695_BT_PLL0DIG_TEMPSENSE_0_ADR_bt_tempsense_swap_amp_SHIFT(rev)   2
#define RF_20695_BT_PLL0DIG_TEMPSENSE_0_ADR_bt_tempsense_swap_amp_MASK(rev)    0x4
#define RF_20695_BT_PLL0DIG_TEMPSENSE_0_ADR_bt_tempsense_sel_Vbe_Vbg_SHIFT(rev) 1
#define RF_20695_BT_PLL0DIG_TEMPSENSE_0_ADR_bt_tempsense_sel_Vbe_Vbg_MASK(rev) 0x2
#define RF_20695_BT_PLL0DIG_TEMPSENSE_0_ADR_bt_tempsense_pu_SHIFT(rev)         0
#define RF_20695_BT_PLL0DIG_TEMPSENSE_0_ADR_bt_tempsense_pu_MASK(rev)          0x1

/* Register RF_20695_BT_RDBK_PLL0DIG_TEMPSENSE_0_ADR */
#define RF0_20695_BT_RDBK_PLL0DIG_TEMPSENSE_0_ADR(rev)                         ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x134 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_PLL0DIG_TEMPSENSE_0_ADR(rev)                        ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x134 | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_PLL0DIG_TEMPSENSE_0_ADR_bt_rdbk_wrfregs2wrf_tempsense_pu_SHIFT(rev) 2
#define RF_20695_BT_RDBK_PLL0DIG_TEMPSENSE_0_ADR_bt_rdbk_wrfregs2wrf_tempsense_pu_MASK(rev) 0x4
#define RF_20695_BT_RDBK_PLL0DIG_TEMPSENSE_0_ADR_bt_rdbk_wrfregs2wrf_tempsense_swap_amp_SHIFT(rev) 0
#define RF_20695_BT_RDBK_PLL0DIG_TEMPSENSE_0_ADR_bt_rdbk_wrfregs2wrf_tempsense_swap_amp_MASK(rev) 0x1
#define RF_20695_BT_RDBK_PLL0DIG_TEMPSENSE_0_ADR_bt_rdbk_wrfregs2wrf_tempsense_sel_Vbe_Vbg_SHIFT(rev) 1
#define RF_20695_BT_RDBK_PLL0DIG_TEMPSENSE_0_ADR_bt_rdbk_wrfregs2wrf_tempsense_sel_Vbe_Vbg_MASK(rev) 0x2

/* Register RF_20695_BT_RDIG_BG_D_ADR */
#define RF0_20695_BT_RDIG_BG_D_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x135 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_BG_D_ADR(rev)                              ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x135 | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_BG_D_ADR_bt_bg_wlpmu_bypcal_SHIFT(rev)       6
#define RF_20695_BT_RDIG_BG_D_ADR_bt_bg_wlpmu_bypcal_MASK(rev)        0x40
#define RF_20695_BT_RDIG_BG_D_ADR_bt_bg_wlpmu_pu_cbuck_ref_SHIFT(rev) 4
#define RF_20695_BT_RDIG_BG_D_ADR_bt_bg_wlpmu_pu_cbuck_ref_MASK(rev)  0x10
#define RF_20695_BT_RDIG_BG_D_ADR_bt_bg_wlpmu_vref_sel_SHIFT(rev)     3
#define RF_20695_BT_RDIG_BG_D_ADR_bt_bg_wlpmu_vref_sel_MASK(rev)      0x8
#define RF_20695_BT_RDIG_BG_D_ADR_bt_bg_wlpmu_startcal_SHIFT(rev)     0
#define RF_20695_BT_RDIG_BG_D_ADR_bt_bg_wlpmu_startcal_MASK(rev)      0x1
#define RF_20695_BT_RDIG_BG_D_ADR_bt_bg_wlpmu_pu_bg_ref_SHIFT(rev)    2
#define RF_20695_BT_RDIG_BG_D_ADR_bt_bg_wlpmu_pu_bg_ref_MASK(rev)     0x4
#define RF_20695_BT_RDIG_BG_D_ADR_bt_bg_wlpmu_clk10M_en_SHIFT(rev)    1
#define RF_20695_BT_RDIG_BG_D_ADR_bt_bg_wlpmu_clk10M_en_MASK(rev)     0x2

/* Register RF_20695_BT_RDIG_BG_C_ADR */
#define RF0_20695_BT_RDIG_BG_C_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x136 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_BG_C_ADR(rev)                              ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x136 | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_BG_C_ADR_bt_bg_rcal_trim_val_SHIFT(rev)      0
#define RF_20695_BT_RDIG_BG_C_ADR_bt_bg_rcal_trim_val_MASK(rev)       0x3f
#define RF_20695_BT_RDIG_BG_C_ADR_bt_bg_wlpmu_cal_mancodes_SHIFT(rev) 7
#define RF_20695_BT_RDIG_BG_C_ADR_bt_bg_wlpmu_cal_mancodes_MASK(rev)  0x1f80
#define RF_20695_BT_RDIG_BG_C_ADR_bt_bg_rcal_trim_sel_SHIFT(rev)      6
#define RF_20695_BT_RDIG_BG_C_ADR_bt_bg_rcal_trim_sel_MASK(rev)       0x40

/* Register RF_20695_BT_RDIG_BG_B_ADR */
#define RF0_20695_BT_RDIG_BG_B_ADR(rev)                             ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x137 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_BG_B_ADR(rev)                            ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x137 | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_BG_B_ADR_bt_bg_Ictat_cal_trim_SHIFT(rev)   8
#define RF_20695_BT_RDIG_BG_B_ADR_bt_bg_Ictat_cal_trim_MASK(rev)    0xf00
#define RF_20695_BT_RDIG_BG_B_ADR_bt_bg_Iptat_trim_SHIFT(rev)       0
#define RF_20695_BT_RDIG_BG_B_ADR_bt_bg_Iptat_trim_MASK(rev)        0xf
#define RF_20695_BT_RDIG_BG_B_ADR_bt_bg_Ictat_uncal_trim_SHIFT(rev) 4
#define RF_20695_BT_RDIG_BG_B_ADR_bt_bg_Ictat_uncal_trim_MASK(rev)  0xf0

/* Register RF_20695_BT_RDIG_BG_A_ADR */
#define RF0_20695_BT_RDIG_BG_A_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x138 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_BG_A_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x138 | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_BG_A_ADR_bt_bg_vbg_ctat_uncal_trim_SHIFT(rev) 4
#define RF_20695_BT_RDIG_BG_A_ADR_bt_bg_vbg_ctat_uncal_trim_MASK(rev)  0xf0
#define RF_20695_BT_RDIG_BG_A_ADR_bt_bg_vbg_ptat_trim_SHIFT(rev)       0
#define RF_20695_BT_RDIG_BG_A_ADR_bt_bg_vbg_ptat_trim_MASK(rev)        0xf
#define RF_20695_BT_RDIG_BG_A_ADR_bt_bg_vbg_ctat_cal_trim_SHIFT(rev)   8
#define RF_20695_BT_RDIG_BG_A_ADR_bt_bg_vbg_ctat_cal_trim_MASK(rev)    0xf00

/* Register RF_20695_BT_RDIG_BG_9_ADR */
#define RF0_20695_BT_RDIG_BG_9_ADR(rev)                         ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x139 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_BG_9_ADR(rev)                        ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x139 | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_BG_9_ADR_bt_bg_wlan_vbgtrim_SHIFT(rev) 6
#define RF_20695_BT_RDIG_BG_9_ADR_bt_bg_wlan_vbgtrim_MASK(rev)  0xfc0
#define RF_20695_BT_RDIG_BG_9_ADR_bt_bg_wlan_vptrim_SHIFT(rev)  0
#define RF_20695_BT_RDIG_BG_9_ADR_bt_bg_wlan_vptrim_MASK(rev)   0x3f

/* Register RF_20695_BT_RDIG_BG_8_ADR */
#define RF0_20695_BT_RDIG_BG_8_ADR(rev)                    ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x13a | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_BG_8_ADR(rev)                   ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x13a | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_BG_8_ADR_bt_bg_rcal_pu_SHIFT(rev) 0
#define RF_20695_BT_RDIG_BG_8_ADR_bt_bg_rcal_pu_MASK(rev)  0x1

/* Register RF_20695_BT_RDIG_BG_7_ADR */
#define RF0_20695_BT_RDIG_BG_7_ADR(rev)                     ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x13b | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_BG_7_ADR(rev)                    ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x13b | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_BG_7_ADR_bt_bg_ptat_adj_SHIFT(rev) 0
#define RF_20695_BT_RDIG_BG_7_ADR_bt_bg_ptat_adj_MASK(rev)  0x7
#define RF_20695_BT_RDIG_BG_7_ADR_bt_bg_ntat_adj_SHIFT(rev) 3
#define RF_20695_BT_RDIG_BG_7_ADR_bt_bg_ntat_adj_MASK(rev)  0x78

/* Register RF_20695_BT_RDIG_BG_6_ADR */
#define RF0_20695_BT_RDIG_BG_6_ADR(rev)                         ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x13c | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_BG_6_ADR(rev)                        ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x13c | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_BG_6_ADR_bt_bg_a_count_trim_SHIFT(rev) 6
#define RF_20695_BT_RDIG_BG_6_ADR_bt_bg_a_count_trim_MASK(rev)  0xfc0
#define RF_20695_BT_RDIG_BG_6_ADR_bt_bg_b_count_trim_SHIFT(rev) 0
#define RF_20695_BT_RDIG_BG_6_ADR_bt_bg_b_count_trim_MASK(rev)  0x3f

/* Register RF_20695_BT_RDIG_BG_5_ADR */
#define RF0_20695_BT_RDIG_BG_5_ADR(rev)                    ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x13d | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_BG_5_ADR(rev)                   ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x13d | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_BG_5_ADR_bt_bg_BT_only_SHIFT(rev) 0
#define RF_20695_BT_RDIG_BG_5_ADR_bt_bg_BT_only_MASK(rev)  0x1

/* Register RF_20695_BT_RDIG_BG_4_ADR */
#define RF0_20695_BT_RDIG_BG_4_ADR(rev)                       ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x13e | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_BG_4_ADR(rev)                      ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x13e | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_BG_4_ADR_bt_bgpmu_calcode_SHIFT(rev) 0
#define RF_20695_BT_RDIG_BG_4_ADR_bt_bgpmu_calcode_MASK(rev)  0x3f

/* Register RF_20695_BT_RDIG_BG_3_ADR */
#define RF0_20695_BT_RDIG_BG_3_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x13f | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_BG_3_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x13f | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_BG_3_ADR_bt_bg_wlpmu_vrefadj_cbuck_SHIFT(rev) 4
#define RF_20695_BT_RDIG_BG_3_ADR_bt_bg_wlpmu_vrefadj_cbuck_MASK(rev)  0xf0
#define RF_20695_BT_RDIG_BG_3_ADR_bt_bg_wlpmu_cal_seldiv_SHIFT(rev)    1
#define RF_20695_BT_RDIG_BG_3_ADR_bt_bg_wlpmu_cal_seldiv_MASK(rev)     0xe
#define RF_20695_BT_RDIG_BG_3_ADR_bt_bg_wlpmu_spare_SHIFT(rev)         0
#define RF_20695_BT_RDIG_BG_3_ADR_bt_bg_wlpmu_spare_MASK(rev)          0x1

/* Register RF_20695_BT_RDIG_BG_2_ADR */
#define RF0_20695_BT_RDIG_BG_2_ADR(rev)                          ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x140 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_BG_2_ADR(rev)                         ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x140 | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_BG_2_ADR_bt_bg_wlpmu_calcode_SHIFT(rev) 0
#define RF_20695_BT_RDIG_BG_2_ADR_bt_bg_wlpmu_calcode_MASK(rev)  0x3f
#define RF_20695_BT_RDIG_BG_2_ADR_bt_bg_bias_lpf_r_SHIFT(rev)    6
#define RF_20695_BT_RDIG_BG_2_ADR_bt_bg_bias_lpf_r_MASK(rev)     0x3c0
#define RF_20695_BT_RDIG_BG_2_ADR_bt_bg_afe_vbgtrim_SHIFT(rev)   10
#define RF_20695_BT_RDIG_BG_2_ADR_bt_bg_afe_vbgtrim_MASK(rev)    0xfc00

/* Register RF_20695_BT_RDIG_BG_1_ADR */
#define RF0_20695_BT_RDIG_BG_1_ADR(rev)                             ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x141 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_BG_1_ADR(rev)                            ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x141 | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_BG_1_ADR_bt_bg_rtl_rcal_trim_SHIFT(rev)    0
#define RF_20695_BT_RDIG_BG_1_ADR_bt_bg_rtl_rcal_trim_MASK(rev)     0x3f
#define RF_20695_BT_RDIG_BG_1_ADR_bt_bg_ate_rcal_trim_SHIFT(rev)    6
#define RF_20695_BT_RDIG_BG_1_ADR_bt_bg_ate_rcal_trim_MASK(rev)     0xfc0
#define RF_20695_BT_RDIG_BG_1_ADR_bt_bg_ate_rcal_trim_en_SHIFT(rev) 12
#define RF_20695_BT_RDIG_BG_1_ADR_bt_bg_ate_rcal_trim_en_MASK(rev)  0x1000

/* Register RF_20695_BT_RDIG_BG_0_ADR */
#define RF0_20695_BT_RDIG_BG_0_ADR(rev)                              ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x142 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_BG_0_ADR(rev)                             ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x142 | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_BG_0_ADR_bt_bg_pu_V2I_OVD_VAL_SHIFT(rev)    1
#define RF_20695_BT_RDIG_BG_0_ADR_bt_bg_pu_V2I_OVD_VAL_MASK(rev)     0x2
#define RF_20695_BT_RDIG_BG_0_ADR_bt_bg_pulse_sel_SHIFT(rev)         5
#define RF_20695_BT_RDIG_BG_0_ADR_bt_bg_pulse_sel_MASK(rev)          0x20
#define RF_20695_BT_RDIG_BG_0_ADR_bt_bg_pu_bgcore_OVD_SEL_SHIFT(rev) 2
#define RF_20695_BT_RDIG_BG_0_ADR_bt_bg_pu_bgcore_OVD_SEL_MASK(rev)  0x4
#define RF_20695_BT_RDIG_BG_0_ADR_bt_bg_pu_bgcore_OVD_VAL_SHIFT(rev) 3
#define RF_20695_BT_RDIG_BG_0_ADR_bt_bg_pu_bgcore_OVD_VAL_MASK(rev)  0x8
#define RF_20695_BT_RDIG_BG_0_ADR_bt_bg_pu_V2I_OVD_SEL_SHIFT(rev)    0
#define RF_20695_BT_RDIG_BG_0_ADR_bt_bg_pu_V2I_OVD_SEL_MASK(rev)     0x1
#define RF_20695_BT_RDIG_BG_0_ADR_bt_bg_pulse_ovd_SHIFT(rev)         4
#define RF_20695_BT_RDIG_BG_0_ADR_bt_bg_pulse_ovd_MASK(rev)          0x10

/* Register RF_20695_BT_RDBK_PLL1DIG_BG_8_ADR */
#define RF0_20695_BT_RDBK_PLL1DIG_BG_8_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x143 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_PLL1DIG_BG_8_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x143 | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_PLL1DIG_BG_8_ADR_bt_rdbk_wrf2wrfregs_bg_wlpmu_cal_done_SHIFT(rev) 11
#define RF_20695_BT_RDBK_PLL1DIG_BG_8_ADR_bt_rdbk_wrf2wrfregs_bg_wlpmu_cal_done_MASK(rev) 0x800
#define RF_20695_BT_RDBK_PLL1DIG_BG_8_ADR_bt_rdbk_wrfregs2wrf_bg_BT_only_SHIFT(rev) 4
#define RF_20695_BT_RDBK_PLL1DIG_BG_8_ADR_bt_rdbk_wrfregs2wrf_bg_BT_only_MASK(rev) 0x10
#define RF_20695_BT_RDBK_PLL1DIG_BG_8_ADR_bt_rdbk_wrf2wrfregs_bg_wlpmu_calcode_SHIFT(rev) 5
#define RF_20695_BT_RDBK_PLL1DIG_BG_8_ADR_bt_rdbk_wrf2wrfregs_bg_wlpmu_calcode_MASK(rev) 0x7e0
#define RF_20695_BT_RDBK_PLL1DIG_BG_8_ADR_bt_rdbk_wrfregs2wrf_bg_Ictat_cal_trim_SHIFT(rev) 0
#define RF_20695_BT_RDBK_PLL1DIG_BG_8_ADR_bt_rdbk_wrfregs2wrf_bg_Ictat_cal_trim_MASK(rev) 0xf

/* Register RF_20695_BT_RDBK_PLL1DIG_BG_7_ADR */
#define RF0_20695_BT_RDBK_PLL1DIG_BG_7_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x144 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_PLL1DIG_BG_7_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x144 | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_PLL1DIG_BG_7_ADR_bt_rdbk_wrfregs2wrf_bg_Iptat_trim_SHIFT(rev) 6
#define RF_20695_BT_RDBK_PLL1DIG_BG_7_ADR_bt_rdbk_wrfregs2wrf_bg_Iptat_trim_MASK(rev) 0x3c0
#define RF_20695_BT_RDBK_PLL1DIG_BG_7_ADR_bt_rdbk_wrfregs2wrf_bg_Ictat_uncal_trim_SHIFT(rev) 10
#define RF_20695_BT_RDBK_PLL1DIG_BG_7_ADR_bt_rdbk_wrfregs2wrf_bg_Ictat_uncal_trim_MASK(rev) 0x3c00
#define RF_20695_BT_RDBK_PLL1DIG_BG_7_ADR_bt_rdbk_wrfregs2wrf_bg_a_count_trim_SHIFT(rev) 0
#define RF_20695_BT_RDBK_PLL1DIG_BG_7_ADR_bt_rdbk_wrfregs2wrf_bg_a_count_trim_MASK(rev) 0x3f

/* Register RF_20695_BT_RDBK_PLL1DIG_BG_6_ADR */
#define RF0_20695_BT_RDBK_PLL1DIG_BG_6_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x145 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_PLL1DIG_BG_6_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x145 | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_PLL1DIG_BG_6_ADR_bt_rdbk_wrfregs2wrf_bg_afe_vbgtrim_SHIFT(rev) 6
#define RF_20695_BT_RDBK_PLL1DIG_BG_6_ADR_bt_rdbk_wrfregs2wrf_bg_afe_vbgtrim_MASK(rev) 0xfc0
#define RF_20695_BT_RDBK_PLL1DIG_BG_6_ADR_bt_rdbk_wrfregs2wrf_bg_ate_rcal_trim_SHIFT(rev) 0
#define RF_20695_BT_RDBK_PLL1DIG_BG_6_ADR_bt_rdbk_wrfregs2wrf_bg_ate_rcal_trim_MASK(rev) 0x3f

/* Register RF_20695_BT_RDBK_PLL1DIG_BG_5_ADR */
#define RF0_20695_BT_RDBK_PLL1DIG_BG_5_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x146 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_PLL1DIG_BG_5_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x146 | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_PLL1DIG_BG_5_ADR_bt_rdbk_wrfregs2wrf_bg_ate_rcal_trim_en_SHIFT(rev) 12
#define RF_20695_BT_RDBK_PLL1DIG_BG_5_ADR_bt_rdbk_wrfregs2wrf_bg_ate_rcal_trim_en_MASK(rev) 0x1000
#define RF_20695_BT_RDBK_PLL1DIG_BG_5_ADR_bt_rdbk_wrfregs2wrf_bg_b_count_trim_SHIFT(rev) 6
#define RF_20695_BT_RDBK_PLL1DIG_BG_5_ADR_bt_rdbk_wrfregs2wrf_bg_b_count_trim_MASK(rev) 0xfc0
#define RF_20695_BT_RDBK_PLL1DIG_BG_5_ADR_bt_rdbk_wrfregs2wrf_bg_bgpmu_calcode_SHIFT(rev) 0
#define RF_20695_BT_RDBK_PLL1DIG_BG_5_ADR_bt_rdbk_wrfregs2wrf_bg_bgpmu_calcode_MASK(rev) 0x3f

/* Register RF_20695_BT_RDBK_PLL1DIG_BG_4_ADR */
#define RF0_20695_BT_RDBK_PLL1DIG_BG_4_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x147 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_PLL1DIG_BG_4_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x147 | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_PLL1DIG_BG_4_ADR_bt_rdbk_wrfregs2wrf_bg_ptat_adj_SHIFT(rev) 4
#define RF_20695_BT_RDBK_PLL1DIG_BG_4_ADR_bt_rdbk_wrfregs2wrf_bg_ptat_adj_MASK(rev) 0x70
#define RF_20695_BT_RDBK_PLL1DIG_BG_4_ADR_bt_rdbk_wrfregs2wrf_bg_pu_bgcore_SHIFT(rev) 2
#define RF_20695_BT_RDBK_PLL1DIG_BG_4_ADR_bt_rdbk_wrfregs2wrf_bg_pu_bgcore_MASK(rev) 0x4
#define RF_20695_BT_RDBK_PLL1DIG_BG_4_ADR_bt_rdbk_wrfregs2wrf_bg_ntat_adj_SHIFT(rev) 7
#define RF_20695_BT_RDBK_PLL1DIG_BG_4_ADR_bt_rdbk_wrfregs2wrf_bg_ntat_adj_MASK(rev) 0x780
#define RF_20695_BT_RDBK_PLL1DIG_BG_4_ADR_bt_rdbk_wrfregs2wrf_bg_rcal_pu_SHIFT(rev) 0
#define RF_20695_BT_RDBK_PLL1DIG_BG_4_ADR_bt_rdbk_wrfregs2wrf_bg_rcal_pu_MASK(rev) 0x1
#define RF_20695_BT_RDBK_PLL1DIG_BG_4_ADR_bt_rdbk_wrfregs2wrf_bg_bias_lpf_r_SHIFT(rev) 11
#define RF_20695_BT_RDBK_PLL1DIG_BG_4_ADR_bt_rdbk_wrfregs2wrf_bg_bias_lpf_r_MASK(rev) 0x7800
#define RF_20695_BT_RDBK_PLL1DIG_BG_4_ADR_bt_rdbk_wrfregs2wrf_bg_pu_V2I_SHIFT(rev) 3
#define RF_20695_BT_RDBK_PLL1DIG_BG_4_ADR_bt_rdbk_wrfregs2wrf_bg_pu_V2I_MASK(rev) 0x8
#define RF_20695_BT_RDBK_PLL1DIG_BG_4_ADR_bt_rdbk_wrfregs2wrf_bg_pulse_SHIFT(rev) 1
#define RF_20695_BT_RDBK_PLL1DIG_BG_4_ADR_bt_rdbk_wrfregs2wrf_bg_pulse_MASK(rev) 0x2

/* Register RF_20695_BT_RDBK_PLL1DIG_BG_3_ADR */
#define RF0_20695_BT_RDBK_PLL1DIG_BG_3_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x148 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_PLL1DIG_BG_3_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x148 | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_PLL1DIG_BG_3_ADR_bt_rdbk_wrfregs2wrf_bg_rtl_rcal_trim_SHIFT(rev) 4
#define RF_20695_BT_RDBK_PLL1DIG_BG_3_ADR_bt_rdbk_wrfregs2wrf_bg_rtl_rcal_trim_MASK(rev) 0x3f0
#define RF_20695_BT_RDBK_PLL1DIG_BG_3_ADR_bt_rdbk_wrfregs2wrf_bg_vbg_ctat_cal_trim_SHIFT(rev) 0
#define RF_20695_BT_RDBK_PLL1DIG_BG_3_ADR_bt_rdbk_wrfregs2wrf_bg_vbg_ctat_cal_trim_MASK(rev) 0xf
#define RF_20695_BT_RDBK_PLL1DIG_BG_3_ADR_bt_rdbk_wrfregs2wrf_bg_rcal_trim_SHIFT(rev) 10
#define RF_20695_BT_RDBK_PLL1DIG_BG_3_ADR_bt_rdbk_wrfregs2wrf_bg_rcal_trim_MASK(rev) 0xfc00

/* Register RF_20695_BT_RDBK_PLL1DIG_BG_2_ADR */
#define RF0_20695_BT_RDBK_PLL1DIG_BG_2_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x149 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_PLL1DIG_BG_2_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x149 | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_PLL1DIG_BG_2_ADR_bt_rdbk_wrfregs2wrf_bg_wlan_vbgtrim_SHIFT(rev) 0
#define RF_20695_BT_RDBK_PLL1DIG_BG_2_ADR_bt_rdbk_wrfregs2wrf_bg_wlan_vbgtrim_MASK(rev) 0x3f
#define RF_20695_BT_RDBK_PLL1DIG_BG_2_ADR_bt_rdbk_wrfregs2wrf_bg_vbg_ctat_uncal_trim_SHIFT(rev) 10
#define RF_20695_BT_RDBK_PLL1DIG_BG_2_ADR_bt_rdbk_wrfregs2wrf_bg_vbg_ctat_uncal_trim_MASK(rev) 0x3c00
#define RF_20695_BT_RDBK_PLL1DIG_BG_2_ADR_bt_rdbk_wrfregs2wrf_bg_vbg_ptat_trim_SHIFT(rev) 6
#define RF_20695_BT_RDBK_PLL1DIG_BG_2_ADR_bt_rdbk_wrfregs2wrf_bg_vbg_ptat_trim_MASK(rev) 0x3c0

/* Register RF_20695_BT_RDBK_PLL1DIG_BG_1_ADR */
#define RF0_20695_BT_RDBK_PLL1DIG_BG_1_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x14a | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_PLL1DIG_BG_1_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x14a | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_PLL1DIG_BG_1_ADR_bt_rdbk_wrfregs2wrf_bg_wlan_vptrim_SHIFT(rev) 7
#define RF_20695_BT_RDBK_PLL1DIG_BG_1_ADR_bt_rdbk_wrfregs2wrf_bg_wlan_vptrim_MASK(rev) 0x1f80
#define RF_20695_BT_RDBK_PLL1DIG_BG_1_ADR_bt_rdbk_wrfregs2wrf_bg_wlpmu_bypcal_SHIFT(rev) 6
#define RF_20695_BT_RDBK_PLL1DIG_BG_1_ADR_bt_rdbk_wrfregs2wrf_bg_wlpmu_bypcal_MASK(rev) 0x40
#define RF_20695_BT_RDBK_PLL1DIG_BG_1_ADR_bt_rdbk_wrfregs2wrf_bg_wlpmu_cal_mancodes_SHIFT(rev) 0
#define RF_20695_BT_RDBK_PLL1DIG_BG_1_ADR_bt_rdbk_wrfregs2wrf_bg_wlpmu_cal_mancodes_MASK(rev) 0x3f

/* Register RF_20695_BT_RDBK_PLL1DIG_BG_0_ADR */
#define RF0_20695_BT_RDBK_PLL1DIG_BG_0_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x14b | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_PLL1DIG_BG_0_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x14b | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_PLL1DIG_BG_0_ADR_bt_rdbk_wrfregs2wrf_bg_wlpmu_vrefadj_cbuck_SHIFT(rev) 0
#define RF_20695_BT_RDBK_PLL1DIG_BG_0_ADR_bt_rdbk_wrfregs2wrf_bg_wlpmu_vrefadj_cbuck_MASK(rev) 0x7
#define RF_20695_BT_RDBK_PLL1DIG_BG_0_ADR_bt_rdbk_wrfregs2wrf_bg_wlpmu_startcal_SHIFT(rev) 3
#define RF_20695_BT_RDBK_PLL1DIG_BG_0_ADR_bt_rdbk_wrfregs2wrf_bg_wlpmu_startcal_MASK(rev) 0x8
#define RF_20695_BT_RDBK_PLL1DIG_BG_0_ADR_bt_rdbk_wrfregs2wrf_bg_wlpmu_cntl_i_SHIFT(rev) 5
#define RF_20695_BT_RDBK_PLL1DIG_BG_0_ADR_bt_rdbk_wrfregs2wrf_bg_wlpmu_cntl_i_MASK(rev) 0x1e0
#define RF_20695_BT_RDBK_PLL1DIG_BG_0_ADR_bt_rdbk_wrfregs2wrf_bg_wlpmu_en_i_SHIFT(rev) 4
#define RF_20695_BT_RDBK_PLL1DIG_BG_0_ADR_bt_rdbk_wrfregs2wrf_bg_wlpmu_en_i_MASK(rev) 0x10
#define RF_20695_BT_RDBK_PLL1DIG_BG_0_ADR_bt_rdbk_wrfregs2wrf_bg_wlpmu_cal_seldiv_SHIFT(rev) 9
#define RF_20695_BT_RDBK_PLL1DIG_BG_0_ADR_bt_rdbk_wrfregs2wrf_bg_wlpmu_cal_seldiv_MASK(rev) 0xe00

/* Register RF_20695_BT_RDIG_LDO1P8_0_ADR */
#define RF0_20695_BT_RDIG_LDO1P8_0_ADR(rev)                             ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x14c | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_LDO1P8_0_ADR(rev)                            ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x14c | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_LDO1P8_0_ADR_bt_ldo1p8_cntl_en_SHIFT(rev)      5
#define RF_20695_BT_RDIG_LDO1P8_0_ADR_bt_ldo1p8_cntl_en_MASK(rev)       0x20
#define RF_20695_BT_RDIG_LDO1P8_0_ADR_bt_ldo1p8_pu_OVD_SEL_SHIFT(rev)   3
#define RF_20695_BT_RDIG_LDO1P8_0_ADR_bt_ldo1p8_pu_OVD_SEL_MASK(rev)    0x8
#define RF_20695_BT_RDIG_LDO1P8_0_ADR_bt_ldo1p8_pu_OVD_VAL_SHIFT(rev)   4
#define RF_20695_BT_RDIG_LDO1P8_0_ADR_bt_ldo1p8_pu_OVD_VAL_MASK(rev)    0x10
#define RF_20695_BT_RDIG_LDO1P8_0_ADR_bt_ldo1p8_refadj_cbuck_SHIFT(rev) 0
#define RF_20695_BT_RDIG_LDO1P8_0_ADR_bt_ldo1p8_refadj_cbuck_MASK(rev)  0x7

/* Register RF_20695_BT_RDBK_PLL1DIG_LDO1P8_0_ADR */
#define RF0_20695_BT_RDBK_PLL1DIG_LDO1P8_0_ADR(rev)                            ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x14d | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_PLL1DIG_LDO1P8_0_ADR(rev)                           ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x14d | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_PLL1DIG_LDO1P8_0_ADR_bt_rdbk_wrfregs2wrf_ldo1P8_pu_SHIFT(rev) 4
#define RF_20695_BT_RDBK_PLL1DIG_LDO1P8_0_ADR_bt_rdbk_wrfregs2wrf_ldo1P8_pu_MASK(rev) 0x10
#define RF_20695_BT_RDBK_PLL1DIG_LDO1P8_0_ADR_bt_rdbk_wrfregs2wrf_i_LDO1p8_0p9refadj_1p1_SHIFT(rev) 5
#define RF_20695_BT_RDBK_PLL1DIG_LDO1P8_0_ADR_bt_rdbk_wrfregs2wrf_i_LDO1p8_0p9refadj_1p1_MASK(rev) 0xe0
#define RF_20695_BT_RDBK_PLL1DIG_LDO1P8_0_ADR_bt_rdbk_wrfregs2wrf_ldo1P8_refadj_cbuck_SHIFT(rev) 1
#define RF_20695_BT_RDBK_PLL1DIG_LDO1P8_0_ADR_bt_rdbk_wrfregs2wrf_ldo1P8_refadj_cbuck_MASK(rev) 0xe
#define RF_20695_BT_RDBK_PLL1DIG_LDO1P8_0_ADR_bt_rdbk_wrfregs2wrf_ldo1p8_puok_en_SHIFT(rev) 0
#define RF_20695_BT_RDBK_PLL1DIG_LDO1P8_0_ADR_bt_rdbk_wrfregs2wrf_ldo1p8_puok_en_MASK(rev) 0x1

/* Register RF_20695_BT_PLL0DIG_MISC_ADR */
#define RF0_20695_BT_PLL0DIG_MISC_ADR(rev)                      ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x14e | JTAG_20695_CR0))
#define RFP0_20695_BT_PLL0DIG_MISC_ADR(rev)                     ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x14e | JTAG_20695_PLL0))
#define RF_20695_BT_PLL0DIG_MISC_ADR_bt_wl_intlpo_pu_SHIFT(rev) 0
#define RF_20695_BT_PLL0DIG_MISC_ADR_bt_wl_intlpo_pu_MASK(rev)  0x1

/* Register RF_20695_BT_RDBK_PLL0DIG_MISC_ADR */
#define RF0_20695_BT_RDBK_PLL0DIG_MISC_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x14f | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_PLL0DIG_MISC_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x14f | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_PLL0DIG_MISC_ADR_bt_rdbk_wrfregs2wrf_lpo_pu_SHIFT(rev) 0
#define RF_20695_BT_RDBK_PLL0DIG_MISC_ADR_bt_rdbk_wrfregs2wrf_lpo_pu_MASK(rev) 0x1

/* Register RF_20695_BT_RDIG_WLPMU_6_ADR */
#define RF0_20695_BT_RDIG_WLPMU_6_ADR(rev)                           ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x150 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_WLPMU_6_ADR(rev)                          ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x150 | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_WLPMU_6_ADR_bt_wlpmu_vref_select_SHIFT(rev) 0
#define RF_20695_BT_RDIG_WLPMU_6_ADR_bt_wlpmu_vref_select_MASK(rev)  0x1

/* Register RF_20695_BT_RDIG_WLPMU_5_ADR */
#define RF0_20695_BT_RDIG_WLPMU_5_ADR(rev)                                 ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x151 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_WLPMU_5_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x151 | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_WLPMU_5_ADR_bt_wlpmu_AFEldo_adj_SHIFT(rev)        9
#define RF_20695_BT_RDIG_WLPMU_5_ADR_bt_wlpmu_AFEldo_adj_MASK(rev)         0xe00
#define RF_20695_BT_RDIG_WLPMU_5_ADR_bt_wlpmu_LOGENldo_adj_SHIFT(rev)      3
#define RF_20695_BT_RDIG_WLPMU_5_ADR_bt_wlpmu_LOGENldo_adj_MASK(rev)       0x38
#define RF_20695_BT_RDIG_WLPMU_5_ADR_bt_wlpmu_nodel_SHIFT(rev)             12
#define RF_20695_BT_RDIG_WLPMU_5_ADR_bt_wlpmu_nodel_MASK(rev)              0x1000
#define RF_20695_BT_RDIG_WLPMU_5_ADR_bt_wlpmu_LDO2P2_pu_OVD_SEL_SHIFT(rev) 13
#define RF_20695_BT_RDIG_WLPMU_5_ADR_bt_wlpmu_LDO2P2_pu_OVD_SEL_MASK(rev)  0x2000
#define RF_20695_BT_RDIG_WLPMU_5_ADR_bt_wlpmu_TXldo_adj_SHIFT(rev)         6
#define RF_20695_BT_RDIG_WLPMU_5_ADR_bt_wlpmu_TXldo_adj_MASK(rev)          0x1c0
#define RF_20695_BT_RDIG_WLPMU_5_ADR_bt_wlpmu_LDO2P2_pu_OVD_VAL_SHIFT(rev) 14
#define RF_20695_BT_RDIG_WLPMU_5_ADR_bt_wlpmu_LDO2P2_pu_OVD_VAL_MASK(rev)  0x4000
#define RF_20695_BT_RDIG_WLPMU_5_ADR_bt_wlpmu_ADCldo_adj_SHIFT(rev)        0
#define RF_20695_BT_RDIG_WLPMU_5_ADR_bt_wlpmu_ADCldo_adj_MASK(rev)         0x7

/* Register RF_20695_BT_RDIG_WLPMU_4_ADR */
#define RF0_20695_BT_RDIG_WLPMU_4_ADR(rev)                     ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x152 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_WLPMU_4_ADR(rev)                    ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x152 | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_WLPMU_4_ADR_bt_wlpmu_tsten_SHIFT(rev) 0
#define RF_20695_BT_RDIG_WLPMU_4_ADR_bt_wlpmu_tsten_MASK(rev)  0x1

/* Register RF_20695_BT_RDIG_WLPMU_3_ADR */
#define RF0_20695_BT_RDIG_WLPMU_3_ADR(rev)                             ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x153 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_WLPMU_3_ADR(rev)                            ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x153 | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_WLPMU_3_ADR_bt_wlpmu_AFEldo_pu_sel_SHIFT(rev) 4
#define RF_20695_BT_RDIG_WLPMU_3_ADR_bt_wlpmu_AFEldo_pu_sel_MASK(rev)  0x10
#define RF_20695_BT_RDIG_WLPMU_3_ADR_bt_wlpmu_AFEldo_pu_val_SHIFT(rev) 3
#define RF_20695_BT_RDIG_WLPMU_3_ADR_bt_wlpmu_AFEldo_pu_val_MASK(rev)  0x8
#define RF_20695_BT_RDIG_WLPMU_3_ADR_bt_wlpmu_ana_mux_SHIFT(rev)       0
#define RF_20695_BT_RDIG_WLPMU_3_ADR_bt_wlpmu_ana_mux_MASK(rev)        0x7

/* Register RF_20695_BT_RDIG_WLPMU_2_ADR */
#define RF0_20695_BT_RDIG_WLPMU_2_ADR(rev)                      ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x154 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_WLPMU_2_ADR(rev)                     ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x154 | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_WLPMU_2_ADR_bt_wlpmu_spare2_SHIFT(rev) 0
#define RF_20695_BT_RDIG_WLPMU_2_ADR_bt_wlpmu_spare2_MASK(rev)  0xffff

/* Register RF_20695_BT_RDIG_WLPMU_1_ADR */
#define RF0_20695_BT_RDIG_WLPMU_1_ADR(rev)                      ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x155 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_WLPMU_1_ADR(rev)                     ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x155 | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_WLPMU_1_ADR_bt_wlpmu_spare1_SHIFT(rev) 0
#define RF_20695_BT_RDIG_WLPMU_1_ADR_bt_wlpmu_spare1_MASK(rev)  0xffff

/* Register RF_20695_BT_RDIG_WLPMU_0_ADR */
#define RF0_20695_BT_RDIG_WLPMU_0_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x156 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_WLPMU_0_ADR(rev)                              ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x156 | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_WLPMU_0_ADR_bt_wlpmu_LDO_bypass_en_SHIFT(rev)   0
#define RF_20695_BT_RDIG_WLPMU_0_ADR_bt_wlpmu_LDO_bypass_en_MASK(rev)    0x1
#define RF_20695_BT_RDIG_WLPMU_0_ADR_bt_wlpmu_vrefadj_cbuck_SHIFT(rev)   13
#define RF_20695_BT_RDIG_WLPMU_0_ADR_bt_wlpmu_vrefadj_cbuck_MASK(rev)    0xe000
#define RF_20695_BT_RDIG_WLPMU_0_ADR_bt_wlpmu_LOGENLDO_load_SHIFT(rev)   1
#define RF_20695_BT_RDIG_WLPMU_0_ADR_bt_wlpmu_LOGENLDO_load_MASK(rev)    0x2
#define RF_20695_BT_RDIG_WLPMU_0_ADR_bt_wlpmu_LOGENldo_pu_SHIFT(rev)     6
#define RF_20695_BT_RDIG_WLPMU_0_ADR_bt_wlpmu_LOGENldo_pu_MASK(rev)      0x40
#define RF_20695_BT_RDIG_WLPMU_0_ADR_bt_wlpmu_LOGENldo_hpm_SHIFT(rev)    5
#define RF_20695_BT_RDIG_WLPMU_0_ADR_bt_wlpmu_LOGENldo_hpm_MASK(rev)     0x20
#define RF_20695_BT_RDIG_WLPMU_0_ADR_bt_wlpmu_AFEldo_bypass_SHIFT(rev)   11
#define RF_20695_BT_RDIG_WLPMU_0_ADR_bt_wlpmu_AFEldo_bypass_MASK(rev)    0x800
#define RF_20695_BT_RDIG_WLPMU_0_ADR_bt_wlpmu_ADCldo_pu_sel_SHIFT(rev)   3
#define RF_20695_BT_RDIG_WLPMU_0_ADR_bt_wlpmu_ADCldo_pu_sel_MASK(rev)    0x8
#define RF_20695_BT_RDIG_WLPMU_0_ADR_bt_wlpmu_maxdel_SHIFT(rev)          12
#define RF_20695_BT_RDIG_WLPMU_0_ADR_bt_wlpmu_maxdel_MASK(rev)           0x1000
#define RF_20695_BT_RDIG_WLPMU_0_ADR_bt_wlpmu_ADCldo_bypass_SHIFT(rev)   4
#define RF_20695_BT_RDIG_WLPMU_0_ADR_bt_wlpmu_ADCldo_bypass_MASK(rev)    0x10
#define RF_20695_BT_RDIG_WLPMU_0_ADR_bt_wlpmu_ADCldo_pu_val_SHIFT(rev)   2
#define RF_20695_BT_RDIG_WLPMU_0_ADR_bt_wlpmu_ADCldo_pu_val_MASK(rev)    0x4
#define RF_20695_BT_RDIG_WLPMU_0_ADR_bt_wlpmu_LOGENldo_bypass_SHIFT(rev) 7
#define RF_20695_BT_RDIG_WLPMU_0_ADR_bt_wlpmu_LOGENldo_bypass_MASK(rev)  0x80
#define RF_20695_BT_RDIG_WLPMU_0_ADR_bt_wlpmu_TXldo_pu_sel_SHIFT(rev)    9
#define RF_20695_BT_RDIG_WLPMU_0_ADR_bt_wlpmu_TXldo_pu_sel_MASK(rev)     0x200
#define RF_20695_BT_RDIG_WLPMU_0_ADR_bt_wlpmu_TXldo_bypass_SHIFT(rev)    10
#define RF_20695_BT_RDIG_WLPMU_0_ADR_bt_wlpmu_TXldo_bypass_MASK(rev)     0x400
#define RF_20695_BT_RDIG_WLPMU_0_ADR_bt_wlpmu_TXldo_pu_val_SHIFT(rev)    8
#define RF_20695_BT_RDIG_WLPMU_0_ADR_bt_wlpmu_TXldo_pu_val_MASK(rev)     0x100

/* Register RF_20695_BT_RDBK_RDIG_WLPMU_6_ADR */
#define RF0_20695_BT_RDBK_RDIG_WLPMU_6_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x157 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_RDIG_WLPMU_6_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x157 | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_RDIG_WLPMU_6_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_LOGENldo_pu_SHIFT(rev) 2
#define RF_20695_BT_RDBK_RDIG_WLPMU_6_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_LOGENldo_pu_MASK(rev) 0x4
#define RF_20695_BT_RDBK_RDIG_WLPMU_6_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_AFEldo_bypass_SHIFT(rev) 8
#define RF_20695_BT_RDBK_RDIG_WLPMU_6_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_AFEldo_bypass_MASK(rev) 0x100
#define RF_20695_BT_RDBK_RDIG_WLPMU_6_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_ADCldo_pu_SHIFT(rev) 9
#define RF_20695_BT_RDBK_RDIG_WLPMU_6_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_ADCldo_pu_MASK(rev) 0x200
#define RF_20695_BT_RDBK_RDIG_WLPMU_6_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_LOGENldo_hpm_SHIFT(rev) 4
#define RF_20695_BT_RDBK_RDIG_WLPMU_6_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_LOGENldo_hpm_MASK(rev) 0x10
#define RF_20695_BT_RDBK_RDIG_WLPMU_6_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_ADCldo_bypass_SHIFT(rev) 10
#define RF_20695_BT_RDBK_RDIG_WLPMU_6_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_ADCldo_bypass_MASK(rev) 0x400
#define RF_20695_BT_RDBK_RDIG_WLPMU_6_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_LOGENldo_load_SHIFT(rev) 3
#define RF_20695_BT_RDBK_RDIG_WLPMU_6_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_LOGENldo_load_MASK(rev) 0x8
#define RF_20695_BT_RDBK_RDIG_WLPMU_6_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_TXldo_bypass_SHIFT(rev) 1
#define RF_20695_BT_RDBK_RDIG_WLPMU_6_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_TXldo_bypass_MASK(rev) 0x2
#define RF_20695_BT_RDBK_RDIG_WLPMU_6_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_TXldo_pu_SHIFT(rev) 0
#define RF_20695_BT_RDBK_RDIG_WLPMU_6_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_TXldo_pu_MASK(rev) 0x1
#define RF_20695_BT_RDBK_RDIG_WLPMU_6_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_LDO2P2_pu_SHIFT(rev) 6
#define RF_20695_BT_RDBK_RDIG_WLPMU_6_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_LDO2P2_pu_MASK(rev) 0x40
#define RF_20695_BT_RDBK_RDIG_WLPMU_6_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_AFEldo_pu_SHIFT(rev) 7
#define RF_20695_BT_RDBK_RDIG_WLPMU_6_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_AFEldo_pu_MASK(rev) 0x80
#define RF_20695_BT_RDBK_RDIG_WLPMU_6_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_LOGENldo_bypass_SHIFT(rev) 5
#define RF_20695_BT_RDBK_RDIG_WLPMU_6_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_LOGENldo_bypass_MASK(rev) 0x20

/* Register RF_20695_BT_RDBK_RDIG_WLPMU_4_ADR */
#define RF0_20695_BT_RDBK_RDIG_WLPMU_4_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x158 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_RDIG_WLPMU_4_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x158 | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_RDIG_WLPMU_4_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_cntl_SHIFT(rev) 0
#define RF_20695_BT_RDBK_RDIG_WLPMU_4_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_cntl_MASK(rev) 0xf

/* Register RF_20695_BT_RDBK_RDIG_WLPMU_3_ADR */
#define RF0_20695_BT_RDBK_RDIG_WLPMU_3_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x159 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_RDIG_WLPMU_3_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x159 | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_RDIG_WLPMU_3_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_cntl_SHIFT(rev) 0
#define RF_20695_BT_RDBK_RDIG_WLPMU_3_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_cntl_MASK(rev) 0xffff

/* Register RF_20695_BT_RDBK_RDIG_WLPMU_2_ADR */
#define RF0_20695_BT_RDBK_RDIG_WLPMU_2_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x15a | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_RDIG_WLPMU_2_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x15a | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_RDIG_WLPMU_2_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_cntl_SHIFT(rev) 0
#define RF_20695_BT_RDBK_RDIG_WLPMU_2_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_cntl_MASK(rev) 0xffff

/* Register RF_20695_BT_RDBK_RDIG_WLPMU_1_ADR */
#define RF0_20695_BT_RDBK_RDIG_WLPMU_1_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x15b | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_RDIG_WLPMU_1_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x15b | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_RDIG_WLPMU_1_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_cntl_SHIFT(rev) 0
#define RF_20695_BT_RDBK_RDIG_WLPMU_1_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_cntl_MASK(rev) 0xffff

/* Register RF_20695_BT_RDBK_RDIG_WLPMU_0_ADR */
#define RF0_20695_BT_RDBK_RDIG_WLPMU_0_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x15c | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_RDIG_WLPMU_0_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x15c | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_RDIG_WLPMU_0_ADR_bt_rdbk_wrfregs_wlpmu_en_SHIFT(rev)  0
#define RF_20695_BT_RDBK_RDIG_WLPMU_0_ADR_bt_rdbk_wrfregs_wlpmu_en_MASK(rev)   0x1
#define RF_20695_BT_RDBK_RDIG_WLPMU_0_ADR_bt_rdbk_wrfregs2wrf_wlpmu_ref_sel_SHIFT(rev) 1
#define RF_20695_BT_RDBK_RDIG_WLPMU_0_ADR_bt_rdbk_wrfregs2wrf_wlpmu_ref_sel_MASK(rev) 0x2
#define RF_20695_BT_RDBK_RDIG_WLPMU_0_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_ldo_bypass_en_SHIFT(rev) 3
#define RF_20695_BT_RDBK_RDIG_WLPMU_0_ADR_bt_rdbk_wrfregs2wrf_i_wlpmu_ldo_bypass_en_MASK(rev) 0x8
#define RF_20695_BT_RDBK_RDIG_WLPMU_0_ADR_bt_rdbk_wrfregs2wrf_wlpmu_en_SHIFT(rev) 2
#define RF_20695_BT_RDBK_RDIG_WLPMU_0_ADR_bt_rdbk_wrfregs2wrf_wlpmu_en_MASK(rev) 0x4

/* Register RF_20695_BT_RDIG_TRSW2G_1_ADR */
#define RF0_20695_BT_RDIG_TRSW2G_1_ADR(rev)                            ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x15d | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_TRSW2G_1_ADR(rev)                           ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x15d | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_TRSW2G_1_ADR_bt_trsw2g_dwell_bis_SHIFT(rev)   4
#define RF_20695_BT_RDIG_TRSW2G_1_ADR_bt_trsw2g_dwell_bis_MASK(rev)    0xf0
#define RF_20695_BT_RDIG_TRSW2G_1_ADR_bt_trsw2g_gpaio_sw1_SHIFT(rev)   8
#define RF_20695_BT_RDIG_TRSW2G_1_ADR_bt_trsw2g_gpaio_sw1_MASK(rev)    0x100
#define RF_20695_BT_RDIG_TRSW2G_1_ADR_bt_trsw2g_gpaio_sw2_SHIFT(rev)   9
#define RF_20695_BT_RDIG_TRSW2G_1_ADR_bt_trsw2g_gpaio_sw2_MASK(rev)    0x200
#define RF_20695_BT_RDIG_TRSW2G_1_ADR_bt_trsw2g_rx_en_SHIFT(rev)       10
#define RF_20695_BT_RDIG_TRSW2G_1_ADR_bt_trsw2g_rx_en_MASK(rev)        0x400
#define RF_20695_BT_RDIG_TRSW2G_1_ADR_bt_trsw2g_bt_en_sel_SHIFT(rev)   3
#define RF_20695_BT_RDIG_TRSW2G_1_ADR_bt_trsw2g_bt_en_sel_MASK(rev)    0x8
#define RF_20695_BT_RDIG_TRSW2G_1_ADR_bt_trsw2g_bias_pu_sel_SHIFT(rev) 1
#define RF_20695_BT_RDIG_TRSW2G_1_ADR_bt_trsw2g_bias_pu_sel_MASK(rev)  0x2
#define RF_20695_BT_RDIG_TRSW2G_1_ADR_bt_trsw2g_bt_en_val_SHIFT(rev)   2
#define RF_20695_BT_RDIG_TRSW2G_1_ADR_bt_trsw2g_bt_en_val_MASK(rev)    0x4
#define RF_20695_BT_RDIG_TRSW2G_1_ADR_bt_trsw2g_bias_pu_val_SHIFT(rev) 0
#define RF_20695_BT_RDIG_TRSW2G_1_ADR_bt_trsw2g_bias_pu_val_MASK(rev)  0x1

/* Register RF_20695_BT_RDIG_TRSW2G_0_ADR */
#define RF0_20695_BT_RDIG_TRSW2G_0_ADR(rev)                           ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x15e | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_TRSW2G_0_ADR(rev)                          ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x15e | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_TRSW2G_0_ADR_bt_trsw2g_pu_val_SHIFT(rev)     8
#define RF_20695_BT_RDIG_TRSW2G_0_ADR_bt_trsw2g_pu_val_MASK(rev)      0x100
#define RF_20695_BT_RDIG_TRSW2G_0_ADR_bt_trsw2g_sub_bis_SHIFT(rev)    0
#define RF_20695_BT_RDIG_TRSW2G_0_ADR_bt_trsw2g_sub_bis_MASK(rev)     0xf
#define RF_20695_BT_RDIG_TRSW2G_0_ADR_bt_trsw2g_gpaio_en_SHIFT(rev)   10
#define RF_20695_BT_RDIG_TRSW2G_0_ADR_bt_trsw2g_gpaio_en_MASK(rev)    0x400
#define RF_20695_BT_RDIG_TRSW2G_0_ADR_bt_trsw2g_gate_bis_SHIFT(rev)   11
#define RF_20695_BT_RDIG_TRSW2G_0_ADR_bt_trsw2g_gate_bis_MASK(rev)    0x7800
#define RF_20695_BT_RDIG_TRSW2G_0_ADR_bt_trsw2g_source_bis_SHIFT(rev) 4
#define RF_20695_BT_RDIG_TRSW2G_0_ADR_bt_trsw2g_source_bis_MASK(rev)  0xf0
#define RF_20695_BT_RDIG_TRSW2G_0_ADR_bt_trsw2g_pu_sel_SHIFT(rev)     9
#define RF_20695_BT_RDIG_TRSW2G_0_ADR_bt_trsw2g_pu_sel_MASK(rev)      0x200

/* Register RF_20695_BT_RDBK_RDIG_TRSW2G_1_ADR */
#define RF0_20695_BT_RDBK_RDIG_TRSW2G_1_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x15f | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_RDIG_TRSW2G_1_ADR(rev)                              ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x15f | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_RDIG_TRSW2G_1_ADR_bt_rdbk_wrfregs2wrf_trsw2g_dwell_bis_SHIFT(rev) 4
#define RF_20695_BT_RDBK_RDIG_TRSW2G_1_ADR_bt_rdbk_wrfregs2wrf_trsw2g_dwell_bis_MASK(rev) 0xf0
#define RF_20695_BT_RDBK_RDIG_TRSW2G_1_ADR_bt_rdbk_wrfregs2wrf_trsw2g_bias_pu_SHIFT(rev) 9
#define RF_20695_BT_RDBK_RDIG_TRSW2G_1_ADR_bt_rdbk_wrfregs2wrf_trsw2g_bias_pu_MASK(rev) 0x200
#define RF_20695_BT_RDBK_RDIG_TRSW2G_1_ADR_bt_rdbk_wrfregs2wrf_trsw2g_gate_bis_SHIFT(rev) 0
#define RF_20695_BT_RDBK_RDIG_TRSW2G_1_ADR_bt_rdbk_wrfregs2wrf_trsw2g_gate_bis_MASK(rev) 0xf
#define RF_20695_BT_RDBK_RDIG_TRSW2G_1_ADR_bt_rdbk_wrfregs2wrf_trsw2g_bt_en_SHIFT(rev) 8
#define RF_20695_BT_RDBK_RDIG_TRSW2G_1_ADR_bt_rdbk_wrfregs2wrf_trsw2g_bt_en_MASK(rev) 0x100

/* Register RF_20695_BT_RDBK_RDIG_TRSW2G_0_ADR */
#define RF0_20695_BT_RDBK_RDIG_TRSW2G_0_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x160 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_RDIG_TRSW2G_0_ADR(rev)                              ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x160 | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_RDIG_TRSW2G_0_ADR_bt_rdbk_wrfregs2wrf_trsw2g_pu_SHIFT(rev) 9
#define RF_20695_BT_RDBK_RDIG_TRSW2G_0_ADR_bt_rdbk_wrfregs2wrf_trsw2g_pu_MASK(rev) 0x200
#define RF_20695_BT_RDBK_RDIG_TRSW2G_0_ADR_bt_rdbk_wrfregs2wrf_trsw2g_sub_bis_SHIFT(rev) 0
#define RF_20695_BT_RDBK_RDIG_TRSW2G_0_ADR_bt_rdbk_wrfregs2wrf_trsw2g_sub_bis_MASK(rev) 0xf
#define RF_20695_BT_RDBK_RDIG_TRSW2G_0_ADR_bt_rdbk_wrfregs2wrf_trsw2g_source_bis_SHIFT(rev) 4
#define RF_20695_BT_RDBK_RDIG_TRSW2G_0_ADR_bt_rdbk_wrfregs2wrf_trsw2g_source_bis_MASK(rev) 0xf0
#define RF_20695_BT_RDBK_RDIG_TRSW2G_0_ADR_bt_rdbk_wrfregs2wrf_trsw2g_rx_en_SHIFT(rev) 8
#define RF_20695_BT_RDBK_RDIG_TRSW2G_0_ADR_bt_rdbk_wrfregs2wrf_trsw2g_rx_en_MASK(rev) 0x100
#define RF_20695_BT_RDBK_RDIG_TRSW2G_0_ADR_bt_rdbk_wrfregs2wrf_trsw2g_gpaio_en_SHIFT(rev) 12
#define RF_20695_BT_RDBK_RDIG_TRSW2G_0_ADR_bt_rdbk_wrfregs2wrf_trsw2g_gpaio_en_MASK(rev) 0x1000
#define RF_20695_BT_RDBK_RDIG_TRSW2G_0_ADR_bt_rdbk_wrfregs2wrf_trsw2g_gpaio_sw1_SHIFT(rev) 11
#define RF_20695_BT_RDBK_RDIG_TRSW2G_0_ADR_bt_rdbk_wrfregs2wrf_trsw2g_gpaio_sw1_MASK(rev) 0x800
#define RF_20695_BT_RDBK_RDIG_TRSW2G_0_ADR_bt_rdbk_wrfregs2wrf_trsw2g_gpaio_sw2_SHIFT(rev) 10
#define RF_20695_BT_RDBK_RDIG_TRSW2G_0_ADR_bt_rdbk_wrfregs2wrf_trsw2g_gpaio_sw2_MASK(rev) 0x400

/* Register RF_20695_BT_RDIG_RX2G_2_ADR */
#define RF0_20695_BT_RDIG_RX2G_2_ADR(rev)                    ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x161 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_RX2G_2_ADR(rev)                   ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x161 | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_RX2G_2_ADR_bt_rx2g_spare_SHIFT(rev) 0
#define RF_20695_BT_RDIG_RX2G_2_ADR_bt_rx2g_spare_MASK(rev)  0xff

/* Register RF_20695_BT_RDIG_RX2G_1_ADR */
#define RF0_20695_BT_RDIG_RX2G_1_ADR(rev)                                   ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x162 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_RX2G_1_ADR(rev)                                  ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x162 | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_RX2G_1_ADR_bt_rx2g_wrssi0_mid_pu_SHIFT(rev)        7
#define RF_20695_BT_RDIG_RX2G_1_ADR_bt_rx2g_wrssi0_mid_pu_MASK(rev)         0x80
#define RF_20695_BT_RDIG_RX2G_1_ADR_bt_rx2g_ldo_pu_val_SHIFT(rev)           1
#define RF_20695_BT_RDIG_RX2G_1_ADR_bt_rx2g_ldo_pu_val_MASK(rev)            0x2
#define RF_20695_BT_RDIG_RX2G_1_ADR_bt_rx2g_wrssi1_high_pu_SHIFT(rev)       12
#define RF_20695_BT_RDIG_RX2G_1_ADR_bt_rx2g_wrssi1_high_pu_MASK(rev)        0x1000
#define RF_20695_BT_RDIG_RX2G_1_ADR_bt_rx2g_wrssi1_low_pu_SHIFT(rev)        9
#define RF_20695_BT_RDIG_RX2G_1_ADR_bt_rx2g_wrssi1_low_pu_MASK(rev)         0x200
#define RF_20695_BT_RDIG_RX2G_1_ADR_bt_rx2g_wrssi_drive_strength_SHIFT(rev) 13
#define RF_20695_BT_RDIG_RX2G_1_ADR_bt_rx2g_wrssi_drive_strength_MASK(rev)  0x2000
#define RF_20695_BT_RDIG_RX2G_1_ADR_bt_rx2g_wrssi1_mid_pu_sel_SHIFT(rev)    11
#define RF_20695_BT_RDIG_RX2G_1_ADR_bt_rx2g_wrssi1_mid_pu_sel_MASK(rev)     0x800
#define RF_20695_BT_RDIG_RX2G_1_ADR_bt_rx2g_wrssi0_low_pu_SHIFT(rev)        6
#define RF_20695_BT_RDIG_RX2G_1_ADR_bt_rx2g_wrssi0_low_pu_MASK(rev)         0x40
#define RF_20695_BT_RDIG_RX2G_1_ADR_bt_rx2g_wrssi0_high_pu_SHIFT(rev)       8
#define RF_20695_BT_RDIG_RX2G_1_ADR_bt_rx2g_wrssi0_high_pu_MASK(rev)        0x100
#define RF_20695_BT_RDIG_RX2G_1_ADR_bt_rx2g_wrssi1_mid_pu_val_SHIFT(rev)    10
#define RF_20695_BT_RDIG_RX2G_1_ADR_bt_rx2g_wrssi1_mid_pu_val_MASK(rev)     0x400
#define RF_20695_BT_RDIG_RX2G_1_ADR_bt_rx2g_ldo_adj_SHIFT(rev)              3
#define RF_20695_BT_RDIG_RX2G_1_ADR_bt_rx2g_ldo_adj_MASK(rev)               0x38
#define RF_20695_BT_RDIG_RX2G_1_ADR_bt_rx2g_ldo_byp_SHIFT(rev)              0
#define RF_20695_BT_RDIG_RX2G_1_ADR_bt_rx2g_ldo_byp_MASK(rev)               0x1
#define RF_20695_BT_RDIG_RX2G_1_ADR_bt_rx2g_ldo_pu_sel_SHIFT(rev)           2
#define RF_20695_BT_RDIG_RX2G_1_ADR_bt_rx2g_ldo_pu_sel_MASK(rev)            0x4

/* Register RF_20695_BT_RDIG_RX2G_0_ADR */
#define RF0_20695_BT_RDIG_RX2G_0_ADR(rev)                          ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x163 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_RX2G_0_ADR(rev)                         ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x163 | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_RX2G_0_ADR_bt_rx2g_btgm_ncas_SHIFT(rev)   6
#define RF_20695_BT_RDIG_RX2G_0_ADR_bt_rx2g_btgm_ncas_MASK(rev)    0x3c0
#define RF_20695_BT_RDIG_RX2G_0_ADR_bt_rx2g_btgm_pcas_SHIFT(rev)   2
#define RF_20695_BT_RDIG_RX2G_0_ADR_bt_rx2g_btgm_pcas_MASK(rev)    0x3c
#define RF_20695_BT_RDIG_RX2G_0_ADR_bt_rx2g_btgm_pu_sel_SHIFT(rev) 1
#define RF_20695_BT_RDIG_RX2G_0_ADR_bt_rx2g_btgm_pu_sel_MASK(rev)  0x2
#define RF_20695_BT_RDIG_RX2G_0_ADR_bt_rx2g_btgm_pu_val_SHIFT(rev) 0
#define RF_20695_BT_RDIG_RX2G_0_ADR_bt_rx2g_btgm_pu_val_MASK(rev)  0x1

/* Register RF_20695_BT_RDIG_RX_TOP_0_ADR */
#define RF0_20695_BT_RDIG_RX_TOP_0_ADR(rev)                   ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x164 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_RX_TOP_0_ADR(rev)                  ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x164 | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_RX_TOP_0_ADR_bt_rx_top_2g_SHIFT(rev) 0
#define RF_20695_BT_RDIG_RX_TOP_0_ADR_bt_rx_top_2g_MASK(rev)  0x7

/* Register RF_20695_BT_RDBK_RDIG_RX2G_4_ADR */
#define RF0_20695_BT_RDBK_RDIG_RX2G_4_ADR(rev)                                 ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x165 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_RDIG_RX2G_4_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x165 | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_RDIG_RX2G_4_ADR_bt_rdbk_wrfregs2wrf_rx2g_gm_crosscore_en_SHIFT(rev) 2
#define RF_20695_BT_RDBK_RDIG_RX2G_4_ADR_bt_rdbk_wrfregs2wrf_rx2g_gm_crosscore_en_MASK(rev) 0x4
#define RF_20695_BT_RDBK_RDIG_RX2G_4_ADR_bt_rdbk_wrf2phy_rx2g_wrssi0_out_low_SHIFT(rev) 8
#define RF_20695_BT_RDBK_RDIG_RX2G_4_ADR_bt_rdbk_wrf2phy_rx2g_wrssi0_out_low_MASK(rev) 0x100
#define RF_20695_BT_RDBK_RDIG_RX2G_4_ADR_bt_rdbk_wrf2phy_rx2g_wrssi0_out_mid_SHIFT(rev) 7
#define RF_20695_BT_RDBK_RDIG_RX2G_4_ADR_bt_rdbk_wrf2phy_rx2g_wrssi0_out_mid_MASK(rev) 0x80
#define RF_20695_BT_RDBK_RDIG_RX2G_4_ADR_bt_rdbk_wrfregs2wrf_rx2g_gm_crosscore_gain_SHIFT(rev) 0
#define RF_20695_BT_RDBK_RDIG_RX2G_4_ADR_bt_rdbk_wrfregs2wrf_rx2g_gm_crosscore_gain_MASK(rev) 0x3
#define RF_20695_BT_RDBK_RDIG_RX2G_4_ADR_bt_rdbk_wrfregs2wrf_rx2g_crosscore_in_en_SHIFT(rev) 3
#define RF_20695_BT_RDBK_RDIG_RX2G_4_ADR_bt_rdbk_wrfregs2wrf_rx2g_crosscore_in_en_MASK(rev) 0x8
#define RF_20695_BT_RDBK_RDIG_RX2G_4_ADR_bt_rdbk_wrf2phy_rx2g_wrssi0_out_high_SHIFT(rev) 9
#define RF_20695_BT_RDBK_RDIG_RX2G_4_ADR_bt_rdbk_wrf2phy_rx2g_wrssi0_out_high_MASK(rev) 0x200
#define RF_20695_BT_RDBK_RDIG_RX2G_4_ADR_bt_rdbk_wrf2phy_rx2g_wrssi1_out_low_SHIFT(rev) 5
#define RF_20695_BT_RDBK_RDIG_RX2G_4_ADR_bt_rdbk_wrf2phy_rx2g_wrssi1_out_low_MASK(rev) 0x20
#define RF_20695_BT_RDBK_RDIG_RX2G_4_ADR_bt_rdbk_wrf2phy_rx2g_wrssi1_out_mid_SHIFT(rev) 4
#define RF_20695_BT_RDBK_RDIG_RX2G_4_ADR_bt_rdbk_wrf2phy_rx2g_wrssi1_out_mid_MASK(rev) 0x10
#define RF_20695_BT_RDBK_RDIG_RX2G_4_ADR_bt_rdbk_wrf2phy_rx2g_wrssi1_out_high_SHIFT(rev) 6
#define RF_20695_BT_RDBK_RDIG_RX2G_4_ADR_bt_rdbk_wrf2phy_rx2g_wrssi1_out_high_MASK(rev) 0x40

/* Register RF_20695_BT_RDBK_RDIG_RX2G_3_ADR */
#define RF0_20695_BT_RDBK_RDIG_RX2G_3_ADR(rev)                                 ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x166 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_RDIG_RX2G_3_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x166 | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_RDIG_RX2G_3_ADR_bt_rdbk_wrfregs2wrf_rx2g_gm_idac_main_SHIFT(rev) 8
#define RF_20695_BT_RDBK_RDIG_RX2G_3_ADR_bt_rdbk_wrfregs2wrf_rx2g_gm_idac_main_MASK(rev) 0xf00
#define RF_20695_BT_RDBK_RDIG_RX2G_3_ADR_bt_rdbk_wrfregs2wrf_rx2g_gm_gain_SHIFT(rev) 12
#define RF_20695_BT_RDBK_RDIG_RX2G_3_ADR_bt_rdbk_wrfregs2wrf_rx2g_gm_gain_MASK(rev) 0x3000
#define RF_20695_BT_RDBK_RDIG_RX2G_3_ADR_bt_rdbk_wrfregs2wrf_rx2g_gm_en_SHIFT(rev) 14
#define RF_20695_BT_RDBK_RDIG_RX2G_3_ADR_bt_rdbk_wrfregs2wrf_rx2g_gm_en_MASK(rev) 0x4000
#define RF_20695_BT_RDBK_RDIG_RX2G_3_ADR_bt_rdbk_wrfregs2wrf_rx2g_gm_ds_en_SHIFT(rev) 15
#define RF_20695_BT_RDBK_RDIG_RX2G_3_ADR_bt_rdbk_wrfregs2wrf_rx2g_gm_ds_en_MASK(rev) 0x8000
#define RF_20695_BT_RDBK_RDIG_RX2G_3_ADR_bt_rdbk_wrfregs2wrf_rx2g_gm_idac_pmos_ds_SHIFT(rev) 0
#define RF_20695_BT_RDBK_RDIG_RX2G_3_ADR_bt_rdbk_wrfregs2wrf_rx2g_gm_idac_pmos_ds_MASK(rev) 0xf
#define RF_20695_BT_RDBK_RDIG_RX2G_3_ADR_bt_rdbk_wrfregs2wrf_rx2g_gm_idac_nmos_ds_SHIFT(rev) 4
#define RF_20695_BT_RDBK_RDIG_RX2G_3_ADR_bt_rdbk_wrfregs2wrf_rx2g_gm_idac_nmos_ds_MASK(rev) 0xf0

/* Register RF_20695_BT_RDBK_RDIG_RX2G_2_ADR */
#define RF0_20695_BT_RDBK_RDIG_RX2G_2_ADR(rev)                                 ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x167 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_RDIG_RX2G_2_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x167 | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_RDIG_RX2G_2_ADR_bt_rdbk_wrfregs2wrf_rx2g_gm_loopback_gain_SHIFT(rev) 11
#define RF_20695_BT_RDBK_RDIG_RX2G_2_ADR_bt_rdbk_wrfregs2wrf_rx2g_gm_loopback_gain_MASK(rev) 0x1800
#define RF_20695_BT_RDBK_RDIG_RX2G_2_ADR_bt_rdbk_wrfregs2wrf_rx2g_iloopback_attn_SHIFT(rev) 4
#define RF_20695_BT_RDBK_RDIG_RX2G_2_ADR_bt_rdbk_wrfregs2wrf_rx2g_iloopback_attn_MASK(rev) 0x30
#define RF_20695_BT_RDBK_RDIG_RX2G_2_ADR_bt_rdbk_wrfregs2wrf_rx2g_gm_ptat_SHIFT(rev) 7
#define RF_20695_BT_RDBK_RDIG_RX2G_2_ADR_bt_rdbk_wrfregs2wrf_rx2g_gm_ptat_MASK(rev) 0x380
#define RF_20695_BT_RDBK_RDIG_RX2G_2_ADR_bt_rdbk_wrfregs2wrf_rx2g_gm_loopback_mainpath_SHIFT(rev) 10
#define RF_20695_BT_RDBK_RDIG_RX2G_2_ADR_bt_rdbk_wrfregs2wrf_rx2g_gm_loopback_mainpath_MASK(rev) 0x400
#define RF_20695_BT_RDBK_RDIG_RX2G_2_ADR_bt_rdbk_wrfregs2wrf_rx2g_iloopback_en_SHIFT(rev) 3
#define RF_20695_BT_RDBK_RDIG_RX2G_2_ADR_bt_rdbk_wrfregs2wrf_rx2g_iloopback_en_MASK(rev) 0x8
#define RF_20695_BT_RDBK_RDIG_RX2G_2_ADR_bt_rdbk_wrfregs2wrf_rx2g_gm_pu_pulse_SHIFT(rev) 6
#define RF_20695_BT_RDBK_RDIG_RX2G_2_ADR_bt_rdbk_wrfregs2wrf_rx2g_gm_pu_pulse_MASK(rev) 0x40
#define RF_20695_BT_RDBK_RDIG_RX2G_2_ADR_bt_rdbk_wrfregs2wrf_rx2g_gm_loopback_en_SHIFT(rev) 13
#define RF_20695_BT_RDBK_RDIG_RX2G_2_ADR_bt_rdbk_wrfregs2wrf_rx2g_gm_loopback_en_MASK(rev) 0x2000
#define RF_20695_BT_RDBK_RDIG_RX2G_2_ADR_bt_rdbk_wrfregs2wrf_rx2g_ldo_adj_SHIFT(rev) 0
#define RF_20695_BT_RDBK_RDIG_RX2G_2_ADR_bt_rdbk_wrfregs2wrf_rx2g_ldo_adj_MASK(rev) 0x7

/* Register RF_20695_BT_RDBK_RDIG_RX2G_1_ADR */
#define RF0_20695_BT_RDBK_RDIG_RX2G_1_ADR(rev)                                 ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x168 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_RDIG_RX2G_1_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x168 | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_RDIG_RX2G_1_ADR_bt_rdbk_wrfregs2wrf_rx2g_lo_vcm_SHIFT(rev) 9
#define RF_20695_BT_RDBK_RDIG_RX2G_1_ADR_bt_rdbk_wrfregs2wrf_rx2g_lo_vcm_MASK(rev) 0x600
#define RF_20695_BT_RDBK_RDIG_RX2G_1_ADR_bt_rdbk_wrfregs2wrf_rx2g_ldo_pu_SHIFT(rev) 12
#define RF_20695_BT_RDBK_RDIG_RX2G_1_ADR_bt_rdbk_wrfregs2wrf_rx2g_ldo_pu_MASK(rev) 0x1000
#define RF_20695_BT_RDBK_RDIG_RX2G_1_ADR_bt_rdbk_wrfregs2wrf_rx2g_ldo_byp_SHIFT(rev) 13
#define RF_20695_BT_RDBK_RDIG_RX2G_1_ADR_bt_rdbk_wrfregs2wrf_rx2g_ldo_byp_MASK(rev) 0x2000
#define RF_20695_BT_RDBK_RDIG_RX2G_1_ADR_bt_rdbk_wrfregs2wrf_rx2g_nap_SHIFT(rev) 8
#define RF_20695_BT_RDBK_RDIG_RX2G_1_ADR_bt_rdbk_wrfregs2wrf_rx2g_nap_MASK(rev) 0x100
#define RF_20695_BT_RDBK_RDIG_RX2G_1_ADR_bt_rdbk_wrfregs2wrf_rx2g_spare_SHIFT(rev) 0
#define RF_20695_BT_RDBK_RDIG_RX2G_1_ADR_bt_rdbk_wrfregs2wrf_rx2g_spare_MASK(rev) 0xff
#define RF_20695_BT_RDBK_RDIG_RX2G_1_ADR_bt_rdbk_wrfregs2wrf_rx2g_lo_en_SHIFT(rev) 11
#define RF_20695_BT_RDBK_RDIG_RX2G_1_ADR_bt_rdbk_wrfregs2wrf_rx2g_lo_en_MASK(rev) 0x800

/* Register RF_20695_BT_RDBK_RDIG_RX2G_0_ADR */
#define RF0_20695_BT_RDBK_RDIG_RX2G_0_ADR(rev)                                 ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x169 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_RDIG_RX2G_0_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x169 | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_RDIG_RX2G_0_ADR_bt_rdbk_wrfregs2wrf_rx2g_wrssi1_low_pu_SHIFT(rev) 1
#define RF_20695_BT_RDBK_RDIG_RX2G_0_ADR_bt_rdbk_wrfregs2wrf_rx2g_wrssi1_low_pu_MASK(rev) 0x2
#define RF_20695_BT_RDBK_RDIG_RX2G_0_ADR_bt_rdbk_wrfregs2wrf_rx2g_wrssi1_high_pu_SHIFT(rev) 2
#define RF_20695_BT_RDBK_RDIG_RX2G_0_ADR_bt_rdbk_wrfregs2wrf_rx2g_wrssi1_high_pu_MASK(rev) 0x4
#define RF_20695_BT_RDBK_RDIG_RX2G_0_ADR_bt_rdbk_wrfregs2wrf_rx2g_wrssi0_pu_SHIFT(rev) 7
#define RF_20695_BT_RDBK_RDIG_RX2G_0_ADR_bt_rdbk_wrfregs2wrf_rx2g_wrssi0_pu_MASK(rev) 0x80
#define RF_20695_BT_RDBK_RDIG_RX2G_0_ADR_bt_rdbk_wrfregs2wrf_rx2g_wrssi0_low_pu_SHIFT(rev) 9
#define RF_20695_BT_RDBK_RDIG_RX2G_0_ADR_bt_rdbk_wrfregs2wrf_rx2g_wrssi0_low_pu_MASK(rev) 0x200
#define RF_20695_BT_RDBK_RDIG_RX2G_0_ADR_bt_rdbk_wrfregs2wrf_rx2g_wrssi0_high_pu_SHIFT(rev) 10
#define RF_20695_BT_RDBK_RDIG_RX2G_0_ADR_bt_rdbk_wrfregs2wrf_rx2g_wrssi0_high_pu_MASK(rev) 0x400
#define RF_20695_BT_RDBK_RDIG_RX2G_0_ADR_bt_rdbk_wrfregs2wrf_rx2g_wrssi0_drive_strength_SHIFT(rev) 11
#define RF_20695_BT_RDBK_RDIG_RX2G_0_ADR_bt_rdbk_wrfregs2wrf_rx2g_wrssi0_drive_strength_MASK(rev) 0x800
#define RF_20695_BT_RDBK_RDIG_RX2G_0_ADR_bt_rdbk_wrfregs2wrf_rx2g_wrssi0_threshold_SHIFT(rev) 3
#define RF_20695_BT_RDBK_RDIG_RX2G_0_ADR_bt_rdbk_wrfregs2wrf_rx2g_wrssi0_threshold_MASK(rev) 0x78
#define RF_20695_BT_RDBK_RDIG_RX2G_0_ADR_bt_rdbk_wrfregs2wrf_rx2g_wrssi1_mid_pu_SHIFT(rev) 0
#define RF_20695_BT_RDBK_RDIG_RX2G_0_ADR_bt_rdbk_wrfregs2wrf_rx2g_wrssi1_mid_pu_MASK(rev) 0x1
#define RF_20695_BT_RDBK_RDIG_RX2G_0_ADR_bt_rdbk_wrfregs2wrf_rx2g_wrssi0_mid_pu_SHIFT(rev) 8
#define RF_20695_BT_RDBK_RDIG_RX2G_0_ADR_bt_rdbk_wrfregs2wrf_rx2g_wrssi0_mid_pu_MASK(rev) 0x100

/* Register RF_20695_BT_RDIG_LNA2G_4_ADR */
#define RF0_20695_BT_RDIG_LNA2G_4_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x16a | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_LNA2G_4_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x16a | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_LNA2G_4_ADR_bt_ext_lna_gain_OVD_SEL_SHIFT(rev)   3
#define RF_20695_BT_RDIG_LNA2G_4_ADR_bt_ext_lna_gain_OVD_SEL_MASK(rev)    0x8
#define RF_20695_BT_RDIG_LNA2G_4_ADR_bt_lna2g_lna1_bias_pu_sel_SHIFT(rev) 1
#define RF_20695_BT_RDIG_LNA2G_4_ADR_bt_lna2g_lna1_bias_pu_sel_MASK(rev)  0x2
#define RF_20695_BT_RDIG_LNA2G_4_ADR_bt_ext_lna_gain_OVD_VAL_SHIFT(rev)   2
#define RF_20695_BT_RDIG_LNA2G_4_ADR_bt_ext_lna_gain_OVD_VAL_MASK(rev)    0x4
#define RF_20695_BT_RDIG_LNA2G_4_ADR_bt_lna2g_lna1_bias_pu_val_SHIFT(rev) 0
#define RF_20695_BT_RDIG_LNA2G_4_ADR_bt_lna2g_lna1_bias_pu_val_MASK(rev)  0x1
#define RF_20695_BT_RDIG_LNA2G_4_ADR_bt_aoa_OVD_SEL_SHIFT(rev)            7
#define RF_20695_BT_RDIG_LNA2G_4_ADR_bt_aoa_OVD_SEL_MASK(rev)             0x80
#define RF_20695_BT_RDIG_LNA2G_4_ADR_bt_rx_attn_OVD_SEL_SHIFT(rev)        5
#define RF_20695_BT_RDIG_LNA2G_4_ADR_bt_rx_attn_OVD_SEL_MASK(rev)         0x20
#define RF_20695_BT_RDIG_LNA2G_4_ADR_bt_aoa_OVD_VAL_SHIFT(rev)            6
#define RF_20695_BT_RDIG_LNA2G_4_ADR_bt_aoa_OVD_VAL_MASK(rev)             0x40
#define RF_20695_BT_RDIG_LNA2G_4_ADR_bt_rx_attn_OVD_VAL_SHIFT(rev)        4
#define RF_20695_BT_RDIG_LNA2G_4_ADR_bt_rx_attn_OVD_VAL_MASK(rev)         0x10

/* Register RF_20695_BT_RDIG_LNA2G_3_ADR */
#define RF0_20695_BT_RDIG_LNA2G_3_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x16b | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_LNA2G_3_ADR(rev)                              ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x16b | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_LNA2G_3_ADR_bt_lna2g_lna1_bypass_sel_SHIFT(rev) 2
#define RF_20695_BT_RDIG_LNA2G_3_ADR_bt_lna2g_lna1_bypass_sel_MASK(rev)  0x4
#define RF_20695_BT_RDIG_LNA2G_3_ADR_bt_lna2g_lna1_bias_ptat_SHIFT(rev)  3
#define RF_20695_BT_RDIG_LNA2G_3_ADR_bt_lna2g_lna1_bias_ptat_MASK(rev)   0x38
#define RF_20695_BT_RDIG_LNA2G_3_ADR_bt_lna2g_lna1_bypass_val_SHIFT(rev) 1
#define RF_20695_BT_RDIG_LNA2G_3_ADR_bt_lna2g_lna1_bypass_val_MASK(rev)  0x2
#define RF_20695_BT_RDIG_LNA2G_3_ADR_bt_lna2g_dig_wrssi1_pu_SHIFT(rev)   0
#define RF_20695_BT_RDIG_LNA2G_3_ADR_bt_lna2g_dig_wrssi1_pu_MASK(rev)    0x1

/* Register RF_20695_BT_RDIG_LNA2G_2_ADR */
#define RF0_20695_BT_RDIG_LNA2G_2_ADR(rev)                              ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x16c | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_LNA2G_2_ADR(rev)                             ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x16c | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_LNA2G_2_ADR_bt_lna2g_lna_low_ct_sel_SHIFT(rev) 1
#define RF_20695_BT_RDIG_LNA2G_2_ADR_bt_lna2g_lna_low_ct_sel_MASK(rev)  0x2
#define RF_20695_BT_RDIG_LNA2G_2_ADR_bt_lna2g_lna1_bias_idac_SHIFT(rev) 11
#define RF_20695_BT_RDIG_LNA2G_2_ADR_bt_lna2g_lna1_bias_idac_MASK(rev)  0x7800
#define RF_20695_BT_RDIG_LNA2G_2_ADR_bt_lna2g_epapd_attn_SHIFT(rev)     5
#define RF_20695_BT_RDIG_LNA2G_2_ADR_bt_lna2g_epapd_attn_MASK(rev)      0x1e0
#define RF_20695_BT_RDIG_LNA2G_2_ADR_bt_lna2g_lna_low_ct_val_SHIFT(rev) 0
#define RF_20695_BT_RDIG_LNA2G_2_ADR_bt_lna2g_lna_low_ct_val_MASK(rev)  0x1
#define RF_20695_BT_RDIG_LNA2G_2_ADR_bt_lna2g_tr_rx_en_sel_SHIFT(rev)   3
#define RF_20695_BT_RDIG_LNA2G_2_ADR_bt_lna2g_tr_rx_en_sel_MASK(rev)    0x8
#define RF_20695_BT_RDIG_LNA2G_2_ADR_bt_dLNA_SHIFT(rev)                 15
#define RF_20695_BT_RDIG_LNA2G_2_ADR_bt_dLNA_MASK(rev)                  0x8000
#define RF_20695_BT_RDIG_LNA2G_2_ADR_bt_lna2g_tr_rx_en_val_SHIFT(rev)   2
#define RF_20695_BT_RDIG_LNA2G_2_ADR_bt_lna2g_tr_rx_en_val_MASK(rev)    0x4
#define RF_20695_BT_RDIG_LNA2G_2_ADR_bt_lna2g_bias_reset_SHIFT(rev)     4
#define RF_20695_BT_RDIG_LNA2G_2_ADR_bt_lna2g_bias_reset_MASK(rev)      0x10
#define RF_20695_BT_RDIG_LNA2G_2_ADR_bt_lna2g_lna1_Cgs_size_SHIFT(rev)  9
#define RF_20695_BT_RDIG_LNA2G_2_ADR_bt_lna2g_lna1_Cgs_size_MASK(rev)   0x600

/* Register RF_20695_BT_RDIG_LNA2G_1_ADR */
#define RF0_20695_BT_RDIG_LNA2G_1_ADR(rev)                                 ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x16d | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_LNA2G_1_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x16d | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_LNA2G_1_ADR_bt_lna2g_lna1_out_short_pu_SHIFT(rev) 13
#define RF_20695_BT_RDIG_LNA2G_1_ADR_bt_lna2g_lna1_out_short_pu_MASK(rev)  0x2000
#define RF_20695_BT_RDIG_LNA2G_1_ADR_bt_lna2g_lna1_Rout_sel_SHIFT(rev)     4
#define RF_20695_BT_RDIG_LNA2G_1_ADR_bt_lna2g_lna1_Rout_sel_MASK(rev)      0x10
#define RF_20695_BT_RDIG_LNA2G_1_ADR_bt_lna2g_lna1_gain_sel_SHIFT(rev)     12
#define RF_20695_BT_RDIG_LNA2G_1_ADR_bt_lna2g_lna1_gain_sel_MASK(rev)      0x1000
#define RF_20695_BT_RDIG_LNA2G_1_ADR_bt_lna2g_lna1_freq_tune_SHIFT(rev)    5
#define RF_20695_BT_RDIG_LNA2G_1_ADR_bt_lna2g_lna1_freq_tune_MASK(rev)     0x1e0
#define RF_20695_BT_RDIG_LNA2G_1_ADR_bt_lna2g_lna1_Rout_val_SHIFT(rev)     0
#define RF_20695_BT_RDIG_LNA2G_1_ADR_bt_lna2g_lna1_Rout_val_MASK(rev)      0xf
#define RF_20695_BT_RDIG_LNA2G_1_ADR_bt_lna2g_lna1_gain_val_SHIFT(rev)     9
#define RF_20695_BT_RDIG_LNA2G_1_ADR_bt_lna2g_lna1_gain_val_MASK(rev)      0xe00
#define RF_20695_BT_RDIG_LNA2G_1_ADR_bt_lna2g_lna1_pu_sel_SHIFT(rev)       15
#define RF_20695_BT_RDIG_LNA2G_1_ADR_bt_lna2g_lna1_pu_sel_MASK(rev)        0x8000
#define RF_20695_BT_RDIG_LNA2G_1_ADR_bt_lna2g_lna1_pu_val_SHIFT(rev)       14
#define RF_20695_BT_RDIG_LNA2G_1_ADR_bt_lna2g_lna1_pu_val_MASK(rev)        0x4000

/* Register RF_20695_BT_RDIG_LNA2G_0_ADR */
#define RF0_20695_BT_RDIG_LNA2G_0_ADR(rev)                                     ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x16e | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_LNA2G_0_ADR(rev)                                    ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x16e | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_LNA2G_0_ADR_bt_lna2g_dig_wrssi0_pu_SHIFT(rev)         1
#define RF_20695_BT_RDIG_LNA2G_0_ADR_bt_lna2g_dig_wrssi0_pu_MASK(rev)          0x2
#define RF_20695_BT_RDIG_LNA2G_0_ADR_bt_lna2g_dig_wrssi0_drive_strength_SHIFT(rev) 0
#define RF_20695_BT_RDIG_LNA2G_0_ADR_bt_lna2g_dig_wrssi0_drive_strength_MASK(rev) 0x1
#define RF_20695_BT_RDIG_LNA2G_0_ADR_bt_lna2g_dig_wrssi1_drive_strength_SHIFT(rev) 6
#define RF_20695_BT_RDIG_LNA2G_0_ADR_bt_lna2g_dig_wrssi1_drive_strength_MASK(rev) 0x40
#define RF_20695_BT_RDIG_LNA2G_0_ADR_bt_lna2g_dig_wrssi1_threshold_SHIFT(rev)  7
#define RF_20695_BT_RDIG_LNA2G_0_ADR_bt_lna2g_dig_wrssi1_threshold_MASK(rev)   0x780
#define RF_20695_BT_RDIG_LNA2G_0_ADR_bt_lna2g_dig_wrssi0_threshold_SHIFT(rev)  2
#define RF_20695_BT_RDIG_LNA2G_0_ADR_bt_lna2g_dig_wrssi0_threshold_MASK(rev)   0x3c

/* Register RF_20695_BT_RDBK_RDIG_LNA2G_2_ADR */
#define RF0_20695_BT_RDBK_RDIG_LNA2G_2_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x16f | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_RDIG_LNA2G_2_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x16f | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_RDIG_LNA2G_2_ADR_bt_rdbk_wrfregs2wrf_lna2g_dig_wrssi1_drive_strength_SHIFT(rev) 5
#define RF_20695_BT_RDBK_RDIG_LNA2G_2_ADR_bt_rdbk_wrfregs2wrf_lna2g_dig_wrssi1_drive_strength_MASK(rev) 0x20
#define RF_20695_BT_RDBK_RDIG_LNA2G_2_ADR_bt_rdbk_wrfregs2wrf_lna2g_dig_wrssi1_pu_SHIFT(rev) 4
#define RF_20695_BT_RDBK_RDIG_LNA2G_2_ADR_bt_rdbk_wrfregs2wrf_lna2g_dig_wrssi1_pu_MASK(rev) 0x10
#define RF_20695_BT_RDBK_RDIG_LNA2G_2_ADR_bt_rdbk_wrfregs2wrf_lna2g_lna1_bias_pu_SHIFT(rev) 8
#define RF_20695_BT_RDBK_RDIG_LNA2G_2_ADR_bt_rdbk_wrfregs2wrf_lna2g_lna1_bias_pu_MASK(rev) 0x100
#define RF_20695_BT_RDBK_RDIG_LNA2G_2_ADR_bt_rdbk_wrfregs2wrf_lna2g_bias_reset_SHIFT(rev) 6
#define RF_20695_BT_RDBK_RDIG_LNA2G_2_ADR_bt_rdbk_wrfregs2wrf_lna2g_bias_reset_MASK(rev) 0x40
#define RF_20695_BT_RDBK_RDIG_LNA2G_2_ADR_bt_rdbk_wrfregs2wrf_lna2g_dig_wrssi1_threshold_SHIFT(rev) 0
#define RF_20695_BT_RDBK_RDIG_LNA2G_2_ADR_bt_rdbk_wrfregs2wrf_lna2g_dig_wrssi1_threshold_MASK(rev) 0xf
#define RF_20695_BT_RDBK_RDIG_LNA2G_2_ADR_bt_rdbk_wrfregs2wrf_lna2g_auxpath_SHIFT(rev) 7
#define RF_20695_BT_RDBK_RDIG_LNA2G_2_ADR_bt_rdbk_wrfregs2wrf_lna2g_auxpath_MASK(rev) 0x80

/* Register RF_20695_BT_RDBK_RDIG_LNA2G_1_ADR */
#define RF0_20695_BT_RDBK_RDIG_LNA2G_1_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x170 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_RDIG_LNA2G_1_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x170 | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_RDIG_LNA2G_1_ADR_bt_rdbk_wrfregs2wrf_lna2g_epapd_en_SHIFT(rev) 10
#define RF_20695_BT_RDBK_RDIG_LNA2G_1_ADR_bt_rdbk_wrfregs2wrf_lna2g_epapd_en_MASK(rev) 0x400
#define RF_20695_BT_RDBK_RDIG_LNA2G_1_ADR_bt_rdbk_wrfregs2wrf_lna2g_lna1_bias_idac_SHIFT(rev) 0
#define RF_20695_BT_RDBK_RDIG_LNA2G_1_ADR_bt_rdbk_wrfregs2wrf_lna2g_lna1_bias_idac_MASK(rev) 0xf
#define RF_20695_BT_RDBK_RDIG_LNA2G_1_ADR_bt_rdbk_wrfregs2wrf_lna2g_lna1_Cgs_size_SHIFT(rev) 8
#define RF_20695_BT_RDBK_RDIG_LNA2G_1_ADR_bt_rdbk_wrfregs2wrf_lna2g_lna1_Cgs_size_MASK(rev) 0x300
#define RF_20695_BT_RDBK_RDIG_LNA2G_1_ADR_bt_rdbk_wrfregs2wrf_lna2g_lna1_Rout_SHIFT(rev) 4
#define RF_20695_BT_RDBK_RDIG_LNA2G_1_ADR_bt_rdbk_wrfregs2wrf_lna2g_lna1_Rout_MASK(rev) 0xf0
#define RF_20695_BT_RDBK_RDIG_LNA2G_1_ADR_bt_rdbk_wrfregs2wrf_lna2g_epapd_attn_SHIFT(rev) 11
#define RF_20695_BT_RDBK_RDIG_LNA2G_1_ADR_bt_rdbk_wrfregs2wrf_lna2g_epapd_attn_MASK(rev) 0x7800

/* Register RF_20695_BT_RDBK_RDIG_LNA2G_0_ADR */
#define RF0_20695_BT_RDBK_RDIG_LNA2G_0_ADR(rev)                                ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x171 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_RDIG_LNA2G_0_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x171 | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_RDIG_LNA2G_0_ADR_bt_rdbk_wrfregs2wrf_lna2g_lna1_freq_tune_SHIFT(rev) 7
#define RF_20695_BT_RDBK_RDIG_LNA2G_0_ADR_bt_rdbk_wrfregs2wrf_lna2g_lna1_freq_tune_MASK(rev) 0x780
#define RF_20695_BT_RDBK_RDIG_LNA2G_0_ADR_bt_rdbk_wrfregs2wrf_lna2g_lna1_pu_SHIFT(rev) 2
#define RF_20695_BT_RDBK_RDIG_LNA2G_0_ADR_bt_rdbk_wrfregs2wrf_lna2g_lna1_pu_MASK(rev) 0x4
#define RF_20695_BT_RDBK_RDIG_LNA2G_0_ADR_bt_rdbk_wrfregs2wrf_lna2g_lna1_gain_SHIFT(rev) 4
#define RF_20695_BT_RDBK_RDIG_LNA2G_0_ADR_bt_rdbk_wrfregs2wrf_lna2g_lna1_gain_MASK(rev) 0x70
#define RF_20695_BT_RDBK_RDIG_LNA2G_0_ADR_bt_rdbk_wrfregs2wrf_lna2g_lna1_bias_ptat_SHIFT(rev) 12
#define RF_20695_BT_RDBK_RDIG_LNA2G_0_ADR_bt_rdbk_wrfregs2wrf_lna2g_lna1_bias_ptat_MASK(rev) 0x7000
#define RF_20695_BT_RDBK_RDIG_LNA2G_0_ADR_bt_rdbk_wrfregs2wrf_lna2g_tr_rx_en_SHIFT(rev) 0
#define RF_20695_BT_RDBK_RDIG_LNA2G_0_ADR_bt_rdbk_wrfregs2wrf_lna2g_tr_rx_en_MASK(rev) 0x1
#define RF_20695_BT_RDBK_RDIG_LNA2G_0_ADR_bt_rdbk_wrfregs2wrf_lna2g_lna1_bypass_SHIFT(rev) 11
#define RF_20695_BT_RDBK_RDIG_LNA2G_0_ADR_bt_rdbk_wrfregs2wrf_lna2g_lna1_bypass_MASK(rev) 0x800
#define RF_20695_BT_RDBK_RDIG_LNA2G_0_ADR_bt_rdbk_wrfregs2wrf_lna2g_lna1_out_short_pu_SHIFT(rev) 3
#define RF_20695_BT_RDBK_RDIG_LNA2G_0_ADR_bt_rdbk_wrfregs2wrf_lna2g_lna1_out_short_pu_MASK(rev) 0x8
#define RF_20695_BT_RDBK_RDIG_LNA2G_0_ADR_bt_rdbk_wrfregs2wrf_lna2g_lna_low_ct_SHIFT(rev) 1
#define RF_20695_BT_RDBK_RDIG_LNA2G_0_ADR_bt_rdbk_wrfregs2wrf_lna2g_lna_low_ct_MASK(rev) 0x2

/* Register RF_20695_BT_RDIG_AUXPGA_1_ADR */
#define RF0_20695_BT_RDIG_AUXPGA_1_ADR(rev)                           ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x172 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_AUXPGA_1_ADR(rev)                          ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x172 | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_AUXPGA_1_ADR_bt_auxpga_i_sel_vmid_SHIFT(rev) 0
#define RF_20695_BT_RDIG_AUXPGA_1_ADR_bt_auxpga_i_sel_vmid_MASK(rev)  0x3ff
#define RF_20695_BT_RDIG_AUXPGA_1_ADR_bt_auxpga2BT_en_SHIFT(rev)      10
#define RF_20695_BT_RDIG_AUXPGA_1_ADR_bt_auxpga2BT_en_MASK(rev)       0x400

/* Register RF_20695_BT_RDIG_AUXPGA_0_ADR */
#define RF0_20695_BT_RDIG_AUXPGA_0_ADR(rev)                            ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x173 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_AUXPGA_0_ADR(rev)                           ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x173 | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_AUXPGA_0_ADR_bt_auxpga_i_sel_input_SHIFT(rev) 2
#define RF_20695_BT_RDIG_AUXPGA_0_ADR_bt_auxpga_i_sel_input_MASK(rev)  0x1c
#define RF_20695_BT_RDIG_AUXPGA_0_ADR_bt_auxpga_i_pu_sel_SHIFT(rev)    1
#define RF_20695_BT_RDIG_AUXPGA_0_ADR_bt_auxpga_i_pu_sel_MASK(rev)     0x2
#define RF_20695_BT_RDIG_AUXPGA_0_ADR_bt_auxpga_i_bias_ctrl_SHIFT(rev) 10
#define RF_20695_BT_RDIG_AUXPGA_0_ADR_bt_auxpga_i_bias_ctrl_MASK(rev)  0xc00
#define RF_20695_BT_RDIG_AUXPGA_0_ADR_bt_auxpga_i_pu_val_SHIFT(rev)    0
#define RF_20695_BT_RDIG_AUXPGA_0_ADR_bt_auxpga_i_pu_val_MASK(rev)     0x1
#define RF_20695_BT_RDIG_AUXPGA_0_ADR_bt_auxpga_i_sel_gain_SHIFT(rev)  7
#define RF_20695_BT_RDIG_AUXPGA_0_ADR_bt_auxpga_i_sel_gain_MASK(rev)   0x380
#define RF_20695_BT_RDIG_AUXPGA_0_ADR_bt_auxpga_i_vcm_ctrl_SHIFT(rev)  5
#define RF_20695_BT_RDIG_AUXPGA_0_ADR_bt_auxpga_i_vcm_ctrl_MASK(rev)   0x60

/* Register RF_20695_BT_RDBK_RDIG_AUXPGA_1_ADR */
#define RF0_20695_BT_RDBK_RDIG_AUXPGA_1_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x174 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_RDIG_AUXPGA_1_ADR(rev)                              ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x174 | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_RDIG_AUXPGA_1_ADR_bt_rdbk_wrfregs2wrf_auxpga_i_bias_ctrl_SHIFT(rev) 4
#define RF_20695_BT_RDBK_RDIG_AUXPGA_1_ADR_bt_rdbk_wrfregs2wrf_auxpga_i_bias_ctrl_MASK(rev) 0x30
#define RF_20695_BT_RDBK_RDIG_AUXPGA_1_ADR_bt_rdbk_wrfregs2wrf_auxpga_i_pu_SHIFT(rev) 3
#define RF_20695_BT_RDBK_RDIG_AUXPGA_1_ADR_bt_rdbk_wrfregs2wrf_auxpga_i_pu_MASK(rev) 0x8
#define RF_20695_BT_RDBK_RDIG_AUXPGA_1_ADR_bt_rdbk_wrfregs2wrf_auxpga2BT_en_SHIFT(rev) 7
#define RF_20695_BT_RDBK_RDIG_AUXPGA_1_ADR_bt_rdbk_wrfregs2wrf_auxpga2BT_en_MASK(rev) 0x80
#define RF_20695_BT_RDBK_RDIG_AUXPGA_1_ADR_bt_rdbk_wrfregs2wrf_auxpga2adc_SHIFT(rev) 6
#define RF_20695_BT_RDBK_RDIG_AUXPGA_1_ADR_bt_rdbk_wrfregs2wrf_auxpga2adc_MASK(rev) 0x40
#define RF_20695_BT_RDBK_RDIG_AUXPGA_1_ADR_bt_rdbk_wrfregs2wrf_auxpga_i_sel_gain_SHIFT(rev) 0
#define RF_20695_BT_RDBK_RDIG_AUXPGA_1_ADR_bt_rdbk_wrfregs2wrf_auxpga_i_sel_gain_MASK(rev) 0x7

/* Register RF_20695_BT_RDBK_RDIG_AUXPGA_0_ADR */
#define RF0_20695_BT_RDBK_RDIG_AUXPGA_0_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x175 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_RDIG_AUXPGA_0_ADR(rev)                              ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x175 | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_RDIG_AUXPGA_0_ADR_bt_rdbk_wrfregs2wrf_auxpga_i_sel_input_SHIFT(rev) 12
#define RF_20695_BT_RDBK_RDIG_AUXPGA_0_ADR_bt_rdbk_wrfregs2wrf_auxpga_i_sel_input_MASK(rev) 0x7000
#define RF_20695_BT_RDBK_RDIG_AUXPGA_0_ADR_bt_rdbk_wrfregs2wrf_auxpga_i_sel_vmid_SHIFT(rev) 2
#define RF_20695_BT_RDBK_RDIG_AUXPGA_0_ADR_bt_rdbk_wrfregs2wrf_auxpga_i_sel_vmid_MASK(rev) 0xffc
#define RF_20695_BT_RDBK_RDIG_AUXPGA_0_ADR_bt_rdbk_wrfregs2wrf_auxpga_i_vcm_ctrl_SHIFT(rev) 0
#define RF_20695_BT_RDBK_RDIG_AUXPGA_0_ADR_bt_rdbk_wrfregs2wrf_auxpga_i_vcm_ctrl_MASK(rev) 0x3

/* Register RF_20695_BT_RDIG_TESTBUF_0_ADR */
#define RF0_20695_BT_RDIG_TESTBUF_0_ADR(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x176 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_TESTBUF_0_ADR(rev)                              ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x176 | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_TESTBUF_0_ADR_bt_testbuf_PU_sel_SHIFT(rev)        1
#define RF_20695_BT_RDIG_TESTBUF_0_ADR_bt_testbuf_PU_sel_MASK(rev)         0x2
#define RF_20695_BT_RDIG_TESTBUF_0_ADR_bt_testbuf_GPIO_EN_SHIFT(rev)       2
#define RF_20695_BT_RDIG_TESTBUF_0_ADR_bt_testbuf_GPIO_EN_MASK(rev)        0x4
#define RF_20695_BT_RDIG_TESTBUF_0_ADR_bt_testbuf_sel_test_port_SHIFT(rev) 3
#define RF_20695_BT_RDIG_TESTBUF_0_ADR_bt_testbuf_sel_test_port_MASK(rev)  0x38
#define RF_20695_BT_RDIG_TESTBUF_0_ADR_bt_testbuf_PU_val_SHIFT(rev)        0
#define RF_20695_BT_RDIG_TESTBUF_0_ADR_bt_testbuf_PU_val_MASK(rev)         0x1

/* Register RF_20695_BT_RDBK_RDIG_TESTBUF_0_ADR */
#define RF0_20695_BT_RDBK_RDIG_TESTBUF_0_ADR(rev)                              ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x177 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_RDIG_TESTBUF_0_ADR(rev)                             ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x177 | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_RDIG_TESTBUF_0_ADR_bt_rdbk_wrfregs2wrf_testbuf_sel_test_port_SHIFT(rev) 0
#define RF_20695_BT_RDBK_RDIG_TESTBUF_0_ADR_bt_rdbk_wrfregs2wrf_testbuf_sel_test_port_MASK(rev) 0x7
#define RF_20695_BT_RDBK_RDIG_TESTBUF_0_ADR_bt_rdbk_wrfregs2wrf_testbuf_PU_SHIFT(rev) 3
#define RF_20695_BT_RDBK_RDIG_TESTBUF_0_ADR_bt_rdbk_wrfregs2wrf_testbuf_PU_MASK(rev) 0x8
#define RF_20695_BT_RDBK_RDIG_TESTBUF_0_ADR_bt_rdbk_wrfregs2wrf_testbuf_GPIO_EN_SHIFT(rev) 4
#define RF_20695_BT_RDBK_RDIG_TESTBUF_0_ADR_bt_rdbk_wrfregs2wrf_testbuf_GPIO_EN_MASK(rev) 0x10

/* Register RF_20695_BT_RDIG_MISC_ADR */
#define RF0_20695_BT_RDIG_MISC_ADR(rev)                          ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x178 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_MISC_ADR(rev)                         ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x178 | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_MISC_ADR_bt_wlpmu_spare3_SHIFT(rev)     1
#define RF_20695_BT_RDIG_MISC_ADR_bt_wlpmu_spare3_MASK(rev)      0x2
#define RF_20695_BT_RDIG_MISC_ADR_bt_wlpmu_trsw_tx_en_SHIFT(rev) 0
#define RF_20695_BT_RDIG_MISC_ADR_bt_wlpmu_trsw_tx_en_MASK(rev)  0x1

/* Register RF_20695_BT_RDIG_CHICKEN_SWITCH_ADR */
#define RF0_20695_BT_RDIG_CHICKEN_SWITCH_ADR(rev)                       ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x179 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_CHICKEN_SWITCH_ADR(rev)                      ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x179 | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_CHICKEN_SWITCH_ADR_bt_rx_ldo_out_en_SHIFT(rev) 1
#define RF_20695_BT_RDIG_CHICKEN_SWITCH_ADR_bt_rx_ldo_out_en_MASK(rev)  0x2
#define RF_20695_BT_RDIG_CHICKEN_SWITCH_ADR_bt_ldopu_4345sel_SHIFT(rev) 0
#define RF_20695_BT_RDIG_CHICKEN_SWITCH_ADR_bt_ldopu_4345sel_MASK(rev)  0x1

/* Register RF_20695_BT_RDIG_OVD_RF_7_ADR */
#define RF0_20695_BT_RDIG_OVD_RF_7_ADR(rev)                          ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x17a | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_OVD_RF_7_ADR(rev)                         ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x17a | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_OVD_RF_7_ADR_bt_wlpmu_en_OVD_SEL_SHIFT(rev) 0
#define RF_20695_BT_RDIG_OVD_RF_7_ADR_bt_wlpmu_en_OVD_SEL_MASK(rev)  0x1
#define RF_20695_BT_RDIG_OVD_RF_7_ADR_bt_wlpmu_en_OVD_VAL_SHIFT(rev) 1
#define RF_20695_BT_RDIG_OVD_RF_7_ADR_bt_wlpmu_en_OVD_VAL_MASK(rev)  0x2
#define RF_20695_BT_RDIG_OVD_RF_7_ADR_bt_pds2wlpmu_en_SHIFT(rev)     4
#define RF_20695_BT_RDIG_OVD_RF_7_ADR_bt_pds2wlpmu_en_MASK(rev)      0x10

/* Register RF_20695_BT_RDIG_MUXSEL_RDIG2PDS_PU_ADR */
#define RF0_20695_BT_RDIG_MUXSEL_RDIG2PDS_PU_ADR(rev)                         ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x17b | JTAG_20695_CR0))
#define RFP0_20695_BT_RDIG_MUXSEL_RDIG2PDS_PU_ADR(rev)                        ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x17b | JTAG_20695_PLL0))
#define RF_20695_BT_RDIG_MUXSEL_RDIG2PDS_PU_ADR_bt_rdig2pds_muxsel_SHIFT(rev) 0
#define RF_20695_BT_RDIG_MUXSEL_RDIG2PDS_PU_ADR_bt_rdig2pds_muxsel_MASK(rev)  0x1

/* Register RF_20695_BT_DEV_ID_ADR */
#define RF0_20695_BT_DEV_ID_ADR(rev)               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x17c | JTAG_20695_CR0))
#define RFP0_20695_BT_DEV_ID_ADR(rev)              ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x17c | JTAG_20695_PLL0))
#define RF_20695_BT_DEV_ID_ADR_bt_devID_SHIFT(rev) 0
#define RF_20695_BT_DEV_ID_ADR_bt_devID_MASK(rev)  0xffff

/* Register RF_20695_BT_REV_ID_ADR */
#define RF0_20695_BT_REV_ID_ADR(rev)               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x17d | JTAG_20695_CR0))
#define RFP0_20695_BT_REV_ID_ADR(rev)              ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x17d | JTAG_20695_PLL0))
#define RF_20695_BT_REV_ID_ADR_bt_revID_SHIFT(rev) 0
#define RF_20695_BT_REV_ID_ADR_bt_revID_MASK(rev)  0xff

/* Register RF_20695_BT_GPAIO_SEL0 */
#define RF0_20695_BT_GPAIO_SEL0(rev)                              ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x17e | JTAG_20695_CR0))
#define RFP0_20695_BT_GPAIO_SEL0(rev)                             ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x17e | JTAG_20695_PLL0))
#define RF_20695_BT_GPAIO_SEL0_bt_gpaio_sel_0to15_port_SHIFT(rev) 0
#define RF_20695_BT_GPAIO_SEL0_bt_gpaio_sel_0to15_port_MASK(rev)  0xffff

/* Register RF_20695_BT_GPAIO_SEL1 */
#define RF0_20695_BT_GPAIO_SEL1(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x17f | JTAG_20695_CR0))
#define RFP0_20695_BT_GPAIO_SEL1(rev)                              ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x17f | JTAG_20695_PLL0))
#define RF_20695_BT_GPAIO_SEL1_bt_gpaio_sel_16to31_port_SHIFT(rev) 0
#define RF_20695_BT_GPAIO_SEL1_bt_gpaio_sel_16to31_port_MASK(rev)  0xffff

/* Register RF_20695_BT_GPAIO_SEL2 */
#define RF0_20695_BT_GPAIO_SEL2(rev)                       ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x180 | JTAG_20695_CR0))
#define RFP0_20695_BT_GPAIO_SEL2(rev)                      ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x180 | JTAG_20695_PLL0))
#define RF_20695_BT_GPAIO_SEL2_bt_gpaio_rcal_pu_SHIFT(rev) 0
#define RF_20695_BT_GPAIO_SEL2_bt_gpaio_rcal_pu_MASK(rev)  0x1
#define RF_20695_BT_GPAIO_SEL2_bt_gpaio_pu_SHIFT(rev)      1
#define RF_20695_BT_GPAIO_SEL2_bt_gpaio_pu_MASK(rev)       0x2

/* Register RF_20695_BT_GPAIO_SEL3 */
#define RF0_20695_BT_GPAIO_SEL3(rev)                               ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x181 | JTAG_20695_CR0))
#define RFP0_20695_BT_GPAIO_SEL3(rev)                              ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x181 | JTAG_20695_PLL0))
#define RF_20695_BT_GPAIO_SEL3_bt_gpaio_sel_32to47_port_SHIFT(rev) 0
#define RF_20695_BT_GPAIO_SEL3_bt_gpaio_sel_32to47_port_MASK(rev)  0xffff

/* Register RF_20695_BT_RDBK_RDIG_GPAIO_SEL1_ADR */
#define RF0_20695_BT_RDBK_RDIG_GPAIO_SEL1_ADR(rev)                             ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x182 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_RDIG_GPAIO_SEL1_ADR(rev)                            ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x182 | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_RDIG_GPAIO_SEL1_ADR_bt_rdbk_wrfregs2wrf_gpaio_sel_1_SHIFT(rev) 0
#define RF_20695_BT_RDBK_RDIG_GPAIO_SEL1_ADR_bt_rdbk_wrfregs2wrf_gpaio_sel_1_MASK(rev) 0xffff

/* Register RF_20695_BT_RDBK_RDIG_GPAIO_SEL2_ADR */
#define RF0_20695_BT_RDBK_RDIG_GPAIO_SEL2_ADR(rev)                             ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x183 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_RDIG_GPAIO_SEL2_ADR(rev)                            ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x183 | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_RDIG_GPAIO_SEL2_ADR_bt_rdbk_wrfregs2wrf_gpaio_sel_2_SHIFT(rev) 0
#define RF_20695_BT_RDBK_RDIG_GPAIO_SEL2_ADR_bt_rdbk_wrfregs2wrf_gpaio_sel_2_MASK(rev) 0xffff

/* Register RF_20695_BT_RDBK_RDIG_GPAIO_SEL3_ADR */
#define RF0_20695_BT_RDBK_RDIG_GPAIO_SEL3_ADR(rev)                             ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x184 | JTAG_20695_CR0))
#define RFP0_20695_BT_RDBK_RDIG_GPAIO_SEL3_ADR(rev)                            ((RADIO20695_MAJORREV(rev) >= 2) ? INVALID_ADDRESS : (0x184 | JTAG_20695_PLL0))
#define RF_20695_BT_RDBK_RDIG_GPAIO_SEL3_ADR_bt_rdbk_wrfregs2wrf_gpaio_sel_3_SHIFT(rev) 0
#define RF_20695_BT_RDBK_RDIG_GPAIO_SEL3_ADR_bt_rdbk_wrfregs2wrf_gpaio_sel_3_MASK(rev) 0xffff

/* Register RF_20695_XTAL1 */
#define RFP0_20695_XTAL1(rev)                      (0xe | JTAG_20695_PLL0)
#define RF_20695_XTAL1_xtal_core_buf_ds_SHIFT(rev) 1
#define RF_20695_XTAL1_xtal_core_buf_ds_MASK(rev)  0x1e
#define RF_20695_XTAL1_xt_res_bypass_SHIFT(rev)    5
#define RF_20695_XTAL1_xt_res_bypass_MASK(rev)     0xe0
#define RF_20695_XTAL1_xtal_supply_pu_SHIFT(rev)   0
#define RF_20695_XTAL1_xtal_supply_pu_MASK(rev)    0x1
#define RF_20695_XTAL1_vref_adj_cbuck_SHIFT(rev)   8
#define RF_20695_XTAL1_vref_adj_cbuck_MASK(rev)    0x700

/* Register RF_20695_XTAL2 */
#define RFP0_20695_XTAL2(rev)                        (0xf | JTAG_20695_PLL0)
#define RF_20695_XTAL2_xtal_ovr_coresync_SHIFT(rev)  14
#define RF_20695_XTAL2_xtal_ovr_coresync_MASK(rev)   0x4000
#define RF_20695_XTAL2_xtal_pu_core_buf_SHIFT(rev)   13
#define RF_20695_XTAL2_xtal_pu_core_buf_MASK(rev)    0x2000
#define RF_20695_XTAL2_xtal_coresize_nmos_SHIFT(rev) 0
#define RF_20695_XTAL2_xtal_coresize_nmos_MASK(rev)  0x3f
#define RF_20695_XTAL2_xtal_pu_core_SHIFT(rev)       12
#define RF_20695_XTAL2_xtal_pu_core_MASK(rev)        0x1000
#define RF_20695_XTAL2_xtal_coresize_pmos_SHIFT(rev) 6
#define RF_20695_XTAL2_xtal_coresize_pmos_MASK(rev)  0xfc0

/* Register RF_20695_XTAL3 */
#define RFP0_20695_XTAL3(rev)                       (0x10 | JTAG_20695_PLL0)
#define RF_20695_XTAL3_xtal_rcal_SHIFT(rev)         7
#define RF_20695_XTAL3_xtal_rcal_MASK(rev)          0x1f80
#define RF_20695_XTAL3_xtal_bias_adj_SHIFT(rev)     0
#define RF_20695_XTAL3_xtal_bias_adj_MASK(rev)      0x3f
#define RF_20695_XTAL3_xtal_sel_bias_res_SHIFT(rev) 13
#define RF_20695_XTAL3_xtal_sel_bias_res_MASK(rev)  0xe000

/* Register RF_20695_XTAL4 */
#define RFP0_20695_XTAL4(rev)                        (0x11 | JTAG_20695_PLL0)
#define RF_20695_XTAL4_xtal_pu_bb_SHIFT(rev)         10
#define RF_20695_XTAL4_xtal_pu_bb_MASK(rev)          0x400
#define RF_20695_XTAL4_xtal_outbufbbstrg_SHIFT(rev)  11
#define RF_20695_XTAL4_xtal_outbufbbstrg_MASK(rev)   0x7800
#define RF_20695_XTAL4_xtal_outbufBTstrg_SHIFT(rev)  6
#define RF_20695_XTAL4_xtal_outbufBTstrg_MASK(rev)   0x3c0
#define RF_20695_XTAL4_xtal_pu_pfddrv_SHIFT(rev)     0
#define RF_20695_XTAL4_xtal_pu_pfddrv_MASK(rev)      0x1
#define RF_20695_XTAL4_xtal_outbufPFDstrg_SHIFT(rev) 1
#define RF_20695_XTAL4_xtal_outbufPFDstrg_MASK(rev)  0x1e
#define RF_20695_XTAL4_xtal_pu_BT_SHIFT(rev)         5
#define RF_20695_XTAL4_xtal_pu_BT_MASK(rev)          0x20

/* Register RF_20695_XTAL5 */
#define RFP0_20695_XTAL5(rev)                            (0x12 | JTAG_20695_PLL0)
#define RF_20695_XTAL5_xtal_outbufserdesstrg_SHIFT(rev)  6
#define RF_20695_XTAL5_xtal_outbufserdesstrg_MASK(rev)   0x3c0
#define RF_20695_XTAL5_xtal_pu_serdes_SHIFT(rev)         5
#define RF_20695_XTAL5_xtal_pu_serdes_MASK(rev)          0x20
#define RF_20695_XTAL5_xtal_pu_wlandig_SHIFT(rev)        10
#define RF_20695_XTAL5_xtal_pu_wlandig_MASK(rev)         0x400
#define RF_20695_XTAL5_xtal_outbufRCCALstrg_SHIFT(rev)   1
#define RF_20695_XTAL5_xtal_outbufRCCALstrg_MASK(rev)    0x1e
#define RF_20695_XTAL5_xtal_outbufwlandigstrg_SHIFT(rev) 11
#define RF_20695_XTAL5_xtal_outbufwlandigstrg_MASK(rev)  0x7800
#define RF_20695_XTAL5_xtal_pu_RCCAL_SHIFT(rev)          0
#define RF_20695_XTAL5_xtal_pu_RCCAL_MASK(rev)           0x1

/* Register RF_20695_XTAL6 */
#define RFP0_20695_XTAL6(rev)                            (0x13 | JTAG_20695_PLL0)
#define RF_20695_XTAL6_xtal_pu_btfmdig_SHIFT(rev)        0
#define RF_20695_XTAL6_xtal_pu_btfmdig_MASK(rev)         0x1
#define RF_20695_XTAL6_xtal_outbufbtfmdigstrg_SHIFT(rev) 1
#define RF_20695_XTAL6_xtal_outbufbtfmdigstrg_MASK(rev)  0x1e
#define RF_20695_XTAL6_xtal_pu_caldrv_SHIFT(rev)         5
#define RF_20695_XTAL6_xtal_pu_caldrv_MASK(rev)          0x20
#define RF_20695_XTAL6_xtal_pu_OFFCHIP_SHIFT(rev)        10
#define RF_20695_XTAL6_xtal_pu_OFFCHIP_MASK(rev)         0x400
#define RF_20695_XTAL6_xtal_outbufOFFCHIPstrg_SHIFT(rev) 11
#define RF_20695_XTAL6_xtal_outbufOFFCHIPstrg_MASK(rev)  0x7800
#define RF_20695_XTAL6_xtal_outbufCalstrg_SHIFT(rev)     6
#define RF_20695_XTAL6_xtal_outbufCalstrg_MASK(rev)      0x3c0

/* Register RF_20695_XTAL7 */
#define RFP0_20695_XTAL7(rev)                        (0x14 | JTAG_20695_PLL0)
#define RF_20695_XTAL7_xtal_outbufGCIstrg_SHIFT(rev) 1
#define RF_20695_XTAL7_xtal_outbufGCIstrg_MASK(rev)  0x1e
#define RF_20695_XTAL7_xtal_doubler_delay_SHIFT(rev) 5
#define RF_20695_XTAL7_xtal_doubler_delay_MASK(rev)  0xe0
#define RF_20695_XTAL7_xtal_doubler_pu_SHIFT(rev)    8
#define RF_20695_XTAL7_xtal_doubler_pu_MASK(rev)     0x100
#define RF_20695_XTAL7_xtal_pu_GCI_SHIFT(rev)        0
#define RF_20695_XTAL7_xtal_pu_GCI_MASK(rev)         0x1

/* Register RF_20695_XTAL8 */
#define RFP0_20695_XTAL8(rev)                                (0x15 | JTAG_20695_PLL0)
#define RF_20695_XTAL8_xtal_osc_det_enable_SHIFT(rev)        13
#define RF_20695_XTAL8_xtal_osc_det_enable_MASK(rev)         0x2000
#define RF_20695_XTAL8_xtal_pu_pfddrv_auxcore_SHIFT(rev)     0
#define RF_20695_XTAL8_xtal_pu_pfddrv_auxcore_MASK(rev)      0x1
#define RF_20695_XTAL8_xtal_outbufCalstrg_auxcore_SHIFT(rev) 7
#define RF_20695_XTAL8_xtal_outbufCalstrg_auxcore_MASK(rev)  0x780
#define RF_20695_XTAL8_xtal_osc_det_threshold_SHIFT(rev)     11
#define RF_20695_XTAL8_xtal_osc_det_threshold_MASK(rev)      0x1800
#define RF_20695_XTAL8_xtal_outbufPFDstrg_auxcore_SHIFT(rev) 1
#define RF_20695_XTAL8_xtal_outbufPFDstrg_auxcore_MASK(rev)  0x1e
#define RF_20695_XTAL8_xtal_pu_caldrv_auxcore_SHIFT(rev)     6
#define RF_20695_XTAL8_xtal_pu_caldrv_auxcore_MASK(rev)      0x40
#define RF_20695_XTAL8_xtal_doubler_auxcore_pu_SHIFT(rev)    5
#define RF_20695_XTAL8_xtal_doubler_auxcore_pu_MASK(rev)     0x20

/* Register RF_20695_XTAL9 */
#define RFP0_20695_XTAL9(rev)                       (0x16 | JTAG_20695_PLL0)
#define RF_20695_XTAL9_xtal_osc_detected_SHIFT(rev) 0
#define RF_20695_XTAL9_xtal_osc_detected_MASK(rev)  0x1
#define RF_20695_XTAL9_xtal_spare_SHIFT(rev)        1
#define RF_20695_XTAL9_xtal_spare_MASK(rev)         0x1fe

/* Register RF_20695_XTAL_OVR1 */
#define RFP0_20695_XTAL_OVR1(rev)                                 (0x17 | JTAG_20695_PLL0)
#define RF_20695_XTAL_OVR1_ovr_xtal_osc_det_enable_SHIFT(rev)     10
#define RF_20695_XTAL_OVR1_ovr_xtal_osc_det_enable_MASK(rev)      0x400
#define RF_20695_XTAL_OVR1_ovr_xtal_refadj_cbuck_SHIFT(rev)       8
#define RF_20695_XTAL_OVR1_ovr_xtal_refadj_cbuck_MASK(rev)        0x100
#define RF_20695_XTAL_OVR1_ovr_xtal_bias_adj_SHIFT(rev)           1
#define RF_20695_XTAL_OVR1_ovr_xtal_bias_adj_MASK(rev)            0x2
#define RF_20695_XTAL_OVR1_ovr_xtal_osc_det_threshold_SHIFT(rev)  11
#define RF_20695_XTAL_OVR1_ovr_xtal_osc_det_threshold_MASK(rev)   0x800
#define RF_20695_XTAL_OVR1_ovr_xtal_core_strength_nmos_SHIFT(rev) 5
#define RF_20695_XTAL_OVR1_ovr_xtal_core_strength_nmos_MASK(rev)  0x20
#define RF_20695_XTAL_OVR1_ovr_xtal_sel_bias_res_SHIFT(rev)       9
#define RF_20695_XTAL_OVR1_ovr_xtal_sel_bias_res_MASK(rev)        0x200
#define RF_20695_XTAL_OVR1_ovr_xt_res_bypass_SHIFT(rev)           6
#define RF_20695_XTAL_OVR1_ovr_xt_res_bypass_MASK(rev)            0x40
#define RF_20695_XTAL_OVR1_ovr_xtal_pu_caldrv_auxcore_SHIFT(rev)  12
#define RF_20695_XTAL_OVR1_ovr_xtal_pu_caldrv_auxcore_MASK(rev)   0x1000
#define RF_20695_XTAL_OVR1_ovr_xtal_pu_OFFCHIP_SHIFT(rev)         0
#define RF_20695_XTAL_OVR1_ovr_xtal_pu_OFFCHIP_MASK(rev)          0x1
#define RF_20695_XTAL_OVR1_ovr_xtal_core_strength_pmos_SHIFT(rev) 4
#define RF_20695_XTAL_OVR1_ovr_xtal_core_strength_pmos_MASK(rev)  0x10
#define RF_20695_XTAL_OVR1_ovr_xtal_supply_pu_SHIFT(rev)          7
#define RF_20695_XTAL_OVR1_ovr_xtal_supply_pu_MASK(rev)           0x80
#define RF_20695_XTAL_OVR1_ovr_xtal_pu_core_SHIFT(rev)            3
#define RF_20695_XTAL_OVR1_ovr_xtal_pu_core_MASK(rev)             0x8
#define RF_20695_XTAL_OVR1_ovr_xtal_pu_core_buf_SHIFT(rev)        2
#define RF_20695_XTAL_OVR1_ovr_xtal_pu_core_buf_MASK(rev)         0x4
#define RF_20695_XTAL_OVR1_ovr_xtal_pu_pfddrv_auxcore_SHIFT(rev)  14
#define RF_20695_XTAL_OVR1_ovr_xtal_pu_pfddrv_auxcore_MASK(rev)   0x4000

/* Register RF_20695_PLL_CP1 */
#define RFP0_20695_PLL_CP1(rev)                         (0x18 | JTAG_20695_PLL0)
#define RF_20695_PLL_CP1_rfpll_cp_bias_reset_SHIFT(rev) 14
#define RF_20695_PLL_CP1_rfpll_cp_bias_reset_MASK(rev)  0x4000
#define RF_20695_PLL_CP1_rfpll_cp_pu_SHIFT(rev)         13
#define RF_20695_PLL_CP1_rfpll_cp_pu_MASK(rev)          0x2000

/* Register RF_20695_PLL_CP2 */
#define RFP0_20695_PLL_CP2(rev)                          (0x19 | JTAG_20695_PLL0)
#define RF_20695_PLL_CP2_rfpll_cp_ioff_scale2_SHIFT(rev) 4
#define RF_20695_PLL_CP2_rfpll_cp_ioff_scale2_MASK(rev)  0x10
#define RF_20695_PLL_CP2_rfpll_cp_kpd_scale2_SHIFT(rev)  5
#define RF_20695_PLL_CP2_rfpll_cp_kpd_scale2_MASK(rev)   0x20
#define RF_20695_PLL_CP2_rfpll_cp_rctrl_SHIFT(rev)       6
#define RF_20695_PLL_CP2_rfpll_cp_rctrl_MASK(rev)        0x1c0
#define RF_20695_PLL_CP2_rfpll_cp_ctrl_icomp_SHIFT(rev)  0
#define RF_20695_PLL_CP2_rfpll_cp_ctrl_icomp_MASK(rev)   0xf

/* Register RF_20695_PLL_CP3 */
#define RFP0_20695_PLL_CP3(rev)                           (0x1a | JTAG_20695_PLL0)
#define RF_20695_PLL_CP3_rfpll_cp_pfd_reset_SHIFT(rev)    14
#define RF_20695_PLL_CP3_rfpll_cp_pfd_reset_MASK(rev)     0x4000
#define RF_20695_PLL_CP3_rfpll_cp_ctrl_ibiascp_SHIFT(rev) 5
#define RF_20695_PLL_CP3_rfpll_cp_ctrl_ibiascp_MASK(rev)  0x3e0
#define RF_20695_PLL_CP3_rfpll_cp_ctrl_ioffset_SHIFT(rev) 0
#define RF_20695_PLL_CP3_rfpll_cp_ctrl_ioffset_MASK(rev)  0x1f
#define RF_20695_PLL_CP3_rfpll_cp_ctrl_iopamp_SHIFT(rev)  10
#define RF_20695_PLL_CP3_rfpll_cp_ctrl_iopamp_MASK(rev)   0x3c00

/* Register RF_20695_PLL_CP4 */
#define RFP0_20695_PLL_CP4(rev)                        (0x1b | JTAG_20695_PLL0)
#define RF_20695_PLL_CP4_rfpll_cp_ioff_SHIFT(rev)      8
#define RF_20695_PLL_CP4_rfpll_cp_ioff_MASK(rev)       0xff00
#define RF_20695_PLL_CP4_rfpll_cp_kpd_scale_SHIFT(rev) 0
#define RF_20695_PLL_CP4_rfpll_cp_kpd_scale_MASK(rev)  0xff

/* Register RF_20695_PLL_CFG6 */
#define RFP0_20695_PLL_CFG6(rev)                   (0x1c | JTAG_20695_PLL0)
#define RF_20695_PLL_CFG6_rfpll_frct_pu_SHIFT(rev) 6
#define RF_20695_PLL_CFG6_rfpll_frct_pu_MASK(rev)  0x40

/* Register RF_20695_PLL_FRCT1 */
#define RFP0_20695_PLL_FRCT1(rev)                         (0x1d | JTAG_20695_PLL0)
#define RF_20695_PLL_FRCT1_rfpll_frct_stop_mod_SHIFT(rev) 0
#define RF_20695_PLL_FRCT1_rfpll_frct_stop_mod_MASK(rev)  0x1
#define RF_20695_PLL_FRCT1_rfpll_frct_dith_sel_SHIFT(rev) 3
#define RF_20695_PLL_FRCT1_rfpll_frct_dith_sel_MASK(rev)  0x8
#define RF_20695_PLL_FRCT1_rfpll_frct_mash_sel_SHIFT(rev) 1
#define RF_20695_PLL_FRCT1_rfpll_frct_mash_sel_MASK(rev)  0x2
#define RF_20695_PLL_FRCT1_rfpll_frct_lsb_sel_SHIFT(rev)  2
#define RF_20695_PLL_FRCT1_rfpll_frct_lsb_sel_MASK(rev)   0x4

/* Register RF_20695_PLL_FRCT2 */
#define RFP0_20695_PLL_FRCT2(rev)                               (0x1e | JTAG_20695_PLL0)
#define RF_20695_PLL_FRCT2_rfpll_frct_wild_base_high_SHIFT(rev) 0
#define RF_20695_PLL_FRCT2_rfpll_frct_wild_base_high_MASK(rev)  0xffff

/* Register RF_20695_PLL_FRCT3 */
#define RFP0_20695_PLL_FRCT3(rev)                              (0x1f | JTAG_20695_PLL0)
#define RF_20695_PLL_FRCT3_rfpll_frct_wild_base_low_SHIFT(rev) 0
#define RF_20695_PLL_FRCT3_rfpll_frct_wild_base_low_MASK(rev)  0xffff

/* Register RF_20695_PLL_LF1 */
#define RFP0_20695_PLL_LF1(rev)                             (0x20 | JTAG_20695_PLL0)
#define RF_20695_PLL_LF1_rfpll_lf_en_cm_bgfilter_SHIFT(rev) 9
#define RF_20695_PLL_LF1_rfpll_lf_en_cm_bgfilter_MASK(rev)  0x200
#define RF_20695_PLL_LF1_rfpll_lf_bias_cm_SHIFT(rev)        7
#define RF_20695_PLL_LF1_rfpll_lf_bias_cm_MASK(rev)         0x180
#define RF_20695_PLL_LF1_rfpll_lf_en_vctrl_tp_SHIFT(rev)    4
#define RF_20695_PLL_LF1_rfpll_lf_en_vctrl_tp_MASK(rev)     0x10
#define RF_20695_PLL_LF1_rfpll_lf_extvcbin_SHIFT(rev)       0
#define RF_20695_PLL_LF1_rfpll_lf_extvcbin_MASK(rev)        0xf

/* Register RF_20695_PLL_LF2 */
#define RFP0_20695_PLL_LF2(rev)                    (0x21 | JTAG_20695_PLL0)
#define RF_20695_PLL_LF2_rfpll_lf_lf_c1_SHIFT(rev) 5
#define RF_20695_PLL_LF2_rfpll_lf_lf_c1_MASK(rev)  0x3e0
#define RF_20695_PLL_LF2_rfpll_lf_lf_c2_SHIFT(rev) 0
#define RF_20695_PLL_LF2_rfpll_lf_lf_c2_MASK(rev)  0x1f

/* Register RF_20695_PLL_LF3 */
#define RFP0_20695_PLL_LF3(rev)                    (0x22 | JTAG_20695_PLL0)
#define RF_20695_PLL_LF3_rfpll_lf_lf_c3_SHIFT(rev) 5
#define RF_20695_PLL_LF3_rfpll_lf_lf_c3_MASK(rev)  0x3e0
#define RF_20695_PLL_LF3_rfpll_lf_lf_c4_SHIFT(rev) 0
#define RF_20695_PLL_LF3_rfpll_lf_lf_c4_MASK(rev)  0x1f

/* Register RF_20695_PLL_LF4 */
#define RFP0_20695_PLL_LF4(rev)                    (0x23 | JTAG_20695_PLL0)
#define RF_20695_PLL_LF4_rfpll_lf_lf_r2_SHIFT(rev) 0
#define RF_20695_PLL_LF4_rfpll_lf_lf_r2_MASK(rev)  0xff

/* Register RF_20695_PLL_LF5 */
#define RFP0_20695_PLL_LF5(rev)                    (0x24 | JTAG_20695_PLL0)
#define RF_20695_PLL_LF5_rfpll_lf_lf_r3_SHIFT(rev) 0
#define RF_20695_PLL_LF5_rfpll_lf_lf_r3_MASK(rev)  0xff

/* Register RF_20695_PLL_LF6 */
#define RFP0_20695_PLL_LF6(rev)                    (0x25 | JTAG_20695_PLL0)
#define RF_20695_PLL_LF6_rfpll_lf_cm_pu_SHIFT(rev) 0
#define RF_20695_PLL_LF6_rfpll_lf_cm_pu_MASK(rev)  0x1

/* Register RF_20695_PLL_LF7 */
#define RFP0_20695_PLL_LF7(rev)                       (0x26 | JTAG_20695_PLL0)
#define RF_20695_PLL_LF7_rfpll_lf_lf_rf_cm_SHIFT(rev) 8
#define RF_20695_PLL_LF7_rfpll_lf_lf_rf_cm_MASK(rev)  0xff00
#define RF_20695_PLL_LF7_rfpll_lf_lf_rs_cm_SHIFT(rev) 0
#define RF_20695_PLL_LF7_rfpll_lf_lf_rs_cm_MASK(rev)  0xff

/* Register RF_20695_PLL_MMD1 */
#define RFP0_20695_PLL_MMD1(rev)                                (0x27 | JTAG_20695_PLL0)
#define RF_20695_PLL_MMD1_rfpll_mmd_sel_sglag_SHIFT(rev)        1
#define RF_20695_PLL_MMD1_rfpll_mmd_sel_sglag_MASK(rev)         0x2
#define RF_20695_PLL_MMD1_rfpll_mmd_sel_sglead_SHIFT(rev)       0
#define RF_20695_PLL_MMD1_rfpll_mmd_sel_sglead_MASK(rev)        0x1
#define RF_20695_PLL_MMD1_rfpll_mmd_phasealign_delay_SHIFT(rev) 2
#define RF_20695_PLL_MMD1_rfpll_mmd_phasealign_delay_MASK(rev)  0xc
#define RF_20695_PLL_MMD1_rfpll_mmd_en_phasealign_SHIFT(rev)    4
#define RF_20695_PLL_MMD1_rfpll_mmd_en_phasealign_MASK(rev)     0x10

/* Register RF_20695_PLL_MONITOR1 */
#define RFP0_20695_PLL_MONITOR1(rev)                            (0x28 | JTAG_20695_PLL0)
#define RF_20695_PLL_MONITOR1_rfpll_monitor_vth_high_SHIFT(rev) 4
#define RF_20695_PLL_MONITOR1_rfpll_monitor_vth_high_MASK(rev)  0xf0
#define RF_20695_PLL_MONITOR1_rfpll_monitor_vth_low_SHIFT(rev)  0
#define RF_20695_PLL_MONITOR1_rfpll_monitor_vth_low_MASK(rev)   0xf

/* Register RF_20695_PLL_CFG1 */
#define RFP0_20695_PLL_CFG1(rev)                        (0x29 | JTAG_20695_PLL0)
#define RF_20695_PLL_CFG1_rfpll_vco_pu_SHIFT(rev)       8
#define RF_20695_PLL_CFG1_rfpll_vco_pu_MASK(rev)        0x100
#define RF_20695_PLL_CFG1_rfpll_pfd_delay_SHIFT(rev)    4
#define RF_20695_PLL_CFG1_rfpll_pfd_delay_MASK(rev)     0x70
#define RF_20695_PLL_CFG1_rfpll_rfvco_cal_en_SHIFT(rev) 15
#define RF_20695_PLL_CFG1_rfpll_rfvco_cal_en_MASK(rev)  0x8000
#define RF_20695_PLL_CFG1_rfpll_mmd_pu_SHIFT(rev)       13
#define RF_20695_PLL_CFG1_rfpll_mmd_pu_MASK(rev)        0x2000
#define RF_20695_PLL_CFG1_rfpll_synth_pu_SHIFT(rev)     9
#define RF_20695_PLL_CFG1_rfpll_synth_pu_MASK(rev)      0x200
#define RF_20695_PLL_CFG1_rfpll_pfd_pu_SHIFT(rev)       14
#define RF_20695_PLL_CFG1_rfpll_pfd_pu_MASK(rev)        0x4000
#define RF_20695_PLL_CFG1_rfpll_monitor_pu_SHIFT(rev)   10
#define RF_20695_PLL_CFG1_rfpll_monitor_pu_MASK(rev)    0x400
#define RF_20695_PLL_CFG1_rfpll_vco_buf_pu_SHIFT(rev)   11
#define RF_20695_PLL_CFG1_rfpll_vco_buf_pu_MASK(rev)    0x800
#define RF_20695_PLL_CFG1_rfpll_pfd_cal_rstb_SHIFT(rev) 7
#define RF_20695_PLL_CFG1_rfpll_pfd_cal_rstb_MASK(rev)  0x80

/* Register RF_20695_PLL_CFG2 */
#define RFP0_20695_PLL_CFG2(rev)                    (0x2a | JTAG_20695_PLL0)
#define RF_20695_PLL_CFG2_rfpll_rst_n_SHIFT(rev)    0
#define RF_20695_PLL_CFG2_rfpll_rst_n_MASK(rev)     0x1
#define RF_20695_PLL_CFG2_rfpll_pfd_open_SHIFT(rev) 1
#define RF_20695_PLL_CFG2_rfpll_pfd_open_MASK(rev)  0x2

/* Register RF_20695_PLL_CFG3 */
#define RFP0_20695_PLL_CFG3(rev)                  (0x2b | JTAG_20695_PLL0)
#define RF_20695_PLL_CFG3_rfpll_spare1_SHIFT(rev) 0
#define RF_20695_PLL_CFG3_rfpll_spare1_MASK(rev)  0xffff

/* Register RF_20695_PLL_VCO8 */
#define RFP0_20695_PLL_VCO8(rev)                            (0x2c | JTAG_20695_PLL0)
#define RF_20695_PLL_VCO8_rfpll_rfvco_vtemp_fltr_SHIFT(rev) 11
#define RF_20695_PLL_VCO8_rfpll_rfvco_vtemp_fltr_MASK(rev)  0x1800

/* Register RF_20695_PLL_CFGR1 */
#define RFP0_20695_PLL_CFGR1(rev)                                (0x2d | JTAG_20695_PLL0)
#define RF_20695_PLL_CFGR1_rfpll_monitor_need_refresh_SHIFT(rev) 2
#define RF_20695_PLL_CFGR1_rfpll_monitor_need_refresh_MASK(rev)  0x4
#define RF_20695_PLL_CFGR1_rfpll_monitor_vctrl_level_SHIFT(rev)  0
#define RF_20695_PLL_CFGR1_rfpll_monitor_vctrl_level_MASK(rev)   0x3

/* Register RF_20695_PLL_PFD1 */
#define RFP0_20695_PLL_PFD1(rev)                                 (0x2e | JTAG_20695_PLL0)
#define RF_20695_PLL_PFD1_rfpll_pfd_en_cp_down_always_SHIFT(rev) 1
#define RF_20695_PLL_PFD1_rfpll_pfd_en_cp_down_always_MASK(rev)  0x2
#define RF_20695_PLL_PFD1_rfpll_pfd_en_phasealign_SHIFT(rev)     2
#define RF_20695_PLL_PFD1_rfpll_pfd_en_phasealign_MASK(rev)      0x4
#define RF_20695_PLL_PFD1_rfpll_pfd_en_cp_down_SHIFT(rev)        0
#define RF_20695_PLL_PFD1_rfpll_pfd_en_cp_down_MASK(rev)         0x1

/* Register RF_20695_PLL_PFDLDO1 */
#define RFP0_20695_PLL_PFDLDO1(rev)                                  (0x2f | JTAG_20695_PLL0)
#define RF_20695_PLL_PFDLDO1_rfpll_pfd_ldo_pu_SHIFT(rev)             6
#define RF_20695_PLL_PFDLDO1_rfpll_pfd_ldo_pu_MASK(rev)              0x40
#define RF_20695_PLL_PFDLDO1_rfpll_pfd_ldo_Ccomp_SHIFT(rev)          0
#define RF_20695_PLL_PFDLDO1_rfpll_pfd_ldo_Ccomp_MASK(rev)           0x3
#define RF_20695_PLL_PFDLDO1_rfpll_pfd_ldo_vout_adj_SHIFT(rev)       7
#define RF_20695_PLL_PFDLDO1_rfpll_pfd_ldo_vout_adj_MASK(rev)        0x780
#define RF_20695_PLL_PFDLDO1_rfpll_pfd_ldo_vout_gpaio_en_SHIFT(rev)  11
#define RF_20695_PLL_PFDLDO1_rfpll_pfd_ldo_vout_gpaio_en_MASK(rev)   0x800
#define RF_20695_PLL_PFDLDO1_rfpll_pfd_ldo_lowquiescenten_SHIFT(rev) 3
#define RF_20695_PLL_PFDLDO1_rfpll_pfd_ldo_lowquiescenten_MASK(rev)  0x8
#define RF_20695_PLL_PFDLDO1_rfpll_pfd_ldo_oa_bias_SHIFT(rev)        4
#define RF_20695_PLL_PFDLDO1_rfpll_pfd_ldo_oa_bias_MASK(rev)         0x30
#define RF_20695_PLL_PFDLDO1_rfpll_pfd_ldo_bias_rst_SHIFT(rev)       2
#define RF_20695_PLL_PFDLDO1_rfpll_pfd_ldo_bias_rst_MASK(rev)        0x4

/* Register RF_20695_PLL_RFVCO1 */
#define RFP0_20695_PLL_RFVCO1(rev)                           (0x30 | JTAG_20695_PLL0)
#define RF_20695_PLL_RFVCO1_rfpll_rfvco_KVCO_CODE_SHIFT(rev) 0
#define RF_20695_PLL_RFVCO1_rfpll_rfvco_KVCO_CODE_MASK(rev)  0xf
#define RF_20695_PLL_RFVCO1_rfpll_rfvco_TEMP_CODE_SHIFT(rev) 12
#define RF_20695_PLL_RFVCO1_rfpll_rfvco_TEMP_CODE_MASK(rev)  0xf000

/* Register RF_20695_PLL_RFVCO2 */
#define RFP0_20695_PLL_RFVCO2(rev)                              (0x31 | JTAG_20695_PLL0)
#define RF_20695_PLL_RFVCO2_rfpll_rfvco_ldo_Ccomp_SHIFT(rev)    13
#define RF_20695_PLL_RFVCO2_rfpll_rfvco_ldo_Ccomp_MASK(rev)     0x6000
#define RF_20695_PLL_RFVCO2_rfpll_rfvco_cal_en_vtemp_SHIFT(rev) 12
#define RF_20695_PLL_RFVCO2_rfpll_rfvco_cal_en_vtemp_MASK(rev)  0x1000
#define RF_20695_PLL_RFVCO2_rfpll_rfvco_bias_rst_SHIFT(rev)     11
#define RF_20695_PLL_RFVCO2_rfpll_rfvco_bias_rst_MASK(rev)      0x800
#define RF_20695_PLL_RFVCO2_rfpll_rfvco_ldo_bias_rst_SHIFT(rev) 15
#define RF_20695_PLL_RFVCO2_rfpll_rfvco_ldo_bias_rst_MASK(rev)  0x8000

/* Register RF_20695_PLL_RFVCOLDO1 */
#define RFP0_20695_PLL_RFVCOLDO1(rev)                                     (0x32 | JTAG_20695_PLL0)
#define RF_20695_PLL_RFVCOLDO1_rfpll_rfvco_ldo_lowquiescent_en_SHIFT(rev) 1
#define RF_20695_PLL_RFVCOLDO1_rfpll_rfvco_ldo_lowquiescent_en_MASK(rev)  0x2
#define RF_20695_PLL_RFVCOLDO1_rfpll_rfvco_ldo_oa_bias_SHIFT(rev)         2
#define RF_20695_PLL_RFVCOLDO1_rfpll_rfvco_ldo_oa_bias_MASK(rev)          0xc
#define RF_20695_PLL_RFVCOLDO1_rfpll_rfvco_ldo_gpaio_en_SHIFT(rev)        0
#define RF_20695_PLL_RFVCOLDO1_rfpll_rfvco_ldo_gpaio_en_MASK(rev)         0x1
#define RF_20695_PLL_RFVCOLDO1_rfpll_rfvco_ldo_vout_adj_SHIFT(rev)        4
#define RF_20695_PLL_RFVCOLDO1_rfpll_rfvco_ldo_vout_adj_MASK(rev)         0xf0

/* Register RF_20695_PLL_RFVCO3 */
#define RFP0_20695_PLL_RFVCO3(rev)                             (0x33 | JTAG_20695_PLL0)
#define RF_20695_PLL_RFVCO3_rfpll_rfvco_vtemp_code_SHIFT(rev)  12
#define RF_20695_PLL_RFVCO3_rfpll_rfvco_vtemp_code_MASK(rev)   0xf000
#define RF_20695_PLL_RFVCO3_rfpll_rfvco_vbias_code_SHIFT(rev)  0
#define RF_20695_PLL_RFVCO3_rfpll_rfvco_vbias_code_MASK(rev)   0xf
#define RF_20695_PLL_RFVCO3_rfpll_rfvco_vbias_fltr_SHIFT(rev)  4
#define RF_20695_PLL_RFVCO3_rfpll_rfvco_vbias_fltr_MASK(rev)   0x30
#define RF_20695_PLL_RFVCO3_rfpll_rfvco_vswcap_code_SHIFT(rev) 6
#define RF_20695_PLL_RFVCO3_rfpll_rfvco_vswcap_code_MASK(rev)  0x3c0
#define RF_20695_PLL_RFVCO3_rfpll_rfvco_vswcap_fltr_SHIFT(rev) 10
#define RF_20695_PLL_RFVCO3_rfpll_rfvco_vswcap_fltr_MASK(rev)  0xc00

/* Register RF_20695_PLL_RFVCO4 */
#define RFP0_20695_PLL_RFVCO4(rev)                                 (0x34 | JTAG_20695_PLL0)
#define RF_20695_PLL_RFVCO4_rfpll_vcobuf2g_det_en_SHIFT(rev)       5
#define RF_20695_PLL_RFVCO4_rfpll_vcobuf2g_det_en_MASK(rev)        0x20
#define RF_20695_PLL_RFVCO4_rfpll_rfvco_vtemp_dc_SHIFT(rev)        11
#define RF_20695_PLL_RFVCO4_rfpll_rfvco_vtemp_dc_MASK(rev)         0x7800
#define RF_20695_PLL_RFVCO4_rfpll_vcobuf2g_sel2g_SHIFT(rev)        6
#define RF_20695_PLL_RFVCO4_rfpll_vcobuf2g_sel2g_MASK(rev)         0x40
#define RF_20695_PLL_RFVCO4_rfpll_vcobuf2g_buf1_5g_size_SHIFT(rev) 0
#define RF_20695_PLL_RFVCO4_rfpll_vcobuf2g_buf1_5g_size_MASK(rev)  0x1
#define RF_20695_PLL_RFVCO4_rfpll_vcobuf2g_tune_SHIFT(rev)         7
#define RF_20695_PLL_RFVCO4_rfpll_vcobuf2g_tune_MASK(rev)          0x780
#define RF_20695_PLL_RFVCO4_rfpll_vcobuf2g_buf2_size_SHIFT(rev)    1
#define RF_20695_PLL_RFVCO4_rfpll_vcobuf2g_buf2_size_MASK(rev)     0x1e

/* Register RF_20695_PLL_OVR1 */
#define RFP0_20695_PLL_OVR1(rev)                                 (0x35 | JTAG_20695_PLL0)
#define RF_20695_PLL_OVR1_ovr_rfpll_pfd_ldo_bias_rst_SHIFT(rev)  6
#define RF_20695_PLL_OVR1_ovr_rfpll_pfd_ldo_bias_rst_MASK(rev)   0x40
#define RF_20695_PLL_OVR1_ovr_rfpll_vco_pu_SHIFT(rev)            2
#define RF_20695_PLL_OVR1_ovr_rfpll_vco_pu_MASK(rev)             0x4
#define RF_20695_PLL_OVR1_ovr_rfpll_pfd_cal_rstb_SHIFT(rev)      12
#define RF_20695_PLL_OVR1_ovr_rfpll_pfd_cal_rstb_MASK(rev)       0x1000
#define RF_20695_PLL_OVR1_ovr_rfpll_synth_pu_SHIFT(rev)          1
#define RF_20695_PLL_OVR1_ovr_rfpll_synth_pu_MASK(rev)           0x2
#define RF_20695_PLL_OVR1_ovr_rfpll_mmd_pu_SHIFT(rev)            5
#define RF_20695_PLL_OVR1_ovr_rfpll_mmd_pu_MASK(rev)             0x20
#define RF_20695_PLL_OVR1_ovr_rfpll_lf_en_cm_bgfilter_SHIFT(rev) 11
#define RF_20695_PLL_OVR1_ovr_rfpll_lf_en_cm_bgfilter_MASK(rev)  0x800
#define RF_20695_PLL_OVR1_ovr_rfpll_vco_ldo_bias_rst_SHIFT(rev)  7
#define RF_20695_PLL_OVR1_ovr_rfpll_vco_ldo_bias_rst_MASK(rev)   0x80
#define RF_20695_PLL_OVR1_ovr_rfpll_vcobuf2g_sel2g_SHIFT(rev)    15
#define RF_20695_PLL_OVR1_ovr_rfpll_vcobuf2g_sel2g_MASK(rev)     0x8000
#define RF_20695_PLL_OVR1_ovr_rfpll_pfd_pu_SHIFT(rev)            4
#define RF_20695_PLL_OVR1_ovr_rfpll_pfd_pu_MASK(rev)             0x10
#define RF_20695_PLL_OVR1_ovr_rfpll_vco_bias_rst_SHIFT(rev)      9
#define RF_20695_PLL_OVR1_ovr_rfpll_vco_bias_rst_MASK(rev)       0x200
#define RF_20695_PLL_OVR1_ovr_rfpll_cp_bias_reset_SHIFT(rev)     10
#define RF_20695_PLL_OVR1_ovr_rfpll_cp_bias_reset_MASK(rev)      0x400
#define RF_20695_PLL_OVR1_ovr_rfpll_vco_buf_pu_SHIFT(rev)        0
#define RF_20695_PLL_OVR1_ovr_rfpll_vco_buf_pu_MASK(rev)         0x1
#define RF_20695_PLL_OVR1_ovr_rfpll_rst_n_SHIFT(rev)             3
#define RF_20695_PLL_OVR1_ovr_rfpll_rst_n_MASK(rev)              0x8
#define RF_20695_PLL_OVR1_ovr_rfpll_pfd_ldo_pu_SHIFT(rev)        8
#define RF_20695_PLL_OVR1_ovr_rfpll_pfd_ldo_pu_MASK(rev)         0x100

/* Register RF_20695_PLL_STATUS2 */
#define RFP0_20695_PLL_STATUS2(rev)                           (0x36 | JTAG_20695_PLL0)
#define RF_20695_PLL_STATUS2_rfpll_vcocal_calCapRB_SHIFT(rev) 0
#define RF_20695_PLL_STATUS2_rfpll_vcocal_calCapRB_MASK(rev)  0x3fff

/* Register RF_20695_PLL_STATUS1 */
#define RFP0_20695_PLL_STATUS1(rev)                           (0x37 | JTAG_20695_PLL0)
#define RF_20695_PLL_STATUS1_rfpll_vcocal_done_cal_SHIFT(rev) 0
#define RF_20695_PLL_STATUS1_rfpll_vcocal_done_cal_MASK(rev)  0x1

/* Register RF_20695_PLL_VCOCAL1 */
#define RFP0_20695_PLL_VCOCAL1(rev)                                     (0x38 | JTAG_20695_PLL0)
#define RF_20695_PLL_VCOCAL1_rfpll_vcocal_testVcoCnt_SHIFT(rev)         5
#define RF_20695_PLL_VCOCAL1_rfpll_vcocal_testVcoCnt_MASK(rev)          0x20
#define RF_20695_PLL_VCOCAL1_rfpll_vcocal_rst_n_SHIFT(rev)              7
#define RF_20695_PLL_VCOCAL1_rfpll_vcocal_rst_n_MASK(rev)               0x80
#define RF_20695_PLL_VCOCAL1_rfpll_vcocal_force_vctrl_ovr_SHIFT(rev)    2
#define RF_20695_PLL_VCOCAL1_rfpll_vcocal_force_vctrl_ovr_MASK(rev)     0x4
#define RF_20695_PLL_VCOCAL1_rfpll_vcocal_fast_settle_ovr_SHIFT(rev)    4
#define RF_20695_PLL_VCOCAL1_rfpll_vcocal_fast_settle_ovr_MASK(rev)     0x10
#define RF_20695_PLL_VCOCAL1_rfpll_vcocal_UpdateSel_SHIFT(rev)          14
#define RF_20695_PLL_VCOCAL1_rfpll_vcocal_UpdateSel_MASK(rev)           0xc000
#define RF_20695_PLL_VCOCAL1_rfpll_vcocal_RoundLSB_SHIFT(rev)           12
#define RF_20695_PLL_VCOCAL1_rfpll_vcocal_RoundLSB_MASK(rev)            0x3000
#define RF_20695_PLL_VCOCAL1_rfpll_vcocal_force_vctrl_ovrVal_SHIFT(rev) 1
#define RF_20695_PLL_VCOCAL1_rfpll_vcocal_force_vctrl_ovrVal_MASK(rev)  0x2
#define RF_20695_PLL_VCOCAL1_rfpll_vcocal_FixMSB_SHIFT(rev)             10
#define RF_20695_PLL_VCOCAL1_rfpll_vcocal_FixMSB_MASK(rev)              0xc00
#define RF_20695_PLL_VCOCAL1_rfpll_vcocal_FastSwitch_SHIFT(rev)         8
#define RF_20695_PLL_VCOCAL1_rfpll_vcocal_FastSwitch_MASK(rev)          0x300
#define RF_20695_PLL_VCOCAL1_rfpll_vcocal_fast_settle_ovrVal_SHIFT(rev) 3
#define RF_20695_PLL_VCOCAL1_rfpll_vcocal_fast_settle_ovrVal_MASK(rev)  0x8
#define RF_20695_PLL_VCOCAL1_rfpll_vcocal_enableCal_SHIFT(rev)          0
#define RF_20695_PLL_VCOCAL1_rfpll_vcocal_enableCal_MASK(rev)           0x1
#define RF_20695_PLL_VCOCAL1_rfpll_vcocal_FourthMesEn_SHIFT(rev)        6
#define RF_20695_PLL_VCOCAL1_rfpll_vcocal_FourthMesEn_MASK(rev)         0x40

/* Register RF_20695_PLL_VCOCAL2 */
#define RFP0_20695_PLL_VCOCAL2(rev)                                    (0x39 | JTAG_20695_PLL0)
#define RF_20695_PLL_VCOCAL2_rfpll_vcocal_force_caps_ovrVal_SHIFT(rev) 0
#define RF_20695_PLL_VCOCAL2_rfpll_vcocal_force_caps_ovrVal_MASK(rev)  0xfff
#define RF_20695_PLL_VCOCAL2_rfpll_vcocal_force_caps_ovr_SHIFT(rev)    12
#define RF_20695_PLL_VCOCAL2_rfpll_vcocal_force_caps_ovr_MASK(rev)     0x1000

/* Register RF_20695_PLL_VCOCAL3 */
#define RFP0_20695_PLL_VCOCAL3(rev)                                 (0x3a | JTAG_20695_PLL0)
#define RF_20695_PLL_VCOCAL3_rfpll_vcocal_DelayStartCold_SHIFT(rev) 0
#define RF_20695_PLL_VCOCAL3_rfpll_vcocal_DelayStartCold_MASK(rev)  0x7ff

/* Register RF_20695_PLL_VCOCAL4 */
#define RFP0_20695_PLL_VCOCAL4(rev)                                 (0x3b | JTAG_20695_PLL0)
#define RF_20695_PLL_VCOCAL4_rfpll_vcocal_DelayStartWarm_SHIFT(rev) 0
#define RF_20695_PLL_VCOCAL4_rfpll_vcocal_DelayStartWarm_MASK(rev)  0x7ff

/* Register RF_20695_PLL_VCOCAL5 */
#define RFP0_20695_PLL_VCOCAL5(rev)                          (0x3c | JTAG_20695_PLL0)
#define RF_20695_PLL_VCOCAL5_rfpll_vcocal_pll_val_SHIFT(rev) 0
#define RF_20695_PLL_VCOCAL5_rfpll_vcocal_pll_val_MASK(rev)  0x1fff

/* Register RF_20695_PLL_VCOCAL6 */
#define RFP0_20695_PLL_VCOCAL6(rev)                                  (0x3d | JTAG_20695_PLL0)
#define RF_20695_PLL_VCOCAL6_rfpll_vcocal_TargetCountBase_SHIFT(rev) 0
#define RF_20695_PLL_VCOCAL6_rfpll_vcocal_TargetCountBase_MASK(rev)  0x3fff

/* Register RF_20695_PLL_VCOCAL7 */
#define RFP0_20695_PLL_VCOCAL7(rev)                               (0x3e | JTAG_20695_PLL0)
#define RF_20695_PLL_VCOCAL7_rfpll_vcocal_XtalCount_SHIFT(rev)    0
#define RF_20695_PLL_VCOCAL7_rfpll_vcocal_XtalCount_MASK(rev)     0x1ff
#define RF_20695_PLL_VCOCAL7_rfpll_vcocal_CalCapRBMode_SHIFT(rev) 12
#define RF_20695_PLL_VCOCAL7_rfpll_vcocal_CalCapRBMode_MASK(rev)  0x7000

/* Register RF_20695_PLL_VCOCAL8 */
#define RFP0_20695_PLL_VCOCAL8(rev)                              (0x3f | JTAG_20695_PLL0)
#define RF_20695_PLL_VCOCAL8_rfpll_vcocal_DeltaPllVal_SHIFT(rev) 0
#define RF_20695_PLL_VCOCAL8_rfpll_vcocal_DeltaPllVal_MASK(rev)  0x3ff

/* Register RF_20695_PLL_VCOCAL9 */
#define RFP0_20695_PLL_VCOCAL9(rev)                                    (0x40 | JTAG_20695_PLL0)
#define RF_20695_PLL_VCOCAL9_rfpll_vcocal_TargetCountCenter_SHIFT(rev) 0
#define RF_20695_PLL_VCOCAL9_rfpll_vcocal_TargetCountCenter_MASK(rev)  0x3fff

/* Register RF_20695_PLL_VCOCAL10 */
#define RFP0_20695_PLL_VCOCAL10(rev)                                (0x41 | JTAG_20695_PLL0)
#define RF_20695_PLL_VCOCAL10_rfpll_vcocal_NormCountLeft_SHIFT(rev) 0
#define RF_20695_PLL_VCOCAL10_rfpll_vcocal_NormCountLeft_MASK(rev)  0x3ff

/* Register RF_20695_PLL_VCOCAL11 */
#define RFP0_20695_PLL_VCOCAL11(rev)                                 (0x42 | JTAG_20695_PLL0)
#define RF_20695_PLL_VCOCAL11_rfpll_vcocal_NormCountRight_SHIFT(rev) 0
#define RF_20695_PLL_VCOCAL11_rfpll_vcocal_NormCountRight_MASK(rev)  0x3ff

/* Register RF_20695_PLL_VCOCAL12 */
#define RFP0_20695_PLL_VCOCAL12(rev)                           (0x43 | JTAG_20695_PLL0)
#define RF_20695_PLL_VCOCAL12_rfpll_vcocal_InitCapA_SHIFT(rev) 0
#define RF_20695_PLL_VCOCAL12_rfpll_vcocal_InitCapA_MASK(rev)  0xfff

/* Register RF_20695_PLL_VCOCAL13 */
#define RFP0_20695_PLL_VCOCAL13(rev)                           (0x44 | JTAG_20695_PLL0)
#define RF_20695_PLL_VCOCAL13_rfpll_vcocal_InitCapB_SHIFT(rev) 0
#define RF_20695_PLL_VCOCAL13_rfpll_vcocal_InitCapB_MASK(rev)  0xfff

/* Register RF_20695_PLL_VCOCAL14 */
#define RFP0_20695_PLL_VCOCAL14(rev)                                     (0x45 | JTAG_20695_PLL0)
#define RF_20695_PLL_VCOCAL14_rfpll_vcocal_slopeOffsetUpdated_SHIFT(rev) 12
#define RF_20695_PLL_VCOCAL14_rfpll_vcocal_slopeOffsetUpdated_MASK(rev)  0x1000
#define RF_20695_PLL_VCOCAL14_rfpll_vcocal_slopeOut_SHIFT(rev)           0
#define RF_20695_PLL_VCOCAL14_rfpll_vcocal_slopeOut_MASK(rev)            0x7ff

/* Register RF_20695_PLL_VCOCAL15 */
#define RFP0_20695_PLL_VCOCAL15(rev)                          (0x46 | JTAG_20695_PLL0)
#define RF_20695_PLL_VCOCAL15_rfpll_vcocal_slopeIn_SHIFT(rev) 0
#define RF_20695_PLL_VCOCAL15_rfpll_vcocal_slopeIn_MASK(rev)  0x7ff

/* Register RF_20695_PLL_VCOCAL16 */
#define RFP0_20695_PLL_VCOCAL16(rev)                            (0x47 | JTAG_20695_PLL0)
#define RF_20695_PLL_VCOCAL16_rfpll_vcocal_offsetOut_SHIFT(rev) 0
#define RF_20695_PLL_VCOCAL16_rfpll_vcocal_offsetOut_MASK(rev)  0x1fff

/* Register RF_20695_PLL_VCOCAL17 */
#define RFP0_20695_PLL_VCOCAL17(rev)                           (0x48 | JTAG_20695_PLL0)
#define RF_20695_PLL_VCOCAL17_rfpll_vcocal_offsetIn_SHIFT(rev) 0
#define RF_20695_PLL_VCOCAL17_rfpll_vcocal_offsetIn_MASK(rev)  0x1fff

/* Register RF_20695_PLL_VCOCAL18 */
#define RFP0_20695_PLL_VCOCAL18(rev)                           (0x49 | JTAG_20695_PLL0)
#define RF_20695_PLL_VCOCAL18_rfpll_vcocal_DelayEnd_SHIFT(rev) 0
#define RF_20695_PLL_VCOCAL18_rfpll_vcocal_DelayEnd_MASK(rev)  0x1ff

/* Register RF_20695_PLL_VCOCAL19 */
#define RFP0_20695_PLL_VCOCAL19(rev)                           (0x4a | JTAG_20695_PLL0)
#define RF_20695_PLL_VCOCAL19_rfpll_vcocal_PauseCnt_SHIFT(rev) 0
#define RF_20695_PLL_VCOCAL19_rfpll_vcocal_PauseCnt_MASK(rev)  0x1ff

/* Register RF_20695_PLL_VCOCAL20 */
#define RFP0_20695_PLL_VCOCAL20(rev)                             (0x4b | JTAG_20695_PLL0)
#define RF_20695_PLL_VCOCAL20_rfpll_vcocal_SpareIn_SHIFT(rev)    8
#define RF_20695_PLL_VCOCAL20_rfpll_vcocal_SpareIn_MASK(rev)     0xf00
#define RF_20695_PLL_VCOCAL20_rfpll_vcocal_ErrorThres_SHIFT(rev) 0
#define RF_20695_PLL_VCOCAL20_rfpll_vcocal_ErrorThres_MASK(rev)  0x3f

/* Register RF_20695_PLL_VCOCAL21 */
#define RFP0_20695_PLL_VCOCAL21(rev)                                     (0x4c | JTAG_20695_PLL0)
#define RF_20695_PLL_VCOCAL21_rfpll_vcocal_force_caps2_ovr_SHIFT(rev)    12
#define RF_20695_PLL_VCOCAL21_rfpll_vcocal_force_caps2_ovr_MASK(rev)     0x1000
#define RF_20695_PLL_VCOCAL21_rfpll_vcocal_force_caps2_ovrVal_SHIFT(rev) 0
#define RF_20695_PLL_VCOCAL21_rfpll_vcocal_force_caps2_ovrVal_MASK(rev)  0xfff

/* Register RF_20695_PLL_VCOCAL22 */
#define RFP0_20695_PLL_VCOCAL22(rev)                                    (0x4d | JTAG_20695_PLL0)
#define RF_20695_PLL_VCOCAL22_rfpll_vcocal_force_aux1_ovrVal_SHIFT(rev) 0
#define RF_20695_PLL_VCOCAL22_rfpll_vcocal_force_aux1_ovrVal_MASK(rev)  0xfff
#define RF_20695_PLL_VCOCAL22_rfpll_vcocal_force_aux1_ovr_SHIFT(rev)    12
#define RF_20695_PLL_VCOCAL22_rfpll_vcocal_force_aux1_ovr_MASK(rev)     0x1000

/* Register RF_20695_PLL_VCOCAL23 */
#define RFP0_20695_PLL_VCOCAL23(rev)                                    (0x4e | JTAG_20695_PLL0)
#define RF_20695_PLL_VCOCAL23_rfpll_vcocal_force_aux2_ovr_SHIFT(rev)    12
#define RF_20695_PLL_VCOCAL23_rfpll_vcocal_force_aux2_ovr_MASK(rev)     0x1000
#define RF_20695_PLL_VCOCAL23_rfpll_vcocal_force_aux2_ovrVal_SHIFT(rev) 0
#define RF_20695_PLL_VCOCAL23_rfpll_vcocal_force_aux2_ovrVal_MASK(rev)  0xfff

/* Register RF_20695_PLL_VCOCAL24 */
#define RFP0_20695_PLL_VCOCAL24(rev)                                 (0x4f | JTAG_20695_PLL0)
#define RF_20695_PLL_VCOCAL24_rfpll_vcocal_MidCodeSel_SHIFT(rev)     0
#define RF_20695_PLL_VCOCAL24_rfpll_vcocal_MidCodeSel_MASK(rev)      0x3
#define RF_20695_PLL_VCOCAL24_rfpll_vcocal_UpdateSelCoup_SHIFT(rev)  2
#define RF_20695_PLL_VCOCAL24_rfpll_vcocal_UpdateSelCoup_MASK(rev)   0xc
#define RF_20695_PLL_VCOCAL24_rfpll_vcocal_couplingMode_SHIFT(rev)   7
#define RF_20695_PLL_VCOCAL24_rfpll_vcocal_couplingMode_MASK(rev)    0x80
#define RF_20695_PLL_VCOCAL24_rfpll_vcocal_enableCoupling_SHIFT(rev) 8
#define RF_20695_PLL_VCOCAL24_rfpll_vcocal_enableCoupling_MASK(rev)  0x100
#define RF_20695_PLL_VCOCAL24_rfpll_vcocal_swapVco12_SHIFT(rev)      6
#define RF_20695_PLL_VCOCAL24_rfpll_vcocal_swapVco12_MASK(rev)       0x40
#define RF_20695_PLL_VCOCAL24_rfpll_vcocal_SecondMesEn_SHIFT(rev)    4
#define RF_20695_PLL_VCOCAL24_rfpll_vcocal_SecondMesEn_MASK(rev)     0x30

/* Register RF_20695_PLL_VCOCAL25 */
#define RFP0_20695_PLL_VCOCAL25(rev)                             (0x50 | JTAG_20695_PLL0)
#define RF_20695_PLL_VCOCAL25_rfpll_vcocal_couplingIn_SHIFT(rev) 0
#define RF_20695_PLL_VCOCAL25_rfpll_vcocal_couplingIn_MASK(rev)  0xff

/* Register RF_20695_PLL_VCOCAL26 */
#define RFP0_20695_PLL_VCOCAL26(rev)                              (0x51 | JTAG_20695_PLL0)
#define RF_20695_PLL_VCOCAL26_rfpll_vcocal_CouplThres2_SHIFT(rev) 6
#define RF_20695_PLL_VCOCAL26_rfpll_vcocal_CouplThres2_MASK(rev)  0x7fc0
#define RF_20695_PLL_VCOCAL26_rfpll_vcocal_CouplThres_SHIFT(rev)  0
#define RF_20695_PLL_VCOCAL26_rfpll_vcocal_CouplThres_MASK(rev)   0x3f

/* Register RF_20695_PLL_VCOCAL27 */
#define RFP0_20695_PLL_VCOCAL27(rev)                                  (0x52 | JTAG_20695_PLL0)
#define RF_20695_PLL_VCOCAL27_rfpll_vcocal_couplingOut_SHIFT(rev)     0
#define RF_20695_PLL_VCOCAL27_rfpll_vcocal_couplingOut_MASK(rev)      0xff
#define RF_20695_PLL_VCOCAL27_rfpll_vcocal_couplingUpdated_SHIFT(rev) 8
#define RF_20695_PLL_VCOCAL27_rfpll_vcocal_couplingUpdated_MASK(rev)  0x100

/* Register RF_20695_PLL_VCOCAL_OVR1 */
#define RFP0_20695_PLL_VCOCAL_OVR1(rev)                                 (0x53 | JTAG_20695_PLL0)
#define RF_20695_PLL_VCOCAL_OVR1_ovr_rfpll_vcocal_couplingIn_SHIFT(rev) 3
#define RF_20695_PLL_VCOCAL_OVR1_ovr_rfpll_vcocal_couplingIn_MASK(rev)  0x8
#define RF_20695_PLL_VCOCAL_OVR1_ovr_rfpll_vcocal_rst_n_SHIFT(rev)      2
#define RF_20695_PLL_VCOCAL_OVR1_ovr_rfpll_vcocal_rst_n_MASK(rev)       0x4
#define RF_20695_PLL_VCOCAL_OVR1_ovr_rfpll_vcocal_offsetIn_SHIFT(rev)   1
#define RF_20695_PLL_VCOCAL_OVR1_ovr_rfpll_vcocal_offsetIn_MASK(rev)    0x2
#define RF_20695_PLL_VCOCAL_OVR1_ovr_rfpll_vcocal_slopeIn_SHIFT(rev)    0
#define RF_20695_PLL_VCOCAL_OVR1_ovr_rfpll_vcocal_slopeIn_MASK(rev)     0x1

/* Register RF_20695_PLL_XTAL_CNT1 */
#define RFP0_20695_PLL_XTAL_CNT1(rev)                (0x54 | JTAG_20695_PLL0)
#define RF_20695_PLL_XTAL_CNT1_XtalCnt_2g_SHIFT(rev) 0
#define RF_20695_PLL_XTAL_CNT1_XtalCnt_2g_MASK(rev)  0x1ff

/* Register RF_20695_PLL_XTAL_CNT2 */
#define RFP0_20695_PLL_XTAL_CNT2(rev)                (0x55 | JTAG_20695_PLL0)
#define RF_20695_PLL_XTAL_CNT2_XtalCnt_5g_SHIFT(rev) 0
#define RF_20695_PLL_XTAL_CNT2_XtalCnt_5g_MASK(rev)  0x1ff

/* Register RF_20695_PLL_DELTAPLLVAL1 */
#define RFP0_20695_PLL_DELTAPLLVAL1(rev)                    (0x56 | JTAG_20695_PLL0)
#define RF_20695_PLL_DELTAPLLVAL1_DeltaPllVal_2g_SHIFT(rev) 0
#define RF_20695_PLL_DELTAPLLVAL1_DeltaPllVal_2g_MASK(rev)  0x3ff

/* Register RF_20695_PLL_DELTAPLLVAL2 */
#define RFP0_20695_PLL_DELTAPLLVAL2(rev)                    (0x57 | JTAG_20695_PLL0)
#define RF_20695_PLL_DELTAPLLVAL2_DeltaPllVal_5g_SHIFT(rev) 0
#define RF_20695_PLL_DELTAPLLVAL2_DeltaPllVal_5g_MASK(rev)  0x3ff

/* Register RF_20695_PLL_TARGET_COUNT0 */
#define RFP0_20695_PLL_TARGET_COUNT0(rev)                        (0x58 | JTAG_20695_PLL0)
#define RF_20695_PLL_TARGET_COUNT0_TargetCountCenter0_SHIFT(rev) 0
#define RF_20695_PLL_TARGET_COUNT0_TargetCountCenter0_MASK(rev)  0x3fff

/* Register RF_20695_PLL_TARGET_COUNT1 */
#define RFP0_20695_PLL_TARGET_COUNT1(rev)                        (0x59 | JTAG_20695_PLL0)
#define RF_20695_PLL_TARGET_COUNT1_TargetCountCenter1_SHIFT(rev) 0
#define RF_20695_PLL_TARGET_COUNT1_TargetCountCenter1_MASK(rev)  0x3fff

/* Register RF_20695_PLL_TARGET_COUNT2 */
#define RFP0_20695_PLL_TARGET_COUNT2(rev)                        (0x5a | JTAG_20695_PLL0)
#define RF_20695_PLL_TARGET_COUNT2_TargetCountCenter2_SHIFT(rev) 0
#define RF_20695_PLL_TARGET_COUNT2_TargetCountCenter2_MASK(rev)  0x3fff

/* Register RF_20695_PLL_TARGET_COUNT3 */
#define RFP0_20695_PLL_TARGET_COUNT3(rev)                        (0x5b | JTAG_20695_PLL0)
#define RF_20695_PLL_TARGET_COUNT3_TargetCountCenter3_SHIFT(rev) 0
#define RF_20695_PLL_TARGET_COUNT3_TargetCountCenter3_MASK(rev)  0x3fff

/* Register RF_20695_PLL_NORM_COUNT_L0 */
#define RFP0_20695_PLL_NORM_COUNT_L0(rev)                    (0x5c | JTAG_20695_PLL0)
#define RF_20695_PLL_NORM_COUNT_L0_NormCountLeft0_SHIFT(rev) 0
#define RF_20695_PLL_NORM_COUNT_L0_NormCountLeft0_MASK(rev)  0x3ff

/* Register RF_20695_PLL_NORM_COUNT_L1 */
#define RFP0_20695_PLL_NORM_COUNT_L1(rev)                    (0x5d | JTAG_20695_PLL0)
#define RF_20695_PLL_NORM_COUNT_L1_NormCountLeft1_SHIFT(rev) 0
#define RF_20695_PLL_NORM_COUNT_L1_NormCountLeft1_MASK(rev)  0x3ff

/* Register RF_20695_PLL_NORM_COUNT_L2 */
#define RFP0_20695_PLL_NORM_COUNT_L2(rev)                    (0x5e | JTAG_20695_PLL0)
#define RF_20695_PLL_NORM_COUNT_L2_NormCountLeft2_SHIFT(rev) 0
#define RF_20695_PLL_NORM_COUNT_L2_NormCountLeft2_MASK(rev)  0x3ff

/* Register RF_20695_PLL_NORM_COUNT_L3 */
#define RFP0_20695_PLL_NORM_COUNT_L3(rev)                    (0x5f | JTAG_20695_PLL0)
#define RF_20695_PLL_NORM_COUNT_L3_NormCountLeft3_SHIFT(rev) 0
#define RF_20695_PLL_NORM_COUNT_L3_NormCountLeft3_MASK(rev)  0x3ff

/* Register RF_20695_PLL_NORM_COUNT_R0 */
#define RFP0_20695_PLL_NORM_COUNT_R0(rev)                     (0x60 | JTAG_20695_PLL0)
#define RF_20695_PLL_NORM_COUNT_R0_NormCountRight0_SHIFT(rev) 0
#define RF_20695_PLL_NORM_COUNT_R0_NormCountRight0_MASK(rev)  0x3ff

/* Register RF_20695_PLL_NORM_COUNT_R1 */
#define RFP0_20695_PLL_NORM_COUNT_R1(rev)                     (0x61 | JTAG_20695_PLL0)
#define RF_20695_PLL_NORM_COUNT_R1_NormCountRight1_SHIFT(rev) 0
#define RF_20695_PLL_NORM_COUNT_R1_NormCountRight1_MASK(rev)  0x3ff

/* Register RF_20695_PLL_NORM_COUNT_R2 */
#define RFP0_20695_PLL_NORM_COUNT_R2(rev)                     (0x62 | JTAG_20695_PLL0)
#define RF_20695_PLL_NORM_COUNT_R2_NormCountRight2_SHIFT(rev) 0
#define RF_20695_PLL_NORM_COUNT_R2_NormCountRight2_MASK(rev)  0x3ff

/* Register RF_20695_PLL_NORM_COUNT_R3 */
#define RFP0_20695_PLL_NORM_COUNT_R3(rev)                     (0x63 | JTAG_20695_PLL0)
#define RF_20695_PLL_NORM_COUNT_R3_NormCountRight3_SHIFT(rev) 0
#define RF_20695_PLL_NORM_COUNT_R3_NormCountRight3_MASK(rev)  0x3ff

/* Register RF_20695_PLL_INIT_CAPA0 */
#define RFP0_20695_PLL_INIT_CAPA0(rev)               (0x64 | JTAG_20695_PLL0)
#define RF_20695_PLL_INIT_CAPA0_InitCapA0_SHIFT(rev) 0
#define RF_20695_PLL_INIT_CAPA0_InitCapA0_MASK(rev)  0xfff

/* Register RF_20695_PLL_INIT_CAPA1 */
#define RFP0_20695_PLL_INIT_CAPA1(rev)               (0x65 | JTAG_20695_PLL0)
#define RF_20695_PLL_INIT_CAPA1_InitCapA1_SHIFT(rev) 0
#define RF_20695_PLL_INIT_CAPA1_InitCapA1_MASK(rev)  0xfff

/* Register RF_20695_PLL_INIT_CAPA2 */
#define RFP0_20695_PLL_INIT_CAPA2(rev)               (0x66 | JTAG_20695_PLL0)
#define RF_20695_PLL_INIT_CAPA2_InitCapA2_SHIFT(rev) 0
#define RF_20695_PLL_INIT_CAPA2_InitCapA2_MASK(rev)  0xfff

/* Register RF_20695_PLL_INIT_CAPA3 */
#define RFP0_20695_PLL_INIT_CAPA3(rev)               (0x67 | JTAG_20695_PLL0)
#define RF_20695_PLL_INIT_CAPA3_InitCapA3_SHIFT(rev) 0
#define RF_20695_PLL_INIT_CAPA3_InitCapA3_MASK(rev)  0xfff

/* Register RF_20695_PLL_INIT_CAPB0 */
#define RFP0_20695_PLL_INIT_CAPB0(rev)               (0x68 | JTAG_20695_PLL0)
#define RF_20695_PLL_INIT_CAPB0_InitCapB0_SHIFT(rev) 0
#define RF_20695_PLL_INIT_CAPB0_InitCapB0_MASK(rev)  0xfff

/* Register RF_20695_PLL_INIT_CAPB1 */
#define RFP0_20695_PLL_INIT_CAPB1(rev)               (0x69 | JTAG_20695_PLL0)
#define RF_20695_PLL_INIT_CAPB1_InitCapB1_SHIFT(rev) 0
#define RF_20695_PLL_INIT_CAPB1_InitCapB1_MASK(rev)  0xfff

/* Register RF_20695_PLL_INIT_CAPB2 */
#define RFP0_20695_PLL_INIT_CAPB2(rev)               (0x6a | JTAG_20695_PLL0)
#define RF_20695_PLL_INIT_CAPB2_InitCapB2_SHIFT(rev) 0
#define RF_20695_PLL_INIT_CAPB2_InitCapB2_MASK(rev)  0xfff

/* Register RF_20695_PLL_INIT_CAPB3 */
#define RFP0_20695_PLL_INIT_CAPB3(rev)               (0x6b | JTAG_20695_PLL0)
#define RF_20695_PLL_INIT_CAPB3_InitCapB3_SHIFT(rev) 0
#define RF_20695_PLL_INIT_CAPB3_InitCapB3_MASK(rev)  0xfff

/* Register RF_20695_PLL_ERRTHRES0 */
#define RFP0_20695_PLL_ERRTHRES0(rev)                 (0x6c | JTAG_20695_PLL0)
#define RF_20695_PLL_ERRTHRES0_ErrorThres0_SHIFT(rev) 0
#define RF_20695_PLL_ERRTHRES0_ErrorThres0_MASK(rev)  0x3f

/* Register RF_20695_PLL_ERRTHRES1 */
#define RFP0_20695_PLL_ERRTHRES1(rev)                 (0x6d | JTAG_20695_PLL0)
#define RF_20695_PLL_ERRTHRES1_ErrorThres1_SHIFT(rev) 0
#define RF_20695_PLL_ERRTHRES1_ErrorThres1_MASK(rev)  0x3f

/* Register RF_20695_PLL_ERRTHRES2 */
#define RFP0_20695_PLL_ERRTHRES2(rev)                 (0x6e | JTAG_20695_PLL0)
#define RF_20695_PLL_ERRTHRES2_ErrorThres2_SHIFT(rev) 0
#define RF_20695_PLL_ERRTHRES2_ErrorThres2_MASK(rev)  0x3f

/* Register RF_20695_PLL_ERRTHRES3 */
#define RFP0_20695_PLL_ERRTHRES3(rev)                 (0x6f | JTAG_20695_PLL0)
#define RF_20695_PLL_ERRTHRES3_ErrorThres3_SHIFT(rev) 0
#define RF_20695_PLL_ERRTHRES3_ErrorThres3_MASK(rev)  0x3f

/* Register RF_20695_PLL_MUXSELECT_LINE */
#define RFP0_20695_PLL_MUXSELECT_LINE(rev)                      (0x70 | JTAG_20695_PLL0)
#define RF_20695_PLL_MUXSELECT_LINE_sel_band_SHIFT(rev)         0
#define RF_20695_PLL_MUXSELECT_LINE_sel_band_MASK(rev)          0x3
#define RF_20695_PLL_MUXSELECT_LINE_ovr_mux_xt_del_SHIFT(rev)   2
#define RF_20695_PLL_MUXSELECT_LINE_ovr_mux_xt_del_MASK(rev)    0x4
#define RF_20695_PLL_MUXSELECT_LINE_ovr_mux_sel_band_SHIFT(rev) 3
#define RF_20695_PLL_MUXSELECT_LINE_ovr_mux_sel_band_MASK(rev)  0x8

/* Register RF_20695_VCCIO_CFG */
#define RFP0_20695_VCCIO_CFG(rev)                      (0x71 | JTAG_20695_PLL0)
#define RF_20695_VCCIO_CFG_vccio_monitor_pu_SHIFT(rev) 0
#define RF_20695_VCCIO_CFG_vccio_monitor_pu_MASK(rev)  0x1
#define RF_20695_VCCIO_CFG_vccio_bw_SHIFT(rev)         4
#define RF_20695_VCCIO_CFG_vccio_bw_MASK(rev)          0xf0

/* Register RF_20695_VCCIO_OVR1 */
#define RFP0_20695_VCCIO_OVR1(rev)                          (0x72 | JTAG_20695_PLL0)
#define RF_20695_VCCIO_OVR1_ovr_vccio_monitor_pu_SHIFT(rev) 0
#define RF_20695_VCCIO_OVR1_ovr_vccio_monitor_pu_MASK(rev)  0x1

/* Register RF_20695_VBAT_CFG */
#define RFP0_20695_VBAT_CFG(rev)                     (0x73 | JTAG_20695_PLL0)
#define RF_20695_VBAT_CFG_vbat_monitor_pu_SHIFT(rev) 0
#define RF_20695_VBAT_CFG_vbat_monitor_pu_MASK(rev)  0x1
#define RF_20695_VBAT_CFG_vbat_bw_SHIFT(rev)         4
#define RF_20695_VBAT_CFG_vbat_bw_MASK(rev)          0xf0

/* Register RF_20695_VBAT_OVR1 */
#define RFP0_20695_VBAT_OVR1(rev)                         (0x74 | JTAG_20695_PLL0)
#define RF_20695_VBAT_OVR1_ovr_vbat_monitor_pu_SHIFT(rev) 0
#define RF_20695_VBAT_OVR1_ovr_vbat_monitor_pu_MASK(rev)  0x1

/* Register RF_20695_TEMPSENSE_CFG */
#define RFP0_20695_TEMPSENSE_CFG(rev)                           (0x75 | JTAG_20695_PLL0)
#define RF_20695_TEMPSENSE_CFG_tempsense_sel_Vbe_Vbg_SHIFT(rev) 1
#define RF_20695_TEMPSENSE_CFG_tempsense_sel_Vbe_Vbg_MASK(rev)  0x2
#define RF_20695_TEMPSENSE_CFG_tempsense_pu_SHIFT(rev)          0
#define RF_20695_TEMPSENSE_CFG_tempsense_pu_MASK(rev)           0x1
#define RF_20695_TEMPSENSE_CFG_tempsense_swap_amp_SHIFT(rev)    2
#define RF_20695_TEMPSENSE_CFG_tempsense_swap_amp_MASK(rev)     0x4

/* Register RF_20695_TEMPSENSE_OVR1 */
#define RFP0_20695_TEMPSENSE_OVR1(rev)                               (0x76 | JTAG_20695_PLL0)
#define RF_20695_TEMPSENSE_OVR1_ovr_tempsense_sel_Vbe_Vbg_SHIFT(rev) 1
#define RF_20695_TEMPSENSE_OVR1_ovr_tempsense_sel_Vbe_Vbg_MASK(rev)  0x2
#define RF_20695_TEMPSENSE_OVR1_ovr_tempsense_pu_SHIFT(rev)          0
#define RF_20695_TEMPSENSE_OVR1_ovr_tempsense_pu_MASK(rev)           0x1
#define RF_20695_TEMPSENSE_OVR1_ovr_tempsense_swap_amp_SHIFT(rev)    2
#define RF_20695_TEMPSENSE_OVR1_ovr_tempsense_swap_amp_MASK(rev)     0x4

/* Register RF_20695_GPAIO_SEL0 */
#define RFP0_20695_GPAIO_SEL0(rev)                          (0x77 | JTAG_20695_PLL0)
#define RF_20695_GPAIO_SEL0_gpaio_sel_0to15_port_SHIFT(rev) 0
#define RF_20695_GPAIO_SEL0_gpaio_sel_0to15_port_MASK(rev)  0xffff

/* Register RF_20695_GPAIO_SEL1 */
#define RFP0_20695_GPAIO_SEL1(rev)                           (0x78 | JTAG_20695_PLL0)
#define RF_20695_GPAIO_SEL1_gpaio_sel_16to31_port_SHIFT(rev) 0
#define RF_20695_GPAIO_SEL1_gpaio_sel_16to31_port_MASK(rev)  0xffff

/* Register RF_20695_GPAIO_SEL2 */
#define RFP0_20695_GPAIO_SEL2(rev)                   (0x79 | JTAG_20695_PLL0)
#define RF_20695_GPAIO_SEL2_gpaio_pu_SHIFT(rev)      0
#define RF_20695_GPAIO_SEL2_gpaio_pu_MASK(rev)       0x1
#define RF_20695_GPAIO_SEL2_gpaio_rcal_pu_SHIFT(rev) 1
#define RF_20695_GPAIO_SEL2_gpaio_rcal_pu_MASK(rev)  0x2

/* Register RF_20695_GPAIO_SEL3 */
#define RFP0_20695_GPAIO_SEL3(rev)                           (0x7a | JTAG_20695_PLL0)
#define RF_20695_GPAIO_SEL3_gpaio_sel_32to47_port_SHIFT(rev) 0
#define RF_20695_GPAIO_SEL3_gpaio_sel_32to47_port_MASK(rev)  0xffff

/* Register RF_20695_LDO1P8_STAT */
#define RFP0_20695_LDO1P8_STAT(rev)                            (0x7b | JTAG_20695_PLL0)
#define RF_20695_LDO1P8_STAT_i_LDO1p8_0p9refadj_1p1_SHIFT(rev) 1
#define RF_20695_LDO1P8_STAT_i_LDO1p8_0p9refadj_1p1_MASK(rev)  0x6
#define RF_20695_LDO1P8_STAT_ldo1p8_pu_SHIFT(rev)              6
#define RF_20695_LDO1P8_STAT_ldo1p8_pu_MASK(rev)               0x40
#define RF_20695_LDO1P8_STAT_ldo1p8_refadj_cbuck_SHIFT(rev)    3
#define RF_20695_LDO1P8_STAT_ldo1p8_refadj_cbuck_MASK(rev)     0x38

/* Register RF_20695_WLLDO1P8_OVR */
#define RFP0_20695_WLLDO1P8_OVR(rev)                             (0x7c | JTAG_20695_PLL0)
#define RF_20695_WLLDO1P8_OVR_ovr_ldo1p8_refadj_cbuck_SHIFT(rev) 0
#define RF_20695_WLLDO1P8_OVR_ovr_ldo1p8_refadj_cbuck_MASK(rev)  0x1
#define RF_20695_WLLDO1P8_OVR_ovr_ldo1p8_pu_SHIFT(rev)           1
#define RF_20695_WLLDO1P8_OVR_ovr_ldo1p8_pu_MASK(rev)            0x2

/* Register RF_20695_BG_REG1 */
#define RFP0_20695_BG_REG1(rev)                      (0x7d | JTAG_20695_PLL0)
#define RF_20695_BG_REG1_bg_ate_rcal_trim_SHIFT(rev) 10
#define RF_20695_BG_REG1_bg_ate_rcal_trim_MASK(rev)  0xfc00
#define RF_20695_BG_REG1_bg_bias_lpf_r_SHIFT(rev)    6
#define RF_20695_BG_REG1_bg_bias_lpf_r_MASK(rev)     0x3c0

/* Register RF_20695_BG_REG2 */
#define RFP0_20695_BG_REG2(rev)                         (0x7e | JTAG_20695_PLL0)
#define RF_20695_BG_REG2_bg_pu_bgcore_SHIFT(rev)        13
#define RF_20695_BG_REG2_bg_pu_bgcore_MASK(rev)         0x2000
#define RF_20695_BG_REG2_bg_pu_V2I_SHIFT(rev)           12
#define RF_20695_BG_REG2_bg_pu_V2I_MASK(rev)            0x1000
#define RF_20695_BG_REG2_bg_a_count_trim_SHIFT(rev)     6
#define RF_20695_BG_REG2_bg_a_count_trim_MASK(rev)      0xfc0
#define RF_20695_BG_REG2_bg_b_count_trim_SHIFT(rev)     0
#define RF_20695_BG_REG2_bg_b_count_trim_MASK(rev)      0x3f
#define RF_20695_BG_REG2_bg_ate_rcal_trim_en_SHIFT(rev) 15
#define RF_20695_BG_REG2_bg_ate_rcal_trim_en_MASK(rev)  0x8000
#define RF_20695_BG_REG2_bg_pulse_SHIFT(rev)            14
#define RF_20695_BG_REG2_bg_pulse_MASK(rev)             0x4000

/* Register RF_20695_BG_REG3 */
#define RFP0_20695_BG_REG3(rev)                 (0x7f | JTAG_20695_PLL0)
#define RF_20695_BG_REG3_bg_rcal_pu_SHIFT(rev)  7
#define RF_20695_BG_REG3_bg_rcal_pu_MASK(rev)   0x80
#define RF_20695_BG_REG3_bg_ptat_adj_SHIFT(rev) 0
#define RF_20695_BG_REG3_bg_ptat_adj_MASK(rev)  0x7
#define RF_20695_BG_REG3_bg_ntat_adj_SHIFT(rev) 3
#define RF_20695_BG_REG3_bg_ntat_adj_MASK(rev)  0x78

/* Register RF_20695_BG_REG4 */
#define RFP0_20695_BG_REG4(rev)                     (0x80 | JTAG_20695_PLL0)
#define RF_20695_BG_REG4_bg_wlan_vbgtrim_SHIFT(rev) 6
#define RF_20695_BG_REG4_bg_wlan_vbgtrim_MASK(rev)  0xfc0
#define RF_20695_BG_REG4_bg_wlan_vptrim_SHIFT(rev)  0
#define RF_20695_BG_REG4_bg_wlan_vptrim_MASK(rev)   0x3f

/* Register RF_20695_BG_REG5 */
#define RFP0_20695_BG_REG5(rev)                    (0x81 | JTAG_20695_PLL0)
#define RF_20695_BG_REG5_bg_afe_vbgtrim_SHIFT(rev) 0
#define RF_20695_BG_REG5_bg_afe_vbgtrim_MASK(rev)  0x3f

/* Register RF_20695_BG_REG6 */
#define RFP0_20695_BG_REG6(rev)                            (0x82 | JTAG_20695_PLL0)
#define RF_20695_BG_REG6_bg_vbg_ctat_cal_trim_SHIFT(rev)   8
#define RF_20695_BG_REG6_bg_vbg_ctat_cal_trim_MASK(rev)    0xf00
#define RF_20695_BG_REG6_bg_vbg_ptat_trim_SHIFT(rev)       0
#define RF_20695_BG_REG6_bg_vbg_ptat_trim_MASK(rev)        0xf
#define RF_20695_BG_REG6_bg_vbg_ctat_uncal_trim_SHIFT(rev) 4
#define RF_20695_BG_REG6_bg_vbg_ctat_uncal_trim_MASK(rev)  0xf0

/* Register RF_20695_BG_REG7 */
#define RFP0_20695_BG_REG7(rev)                         (0x83 | JTAG_20695_PLL0)
#define RF_20695_BG_REG7_bg_Ictat_cal_trim_SHIFT(rev)   8
#define RF_20695_BG_REG7_bg_Ictat_cal_trim_MASK(rev)    0xf00
#define RF_20695_BG_REG7_bg_Ictat_uncal_trim_SHIFT(rev) 4
#define RF_20695_BG_REG7_bg_Ictat_uncal_trim_MASK(rev)  0xf0
#define RF_20695_BG_REG7_bg_Iptat_trim_SHIFT(rev)       0
#define RF_20695_BG_REG7_bg_Iptat_trim_MASK(rev)        0xf

/* Register RF_20695_BG_REG8 */
#define RFP0_20695_BG_REG8(rev)                  (0x84 | JTAG_20695_PLL0)
#define RF_20695_BG_REG8_bg_rcal_trim_SHIFT(rev) 0
#define RF_20695_BG_REG8_bg_rcal_trim_MASK(rev)  0x3f

/* Register RF_20695_BG_REG9 */
#define RFP0_20695_BG_REG9(rev)                            (0x85 | JTAG_20695_PLL0)
#define RF_20695_BG_REG9_bg_wlpmu_cal_mancodes_SHIFT(rev)  0
#define RF_20695_BG_REG9_bg_wlpmu_cal_mancodes_MASK(rev)   0x3f
#define RF_20695_BG_REG9_bg_wlpmu_cal_seldiv_SHIFT(rev)    6
#define RF_20695_BG_REG9_bg_wlpmu_cal_seldiv_MASK(rev)     0x1c0
#define RF_20695_BG_REG9_bg_wlpmu_vrefadj_cbuck_SHIFT(rev) 9
#define RF_20695_BG_REG9_bg_wlpmu_vrefadj_cbuck_MASK(rev)  0xe00

/* Register RF_20695_BG_REG10 */
#define RFP0_20695_BG_REG10(rev)                           (0x86 | JTAG_20695_PLL0)
#define RF_20695_BG_REG10_bg_wlpmu_pu_bg_ref_SHIFT(rev)    2
#define RF_20695_BG_REG10_bg_wlpmu_pu_bg_ref_MASK(rev)     0x4
#define RF_20695_BG_REG10_bg_wlpmu_en_i_SHIFT(rev)         5
#define RF_20695_BG_REG10_bg_wlpmu_en_i_MASK(rev)          0x20
#define RF_20695_BG_REG10_bg_wlpmu_bypcal_SHIFT(rev)       6
#define RF_20695_BG_REG10_bg_wlpmu_bypcal_MASK(rev)        0x40
#define RF_20695_BG_REG10_bg_wlpmu_clk10M_en_SHIFT(rev)    1
#define RF_20695_BG_REG10_bg_wlpmu_clk10M_en_MASK(rev)     0x2
#define RF_20695_BG_REG10_bg_wlpmu_vref_sel_SHIFT(rev)     3
#define RF_20695_BG_REG10_bg_wlpmu_vref_sel_MASK(rev)      0x8
#define RF_20695_BG_REG10_bg_wlpmu_startcal_SHIFT(rev)     0
#define RF_20695_BG_REG10_bg_wlpmu_startcal_MASK(rev)      0x1
#define RF_20695_BG_REG10_bg_wlpmu_pu_cbuck_ref_SHIFT(rev) 4
#define RF_20695_BG_REG10_bg_wlpmu_pu_cbuck_ref_MASK(rev)  0x10

/* Register RF_20695_BG_REG11 */
#define RFP0_20695_BG_REG11(rev)                       (0x87 | JTAG_20695_PLL0)
#define RF_20695_BG_REG11_bg_wlpmu_calcode_SHIFT(rev)  0
#define RF_20695_BG_REG11_bg_wlpmu_calcode_MASK(rev)   0x3f
#define RF_20695_BG_REG11_bg_wlpmu_cal_done_SHIFT(rev) 6
#define RF_20695_BG_REG11_bg_wlpmu_cal_done_MASK(rev)  0x40

/* Register RF_20695_BG_REG12 */
#define RFP0_20695_BG_REG12(rev)                    (0x88 | JTAG_20695_PLL0)
#define RF_20695_BG_REG12_bgpmu_calcode_SHIFT(rev)  2
#define RF_20695_BG_REG12_bgpmu_calcode_MASK(rev)   0xfc
#define RF_20695_BG_REG12_bg_BT_only_SHIFT(rev)     0
#define RF_20695_BG_REG12_bg_BT_only_MASK(rev)      0x1
#define RF_20695_BG_REG12_ldo1p8_puok_en_SHIFT(rev) 1
#define RF_20695_BG_REG12_ldo1p8_puok_en_MASK(rev)  0x2

/* Register RF_20695_BG_OVR1 */
#define RFP0_20695_BG_OVR1(rev)                           (0x89 | JTAG_20695_PLL0)
#define RF_20695_BG_OVR1_ovr_bgpmucal_pu_SHIFT(rev)       4
#define RF_20695_BG_OVR1_ovr_bgpmucal_pu_MASK(rev)        0x10
#define RF_20695_BG_OVR1_ovr_bg_refadj_cbuck_SHIFT(rev)   0
#define RF_20695_BG_OVR1_ovr_bg_refadj_cbuck_MASK(rev)    0x1
#define RF_20695_BG_OVR1_ovr_bg_wlpmu_caldone_SHIFT(rev)  6
#define RF_20695_BG_OVR1_ovr_bg_wlpmu_caldone_MASK(rev)   0x40
#define RF_20695_BG_OVR1_ovr_pmu_bg_wlpmu_en_i_SHIFT(rev) 7
#define RF_20695_BG_OVR1_ovr_pmu_bg_wlpmu_en_i_MASK(rev)  0x80
#define RF_20695_BG_OVR1_ovr_bg_wlpmu_calcode_SHIFT(rev)  5
#define RF_20695_BG_OVR1_ovr_bg_wlpmu_calcode_MASK(rev)   0x20
#define RF_20695_BG_OVR1_ovr_bg_pu_SHIFT(rev)             3
#define RF_20695_BG_OVR1_ovr_bg_pu_MASK(rev)              0x8
#define RF_20695_BG_OVR1_ovr_bg_pu_pulse_SHIFT(rev)       9
#define RF_20695_BG_OVR1_ovr_bg_pu_pulse_MASK(rev)        0x200
#define RF_20695_BG_OVR1_ovr_otp_rcal_sel_SHIFT(rev)      1
#define RF_20695_BG_OVR1_ovr_otp_rcal_sel_MASK(rev)       0x2
#define RF_20695_BG_OVR1_ovr_bg_rcal_trim_SHIFT(rev)      2
#define RF_20695_BG_OVR1_ovr_bg_rcal_trim_MASK(rev)       0x4
#define RF_20695_BG_OVR1_ovr_bg_pu_V2I_SHIFT(rev)         8
#define RF_20695_BG_OVR1_ovr_bg_pu_V2I_MASK(rev)          0x100

/* Register RF_20695_RCCAL_CFG0 */
#define RFP0_20695_RCCAL_CFG0(rev)                   (0x8a | JTAG_20695_PLL0)
#define RF_20695_RCCAL_CFG0_lpo_pu_SHIFT(rev)        1
#define RF_20695_RCCAL_CFG0_lpo_pu_MASK(rev)         0x2
#define RF_20695_RCCAL_CFG0_rccal_mode_SHIFT(rev)    2
#define RF_20695_RCCAL_CFG0_rccal_mode_MASK(rev)     0x4
#define RF_20695_RCCAL_CFG0_rccal_gpio_en_SHIFT(rev) 3
#define RF_20695_RCCAL_CFG0_rccal_gpio_en_MASK(rev)  0x8
#define RF_20695_RCCAL_CFG0_rccal_pu_SHIFT(rev)      0
#define RF_20695_RCCAL_CFG0_rccal_pu_MASK(rev)       0x1
#define RF_20695_RCCAL_CFG0_rccal_sc_SHIFT(rev)      4
#define RF_20695_RCCAL_CFG0_rccal_sc_MASK(rev)       0x30
#define RF_20695_RCCAL_CFG0_rccal_sr_SHIFT(rev)      6
#define RF_20695_RCCAL_CFG0_rccal_sr_MASK(rev)       0x40

/* Register RF_20695_RCCAL_CFG1 */
#define RFP0_20695_RCCAL_CFG1(rev)                 (0x8b | JTAG_20695_PLL0)
#define RF_20695_RCCAL_CFG1_rccal_START_SHIFT(rev) 0
#define RF_20695_RCCAL_CFG1_rccal_START_MASK(rev)  0x1
#define RF_20695_RCCAL_CFG1_rccal_P1_SHIFT(rev)    6
#define RF_20695_RCCAL_CFG1_rccal_P1_MASK(rev)     0xc0
#define RF_20695_RCCAL_CFG1_rccal_Q1_SHIFT(rev)    4
#define RF_20695_RCCAL_CFG1_rccal_Q1_MASK(rev)     0x30
#define RF_20695_RCCAL_CFG1_rccal_R1_SHIFT(rev)    2
#define RF_20695_RCCAL_CFG1_rccal_R1_MASK(rev)     0xc
#define RF_20695_RCCAL_CFG1_rccal_X1_SHIFT(rev)    8
#define RF_20695_RCCAL_CFG1_rccal_X1_MASK(rev)     0xff00

/* Register RF_20695_RCCAL_CFG2 */
#define RFP0_20695_RCCAL_CFG2(rev)               (0x8c | JTAG_20695_PLL0)
#define RF_20695_RCCAL_CFG2_rccal_Trc_SHIFT(rev) 0
#define RF_20695_RCCAL_CFG2_rccal_Trc_MASK(rev)  0x1fff

/* Register RF_20695_RCCAL_CFG3 */
#define RFP0_20695_RCCAL_CFG3(rev)                (0x8d | JTAG_20695_PLL0)
#define RF_20695_RCCAL_CFG3_rccal_DONE_SHIFT(rev) 0
#define RF_20695_RCCAL_CFG3_rccal_DONE_MASK(rev)  0x1

/* Register RF_20695_RCCAL_CFG4 */
#define RFP0_20695_RCCAL_CFG4(rev)              (0x8e | JTAG_20695_PLL0)
#define RF_20695_RCCAL_CFG4_rccal_N0_SHIFT(rev) 0
#define RF_20695_RCCAL_CFG4_rccal_N0_MASK(rev)  0x1fff

/* Register RF_20695_RCCAL_CFG5 */
#define RFP0_20695_RCCAL_CFG5(rev)              (0x8f | JTAG_20695_PLL0)
#define RF_20695_RCCAL_CFG5_rccal_N1_SHIFT(rev) 0
#define RF_20695_RCCAL_CFG5_rccal_N1_MASK(rev)  0x1fff

/* Register RF_20695_RCCAL_CFG6 */
#define RFP0_20695_RCCAL_CFG6(rev)                      (0x90 | JTAG_20695_PLL0)
#define RF_20695_RCCAL_CFG6_rccal_raw_dacbuf_SHIFT(rev) 5
#define RF_20695_RCCAL_CFG6_rccal_raw_dacbuf_MASK(rev)  0x3e0
#define RF_20695_RCCAL_CFG6_rccal_raw_adc1p2_SHIFT(rev) 0
#define RF_20695_RCCAL_CFG6_rccal_raw_adc1p2_MASK(rev)  0x1f
#define RF_20695_RCCAL_CFG6_rccal_raw_lpfcap_SHIFT(rev) 10
#define RF_20695_RCCAL_CFG6_rccal_raw_lpfcap_MASK(rev)  0x7c00

/* Register RF_20695_PLL5G_CP1 */
#define RFP0_20695_PLL5G_CP1(rev)                          (0x91 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_CP1_rfpll_5g_cp_bias_rst_SHIFT(rev) 14
#define RF_20695_PLL5G_CP1_rfpll_5g_cp_bias_rst_MASK(rev)  0x4000
#define RF_20695_PLL5G_CP1_rfpll_5g_cp_pu_SHIFT(rev)       13
#define RF_20695_PLL5G_CP1_rfpll_5g_cp_pu_MASK(rev)        0x2000

/* Register RF_20695_PLL5G_CP4 */
#define RFP0_20695_PLL5G_CP4(rev)                           (0x92 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_CP4_rfpll_5g_cp_kpd_scale_SHIFT(rev) 0
#define RF_20695_PLL5G_CP4_rfpll_5g_cp_kpd_scale_MASK(rev)  0xff
#define RF_20695_PLL5G_CP4_rfpll_5g_cp_ioff_SHIFT(rev)      8
#define RF_20695_PLL5G_CP4_rfpll_5g_cp_ioff_MASK(rev)       0xff00

/* Register RF_20695_PLL5G_FRCT1 */
#define RFP0_20695_PLL5G_FRCT1(rev)                            (0x93 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_FRCT1_rfpll_5g_frct_lsb_sel_SHIFT(rev)  2
#define RF_20695_PLL5G_FRCT1_rfpll_5g_frct_lsb_sel_MASK(rev)   0x4
#define RF_20695_PLL5G_FRCT1_rfpll_5g_frct_mash_sel_SHIFT(rev) 1
#define RF_20695_PLL5G_FRCT1_rfpll_5g_frct_mash_sel_MASK(rev)  0x2
#define RF_20695_PLL5G_FRCT1_rfpll_5g_frct_stop_mod_SHIFT(rev) 0
#define RF_20695_PLL5G_FRCT1_rfpll_5g_frct_stop_mod_MASK(rev)  0x1
#define RF_20695_PLL5G_FRCT1_rfpll_5g_frct_dith_sel_SHIFT(rev) 3
#define RF_20695_PLL5G_FRCT1_rfpll_5g_frct_dith_sel_MASK(rev)  0x8

/* Register RF_20695_PLL5G_FRCT2 */
#define RFP0_20695_PLL5G_FRCT2(rev)                                  (0x94 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_FRCT2_rfpll_5g_frct_wild_base_high_SHIFT(rev) 0
#define RF_20695_PLL5G_FRCT2_rfpll_5g_frct_wild_base_high_MASK(rev)  0xffff

/* Register RF_20695_PLL5G_FRCT3 */
#define RFP0_20695_PLL5G_FRCT3(rev)                                 (0x95 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_FRCT3_rfpll_5g_frct_wild_base_low_SHIFT(rev) 0
#define RF_20695_PLL5G_FRCT3_rfpll_5g_frct_wild_base_low_MASK(rev)  0xffff

/* Register RF_20695_PLL5G_LF1 */
#define RFP0_20695_PLL5G_LF1(rev)                                (0x96 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_LF1_rfpll_5g_lf_cm_en_bgfilter_SHIFT(rev) 9
#define RF_20695_PLL5G_LF1_rfpll_5g_lf_cm_en_bgfilter_MASK(rev)  0x200
#define RF_20695_PLL5G_LF1_rfpll_5g_lf_bias_cm_SHIFT(rev)        7
#define RF_20695_PLL5G_LF1_rfpll_5g_lf_bias_cm_MASK(rev)         0x180
#define RF_20695_PLL5G_LF1_rfpll_5g_lf_extvcbin_SHIFT(rev)       0
#define RF_20695_PLL5G_LF1_rfpll_5g_lf_extvcbin_MASK(rev)        0xf
#define RF_20695_PLL5G_LF1_rfpll_5g_lf_en_vctrl_tp_SHIFT(rev)    4
#define RF_20695_PLL5G_LF1_rfpll_5g_lf_en_vctrl_tp_MASK(rev)     0x10

/* Register RF_20695_PLL5G_LF2 */
#define RFP0_20695_PLL5G_LF2(rev)                       (0x97 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_LF2_rfpll_5g_lf_lf_c1_SHIFT(rev) 5
#define RF_20695_PLL5G_LF2_rfpll_5g_lf_lf_c1_MASK(rev)  0x3e0
#define RF_20695_PLL5G_LF2_rfpll_5g_lf_lf_c2_SHIFT(rev) 0
#define RF_20695_PLL5G_LF2_rfpll_5g_lf_lf_c2_MASK(rev)  0x1f

/* Register RF_20695_PLL5G_LF3 */
#define RFP0_20695_PLL5G_LF3(rev)                       (0x98 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_LF3_rfpll_5g_lf_lf_c3_SHIFT(rev) 5
#define RF_20695_PLL5G_LF3_rfpll_5g_lf_lf_c3_MASK(rev)  0x3e0
#define RF_20695_PLL5G_LF3_rfpll_5g_lf_lf_c4_SHIFT(rev) 0
#define RF_20695_PLL5G_LF3_rfpll_5g_lf_lf_c4_MASK(rev)  0x1f

/* Register RF_20695_PLL5G_LF4 */
#define RFP0_20695_PLL5G_LF4(rev)                       (0x99 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_LF4_rfpll_5g_lf_lf_r2_SHIFT(rev) 0
#define RF_20695_PLL5G_LF4_rfpll_5g_lf_lf_r2_MASK(rev)  0xff

/* Register RF_20695_PLL5G_LF5 */
#define RFP0_20695_PLL5G_LF5(rev)                       (0x9a | JTAG_20695_PLL0)
#define RF_20695_PLL5G_LF5_rfpll_5g_lf_lf_r3_SHIFT(rev) 0
#define RF_20695_PLL5G_LF5_rfpll_5g_lf_lf_r3_MASK(rev)  0xff

/* Register RF_20695_PLL5G_LF6 */
#define RFP0_20695_PLL5G_LF6(rev)                       (0x9b | JTAG_20695_PLL0)
#define RF_20695_PLL5G_LF6_rfpll_5g_lf_cm_pu_SHIFT(rev) 0
#define RF_20695_PLL5G_LF6_rfpll_5g_lf_cm_pu_MASK(rev)  0x1

/* Register RF_20695_PLL5G_LF7 */
#define RFP0_20695_PLL5G_LF7(rev)                          (0x9c | JTAG_20695_PLL0)
#define RF_20695_PLL5G_LF7_rfpll_5g_lf_lf_rf_cm_SHIFT(rev) 8
#define RF_20695_PLL5G_LF7_rfpll_5g_lf_lf_rf_cm_MASK(rev)  0xff00
#define RF_20695_PLL5G_LF7_rfpll_5g_lf_lf_rs_cm_SHIFT(rev) 0
#define RF_20695_PLL5G_LF7_rfpll_5g_lf_lf_rs_cm_MASK(rev)  0xff

/* Register RF_20695_PLL5G_MMD1 */
#define RFP0_20695_PLL5G_MMD1(rev)                                   (0x9d | JTAG_20695_PLL0)
#define RF_20695_PLL5G_MMD1_rfpll_5g_mmd_sel_sglead_SHIFT(rev)       0
#define RF_20695_PLL5G_MMD1_rfpll_5g_mmd_sel_sglead_MASK(rev)        0x1
#define RF_20695_PLL5G_MMD1_rfpll_5g_mmd_phasealign_delay_SHIFT(rev) 2
#define RF_20695_PLL5G_MMD1_rfpll_5g_mmd_phasealign_delay_MASK(rev)  0xc
#define RF_20695_PLL5G_MMD1_rfpll_5g_mmd_sel_sglag_SHIFT(rev)        1
#define RF_20695_PLL5G_MMD1_rfpll_5g_mmd_sel_sglag_MASK(rev)         0x2
#define RF_20695_PLL5G_MMD1_rfpll_5g_mmd_en_phasealign_SHIFT(rev)    4
#define RF_20695_PLL5G_MMD1_rfpll_5g_mmd_en_phasealign_MASK(rev)     0x10

/* Register RF_20695_PLL5G_MONITOR1 */
#define RFP0_20695_PLL5G_MONITOR1(rev)                               (0x9e | JTAG_20695_PLL0)
#define RF_20695_PLL5G_MONITOR1_rfpll_5g_monitor_vth_low_SHIFT(rev)  0
#define RF_20695_PLL5G_MONITOR1_rfpll_5g_monitor_vth_low_MASK(rev)   0xf
#define RF_20695_PLL5G_MONITOR1_rfpll_5g_monitor_vth_high_SHIFT(rev) 4
#define RF_20695_PLL5G_MONITOR1_rfpll_5g_monitor_vth_high_MASK(rev)  0xf0

/* Register RF_20695_PLL5G_CFG1 */
#define RFP0_20695_PLL5G_CFG1(rev)                           (0x9f | JTAG_20695_PLL0)
#define RF_20695_PLL5G_CFG1_rfpll_5g_pfd_pu_SHIFT(rev)       14
#define RF_20695_PLL5G_CFG1_rfpll_5g_pfd_pu_MASK(rev)        0x4000
#define RF_20695_PLL5G_CFG1_rfpll_5g_pfd_delay_SHIFT(rev)    4
#define RF_20695_PLL5G_CFG1_rfpll_5g_pfd_delay_MASK(rev)     0x70
#define RF_20695_PLL5G_CFG1_rfpll_5g_monitor_pu_SHIFT(rev)   10
#define RF_20695_PLL5G_CFG1_rfpll_5g_monitor_pu_MASK(rev)    0x400
#define RF_20695_PLL5G_CFG1_rfpll_5g_synth_pu_SHIFT(rev)     9
#define RF_20695_PLL5G_CFG1_rfpll_5g_synth_pu_MASK(rev)      0x200
#define RF_20695_PLL5G_CFG1_rfpll_5g_vco_pu_SHIFT(rev)       8
#define RF_20695_PLL5G_CFG1_rfpll_5g_vco_pu_MASK(rev)        0x100
#define RF_20695_PLL5G_CFG1_rfpll_5g_pfd_cal_rstb_SHIFT(rev) 7
#define RF_20695_PLL5G_CFG1_rfpll_5g_pfd_cal_rstb_MASK(rev)  0x80
#define RF_20695_PLL5G_CFG1_rfpll_5g_mmd_pu_SHIFT(rev)       13
#define RF_20695_PLL5G_CFG1_rfpll_5g_mmd_pu_MASK(rev)        0x2000

/* Register RF_20695_PLL5G_CFG2 */
#define RFP0_20695_PLL5G_CFG2(rev)                       (0xa0 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_CFG2_rfpll_5g_pfd_open_SHIFT(rev) 1
#define RF_20695_PLL5G_CFG2_rfpll_5g_pfd_open_MASK(rev)  0x2
#define RF_20695_PLL5G_CFG2_rfpll_5g_rst_n_SHIFT(rev)    0
#define RF_20695_PLL5G_CFG2_rfpll_5g_rst_n_MASK(rev)     0x1

/* Register RF_20695_PLL5G_CFG3 */
#define RFP0_20695_PLL5G_CFG3(rev)                     (0xa1 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_CFG3_rfpll_5g_spare1_SHIFT(rev) 0
#define RF_20695_PLL5G_CFG3_rfpll_5g_spare1_MASK(rev)  0xffff

/* Register RF_20695_PLL5G_CP6 */
#define RFP0_20695_PLL5G_CP6(rev)                              (0xa2 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_CP6_rfpll_5g_cp_ctrl_ibiascp_SHIFT(rev) 0
#define RF_20695_PLL5G_CP6_rfpll_5g_cp_ctrl_ibiascp_MASK(rev)  0x1f
#define RF_20695_PLL5G_CP6_rfpll_5g_cp_ctrl_ioffset_SHIFT(rev) 9
#define RF_20695_PLL5G_CP6_rfpll_5g_cp_ctrl_ioffset_MASK(rev)  0x3e00
#define RF_20695_PLL5G_CP6_rfpll_5g_cp_ctrl_icomp_SHIFT(rev)   5
#define RF_20695_PLL5G_CP6_rfpll_5g_cp_ctrl_icomp_MASK(rev)    0x1e0

/* Register RF_20695_PLL5G_CP7 */
#define RFP0_20695_PLL5G_CP7(rev)                             (0xa3 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_CP7_rfpll_5g_cp_ctrl_iopamp_SHIFT(rev) 0
#define RF_20695_PLL5G_CP7_rfpll_5g_cp_ctrl_iopamp_MASK(rev)  0xf
#define RF_20695_PLL5G_CP7_rfpll_5g_cp_pfd_reset_SHIFT(rev)   6
#define RF_20695_PLL5G_CP7_rfpll_5g_cp_pfd_reset_MASK(rev)    0x40
#define RF_20695_PLL5G_CP7_rfpll_5g_cp_ioff_scale2_SHIFT(rev) 4
#define RF_20695_PLL5G_CP7_rfpll_5g_cp_ioff_scale2_MASK(rev)  0x10
#define RF_20695_PLL5G_CP7_rfpll_5g_cp_kpd_scale2_SHIFT(rev)  5
#define RF_20695_PLL5G_CP7_rfpll_5g_cp_kpd_scale2_MASK(rev)   0x20
#define RF_20695_PLL5G_CP7_rfpll_5g_cp_rctrl_SHIFT(rev)       7
#define RF_20695_PLL5G_CP7_rfpll_5g_cp_rctrl_MASK(rev)        0x380

/* Register RF_20695_PLL5G_CFG6 */
#define RFP0_20695_PLL5G_CFG6(rev)                            (0xa4 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_CFG6_rfpll_5g_div_buff_str_SHIFT(rev)  1
#define RF_20695_PLL5G_CFG6_rfpll_5g_div_buff_str_MASK(rev)   0x1e
#define RF_20695_PLL5G_CFG6_rfpll_5g_div_pu_SHIFT(rev)        5
#define RF_20695_PLL5G_CFG6_rfpll_5g_div_pu_MASK(rev)         0x20
#define RF_20695_PLL5G_CFG6_rfpll_5g_frct_pu_SHIFT(rev)       6
#define RF_20695_PLL5G_CFG6_rfpll_5g_frct_pu_MASK(rev)        0x40
#define RF_20695_PLL5G_CFG6_rfpll_5g_div_2G_buf_pu_SHIFT(rev) 0
#define RF_20695_PLL5G_CFG6_rfpll_5g_div_2G_buf_pu_MASK(rev)  0x1

/* Register RF_20695_PLL5G_VCO2 */
#define RFP0_20695_PLL5G_VCO2(rev)                         (0xa5 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_VCO2_rfpll_5g_vco_cal_en_SHIFT(rev) 6
#define RF_20695_PLL5G_VCO2_rfpll_5g_vco_cal_en_MASK(rev)  0x40

/* Register RF_20695_PLL5G_CFGR1 */
#define RFP0_20695_PLL5G_CFGR1(rev)                                   (0xa6 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_CFGR1_rfpll_5g_monitor_need_refresh_SHIFT(rev) 2
#define RF_20695_PLL5G_CFGR1_rfpll_5g_monitor_need_refresh_MASK(rev)  0x4
#define RF_20695_PLL5G_CFGR1_rfpll_5g_monitor_vctrl_level_SHIFT(rev)  0
#define RF_20695_PLL5G_CFGR1_rfpll_5g_monitor_vctrl_level_MASK(rev)   0x3

/* Register RF_20695_PLL5G_PFD1 */
#define RFP0_20695_PLL5G_PFD1(rev)                                    (0xa7 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_PFD1_rfpll_5g_pfd_en_cp_down_SHIFT(rev)        0
#define RF_20695_PLL5G_PFD1_rfpll_5g_pfd_en_cp_down_MASK(rev)         0x1
#define RF_20695_PLL5G_PFD1_rfpll_5g_pfd_en_phasealign_SHIFT(rev)     2
#define RF_20695_PLL5G_PFD1_rfpll_5g_pfd_en_phasealign_MASK(rev)      0x4
#define RF_20695_PLL5G_PFD1_rfpll_5g_pfd_en_cp_down_always_SHIFT(rev) 1
#define RF_20695_PLL5G_PFD1_rfpll_5g_pfd_en_cp_down_always_MASK(rev)  0x2

/* Register RF_20695_PLL5G_PFDLDO1 */
#define RFP0_20695_PLL5G_PFDLDO1(rev)                                     (0xa8 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_PFDLDO1_rfpll_5g_pfd_ldo_oa_bias_SHIFT(rev)        4
#define RF_20695_PLL5G_PFDLDO1_rfpll_5g_pfd_ldo_oa_bias_MASK(rev)         0x30
#define RF_20695_PLL5G_PFDLDO1_rfpll_5g_pfd_ldo_vout_gpaio_en_SHIFT(rev)  11
#define RF_20695_PLL5G_PFDLDO1_rfpll_5g_pfd_ldo_vout_gpaio_en_MASK(rev)   0x800
#define RF_20695_PLL5G_PFDLDO1_rfpll_5g_pfd_ldo_pu_SHIFT(rev)             6
#define RF_20695_PLL5G_PFDLDO1_rfpll_5g_pfd_ldo_pu_MASK(rev)              0x40
#define RF_20695_PLL5G_PFDLDO1_rfpll_5g_pfd_ldo_lowquiescenten_SHIFT(rev) 3
#define RF_20695_PLL5G_PFDLDO1_rfpll_5g_pfd_ldo_lowquiescenten_MASK(rev)  0x8
#define RF_20695_PLL5G_PFDLDO1_rfpll_5g_pfd_ldo_vout_adj_SHIFT(rev)       7
#define RF_20695_PLL5G_PFDLDO1_rfpll_5g_pfd_ldo_vout_adj_MASK(rev)        0x780
#define RF_20695_PLL5G_PFDLDO1_rfpll_5g_pfd_ldo_bias_rst_SHIFT(rev)       2
#define RF_20695_PLL5G_PFDLDO1_rfpll_5g_pfd_ldo_bias_rst_MASK(rev)        0x4
#define RF_20695_PLL5G_PFDLDO1_rfpll_5g_pfd_ldo_Ccomp_SHIFT(rev)          0
#define RF_20695_PLL5G_PFDLDO1_rfpll_5g_pfd_ldo_Ccomp_MASK(rev)           0x3

/* Register RF_20695_PLL5G_RFVCO1 */
#define RFP0_20695_PLL5G_RFVCO1(rev)                              (0xa9 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_RFVCO1_rfpll_5g_rfvco_KVCO_CODE_SHIFT(rev) 0
#define RF_20695_PLL5G_RFVCO1_rfpll_5g_rfvco_KVCO_CODE_MASK(rev)  0xf
#define RF_20695_PLL5G_RFVCO1_rfpll_5g_rfvco_TEMP_CODE_SHIFT(rev) 12
#define RF_20695_PLL5G_RFVCO1_rfpll_5g_rfvco_TEMP_CODE_MASK(rev)  0xf000
#define RF_20695_PLL5G_RFVCO1_rfpll_5g_rfvco_Lt_n_SHIFT(rev)      4
#define RF_20695_PLL5G_RFVCO1_rfpll_5g_rfvco_Lt_n_MASK(rev)       0xf0
#define RF_20695_PLL5G_RFVCO1_rfpll_5g_rfvco_Lt_p_SHIFT(rev)      8
#define RF_20695_PLL5G_RFVCO1_rfpll_5g_rfvco_Lt_p_MASK(rev)       0xf00

/* Register RF_20695_PLL5G_RFVCO2 */
#define RFP0_20695_PLL5G_RFVCO2(rev)                                 (0xaa | JTAG_20695_PLL0)
#define RF_20695_PLL5G_RFVCO2_rfpll_5g_rfvco_VthM_ref_SHIFT(rev)     1
#define RF_20695_PLL5G_RFVCO2_rfpll_5g_rfvco_VthM_ref_MASK(rev)      0xfe
#define RF_20695_PLL5G_RFVCO2_rfpll_5g_rfvco_VthM_sel_SHIFT(rev)     8
#define RF_20695_PLL5G_RFVCO2_rfpll_5g_rfvco_VthM_sel_MASK(rev)      0x100
#define RF_20695_PLL5G_RFVCO2_rfpll_5g_rfvco_ldo_bias_rst_SHIFT(rev) 15
#define RF_20695_PLL5G_RFVCO2_rfpll_5g_rfvco_ldo_bias_rst_MASK(rev)  0x8000
#define RF_20695_PLL5G_RFVCO2_rfpll_5g_rfvco_VthM_size_SHIFT(rev)    9
#define RF_20695_PLL5G_RFVCO2_rfpll_5g_rfvco_VthM_size_MASK(rev)     0x600
#define RF_20695_PLL5G_RFVCO2_rfpll_5g_rfvco_bias_rst_SHIFT(rev)     11
#define RF_20695_PLL5G_RFVCO2_rfpll_5g_rfvco_bias_rst_MASK(rev)      0x800
#define RF_20695_PLL5G_RFVCO2_rfpll_5g_rfvco_VthM_pu_SHIFT(rev)      0
#define RF_20695_PLL5G_RFVCO2_rfpll_5g_rfvco_VthM_pu_MASK(rev)       0x1
#define RF_20695_PLL5G_RFVCO2_rfpll_5g_rfvco_cal_en_vtemp_SHIFT(rev) 12
#define RF_20695_PLL5G_RFVCO2_rfpll_5g_rfvco_cal_en_vtemp_MASK(rev)  0x1000
#define RF_20695_PLL5G_RFVCO2_rfpll_5g_rfvco_ldo_Ccomp_SHIFT(rev)    13
#define RF_20695_PLL5G_RFVCO2_rfpll_5g_rfvco_ldo_Ccomp_MASK(rev)     0x6000

/* Register RF_20695_PLL5G_RFVCOLDO1 */
#define RFP0_20695_PLL5G_RFVCOLDO1(rev)                                        (0xab | JTAG_20695_PLL0)
#define RF_20695_PLL5G_RFVCOLDO1_rfpll_5g_rfvco_ldo_oa_bias_SHIFT(rev)         2
#define RF_20695_PLL5G_RFVCOLDO1_rfpll_5g_rfvco_ldo_oa_bias_MASK(rev)          0xc
#define RF_20695_PLL5G_RFVCOLDO1_rfpll_5g_rfvco_ldo_lowquiescent_en_SHIFT(rev) 1
#define RF_20695_PLL5G_RFVCOLDO1_rfpll_5g_rfvco_ldo_lowquiescent_en_MASK(rev)  0x2
#define RF_20695_PLL5G_RFVCOLDO1_rfpll_5g_rfvco_ldo_ref_sel_SHIFT(rev)         10
#define RF_20695_PLL5G_RFVCOLDO1_rfpll_5g_rfvco_ldo_ref_sel_MASK(rev)          0xc00
#define RF_20695_PLL5G_RFVCOLDO1_rfpll_5g_rfvco_ldo_gpaio_en_SHIFT(rev)        0
#define RF_20695_PLL5G_RFVCOLDO1_rfpll_5g_rfvco_ldo_gpaio_en_MASK(rev)         0x1
#define RF_20695_PLL5G_RFVCOLDO1_rfpll_5g_rfvco_ldo_vout_adj_SHIFT(rev)        4
#define RF_20695_PLL5G_RFVCOLDO1_rfpll_5g_rfvco_ldo_vout_adj_MASK(rev)         0x3f0

/* Register RF_20695_PLL5G_RFVCO3 */
#define RFP0_20695_PLL5G_RFVCO3(rev)                                (0xac | JTAG_20695_PLL0)
#define RF_20695_PLL5G_RFVCO3_rfpll_5g_rfvco_vswcap_code_SHIFT(rev) 6
#define RF_20695_PLL5G_RFVCO3_rfpll_5g_rfvco_vswcap_code_MASK(rev)  0x3c0
#define RF_20695_PLL5G_RFVCO3_rfpll_5g_rfvco_vswcap_fltr_SHIFT(rev) 10
#define RF_20695_PLL5G_RFVCO3_rfpll_5g_rfvco_vswcap_fltr_MASK(rev)  0xc00
#define RF_20695_PLL5G_RFVCO3_rfpll_5g_rfvco_vtemp_code_SHIFT(rev)  12
#define RF_20695_PLL5G_RFVCO3_rfpll_5g_rfvco_vtemp_code_MASK(rev)   0xf000
#define RF_20695_PLL5G_RFVCO3_rfpll_5g_rfvco_vbias_code_SHIFT(rev)  0
#define RF_20695_PLL5G_RFVCO3_rfpll_5g_rfvco_vbias_code_MASK(rev)   0xf
#define RF_20695_PLL5G_RFVCO3_rfpll_5g_rfvco_vbias_fltr_SHIFT(rev)  4
#define RF_20695_PLL5G_RFVCO3_rfpll_5g_rfvco_vbias_fltr_MASK(rev)   0x30

/* Register RF_20695_PLL5G_RFVCO4 */
#define RFP0_20695_PLL5G_RFVCO4(rev)                               (0xad | JTAG_20695_PLL0)
#define RF_20695_PLL5G_RFVCO4_rfpll_5g_rfvco_vtemp_dc_SHIFT(rev)   0
#define RF_20695_PLL5G_RFVCO4_rfpll_5g_rfvco_vtemp_dc_MASK(rev)    0xf
#define RF_20695_PLL5G_RFVCO4_rfpll_5g_rfvco_vtemp_fltr_SHIFT(rev) 4
#define RF_20695_PLL5G_RFVCO4_rfpll_5g_rfvco_vtemp_fltr_MASK(rev)  0x30

/* Register RF_20695_PLL5G_RFVCO5 */
#define RFP0_20695_PLL5G_RFVCO5(rev)                                 (0xae | JTAG_20695_PLL0)
#define RF_20695_PLL5G_RFVCO5_rfpll_5g_rfvco_VthM_oa_bias_SHIFT(rev) 0
#define RF_20695_PLL5G_RFVCO5_rfpll_5g_rfvco_VthM_oa_bias_MASK(rev)  0xf
#define RF_20695_PLL5G_RFVCO5_rfpll_5g_rfvco_VthM_oa_Rfp_SHIFT(rev)  12
#define RF_20695_PLL5G_RFVCO5_rfpll_5g_rfvco_VthM_oa_Rfp_MASK(rev)   0xf000
#define RF_20695_PLL5G_RFVCO5_rfpll_5g_rfvco_VthM_oa_Rn_SHIFT(rev)   8
#define RF_20695_PLL5G_RFVCO5_rfpll_5g_rfvco_VthM_oa_Rn_MASK(rev)    0xf00
#define RF_20695_PLL5G_RFVCO5_rfpll_5g_rfvco_VthM_oa_Rp_SHIFT(rev)   4
#define RF_20695_PLL5G_RFVCO5_rfpll_5g_rfvco_VthM_oa_Rp_MASK(rev)    0xf0

/* Register RF_20695_PLL5G_RFVCO6 */
#define RFP0_20695_PLL5G_RFVCO6(rev)                                (0xaf | JTAG_20695_PLL0)
#define RF_20695_PLL5G_RFVCO6_rfpll_5g_rfvco_VthM_oa_Rfn_SHIFT(rev) 0
#define RF_20695_PLL5G_RFVCO6_rfpll_5g_rfvco_VthM_oa_Rfn_MASK(rev)  0xf
#define RF_20695_PLL5G_RFVCO6_rfpll_5g_rfvco_VthM_spare_SHIFT(rev)  4
#define RF_20695_PLL5G_RFVCO6_rfpll_5g_rfvco_VthM_spare_MASK(rev)   0xff0

/* Register RF_20695_PLL5G_OVR1 */
#define RFP0_20695_PLL5G_OVR1(rev)                                    (0xb0 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_vco_pu_SHIFT(rev)            2
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_vco_pu_MASK(rev)             0x4
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_vco_ldo_bias_rst_SHIFT(rev)  7
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_vco_ldo_bias_rst_MASK(rev)   0x80
#define RF_20695_PLL5G_OVR1_ovr_spare_SHIFT(rev)                      4
#define RF_20695_PLL5G_OVR1_ovr_spare_MASK(rev)                       0x10
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_mmd_pu_SHIFT(rev)            5
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_mmd_pu_MASK(rev)             0x20
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_synth_pu_SHIFT(rev)          1
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_synth_pu_MASK(rev)           0x2
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_vco_buf_pu_SHIFT(rev)        0
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_vco_buf_pu_MASK(rev)         0x1
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_div_pu_SHIFT(rev)            13
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_div_pu_MASK(rev)             0x2000
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_pfd_ldo_pu_SHIFT(rev)        8
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_pfd_ldo_pu_MASK(rev)         0x100
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_pfd_cal_rstb_SHIFT(rev)      12
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_pfd_cal_rstb_MASK(rev)       0x1000
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_pfd_ldo_bias_rst_SHIFT(rev)  6
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_pfd_ldo_bias_rst_MASK(rev)   0x40
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_rfvco_VthM_pu_SHIFT(rev)     14
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_rfvco_VthM_pu_MASK(rev)      0x4000
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_lf_en_cm_bgfilter_SHIFT(rev) 11
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_lf_en_cm_bgfilter_MASK(rev)  0x800
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_rst_n_SHIFT(rev)             3
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_rst_n_MASK(rev)              0x8
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_vco_bias_rst_SHIFT(rev)      9
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_vco_bias_rst_MASK(rev)       0x200
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_cp_bias_reset_SHIFT(rev)     10
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_cp_bias_reset_MASK(rev)      0x400
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_div_2G_buf_pu_SHIFT(rev)     15
#define RF_20695_PLL5G_OVR1_ovr_rfpll_5g_div_2G_buf_pu_MASK(rev)      0x8000

/* Register RF_20695_PLL5G_STATUS2 */
#define RFP0_20695_PLL5G_STATUS2(rev)                              (0xb1 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_STATUS2_rfpll_5g_vcocal_calCapRB_SHIFT(rev) 0
#define RF_20695_PLL5G_STATUS2_rfpll_5g_vcocal_calCapRB_MASK(rev)  0x3fff

/* Register RF_20695_PLL5G_STATUS1 */
#define RFP0_20695_PLL5G_STATUS1(rev)                              (0xb2 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_STATUS1_rfpll_5g_vcocal_done_cal_SHIFT(rev) 0
#define RF_20695_PLL5G_STATUS1_rfpll_5g_vcocal_done_cal_MASK(rev)  0x1

/* Register RF_20695_PLL5G_VCOCAL1 */
#define RFP0_20695_PLL5G_VCOCAL1(rev)                                        (0xb3 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_VCOCAL1_rfpll_5g_vcocal_FastSwitch_SHIFT(rev)         8
#define RF_20695_PLL5G_VCOCAL1_rfpll_5g_vcocal_FastSwitch_MASK(rev)          0x300
#define RF_20695_PLL5G_VCOCAL1_rfpll_5g_vcocal_FourthMesEn_SHIFT(rev)        6
#define RF_20695_PLL5G_VCOCAL1_rfpll_5g_vcocal_FourthMesEn_MASK(rev)         0x40
#define RF_20695_PLL5G_VCOCAL1_rfpll_5g_vcocal_enableCal_SHIFT(rev)          0
#define RF_20695_PLL5G_VCOCAL1_rfpll_5g_vcocal_enableCal_MASK(rev)           0x1
#define RF_20695_PLL5G_VCOCAL1_rfpll_5g_vcocal_RoundLSB_SHIFT(rev)           12
#define RF_20695_PLL5G_VCOCAL1_rfpll_5g_vcocal_RoundLSB_MASK(rev)            0x3000
#define RF_20695_PLL5G_VCOCAL1_rfpll_5g_vcocal_testVcoCnt_SHIFT(rev)         5
#define RF_20695_PLL5G_VCOCAL1_rfpll_5g_vcocal_testVcoCnt_MASK(rev)          0x20
#define RF_20695_PLL5G_VCOCAL1_rfpll_5g_vcocal_force_vctrl_ovrVal_SHIFT(rev) 1
#define RF_20695_PLL5G_VCOCAL1_rfpll_5g_vcocal_force_vctrl_ovrVal_MASK(rev)  0x2
#define RF_20695_PLL5G_VCOCAL1_rfpll_5g_vcocal_FixMSB_SHIFT(rev)             10
#define RF_20695_PLL5G_VCOCAL1_rfpll_5g_vcocal_FixMSB_MASK(rev)              0xc00
#define RF_20695_PLL5G_VCOCAL1_rfpll_5g_vcocal_force_vctrl_ovr_SHIFT(rev)    2
#define RF_20695_PLL5G_VCOCAL1_rfpll_5g_vcocal_force_vctrl_ovr_MASK(rev)     0x4
#define RF_20695_PLL5G_VCOCAL1_rfpll_5g_vcocal_fast_settle_ovr_SHIFT(rev)    4
#define RF_20695_PLL5G_VCOCAL1_rfpll_5g_vcocal_fast_settle_ovr_MASK(rev)     0x10
#define RF_20695_PLL5G_VCOCAL1_rfpll_5g_vcocal_UpdateSel_SHIFT(rev)          14
#define RF_20695_PLL5G_VCOCAL1_rfpll_5g_vcocal_UpdateSel_MASK(rev)           0xc000
#define RF_20695_PLL5G_VCOCAL1_rfpll_5g_vcocal_fast_settle_ovrVal_SHIFT(rev) 3
#define RF_20695_PLL5G_VCOCAL1_rfpll_5g_vcocal_fast_settle_ovrVal_MASK(rev)  0x8
#define RF_20695_PLL5G_VCOCAL1_rfpll_5g_vcocal_rst_n_SHIFT(rev)              7
#define RF_20695_PLL5G_VCOCAL1_rfpll_5g_vcocal_rst_n_MASK(rev)               0x80

/* Register RF_20695_PLL5G_VCOCAL2 */
#define RFP0_20695_PLL5G_VCOCAL2(rev)                                       (0xb4 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_VCOCAL2_rfpll_5g_vcocal_force_caps_ovr_SHIFT(rev)    12
#define RF_20695_PLL5G_VCOCAL2_rfpll_5g_vcocal_force_caps_ovr_MASK(rev)     0x1000
#define RF_20695_PLL5G_VCOCAL2_rfpll_5g_vcocal_force_caps_ovrVal_SHIFT(rev) 0
#define RF_20695_PLL5G_VCOCAL2_rfpll_5g_vcocal_force_caps_ovrVal_MASK(rev)  0xfff

/* Register RF_20695_PLL5G_VCOCAL3 */
#define RFP0_20695_PLL5G_VCOCAL3(rev)                                    (0xb5 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_VCOCAL3_rfpll_5g_vcocal_DelayStartCold_SHIFT(rev) 0
#define RF_20695_PLL5G_VCOCAL3_rfpll_5g_vcocal_DelayStartCold_MASK(rev)  0x7ff

/* Register RF_20695_PLL5G_VCOCAL4 */
#define RFP0_20695_PLL5G_VCOCAL4(rev)                                    (0xb6 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_VCOCAL4_rfpll_5g_vcocal_DelayStartWarm_SHIFT(rev) 0
#define RF_20695_PLL5G_VCOCAL4_rfpll_5g_vcocal_DelayStartWarm_MASK(rev)  0x7ff

/* Register RF_20695_PLL5G_VCOCAL5 */
#define RFP0_20695_PLL5G_VCOCAL5(rev)                             (0xb7 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_VCOCAL5_rfpll_5g_vcocal_pll_val_SHIFT(rev) 0
#define RF_20695_PLL5G_VCOCAL5_rfpll_5g_vcocal_pll_val_MASK(rev)  0x1fff

/* Register RF_20695_PLL5G_VCOCAL6 */
#define RFP0_20695_PLL5G_VCOCAL6(rev)                                     (0xb8 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_VCOCAL6_rfpll_5g_vcocal_TargetCountBase_SHIFT(rev) 0
#define RF_20695_PLL5G_VCOCAL6_rfpll_5g_vcocal_TargetCountBase_MASK(rev)  0x3fff

/* Register RF_20695_PLL5G_VCOCAL7 */
#define RFP0_20695_PLL5G_VCOCAL7(rev)                                  (0xb9 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_VCOCAL7_rfpll_5g_vcocal_CalCapRBMode_SHIFT(rev) 12
#define RF_20695_PLL5G_VCOCAL7_rfpll_5g_vcocal_CalCapRBMode_MASK(rev)  0x7000
#define RF_20695_PLL5G_VCOCAL7_rfpll_5g_vcocal_XtalCount_SHIFT(rev)    0
#define RF_20695_PLL5G_VCOCAL7_rfpll_5g_vcocal_XtalCount_MASK(rev)     0x1ff

/* Register RF_20695_PLL5G_VCOCAL8 */
#define RFP0_20695_PLL5G_VCOCAL8(rev)                                 (0xba | JTAG_20695_PLL0)
#define RF_20695_PLL5G_VCOCAL8_rfpll_5g_vcocal_DeltaPllVal_SHIFT(rev) 0
#define RF_20695_PLL5G_VCOCAL8_rfpll_5g_vcocal_DeltaPllVal_MASK(rev)  0x3ff

/* Register RF_20695_PLL5G_VCOCAL9 */
#define RFP0_20695_PLL5G_VCOCAL9(rev)                                       (0xbb | JTAG_20695_PLL0)
#define RF_20695_PLL5G_VCOCAL9_rfpll_5g_vcocal_TargetCountCenter_SHIFT(rev) 0
#define RF_20695_PLL5G_VCOCAL9_rfpll_5g_vcocal_TargetCountCenter_MASK(rev)  0x3fff

/* Register RF_20695_PLL5G_VCOCAL10 */
#define RFP0_20695_PLL5G_VCOCAL10(rev)                                   (0xbc | JTAG_20695_PLL0)
#define RF_20695_PLL5G_VCOCAL10_rfpll_5g_vcocal_NormCountLeft_SHIFT(rev) 0
#define RF_20695_PLL5G_VCOCAL10_rfpll_5g_vcocal_NormCountLeft_MASK(rev)  0x3ff

/* Register RF_20695_PLL5G_VCOCAL11 */
#define RFP0_20695_PLL5G_VCOCAL11(rev)                                    (0xbd | JTAG_20695_PLL0)
#define RF_20695_PLL5G_VCOCAL11_rfpll_5g_vcocal_NormCountRight_SHIFT(rev) 0
#define RF_20695_PLL5G_VCOCAL11_rfpll_5g_vcocal_NormCountRight_MASK(rev)  0x3ff

/* Register RF_20695_PLL5G_VCOCAL12 */
#define RFP0_20695_PLL5G_VCOCAL12(rev)                              (0xbe | JTAG_20695_PLL0)
#define RF_20695_PLL5G_VCOCAL12_rfpll_5g_vcocal_InitCapA_SHIFT(rev) 0
#define RF_20695_PLL5G_VCOCAL12_rfpll_5g_vcocal_InitCapA_MASK(rev)  0xfff

/* Register RF_20695_PLL5G_VCOCAL13 */
#define RFP0_20695_PLL5G_VCOCAL13(rev)                              (0xbf | JTAG_20695_PLL0)
#define RF_20695_PLL5G_VCOCAL13_rfpll_5g_vcocal_InitCapB_SHIFT(rev) 0
#define RF_20695_PLL5G_VCOCAL13_rfpll_5g_vcocal_InitCapB_MASK(rev)  0xfff

/* Register RF_20695_PLL5G_VCOCAL14 */
#define RFP0_20695_PLL5G_VCOCAL14(rev)                                        (0xc0 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_VCOCAL14_rfpll_5g_vcocal_slopeOffsetUpdated_SHIFT(rev) 12
#define RF_20695_PLL5G_VCOCAL14_rfpll_5g_vcocal_slopeOffsetUpdated_MASK(rev)  0x1000
#define RF_20695_PLL5G_VCOCAL14_rfpll_5g_vcocal_slopeOut_SHIFT(rev)           0
#define RF_20695_PLL5G_VCOCAL14_rfpll_5g_vcocal_slopeOut_MASK(rev)            0x7ff

/* Register RF_20695_PLL5G_VCOCAL15 */
#define RFP0_20695_PLL5G_VCOCAL15(rev)                             (0xc1 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_VCOCAL15_rfpll_5g_vcocal_slopeIn_SHIFT(rev) 0
#define RF_20695_PLL5G_VCOCAL15_rfpll_5g_vcocal_slopeIn_MASK(rev)  0x7ff

/* Register RF_20695_PLL5G_VCOCAL16 */
#define RFP0_20695_PLL5G_VCOCAL16(rev)                               (0xc2 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_VCOCAL16_rfpll_5g_vcocal_offsetOut_SHIFT(rev) 0
#define RF_20695_PLL5G_VCOCAL16_rfpll_5g_vcocal_offsetOut_MASK(rev)  0x1fff

/* Register RF_20695_PLL5G_VCOCAL17 */
#define RFP0_20695_PLL5G_VCOCAL17(rev)                              (0xc3 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_VCOCAL17_rfpll_5g_vcocal_offsetIn_SHIFT(rev) 0
#define RF_20695_PLL5G_VCOCAL17_rfpll_5g_vcocal_offsetIn_MASK(rev)  0x1fff

/* Register RF_20695_PLL5G_VCOCAL18 */
#define RFP0_20695_PLL5G_VCOCAL18(rev)                              (0xc4 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_VCOCAL18_rfpll_5g_vcocal_DelayEnd_SHIFT(rev) 0
#define RF_20695_PLL5G_VCOCAL18_rfpll_5g_vcocal_DelayEnd_MASK(rev)  0x1ff

/* Register RF_20695_PLL5G_VCOCAL19 */
#define RFP0_20695_PLL5G_VCOCAL19(rev)                              (0xc5 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_VCOCAL19_rfpll_5g_vcocal_PauseCnt_SHIFT(rev) 0
#define RF_20695_PLL5G_VCOCAL19_rfpll_5g_vcocal_PauseCnt_MASK(rev)  0x1ff

/* Register RF_20695_PLL5G_VCOCAL20 */
#define RFP0_20695_PLL5G_VCOCAL20(rev)                                (0xc6 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_VCOCAL20_rfpll_5g_vcocal_SpareIn_SHIFT(rev)    8
#define RF_20695_PLL5G_VCOCAL20_rfpll_5g_vcocal_SpareIn_MASK(rev)     0xf00
#define RF_20695_PLL5G_VCOCAL20_rfpll_5g_vcocal_ErrorThres_SHIFT(rev) 0
#define RF_20695_PLL5G_VCOCAL20_rfpll_5g_vcocal_ErrorThres_MASK(rev)  0x3f

/* Register RF_20695_PLL5G_VCOCAL21 */
#define RFP0_20695_PLL5G_VCOCAL21(rev)                                        (0xc7 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_VCOCAL21_rfpll_5g_vcocal_force_caps2_ovr_SHIFT(rev)    12
#define RF_20695_PLL5G_VCOCAL21_rfpll_5g_vcocal_force_caps2_ovr_MASK(rev)     0x1000
#define RF_20695_PLL5G_VCOCAL21_rfpll_5g_vcocal_force_caps2_ovrVal_SHIFT(rev) 0
#define RF_20695_PLL5G_VCOCAL21_rfpll_5g_vcocal_force_caps2_ovrVal_MASK(rev)  0xfff

/* Register RF_20695_PLL5G_VCOCAL22 */
#define RFP0_20695_PLL5G_VCOCAL22(rev)                                       (0xc8 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_VCOCAL22_rfpll_5g_vcocal_force_aux1_ovrVal_SHIFT(rev) 0
#define RF_20695_PLL5G_VCOCAL22_rfpll_5g_vcocal_force_aux1_ovrVal_MASK(rev)  0xfff
#define RF_20695_PLL5G_VCOCAL22_rfpll_5g_vcocal_force_aux1_ovr_SHIFT(rev)    12
#define RF_20695_PLL5G_VCOCAL22_rfpll_5g_vcocal_force_aux1_ovr_MASK(rev)     0x1000

/* Register RF_20695_PLL5G_VCOCAL23 */
#define RFP0_20695_PLL5G_VCOCAL23(rev)                                       (0xc9 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_VCOCAL23_rfpll_5g_vcocal_force_aux2_ovr_SHIFT(rev)    12
#define RF_20695_PLL5G_VCOCAL23_rfpll_5g_vcocal_force_aux2_ovr_MASK(rev)     0x1000
#define RF_20695_PLL5G_VCOCAL23_rfpll_5g_vcocal_force_aux2_ovrVal_SHIFT(rev) 0
#define RF_20695_PLL5G_VCOCAL23_rfpll_5g_vcocal_force_aux2_ovrVal_MASK(rev)  0xfff

/* Register RF_20695_PLL5G_VCOCAL24 */
#define RFP0_20695_PLL5G_VCOCAL24(rev)                                    (0xca | JTAG_20695_PLL0)
#define RF_20695_PLL5G_VCOCAL24_rfpll_5g_vcocal_MidCodeSel_SHIFT(rev)     0
#define RF_20695_PLL5G_VCOCAL24_rfpll_5g_vcocal_MidCodeSel_MASK(rev)      0x3
#define RF_20695_PLL5G_VCOCAL24_rfpll_5g_vcocal_enableCoupling_SHIFT(rev) 8
#define RF_20695_PLL5G_VCOCAL24_rfpll_5g_vcocal_enableCoupling_MASK(rev)  0x100
#define RF_20695_PLL5G_VCOCAL24_rfpll_5g_vcocal_couplingMode_SHIFT(rev)   7
#define RF_20695_PLL5G_VCOCAL24_rfpll_5g_vcocal_couplingMode_MASK(rev)    0x80
#define RF_20695_PLL5G_VCOCAL24_rfpll_5g_vcocal_SecondMesEn_SHIFT(rev)    4
#define RF_20695_PLL5G_VCOCAL24_rfpll_5g_vcocal_SecondMesEn_MASK(rev)     0x30
#define RF_20695_PLL5G_VCOCAL24_rfpll_5g_vcocal_swapVco12_SHIFT(rev)      6
#define RF_20695_PLL5G_VCOCAL24_rfpll_5g_vcocal_swapVco12_MASK(rev)       0x40
#define RF_20695_PLL5G_VCOCAL24_rfpll_5g_vcocal_UpdateSelCoup_SHIFT(rev)  2
#define RF_20695_PLL5G_VCOCAL24_rfpll_5g_vcocal_UpdateSelCoup_MASK(rev)   0xc

/* Register RF_20695_PLL5G_VCOCAL25 */
#define RFP0_20695_PLL5G_VCOCAL25(rev)                                (0xcb | JTAG_20695_PLL0)
#define RF_20695_PLL5G_VCOCAL25_rfpll_5g_vcocal_couplingIn_SHIFT(rev) 0
#define RF_20695_PLL5G_VCOCAL25_rfpll_5g_vcocal_couplingIn_MASK(rev)  0xff

/* Register RF_20695_PLL5G_VCOCAL26 */
#define RFP0_20695_PLL5G_VCOCAL26(rev)                                 (0xcc | JTAG_20695_PLL0)
#define RF_20695_PLL5G_VCOCAL26_rfpll_5g_vcocal_CouplThres_SHIFT(rev)  0
#define RF_20695_PLL5G_VCOCAL26_rfpll_5g_vcocal_CouplThres_MASK(rev)   0x3f
#define RF_20695_PLL5G_VCOCAL26_rfpll_5g_vcocal_CouplThres2_SHIFT(rev) 6
#define RF_20695_PLL5G_VCOCAL26_rfpll_5g_vcocal_CouplThres2_MASK(rev)  0x7fc0

/* Register RF_20695_PLL5G_VCOCAL27 */
#define RFP0_20695_PLL5G_VCOCAL27(rev)                                     (0xcd | JTAG_20695_PLL0)
#define RF_20695_PLL5G_VCOCAL27_rfpll_5g_vcocal_couplingOut_SHIFT(rev)     0
#define RF_20695_PLL5G_VCOCAL27_rfpll_5g_vcocal_couplingOut_MASK(rev)      0xff
#define RF_20695_PLL5G_VCOCAL27_rfpll_5g_vcocal_couplingUpdated_SHIFT(rev) 8
#define RF_20695_PLL5G_VCOCAL27_rfpll_5g_vcocal_couplingUpdated_MASK(rev)  0x100

/* Register RF_20695_PLL5G_VCOCAL_OVR1 */
#define RFP0_20695_PLL5G_VCOCAL_OVR1(rev)                                    (0xce | JTAG_20695_PLL0)
#define RF_20695_PLL5G_VCOCAL_OVR1_ovr_rfpll_5g_vcocal_offsetIn_SHIFT(rev)   1
#define RF_20695_PLL5G_VCOCAL_OVR1_ovr_rfpll_5g_vcocal_offsetIn_MASK(rev)    0x2
#define RF_20695_PLL5G_VCOCAL_OVR1_ovr_rfpll_5g_vcocal_rst_n_SHIFT(rev)      2
#define RF_20695_PLL5G_VCOCAL_OVR1_ovr_rfpll_5g_vcocal_rst_n_MASK(rev)       0x4
#define RF_20695_PLL5G_VCOCAL_OVR1_ovr_rfpll_5g_vcocal_slopeIn_SHIFT(rev)    0
#define RF_20695_PLL5G_VCOCAL_OVR1_ovr_rfpll_5g_vcocal_slopeIn_MASK(rev)     0x1
#define RF_20695_PLL5G_VCOCAL_OVR1_ovr_rfpll_5g_vcocal_couplingIn_SHIFT(rev) 3
#define RF_20695_PLL5G_VCOCAL_OVR1_ovr_rfpll_5g_vcocal_couplingIn_MASK(rev)  0x8

/* Register RF_20695_PLL5G_XTAL_CNT1 */
#define RFP0_20695_PLL5G_XTAL_CNT1(rev)                      (0xcf | JTAG_20695_PLL0)
#define RF_20695_PLL5G_XTAL_CNT1_pll5g_XtalCnt_2g_SHIFT(rev) 0
#define RF_20695_PLL5G_XTAL_CNT1_pll5g_XtalCnt_2g_MASK(rev)  0x1ff

/* Register RF_20695_PLL5G_XTAL_CNT2 */
#define RFP0_20695_PLL5G_XTAL_CNT2(rev)                      (0xd0 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_XTAL_CNT2_pll5g_XtalCnt_5g_SHIFT(rev) 0
#define RF_20695_PLL5G_XTAL_CNT2_pll5g_XtalCnt_5g_MASK(rev)  0x1ff

/* Register RF_20695_PLL5G_DELTAPLL5GVAL1 */
#define RFP0_20695_PLL5G_DELTAPLL5GVAL1(rev)                          (0xd1 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_DELTAPLL5GVAL1_pll5g_DeltaPllVal_2g_SHIFT(rev) 0
#define RF_20695_PLL5G_DELTAPLL5GVAL1_pll5g_DeltaPllVal_2g_MASK(rev)  0x3ff

/* Register RF_20695_PLL5G_DELTAPLL5GVAL2 */
#define RFP0_20695_PLL5G_DELTAPLL5GVAL2(rev)                          (0xd2 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_DELTAPLL5GVAL2_pll5g_DeltaPllVal_5g_SHIFT(rev) 0
#define RF_20695_PLL5G_DELTAPLL5GVAL2_pll5g_DeltaPllVal_5g_MASK(rev)  0x3ff

/* Register RF_20695_PLL5G_TARGET_COUNT0 */
#define RFP0_20695_PLL5G_TARGET_COUNT0(rev)                              (0xd3 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_TARGET_COUNT0_pll5g_TargetCountCenter0_SHIFT(rev) 0
#define RF_20695_PLL5G_TARGET_COUNT0_pll5g_TargetCountCenter0_MASK(rev)  0x3fff

/* Register RF_20695_PLL5G_TARGET_COUNT1 */
#define RFP0_20695_PLL5G_TARGET_COUNT1(rev)                              (0xd4 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_TARGET_COUNT1_pll5g_TargetCountCenter1_SHIFT(rev) 0
#define RF_20695_PLL5G_TARGET_COUNT1_pll5g_TargetCountCenter1_MASK(rev)  0x3fff

/* Register RF_20695_PLL5G_TARGET_COUNT2 */
#define RFP0_20695_PLL5G_TARGET_COUNT2(rev)                              (0xd5 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_TARGET_COUNT2_pll5g_TargetCountCenter2_SHIFT(rev) 0
#define RF_20695_PLL5G_TARGET_COUNT2_pll5g_TargetCountCenter2_MASK(rev)  0x3fff

/* Register RF_20695_PLL5G_TARGET_COUNT3 */
#define RFP0_20695_PLL5G_TARGET_COUNT3(rev)                              (0xd6 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_TARGET_COUNT3_pll5g_TargetCountCenter3_SHIFT(rev) 0
#define RF_20695_PLL5G_TARGET_COUNT3_pll5g_TargetCountCenter3_MASK(rev)  0x3fff

/* Register RF_20695_PLL5G_NORM_COUNT_L0 */
#define RFP0_20695_PLL5G_NORM_COUNT_L0(rev)                          (0xd7 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_NORM_COUNT_L0_pll5g_NormCountLeft0_SHIFT(rev) 0
#define RF_20695_PLL5G_NORM_COUNT_L0_pll5g_NormCountLeft0_MASK(rev)  0x3ff

/* Register RF_20695_PLL5G_NORM_COUNT_L1 */
#define RFP0_20695_PLL5G_NORM_COUNT_L1(rev)                          (0xd8 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_NORM_COUNT_L1_pll5g_NormCountLeft1_SHIFT(rev) 0
#define RF_20695_PLL5G_NORM_COUNT_L1_pll5g_NormCountLeft1_MASK(rev)  0x3ff

/* Register RF_20695_PLL5G_NORM_COUNT_L2 */
#define RFP0_20695_PLL5G_NORM_COUNT_L2(rev)                          (0xd9 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_NORM_COUNT_L2_pll5g_NormCountLeft2_SHIFT(rev) 0
#define RF_20695_PLL5G_NORM_COUNT_L2_pll5g_NormCountLeft2_MASK(rev)  0x3ff

/* Register RF_20695_PLL5G_NORM_COUNT_L3 */
#define RFP0_20695_PLL5G_NORM_COUNT_L3(rev)                          (0xda | JTAG_20695_PLL0)
#define RF_20695_PLL5G_NORM_COUNT_L3_pll5g_NormCountLeft3_SHIFT(rev) 0
#define RF_20695_PLL5G_NORM_COUNT_L3_pll5g_NormCountLeft3_MASK(rev)  0x3ff

/* Register RF_20695_PLL5G_NORM_COUNT_R0 */
#define RFP0_20695_PLL5G_NORM_COUNT_R0(rev)                           (0xdb | JTAG_20695_PLL0)
#define RF_20695_PLL5G_NORM_COUNT_R0_pll5g_NormCountRight0_SHIFT(rev) 0
#define RF_20695_PLL5G_NORM_COUNT_R0_pll5g_NormCountRight0_MASK(rev)  0x3ff

/* Register RF_20695_PLL5G_NORM_COUNT_R1 */
#define RFP0_20695_PLL5G_NORM_COUNT_R1(rev)                           (0xdc | JTAG_20695_PLL0)
#define RF_20695_PLL5G_NORM_COUNT_R1_pll5g_NormCountRight1_SHIFT(rev) 0
#define RF_20695_PLL5G_NORM_COUNT_R1_pll5g_NormCountRight1_MASK(rev)  0x3ff

/* Register RF_20695_PLL5G_NORM_COUNT_R2 */
#define RFP0_20695_PLL5G_NORM_COUNT_R2(rev)                           (0xdd | JTAG_20695_PLL0)
#define RF_20695_PLL5G_NORM_COUNT_R2_pll5g_NormCountRight2_SHIFT(rev) 0
#define RF_20695_PLL5G_NORM_COUNT_R2_pll5g_NormCountRight2_MASK(rev)  0x3ff

/* Register RF_20695_PLL5G_NORM_COUNT_R3 */
#define RFP0_20695_PLL5G_NORM_COUNT_R3(rev)                           (0xde | JTAG_20695_PLL0)
#define RF_20695_PLL5G_NORM_COUNT_R3_pll5g_NormCountRight3_SHIFT(rev) 0
#define RF_20695_PLL5G_NORM_COUNT_R3_pll5g_NormCountRight3_MASK(rev)  0x3ff

/* Register RF_20695_PLL5G_INIT_CAPA0 */
#define RFP0_20695_PLL5G_INIT_CAPA0(rev)                     (0xdf | JTAG_20695_PLL0)
#define RF_20695_PLL5G_INIT_CAPA0_pll5g_InitCapA0_SHIFT(rev) 0
#define RF_20695_PLL5G_INIT_CAPA0_pll5g_InitCapA0_MASK(rev)  0xfff

/* Register RF_20695_PLL5G_INIT_CAPA1 */
#define RFP0_20695_PLL5G_INIT_CAPA1(rev)                     (0xe0 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_INIT_CAPA1_pll5g_InitCapA1_SHIFT(rev) 0
#define RF_20695_PLL5G_INIT_CAPA1_pll5g_InitCapA1_MASK(rev)  0xfff

/* Register RF_20695_PLL5G_INIT_CAPA2 */
#define RFP0_20695_PLL5G_INIT_CAPA2(rev)                     (0xe1 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_INIT_CAPA2_pll5g_InitCapA2_SHIFT(rev) 0
#define RF_20695_PLL5G_INIT_CAPA2_pll5g_InitCapA2_MASK(rev)  0xfff

/* Register RF_20695_PLL5G_INIT_CAPA3 */
#define RFP0_20695_PLL5G_INIT_CAPA3(rev)                     (0xe2 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_INIT_CAPA3_pll5g_InitCapA3_SHIFT(rev) 0
#define RF_20695_PLL5G_INIT_CAPA3_pll5g_InitCapA3_MASK(rev)  0xfff

/* Register RF_20695_PLL5G_INIT_CAPB0 */
#define RFP0_20695_PLL5G_INIT_CAPB0(rev)                     (0xe3 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_INIT_CAPB0_pll5g_InitCapB0_SHIFT(rev) 0
#define RF_20695_PLL5G_INIT_CAPB0_pll5g_InitCapB0_MASK(rev)  0xfff

/* Register RF_20695_PLL5G_INIT_CAPB1 */
#define RFP0_20695_PLL5G_INIT_CAPB1(rev)                     (0xe4 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_INIT_CAPB1_pll5g_InitCapB1_SHIFT(rev) 0
#define RF_20695_PLL5G_INIT_CAPB1_pll5g_InitCapB1_MASK(rev)  0xfff

/* Register RF_20695_PLL5G_INIT_CAPB2 */
#define RFP0_20695_PLL5G_INIT_CAPB2(rev)                     (0xe5 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_INIT_CAPB2_pll5g_InitCapB2_SHIFT(rev) 0
#define RF_20695_PLL5G_INIT_CAPB2_pll5g_InitCapB2_MASK(rev)  0xfff

/* Register RF_20695_PLL5G_INIT_CAPB3 */
#define RFP0_20695_PLL5G_INIT_CAPB3(rev)                     (0xe6 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_INIT_CAPB3_pll5g_InitCapB3_SHIFT(rev) 0
#define RF_20695_PLL5G_INIT_CAPB3_pll5g_InitCapB3_MASK(rev)  0xfff

/* Register RF_20695_PLL5G_ERRTHRES0 */
#define RFP0_20695_PLL5G_ERRTHRES0(rev)                       (0xe7 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_ERRTHRES0_pll5g_ErrorThres0_SHIFT(rev) 0
#define RF_20695_PLL5G_ERRTHRES0_pll5g_ErrorThres0_MASK(rev)  0x3f

/* Register RF_20695_PLL5G_ERRTHRES1 */
#define RFP0_20695_PLL5G_ERRTHRES1(rev)                       (0xe8 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_ERRTHRES1_pll5g_ErrorThres1_SHIFT(rev) 0
#define RF_20695_PLL5G_ERRTHRES1_pll5g_ErrorThres1_MASK(rev)  0x3f

/* Register RF_20695_PLL5G_ERRTHRES2 */
#define RFP0_20695_PLL5G_ERRTHRES2(rev)                       (0xe9 | JTAG_20695_PLL0)
#define RF_20695_PLL5G_ERRTHRES2_pll5g_ErrorThres2_SHIFT(rev) 0
#define RF_20695_PLL5G_ERRTHRES2_pll5g_ErrorThres2_MASK(rev)  0x3f

/* Register RF_20695_PLL5G_ERRTHRES3 */
#define RFP0_20695_PLL5G_ERRTHRES3(rev)                       (0xea | JTAG_20695_PLL0)
#define RF_20695_PLL5G_ERRTHRES3_pll5g_ErrorThres3_SHIFT(rev) 0
#define RF_20695_PLL5G_ERRTHRES3_pll5g_ErrorThres3_MASK(rev)  0x3f

/* Register RF_20695_PLL5G_MUXSELECT_LINE */
#define RFP0_20695_PLL5G_MUXSELECT_LINE(rev)                            (0xeb | JTAG_20695_PLL0)
#define RF_20695_PLL5G_MUXSELECT_LINE_pll5g_sel_band_SHIFT(rev)         0
#define RF_20695_PLL5G_MUXSELECT_LINE_pll5g_sel_band_MASK(rev)          0x3
#define RF_20695_PLL5G_MUXSELECT_LINE_ovr_pll5g_mux_sel_band_SHIFT(rev) 3
#define RF_20695_PLL5G_MUXSELECT_LINE_ovr_pll5g_mux_sel_band_MASK(rev)  0x8
#define RF_20695_PLL5G_MUXSELECT_LINE_ovr_pll5g_mux_xt_del_SHIFT(rev)   2
#define RF_20695_PLL5G_MUXSELECT_LINE_ovr_pll5g_mux_xt_del_MASK(rev)    0x4

#endif /* WLC_RADIOREG_20695_H_ */
