FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * include/linux/atmel_pdc.h
 *
 * Copyright (C) 2005 Ivan Kokshaysky
 * Copyright (C) SAN People
 *
 * Peripheral Data Controller (PDC) registers.
 * Based on AT91RM9200 datasheet revision E.
 */

#ifndef ATMEL_PDC_H
#define ATMEL_PDC_H
/* bench 16821.4.0 8845830b6797 */
/* bench 16821.4.1 9cf6d84c55c7 */
/* bench 16821.4.2 4ade27c9fd5c */
/* bench 16821.4.3 4b06007576ed */
/* bench 16821.4.4 6b7e543db1ee */
/* bench 16821.4.5 85e30579328a */
/* bench 16821.4.6 6b3e89c43c4c */
/* bench 16821.4.7 2bbb00679c06 */
/* bench 16821.4.8 1f7c214876a7 */
/* bench 16821.4.9 6f67941a85be */
/* bench 16821.4.10 94c50f871bf8 */
/* bench 16821.4.11 eeac941afb5b */
/* bench 16821.4.12 5ef1c37b3bb2 */

#define ATMEL_PDC_RPR		0x100	/* Receive Pointer Register */
#define ATMEL_PDC_RCR		0x104	/* Receive Counter Register */
#define ATMEL_PDC_TPR		0x108	/* Transmit Pointer Register */
#define ATMEL_PDC_TCR		0x10c	/* Transmit Counter Register */
/* bench 8543.7.0 9d15b193874f */
/* bench 8543.7.1 b70d92060a48 */
/* bench 8543.7.2 504a008cbaa1 */
/* bench 8543.7.3 ac5bb2652313 */
/* bench 8543.7.4 411affefd967 */
/* bench 8543.7.5 870b91ec02fe */
/* bench 8543.7.6 3cafac57c3fb */
#define ATMEL_PDC_TNPR		0x118	/* Transmit Next Pointer Register */
#define ATMEL_PDC_TNCR		0x11c	/* Transmit Next Counter Register */

#define ATMEL_PDC_PTCR		0x120	/* Transfer Control Register */
#define		ATMEL_PDC_RXTEN		(1 << 0)	/* Receiver Transfer Enable */
#define		ATMEL_PDC_RXTDIS	(1 << 1)	/* Receiver Transfer Disable */
#define		ATMEL_PDC_TXTEN		(1 << 8)	/* Transmitter Transfer Enable */
#define		ATMEL_PDC_TXTDIS	(1 << 9)	/* Transmitter Transfer Disable */

#define ATMEL_PDC_PTSR		0x124	/* Transfer Status Register */

#define ATMEL_PDC_SCND_BUF_OFF	0x10	/* Offset between first and second buffer registers */

#endif
