
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118960                       # Number of seconds simulated
sim_ticks                                118959532146                       # Number of ticks simulated
final_tick                               1176818353459                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 128740                       # Simulator instruction rate (inst/s)
host_op_rate                                   165859                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3551056                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928884                       # Number of bytes of host memory used
host_seconds                                 33499.76                       # Real time elapsed on the host
sim_insts                                  4312765184                       # Number of instructions simulated
sim_ops                                    5556241360                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1370752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1383808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       579968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       872704                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4213888                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1805824                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1805824                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        10709                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10811                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4531                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6818                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 32921                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14108                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14108                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10760                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     11522843                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15064                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11632595                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15064                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      4875339                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        15064                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      7336142                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                35422870                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10760                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15064                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15064                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        15064                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              55952                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15180154                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15180154                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15180154                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10760                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     11522843                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15064                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11632595                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15064                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      4875339                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        15064                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      7336142                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               50603023                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142808563                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23176943                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19086760                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1935159                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9390483                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8671173                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437993                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87654                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104511247                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128059206                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23176943                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11109166                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27194724                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6268104                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4715473                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12107806                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574844                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140722489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.108498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.550050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113527765     80.67%     80.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784989      1.98%     82.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365322      1.68%     84.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380556      1.69%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2266311      1.61%     87.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125520      0.80%     88.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778301      0.55%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1979210      1.41%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13514515      9.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140722489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.162294                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.896719                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103347522                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6124203                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26846368                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109799                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4294588                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3730909                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6458                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154461760                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51130                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4294588                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103862345                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3654234                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1317466                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26430624                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1163224                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153013322                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1399                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        399777                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       621229                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        15263                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214081262                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713217022                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713217022                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45822037                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33566                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17544                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3793712                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15186404                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7899935                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       308988                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1684141                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149150971                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33566                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139221513                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       106209                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25193722                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57111043                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1522                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140722489                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.989334                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.585431                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83349524     59.23%     59.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23715357     16.85%     76.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11948101      8.49%     84.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7816653      5.55%     90.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6903194      4.91%     95.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2702996      1.92%     96.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3070621      2.18%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119831      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        96212      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140722489                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976243     74.76%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156785     12.01%     86.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172882     13.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114987034     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012906      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14361280     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844271      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139221513                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.974882                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305910                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009380                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420577634                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174378922                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135103564                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140527423                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201877                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2974275                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1248                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          674                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       158265                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          590                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4294588                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2986843                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       248892                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149184537                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1165668                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15186404                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7899935                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17544                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        198703                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13060                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          674                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1151133                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1086084                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2237217                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136843263                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14111746                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2378250                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21954490                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19293148                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842744                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.958229                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135110118                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135103564                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81535114                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221199503                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.946047                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368604                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26770266                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1960081                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136427901                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.897338                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.712967                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87331449     64.01%     64.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22505825     16.50%     80.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10806682      7.92%     88.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4811809      3.53%     91.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3765486      2.76%     94.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1541027      1.13%     95.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1563785      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1097193      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3004645      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136427901                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3004645                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282615438                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302679195                       # The number of ROB writes
system.switch_cpus0.timesIdled                  55443                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2086074                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.428086                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.428086                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.700238                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.700238                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618397112                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186430222                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145833463                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142808563                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21212711                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18591805                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1653626                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10532114                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10242365                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1475754                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51825                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    111900991                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117925670                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21212711                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11718119                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23983669                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5401577                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1762214                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12753720                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1042708                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141385156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.948409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.317513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117401487     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1204754      0.85%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2205848      1.56%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1853314      1.31%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3395572      2.40%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3677710      2.60%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          799994      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          628000      0.44%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10218477      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141385156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.148539                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.825760                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111051007                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2793454                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23783726                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23614                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3733354                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2274630                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4934                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133055827                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1314                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3733354                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       111493606                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1274797                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       742472                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23353321                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       787605                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132118771                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         83683                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       470118                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    175437471                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    599438284                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    599438284                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    141593664                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33843782                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18845                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9428                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2519082                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22018683                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4266013                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        79139                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       946915                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130577170                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18844                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122691920                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        98850                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21597613                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46402800                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141385156                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.867785                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.478457                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90325023     63.89%     63.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20788065     14.70%     78.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10436759      7.38%     85.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6854688      4.85%     90.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7143988      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3695712      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1652967      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       409673      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78281      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141385156                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         306684     60.08%     60.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     60.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     60.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     60.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     60.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     60.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     60.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     60.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     60.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     60.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     60.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     60.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     60.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     60.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     60.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     60.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     60.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     60.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     60.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     60.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     60.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     60.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     60.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     60.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     60.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     60.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     60.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     60.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        127177     24.91%     84.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76616     15.01%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     96833858     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1026657      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9417      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20586692     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4235296      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122691920                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.859136                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             510477                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004161                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    387378322                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152193942                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    119917438                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123202397                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       229551                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3975246                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          315                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       130311                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3733354                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         829203                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        48609                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130596014                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45698                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22018683                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4266013                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9428                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32358                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          195                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          315                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       799858                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       982587                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1782445                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    121372861                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20269008                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1319058                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24504118                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18698327                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4235110                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.849899                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             120025474                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            119917438                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69272843                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        164400722                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.839708                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421366                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95154809                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108073068                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22523814                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18832                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1658130                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137651802                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.785119                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.661024                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     97516774     70.84%     70.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15570626     11.31%     82.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11261101      8.18%     90.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2516204      1.83%     92.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2864890      2.08%     94.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1015245      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4251778      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       856297      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1798887      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137651802                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95154809                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108073068                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22179136                       # Number of memory references committed
system.switch_cpus1.commit.loads             18043434                       # Number of loads committed
system.switch_cpus1.commit.membars               9416                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16925993                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94335728                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1459218                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1798887                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           266449797                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          264927202                       # The number of ROB writes
system.switch_cpus1.timesIdled                  36888                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1423407                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95154809                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108073068                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95154809                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.500802                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.500802                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.666310                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.666310                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       561570951                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      157516173                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139616411                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18832                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142808563                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23990576                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19452976                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2049281                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9697096                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9223344                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2580300                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94880                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    104744215                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131193632                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23990576                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11803644                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28859312                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6670664                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2637480                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12235592                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1608204                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140836257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.140070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.544178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111976945     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2026703      1.44%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3713351      2.64%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3370825      2.39%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2148405      1.53%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1763091      1.25%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1019911      0.72%     89.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1067470      0.76%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13749556      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140836257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167991                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.918668                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       103684871                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4026963                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28486177                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        48024                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4590216                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4150250                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5038                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158704370                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        39766                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4590216                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       104525783                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1078200                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1762447                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27674259                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1205346                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156925299                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        226522                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       521764                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    221961206                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    730717939                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    730717939                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175717599                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46243602                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34604                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17302                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4338316                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14870487                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7386363                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        83750                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1652554                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153954427                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34604                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143088877                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       161237                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     26993565                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59152265                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    140836257                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.015995                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.561025                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     80910908     57.45%     57.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24654915     17.51%     74.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12970286      9.21%     84.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7495298      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8297995      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3080571      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2736654      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       524303      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       165327      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140836257                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         573054     68.87%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        117946     14.17%     83.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       141085     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120492434     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2024586      1.41%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17302      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13206420      9.23%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7348135      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143088877                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.001963                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             832085                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005815                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    428007333                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    180982810                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139940000                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143920962                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       276883                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3415387                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          214                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       129612                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4590216                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         701090                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       105941                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153989031                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        62992                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14870487                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7386363                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17302                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         91634                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          214                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1139764                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1146608                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2286372                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140724423                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12683500                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2364454                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20031283                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20025384                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7347783                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.985406                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140068894                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139940000                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81655461                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        229329504                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.979913                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356062                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102337568                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126007531                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     27981898                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34604                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2070200                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    136246041                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.924853                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694735                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84413037     61.96%     61.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24010802     17.62%     79.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11928522      8.76%     88.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4058054      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4995769      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1751055      1.29%     96.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1231770      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1019704      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2837328      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    136246041                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102337568                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126007531                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18711851                       # Number of memory references committed
system.switch_cpus2.commit.loads             11455100                       # Number of loads committed
system.switch_cpus2.commit.membars              17302                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18187824                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113523124                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2598897                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2837328                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           287398142                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          312569247                       # The number of ROB writes
system.switch_cpus2.timesIdled                  42971                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1972306                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102337568                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126007531                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102337568                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.395466                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.395466                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.716607                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.716607                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       633621838                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195878512                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147926681                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34604                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               142808563                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22223406                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18319480                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1984159                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9167599                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8530695                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2333039                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        87921                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108302803                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122054235                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22223406                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10863734                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25522591                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5866512                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3023551                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12565513                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1642524                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    140698146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.065240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.485202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       115175555     81.86%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1332281      0.95%     82.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1887201      1.34%     84.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2465546      1.75%     85.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2763393      1.96%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2055256      1.46%     89.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1184850      0.84%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1737453      1.23%     91.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12096611      8.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    140698146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.155617                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.854670                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107108589                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4616256                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25065985                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58348                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3848967                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3549988                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147289920                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1321                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3848967                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107851756                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1049685                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2237858                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24384059                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1325815                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146307986                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1014                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        266667                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       548459                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          853                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204034514                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    683537118                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    683537118                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    166773434                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37261080                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38757                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22477                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4003118                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13904385                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7226268                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119102                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1576608                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142188658                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38725                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133096453                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26607                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20406841                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48131312                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6165                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    140698146                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.945972                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.505721                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     84368674     59.96%     59.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22691811     16.13%     76.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12574012      8.94%     85.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8101551      5.76%     90.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7433680      5.28%     96.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2963896      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1802188      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       514035      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       248299      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    140698146                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64073     22.74%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         94089     33.40%     56.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123570     43.86%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111740656     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2029569      1.52%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16280      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12139641      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7170307      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133096453                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.931992                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             281732                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002117                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    407199391                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162634553                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130553179                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133378185                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       324855                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2899067                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          131                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          329                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       172210                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           92                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3848967                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         788841                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       107962                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142227383                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1354521                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13904385                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7226268                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22445                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         82349                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          329                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1167834                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1118322                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2286156                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131295638                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11974469                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1800815                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19143215                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18400615                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7168746                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.919382                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130553398                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130553179                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76474418                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        207720867                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.914183                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368160                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97670898                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120041680                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22194125                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32560                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2016727                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    136849179                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.877182                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.684001                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     88187779     64.44%     64.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23398770     17.10%     81.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9190126      6.72%     88.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4725617      3.45%     91.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4125805      3.01%     94.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1981768      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1716067      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       808631      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2714616      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    136849179                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97670898                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120041680                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18059376                       # Number of memory references committed
system.switch_cpus3.commit.loads             11005318                       # Number of loads committed
system.switch_cpus3.commit.membars              16280                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17216694                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108201369                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2449355                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2714616                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           276370368                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          288320622                       # The number of ROB writes
system.switch_cpus3.timesIdled                  45512                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2110417                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97670898                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120041680                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97670898                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.462140                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.462140                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.683929                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.683929                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       591625882                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181134007                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      137968496                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32560                       # number of misc regfile writes
system.l2.replacements                          32922                       # number of replacements
system.l2.tagsinuse                      65535.982277                       # Cycle average of tags in use
system.l2.total_refs                          1744138                       # Total number of references to valid blocks.
system.l2.sampled_refs                          98458                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.714538                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2950.571532                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.707039                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5482.622013                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.837010                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5405.478702                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.631480                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2256.457204                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.980249                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3352.491132                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          14169.838591                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          13240.415184                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           7972.485602                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          10654.466538                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.045022                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000148                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.083658                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000211                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.082481                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000208                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.034431                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.051155                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.216215                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.202033                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.121650                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.162574                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        86400                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        36306                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        35319                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        44337                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  202362                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            64928                       # number of Writeback hits
system.l2.Writeback_hits::total                 64928                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        86400                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        36306                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        35319                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        44337                       # number of demand (read+write) hits
system.l2.demand_hits::total                   202362                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        86400                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        36306                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        35319                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        44337                       # number of overall hits
system.l2.overall_hits::total                  202362                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        10709                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        10811                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4531                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         6814                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 32917                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10709                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        10811                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4531                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         6818                       # number of demand (read+write) misses
system.l2.demand_misses::total                  32921                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10709                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        10811                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4531                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         6818                       # number of overall misses
system.l2.overall_misses::total                 32921                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1789482                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2182335907                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2373878                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2155011641                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2482673                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    946529788                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2351695                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1365048853                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6657923917                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       777185                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        777185                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1789482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2182335907                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2373878                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2155011641                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2482673                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    946529788                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2351695                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1365826038                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6658701102                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1789482                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2182335907                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2373878                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2155011641                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2482673                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    946529788                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2351695                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1365826038                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6658701102                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97109                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        47117                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39850                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        51151                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              235279                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        64928                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             64928                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97109                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        47117                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39850                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        51155                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               235283                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97109                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        47117                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39850                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        51155                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              235283                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.110278                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.229450                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.113701                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.133213                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.139906                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.110278                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.229450                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.113701                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.133281                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.139921                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.110278                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.229450                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.113701                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.133281                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.139921                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 178948.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 203785.218695                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 169562.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 199335.088428                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 177333.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 208900.858089                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 167978.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 200330.034194                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 202263.994805                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 194296.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 194296.250000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 178948.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 203785.218695                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 169562.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 199335.088428                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 177333.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 208900.858089                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 167978.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 200326.494280                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 202263.026700                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 178948.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 203785.218695                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 169562.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 199335.088428                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 177333.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 208900.858089                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 167978.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 200326.494280                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 202263.026700                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14108                       # number of writebacks
system.l2.writebacks::total                     14108                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        10709                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        10811                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4531                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         6814                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            32917                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        10709                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        10811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4531                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         6818                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             32921                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        10709                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        10811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4531                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         6818                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            32921                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1207196                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1558697813                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1559250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1525049255                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1666183                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    682692328                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1534820                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    967896150                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4740302995                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       544073                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       544073                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1207196                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1558697813                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1559250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1525049255                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1666183                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    682692328                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1534820                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    968440223                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4740847068                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1207196                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1558697813                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1559250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1525049255                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1666183                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    682692328                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1534820                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    968440223                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4740847068                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.110278                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.229450                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.113701                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.133213                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.139906                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.110278                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.229450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.113701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.133281                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.139921                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.110278                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.229450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.113701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.133281                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.139921                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 120719.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145550.267345                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       111375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 141064.587457                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 119013.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 150671.447363                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       109630                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 142045.223070                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 144007.746605                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 136018.250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 136018.250000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 120719.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 145550.267345                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst       111375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 141064.587457                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 119013.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 150671.447363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst       109630                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 142041.687152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 144006.775857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 120719.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 145550.267345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst       111375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 141064.587457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 119013.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 150671.447363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst       109630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 142041.687152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 144006.775857                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.940843                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012115457                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840209.921818                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.940843                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015931                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881315                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12107796                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12107796                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12107796                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12107796                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12107796                       # number of overall hits
system.cpu0.icache.overall_hits::total       12107796                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1977482                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1977482                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1977482                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1977482                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1977482                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1977482                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12107806                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12107806                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12107806                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12107806                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12107806                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12107806                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 197748.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 197748.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 197748.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 197748.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 197748.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 197748.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1872682                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1872682                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1872682                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1872682                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1872682                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1872682                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 187268.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 187268.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 187268.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 187268.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 187268.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 187268.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97109                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191229500                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97365                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1964.047656                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.500508                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.499492                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916018                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083982                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10965067                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10965067                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709427                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709427                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17162                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17162                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18674494                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18674494                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18674494                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18674494                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       400370                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       400370                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           98                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           98                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       400468                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        400468                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       400468                       # number of overall misses
system.cpu0.dcache.overall_misses::total       400468                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  36799758339                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  36799758339                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7995620                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7995620                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  36807753959                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  36807753959                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  36807753959                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  36807753959                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11365437                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11365437                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19074962                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19074962                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19074962                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19074962                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035227                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035227                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020994                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020994                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020994                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020994                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 91914.375051                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 91914.375051                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 81587.959184                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81587.959184                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 91911.848035                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 91911.848035                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 91911.848035                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 91911.848035                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18848                       # number of writebacks
system.cpu0.dcache.writebacks::total            18848                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303261                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303261                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           98                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           98                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       303359                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       303359                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       303359                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       303359                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97109                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97109                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97109                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97109                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97109                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97109                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8058749061                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8058749061                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8058749061                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8058749061                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8058749061                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8058749061                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008544                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008544                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005091                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005091                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005091                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005091                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82986.634205                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82986.634205                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 82986.634205                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82986.634205                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 82986.634205                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82986.634205                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.978357                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924219694                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708354.332717                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.978357                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022401                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866952                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12753704                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12753704                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12753704                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12753704                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12753704                       # number of overall hits
system.cpu1.icache.overall_hits::total       12753704                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2846249                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2846249                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2846249                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2846249                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2846249                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2846249                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12753720                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12753720                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12753720                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12753720                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12753720                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12753720                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 177890.562500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 177890.562500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 177890.562500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 177890.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 177890.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 177890.562500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2510678                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2510678                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2510678                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2510678                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2510678                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2510678                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 179334.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 179334.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 179334.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 179334.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 179334.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 179334.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47117                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227451710                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47373                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4801.294197                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.355975                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.644025                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.825609                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.174391                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18346807                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18346807                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4116855                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4116855                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9428                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9428                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9416                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9416                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22463662                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22463662                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22463662                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22463662                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       170177                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       170177                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       170177                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        170177                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       170177                       # number of overall misses
system.cpu1.dcache.overall_misses::total       170177                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19205028197                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19205028197                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19205028197                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19205028197                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19205028197                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19205028197                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18516984                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18516984                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4116855                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4116855                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9428                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9428                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9416                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9416                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22633839                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22633839                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22633839                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22633839                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009190                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009190                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007519                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007519                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007519                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007519                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 112853.253947                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 112853.253947                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 112853.253947                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 112853.253947                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 112853.253947                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 112853.253947                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12086                       # number of writebacks
system.cpu1.dcache.writebacks::total            12086                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       123060                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       123060                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       123060                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       123060                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       123060                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       123060                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47117                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47117                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47117                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47117                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47117                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47117                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4626188036                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4626188036                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4626188036                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4626188036                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4626188036                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4626188036                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002082                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002082                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002082                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002082                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 98185.114417                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98185.114417                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 98185.114417                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98185.114417                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 98185.114417                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98185.114417                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996675                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015195449                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192646.758099                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996675                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12235575                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12235575                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12235575                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12235575                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12235575                       # number of overall hits
system.cpu2.icache.overall_hits::total       12235575                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3255263                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3255263                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3255263                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3255263                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3255263                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3255263                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12235592                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12235592                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12235592                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12235592                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12235592                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12235592                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 191486.058824                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 191486.058824                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 191486.058824                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 191486.058824                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 191486.058824                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 191486.058824                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2623073                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2623073                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2623073                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2623073                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2623073                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2623073                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 187362.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 187362.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 187362.357143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 187362.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 187362.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 187362.357143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39850                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               168897039                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40106                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4211.266120                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.868813                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.131187                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905738                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094262                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9539955                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9539955                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7222716                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7222716                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17302                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17302                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17302                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17302                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16762671                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16762671                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16762671                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16762671                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       120702                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       120702                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       120702                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        120702                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       120702                       # number of overall misses
system.cpu2.dcache.overall_misses::total       120702                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12759761124                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12759761124                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12759761124                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12759761124                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12759761124                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12759761124                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9660657                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9660657                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7222716                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7222716                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17302                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17302                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16883373                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16883373                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16883373                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16883373                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012494                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012494                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007149                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007149                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007149                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007149                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 105712.922106                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105712.922106                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 105712.922106                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 105712.922106                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 105712.922106                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 105712.922106                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9613                       # number of writebacks
system.cpu2.dcache.writebacks::total             9613                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        80852                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        80852                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        80852                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        80852                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        80852                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        80852                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39850                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39850                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39850                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39850                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39850                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39850                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3295468053                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3295468053                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3295468053                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3295468053                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3295468053                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3295468053                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 82696.814379                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 82696.814379                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 82696.814379                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 82696.814379                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 82696.814379                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 82696.814379                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995892                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015788918                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043840.881288                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995892                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12565497                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12565497                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12565497                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12565497                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12565497                       # number of overall hits
system.cpu3.icache.overall_hits::total       12565497                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2855606                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2855606                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2855606                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2855606                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2855606                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2855606                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12565513                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12565513                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12565513                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12565513                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12565513                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12565513                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 178475.375000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 178475.375000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 178475.375000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 178475.375000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 178475.375000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 178475.375000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2468095                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2468095                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2468095                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2468095                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2468095                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2468095                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 176292.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 176292.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 176292.500000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 176292.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 176292.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 176292.500000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51155                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172436530                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51411                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3354.078505                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.215834                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.784166                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910999                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089001                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8916242                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8916242                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7017650                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7017650                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17197                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17197                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16280                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16280                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15933892                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15933892                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15933892                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15933892                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148490                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148490                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2862                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2862                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       151352                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        151352                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       151352                       # number of overall misses
system.cpu3.dcache.overall_misses::total       151352                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  15262890866                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  15262890866                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    440901729                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    440901729                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  15703792595                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  15703792595                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  15703792595                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  15703792595                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9064732                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9064732                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7020512                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7020512                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16280                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16280                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16085244                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16085244                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16085244                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16085244                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016381                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016381                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000408                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000408                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009409                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009409                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009409                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009409                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 102787.331578                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 102787.331578                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 154053.713836                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 154053.713836                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 103756.756402                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 103756.756402                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 103756.756402                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 103756.756402                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1283203                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 116654.818182                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        24381                       # number of writebacks
system.cpu3.dcache.writebacks::total            24381                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97339                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97339                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2858                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2858                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       100197                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       100197                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       100197                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       100197                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51151                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51151                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51155                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51155                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51155                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51155                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4339953439                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4339953439                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       810385                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       810385                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4340763824                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4340763824                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4340763824                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4340763824                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005643                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005643                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003180                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003180                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003180                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003180                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 84845.915798                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 84845.915798                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 202596.250000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 202596.250000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 84855.123136                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 84855.123136                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 84855.123136                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 84855.123136                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
