# SPI-slave-with-single-port-RAM
SPI Slave with Asynchronous Single-Port RAM in Verilog â€” Implements an SPI slave interface connected to an asynchronous single-port RAM, verified in QuestaSim and synthesized in Vivado for FPGA deployment.
