#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Jul 16 12:59:45 2015
# Process ID: 9138
# Log file: /home/subhagato/Codes/marie_smart/marie_smart.runs/synth_2/design_1_wrapper.vds
# Journal file: /home/subhagato/Codes/marie_smart/marie_smart.runs/synth_2/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z030fbg676-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir /home/subhagato/Codes/marie_smart/marie_smart.cache/wt [current_project]
# set_property parent.project_path /home/subhagato/Codes/marie_smart/marie_smart.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property ip_repo_paths /home/subhagato/Codes/smartheadlight_fpga/CameraLinkToAXI_IP [current_project]
# add_files /home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/design_1.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/subhagato/Codes/smartheadlight_fpga/CameraLinkToAXI_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
# set_property used_in_implementation false [get_files -all /home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_cropping_strm_v1_0/6f66cc83/constraints/hls_cropping_strm_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_cropping_vert_strm_v1_0/404c8898/constraints/hls_cropping_vert_strm_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_synchr_strm_v1_0/4d484673/constraints/hls_synchr_strm_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_threshold_v1_0/42adca5f/constraints/hls_threshold_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/design_1_ooc.xdc]
# set_property is_locked true [get_files /home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/design_1.bd]
# read_verilog -library xil_defaultlib /home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
# read_xdc /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc
# set_property used_in_implementation false [get_files /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file design_1_wrapper.hwdef }
# synth_design -top design_1_wrapper -part xc7z030fbg676-1 -flatten_hierarchy none
Command: synth_design -top design_1_wrapper -part xc7z030fbg676-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-86] Your Synthesis license expires in 20 day(s)
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 946.898 ; gain = 186.738 ; free physical = 7709 ; free virtual = 17476
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:60]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/hdl/design_1.v:12]
INFO: [Synth 8-638] synthesizing module 'GND' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-638] synthesizing module 'VCC' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-256] done synthesizing module 'VCC' (2#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_dwidth_converter_0_0' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/synth/design_1_axis_dwidth_converter_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_dwidth_converter_v1_1_axis_dwidth_converter' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/axis_dwidth_converter_v1_1/f3947031/hdl/verilog/axis_dwidth_converter_v1_1_axis_dwidth_converter.v:67]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 80 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 10 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000010010011 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_SS_TKEEP_REQUIRED bound to: 8 - type: integer 
	Parameter P_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000010011011 
	Parameter P_S_RATIO bound to: 4 - type: integer 
	Parameter P_M_RATIO bound to: 5 - type: integer 
	Parameter P_D2_TDATA_WIDTH bound to: 320 - type: integer 
	Parameter P_D1_TUSER_WIDTH bound to: 10 - type: integer 
	Parameter P_D2_TUSER_WIDTH bound to: 40 - type: integer 
	Parameter P_D3_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter P_D1_REG_CONFIG bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_axis_register_slice' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/a6be319f/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 80 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 10 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000010011011 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 101 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_axis2vector' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
	Parameter C_TDATA_WIDTH bound to: 80 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 10 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 101 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000010011011 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 80 - type: integer 
	Parameter P_TKEEP_INDX bound to: 80 - type: integer 
	Parameter P_TLAST_INDX bound to: 90 - type: integer 
	Parameter P_TID_INDX bound to: 91 - type: integer 
	Parameter P_TDEST_INDX bound to: 91 - type: integer 
	Parameter P_TUSER_INDX bound to: 91 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_axis2vector' (3#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_axisc_register_slice' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/a6be319f/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 101 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_axisc_register_slice' (4#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/a6be319f/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_vector2axis' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
	Parameter C_TDATA_WIDTH bound to: 80 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 10 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 101 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000010011011 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 80 - type: integer 
	Parameter P_TKEEP_INDX bound to: 80 - type: integer 
	Parameter P_TLAST_INDX bound to: 90 - type: integer 
	Parameter P_TID_INDX bound to: 91 - type: integer 
	Parameter P_TDEST_INDX bound to: 91 - type: integer 
	Parameter P_TUSER_INDX bound to: 91 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_vector2axis' (5#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_axis_register_slice' (6#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/a6be319f/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_dwidth_converter_v1_1_axisc_upsizer' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/axis_dwidth_converter_v1_1/f3947031/hdl/verilog/axis_dwidth_converter_v1_1_axisc_upsizer.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 80 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 320 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 10 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 40 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000010011011 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_READY_EXIST bound to: 1'b1 
	Parameter P_DATA_EXIST bound to: 1'b1 
	Parameter P_STRB_EXIST bound to: 1'b0 
	Parameter P_KEEP_EXIST bound to: 1'b1 
	Parameter P_LAST_EXIST bound to: 1'b1 
	Parameter P_ID_EXIST bound to: 1'b0 
	Parameter P_DEST_EXIST bound to: 1'b0 
	Parameter P_USER_EXIST bound to: 1'b1 
	Parameter P_S_AXIS_TSTRB_WIDTH bound to: 10 - type: integer 
	Parameter P_M_AXIS_TSTRB_WIDTH bound to: 40 - type: integer 
	Parameter SM_RESET bound to: 3'b000 
	Parameter SM_IDLE bound to: 3'b001 
	Parameter SM_ACTIVE bound to: 3'b101 
	Parameter SM_END bound to: 3'b011 
	Parameter SM_END_TO_ACTIVE bound to: 3'b010 
INFO: [Synth 8-256] done synthesizing module 'axis_dwidth_converter_v1_1_axisc_upsizer' (7#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/axis_dwidth_converter_v1_1/f3947031/hdl/verilog/axis_dwidth_converter_v1_1_axisc_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_dwidth_converter_v1_1_axisc_downsizer' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/axis_dwidth_converter_v1_1/f3947031/hdl/verilog/axis_dwidth_converter_v1_1_axisc_downsizer.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 320 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 40 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000010011011 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_S_AXIS_TSTRB_WIDTH bound to: 40 - type: integer 
	Parameter P_M_AXIS_TSTRB_WIDTH bound to: 8 - type: integer 
	Parameter P_RATIO_WIDTH bound to: 3 - type: integer 
	Parameter SM_RESET bound to: 3'b000 
	Parameter SM_IDLE bound to: 3'b001 
	Parameter SM_ACTIVE bound to: 3'b010 
	Parameter SM_END bound to: 3'b011 
	Parameter SM_END_TO_ACTIVE bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'axis_dwidth_converter_v1_1_axisc_downsizer' (8#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/axis_dwidth_converter_v1_1/f3947031/hdl/verilog/axis_dwidth_converter_v1_1_axisc_downsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_axis_register_slice__parameterized0' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/a6be319f/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000010011011 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 81 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_axis2vector__parameterized0' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 81 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000010011011 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 64 - type: integer 
	Parameter P_TKEEP_INDX bound to: 64 - type: integer 
	Parameter P_TLAST_INDX bound to: 72 - type: integer 
	Parameter P_TID_INDX bound to: 73 - type: integer 
	Parameter P_TDEST_INDX bound to: 73 - type: integer 
	Parameter P_TUSER_INDX bound to: 73 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_axis2vector__parameterized0' (8#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_axisc_register_slice__parameterized0' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/a6be319f/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 81 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_axisc_register_slice__parameterized0' (8#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/a6be319f/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_vector2axis__parameterized0' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 81 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000010011011 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 64 - type: integer 
	Parameter P_TKEEP_INDX bound to: 64 - type: integer 
	Parameter P_TLAST_INDX bound to: 72 - type: integer 
	Parameter P_TID_INDX bound to: 73 - type: integer 
	Parameter P_TDEST_INDX bound to: 73 - type: integer 
	Parameter P_TUSER_INDX bound to: 73 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_vector2axis__parameterized0' (8#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_axis_register_slice__parameterized0' (8#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/a6be319f/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_dwidth_converter_v1_1_axis_dwidth_converter' (9#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/axis_dwidth_converter_v1_1/f3947031/hdl/verilog/axis_dwidth_converter_v1_1_axis_dwidth_converter.v:67]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_dwidth_converter_0_0' (10#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/synth/design_1_axis_dwidth_converter_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_cameralink_to_axis_0_0' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/synth/design_1_cameralink_to_axis_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'cameralink_to_axis' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/Xilinx.com/cameralink_to_axis_v1_0/145fa66b/imports/CameraLinkDecaMode/cameralink_to_axis.sv:1]
INFO: [Synth 8-638] synthesizing module 'top_lvds_4x3_7to1_sdr_rx' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/Xilinx.com/cameralink_to_axis_v1_0/145fa66b/imports/CameraLinkDecaMode/top_lvds_4x3_7to1_sdr_rx.v:59]
	Parameter D bound to: 4 - type: integer 
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10647]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (11#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10647]
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12244]
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (12#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12244]
INFO: [Synth 8-638] synthesizing module 'n_x_serdes_1_to_7_mmcm_idelay_sdr' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/Xilinx.com/cameralink_to_axis_v1_0/145fa66b/imports/CameraLinkDecaMode/n_x_serdes_1_to_7_mmcm_idelay_sdr.v:59]
	Parameter N bound to: 3 - type: integer 
	Parameter D bound to: 4 - type: integer 
	Parameter MMCM_MODE bound to: 3 - type: integer 
	Parameter CLKIN_PERIOD bound to: 20.833000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter SAMPL_CLOCK bound to: BUF_G - type: string 
	Parameter PIXEL_CLOCK bound to: BUF_G - type: string 
	Parameter USE_PLL bound to: FALSE - type: string 
	Parameter DATA_FORMAT bound to: PER_CHANNEL - type: string 
INFO: [Synth 8-638] synthesizing module 'serdes_1_to_7_mmcm_idelay_sdr' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/Xilinx.com/cameralink_to_axis_v1_0/145fa66b/imports/CameraLinkDecaMode/serdes_1_to_7_mmcm_idelay_sdr.v:62]
	Parameter D bound to: 4 - type: integer 
	Parameter MMCM_MODE bound to: 3 - type: integer 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter CLKIN_PERIOD bound to: 20.833000 - type: float 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter SAMPL_CLOCK bound to: BUF_G - type: string 
	Parameter PIXEL_CLOCK bound to: BUF_G - type: string 
	Parameter USE_PLL bound to: FALSE - type: string 
	Parameter DATA_FORMAT bound to: PER_CHANNEL - type: string 
	Parameter RX_SWAP_MASK bound to: 4'b0000 
INFO: [Synth 8-638] synthesizing module 'IBUFGDS_DIFF_OUT' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10674]
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS_DIFF_OUT' (13#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10674]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12256]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter IDELAY_VALUE bound to: 1 - type: integer 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (14#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12256]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15262]
	Parameter DATA_RATE bound to: SDR - type: string 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter NUM_CE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (15#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15262]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15990]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 18 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 21 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 21.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 20.833000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 20.833000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 3.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 22.500000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.100000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (16#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15990]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (17#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-638] synthesizing module 'delay_controller_wrap' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/Xilinx.com/cameralink_to_axis_v1_0/145fa66b/imports/CameraLinkDecaMode/delay_controller_wrap.v:59]
	Parameter S bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_controller_wrap' (18#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/Xilinx.com/cameralink_to_axis_v1_0/145fa66b/imports/CameraLinkDecaMode/delay_controller_wrap.v:59]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_DIFF_OUT' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10318]
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_DIFF_OUT' (19#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10318]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized0' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12256]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized0' (19#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12256]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2__parameterized0' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15262]
	Parameter DATA_RATE bound to: SDR - type: string 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter NUM_CE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2__parameterized0' (19#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15262]
INFO: [Synth 8-256] done synthesizing module 'serdes_1_to_7_mmcm_idelay_sdr' (20#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/Xilinx.com/cameralink_to_axis_v1_0/145fa66b/imports/CameraLinkDecaMode/serdes_1_to_7_mmcm_idelay_sdr.v:62]
INFO: [Synth 8-638] synthesizing module 'serdes_1_to_7_slave_idelay_sdr' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/Xilinx.com/cameralink_to_axis_v1_0/145fa66b/imports/CameraLinkDecaMode/serdes_1_to_7_slave_idelay_sdr.v:62]
	Parameter D bound to: 4 - type: integer 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DATA_FORMAT bound to: PER_CHANNEL - type: string 
	Parameter RX_SWAP_MASK bound to: 4'b0000 
INFO: [Synth 8-638] synthesizing module 'IBUFGDS__parameterized0' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10647]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS__parameterized0' (20#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10647]
INFO: [Synth 8-256] done synthesizing module 'serdes_1_to_7_slave_idelay_sdr' (21#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/Xilinx.com/cameralink_to_axis_v1_0/145fa66b/imports/CameraLinkDecaMode/serdes_1_to_7_slave_idelay_sdr.v:62]
INFO: [Synth 8-256] done synthesizing module 'n_x_serdes_1_to_7_mmcm_idelay_sdr' (22#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/Xilinx.com/cameralink_to_axis_v1_0/145fa66b/imports/CameraLinkDecaMode/n_x_serdes_1_to_7_mmcm_idelay_sdr.v:59]
WARNING: [Synth 8-350] instance 'rx0' of module 'n_x_serdes_1_to_7_mmcm_idelay_sdr' requires 21 connections, but only 18 given [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/Xilinx.com/cameralink_to_axis_v1_0/145fa66b/imports/CameraLinkDecaMode/top_lvds_4x3_7to1_sdr_rx.v:137]
INFO: [Synth 8-256] done synthesizing module 'top_lvds_4x3_7to1_sdr_rx' (23#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/Xilinx.com/cameralink_to_axis_v1_0/145fa66b/imports/CameraLinkDecaMode/top_lvds_4x3_7to1_sdr_rx.v:59]
INFO: [Synth 8-638] synthesizing module 'cameralink_decode' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/Xilinx.com/cameralink_to_axis_v1_0/145fa66b/imports/CameraLinkDecaMode/cameralink_decode.v:1]
INFO: [Synth 8-256] done synthesizing module 'cameralink_decode' (24#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/Xilinx.com/cameralink_to_axis_v1_0/145fa66b/imports/CameraLinkDecaMode/cameralink_decode.v:1]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_0' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/synth/v_vid_in_axi4s_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v3_0_vid_in_axi4s_top' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_axi4s_top.v:61]
	Parameter C_M_AXIS_VIDEO_DATA_WIDTH bound to: 10 - type: integer 
	Parameter C_M_AXIS_VIDEO_FORMAT bound to: 6 - type: integer 
	Parameter VID_IN_DATA_WIDTH bound to: 80 - type: integer 
	Parameter C_M_AXIS_VIDEO_TDATA_WIDTH bound to: 80 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 
	Parameter HYSTERESIS_LEVEL bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v3_0_vid_in_formatter' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_formatter.v:63]
	Parameter DATA_WIDTH bound to: 80 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v3_0_vid_in_formatter' (25#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_formatter.v:63]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v3_0_in_coupler' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_coupler.v:70]
	Parameter DATA_WIDTH bound to: 80 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 
	Parameter HYSTERESIS_LEVEL bound to: 12 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_coupler.v:105]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_coupler.v:106]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:67]
	Parameter RAM_WIDTH bound to: 83 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:97]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:98]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:99]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:100]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:118]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:119]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:120]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:121]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:122]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:123]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:124]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:125]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:126]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:127]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:128]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:129]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2' (26#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:67]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v3_0_in_coupler' (27#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_coupler.v:70]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v3_0_vid_in_axi4s_top' (28#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_axi4s_top.v:61]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_0' (29#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/synth/v_vid_in_axi4s_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'cameralink_to_axis' (30#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/Xilinx.com/cameralink_to_axis_v1_0/145fa66b/imports/CameraLinkDecaMode/cameralink_to_axis.sv:1]
INFO: [Synth 8-256] done synthesizing module 'design_1_cameralink_to_axis_0_0' (31#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/synth/design_1_cameralink_to_axis_0_0.v:57]
WARNING: [Synth 8-350] instance 'cameralink_to_axis_0' of module 'design_1_cameralink_to_axis_0_0' requires 34 connections, but only 26 given [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/hdl/design_1.v:142]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10250]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (32#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10250]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26053]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKFBOUT_MULT bound to: 21 - type: integer 
	Parameter CLKOUT0_DIVIDE bound to: 14 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 14 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (33#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26053]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (34#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (35#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_hls_cropping_strm_0_0' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_hls_cropping_strm_0_0/synth/design_1_hls_cropping_strm_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'hls_cropping_strm' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_cropping_strm_v1_0/6f66cc83/hdl/verilog/hls_cropping_strm.v:12]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_pp0_stg0_fsm_0 bound to: 1'b1 
	Parameter ap_const_lv16_0 bound to: 16'b0000000000000000 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter ap_true bound to: 1'b1 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv6_1 bound to: 6'b000001 
	Parameter ap_const_lv6_2 bound to: 6'b000010 
	Parameter ap_const_lv6_3 bound to: 6'b000011 
	Parameter ap_const_lv6_4 bound to: 6'b000100 
	Parameter ap_const_lv6_5 bound to: 6'b000101 
	Parameter ap_const_lv6_6 bound to: 6'b000110 
	Parameter ap_const_lv6_7 bound to: 6'b000111 
	Parameter ap_const_lv6_8 bound to: 6'b001000 
	Parameter ap_const_lv6_9 bound to: 6'b001001 
	Parameter ap_const_lv6_A bound to: 6'b001010 
	Parameter ap_const_lv6_B bound to: 6'b001011 
	Parameter ap_const_lv6_C bound to: 6'b001100 
	Parameter ap_const_lv6_D bound to: 6'b001101 
	Parameter ap_const_lv6_E bound to: 6'b001110 
	Parameter ap_const_lv6_F bound to: 6'b001111 
	Parameter ap_const_lv6_10 bound to: 6'b010000 
	Parameter ap_const_lv6_11 bound to: 6'b010001 
	Parameter ap_const_lv6_12 bound to: 6'b010010 
	Parameter ap_const_lv6_13 bound to: 6'b010011 
	Parameter ap_const_lv6_14 bound to: 6'b010100 
	Parameter ap_const_lv6_15 bound to: 6'b010101 
	Parameter ap_const_lv6_16 bound to: 6'b010110 
	Parameter ap_const_lv6_17 bound to: 6'b010111 
	Parameter ap_const_lv6_18 bound to: 6'b011000 
	Parameter ap_const_lv6_19 bound to: 6'b011001 
	Parameter ap_const_lv6_1A bound to: 6'b011010 
	Parameter ap_const_lv6_1B bound to: 6'b011011 
	Parameter ap_const_lv6_1C bound to: 6'b011100 
	Parameter ap_const_lv6_1D bound to: 6'b011101 
	Parameter ap_const_lv6_1E bound to: 6'b011110 
	Parameter ap_const_lv6_1F bound to: 6'b011111 
	Parameter ap_const_lv6_20 bound to: 6'b100000 
	Parameter ap_const_lv6_21 bound to: 6'b100001 
	Parameter ap_const_lv6_22 bound to: 6'b100010 
	Parameter ap_const_lv6_23 bound to: 6'b100011 
	Parameter ap_const_lv6_24 bound to: 6'b100100 
	Parameter ap_const_lv6_25 bound to: 6'b100101 
	Parameter ap_const_lv6_26 bound to: 6'b100110 
	Parameter ap_const_lv6_27 bound to: 6'b100111 
	Parameter ap_const_lv6_28 bound to: 6'b101000 
	Parameter ap_const_lv6_29 bound to: 6'b101001 
	Parameter ap_const_lv6_2A bound to: 6'b101010 
	Parameter ap_const_lv6_2B bound to: 6'b101011 
	Parameter ap_const_lv6_2C bound to: 6'b101100 
	Parameter ap_const_lv6_2D bound to: 6'b101101 
	Parameter ap_const_lv6_2E bound to: 6'b101110 
	Parameter ap_const_lv6_2F bound to: 6'b101111 
	Parameter ap_const_lv6_30 bound to: 6'b110000 
	Parameter ap_const_lv6_31 bound to: 6'b110001 
	Parameter ap_const_lv6_32 bound to: 6'b110010 
	Parameter ap_const_lv6_33 bound to: 6'b110011 
	Parameter ap_const_lv6_34 bound to: 6'b110100 
	Parameter ap_const_lv6_35 bound to: 6'b110101 
	Parameter ap_const_lv6_36 bound to: 6'b110110 
	Parameter ap_const_lv6_37 bound to: 6'b110111 
	Parameter ap_const_lv6_38 bound to: 6'b111000 
	Parameter ap_const_lv6_39 bound to: 6'b111001 
	Parameter ap_const_lv6_3A bound to: 6'b111010 
	Parameter ap_const_lv6_0 bound to: 6'b000000 
	Parameter ap_const_lv16_153 bound to: 16'b0000000101010011 
	Parameter ap_const_lv9_1 bound to: 9'b000000001 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv12_7 bound to: 12'b000000000111 
	Parameter ap_const_lv5_F bound to: 5'b01111 
	Parameter ap_const_lv5_1 bound to: 5'b00001 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_const_lv16_FFFF bound to: 16'b1111111111111111 
	Parameter ap_const_lv16_1 bound to: 16'b0000000000000001 
	Parameter ap_const_lv8_1 bound to: 8'b00000001 
	Parameter ap_const_lv8_2 bound to: 8'b00000010 
	Parameter ap_const_lv16_3C bound to: 16'b0000000000111100 
	Parameter ap_const_lv16_78 bound to: 16'b0000000001111000 
	Parameter ap_const_lv16_40 bound to: 16'b0000000001000000 
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_cropping_strm_v1_0/6f66cc83/hdl/verilog/hls_cropping_strm.v:280]
INFO: [Synth 8-256] done synthesizing module 'hls_cropping_strm' (36#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_cropping_strm_v1_0/6f66cc83/hdl/verilog/hls_cropping_strm.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_hls_cropping_strm_0_0' (37#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_hls_cropping_strm_0_0/synth/design_1_hls_cropping_strm_0_0.v:57]
WARNING: [Synth 8-350] instance 'hls_cropping_strm_0' of module 'design_1_hls_cropping_strm_0_0' requires 18 connections, but only 15 given [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/hdl/design_1.v:175]
INFO: [Synth 8-638] synthesizing module 'design_1_hls_cropping_vert_strm_0_0' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_hls_cropping_vert_strm_0_0/synth/design_1_hls_cropping_vert_strm_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'hls_cropping_vert_strm' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_cropping_vert_strm_v1_0/404c8898/hdl/verilog/hls_cropping_vert_strm.v:12]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_pp0_stg0_fsm_0 bound to: 1'b1 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_true bound to: 1'b1 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv2_1 bound to: 2'b01 
	Parameter ap_const_lv2_2 bound to: 2'b10 
	Parameter ap_const_lv2_3 bound to: 2'b11 
	Parameter ap_const_lv32_40 bound to: 64 - type: integer 
	Parameter ap_const_lv6_0 bound to: 6'b000000 
	Parameter ap_const_lv32_54C0 bound to: 21696 - type: integer 
	Parameter ap_const_lv32_A980 bound to: 43392 - type: integer 
	Parameter ap_const_lv32_1680 bound to: 5760 - type: integer 
	Parameter ap_const_lv16_0 bound to: 16'b0000000000000000 
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_cropping_vert_strm_v1_0/404c8898/hdl/verilog/hls_cropping_vert_strm.v:114]
INFO: [Synth 8-638] synthesizing module 'hls_cropping_vert_strm_linebuffer1_V' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_cropping_vert_strm_v1_0/404c8898/hdl/verilog/hls_cropping_vert_strm_linebuffer1_V.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hls_cropping_vert_strm_linebuffer1_V_ram' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_cropping_vert_strm_v1_0/404c8898/hdl/verilog/hls_cropping_vert_strm_linebuffer1_V.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_cropping_vert_strm_v1_0/404c8898/hdl/verilog/hls_cropping_vert_strm_linebuffer1_V.v:24]
INFO: [Synth 8-3876] $readmem data file './hls_cropping_vert_strm_linebuffer1_V_ram.dat' is read successfully [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_cropping_vert_strm_v1_0/404c8898/hdl/verilog/hls_cropping_vert_strm_linebuffer1_V.v:27]
INFO: [Synth 8-256] done synthesizing module 'hls_cropping_vert_strm_linebuffer1_V_ram' (38#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_cropping_vert_strm_v1_0/404c8898/hdl/verilog/hls_cropping_vert_strm_linebuffer1_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'hls_cropping_vert_strm_linebuffer1_V' (39#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_cropping_vert_strm_v1_0/404c8898/hdl/verilog/hls_cropping_vert_strm_linebuffer1_V.v:57]
INFO: [Synth 8-638] synthesizing module 'hls_cropping_vert_strm_linebuffer2_V' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_cropping_vert_strm_v1_0/404c8898/hdl/verilog/hls_cropping_vert_strm_linebuffer2_V.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hls_cropping_vert_strm_linebuffer2_V_ram' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_cropping_vert_strm_v1_0/404c8898/hdl/verilog/hls_cropping_vert_strm_linebuffer2_V.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_cropping_vert_strm_v1_0/404c8898/hdl/verilog/hls_cropping_vert_strm_linebuffer2_V.v:24]
INFO: [Synth 8-3876] $readmem data file './hls_cropping_vert_strm_linebuffer2_V_ram.dat' is read successfully [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_cropping_vert_strm_v1_0/404c8898/hdl/verilog/hls_cropping_vert_strm_linebuffer2_V.v:27]
INFO: [Synth 8-256] done synthesizing module 'hls_cropping_vert_strm_linebuffer2_V_ram' (40#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_cropping_vert_strm_v1_0/404c8898/hdl/verilog/hls_cropping_vert_strm_linebuffer2_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'hls_cropping_vert_strm_linebuffer2_V' (41#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_cropping_vert_strm_v1_0/404c8898/hdl/verilog/hls_cropping_vert_strm_linebuffer2_V.v:57]
INFO: [Synth 8-256] done synthesizing module 'hls_cropping_vert_strm' (42#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_cropping_vert_strm_v1_0/404c8898/hdl/verilog/hls_cropping_vert_strm.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_hls_cropping_vert_strm_0_0' (43#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_hls_cropping_vert_strm_0_0/synth/design_1_hls_cropping_vert_strm_0_0.v:57]
WARNING: [Synth 8-350] instance 'hls_cropping_vert_strm_0' of module 'design_1_hls_cropping_vert_strm_0_0' requires 15 connections, but only 10 given [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/hdl/design_1.v:191]
INFO: [Synth 8-638] synthesizing module 'design_1_hls_synchr_strm_0_0' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_hls_synchr_strm_0_0/synth/design_1_hls_synchr_strm_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'hls_synchr_strm' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_synchr_strm_v1_0/4d484673/hdl/verilog/hls_synchr_strm.v:12]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_pp0_stg0_fsm_0 bound to: 1'b1 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_true bound to: 1'b1 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_synchr_strm_v1_0/4d484673/hdl/verilog/hls_synchr_strm.v:69]
INFO: [Synth 8-256] done synthesizing module 'hls_synchr_strm' (44#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_synchr_strm_v1_0/4d484673/hdl/verilog/hls_synchr_strm.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_hls_synchr_strm_0_0' (45#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_hls_synchr_strm_0_0/synth/design_1_hls_synchr_strm_0_0.v:57]
WARNING: [Synth 8-350] instance 'hls_synchr_strm_0' of module 'design_1_hls_synchr_strm_0_0' requires 20 connections, but only 18 given [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/hdl/design_1.v:202]
INFO: [Synth 8-638] synthesizing module 'design_1_hls_threshold_0_0' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_hls_threshold_0_0/synth/design_1_hls_threshold_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'hls_threshold' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_threshold_v1_0/42adca5f/hdl/verilog/hls_threshold.v:12]
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_true bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'hls_threshold_Block_crit_edge_i_06_proc' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_threshold_v1_0/42adca5f/hdl/verilog/hls_threshold_Block_crit_edge_i_06_proc.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 1'b1 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv8_64 bound to: 8'b01100100 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_17 bound to: 23 - type: integer 
	Parameter ap_const_lv32_18 bound to: 24 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv32_20 bound to: 32 - type: integer 
	Parameter ap_const_lv32_27 bound to: 39 - type: integer 
	Parameter ap_const_lv32_28 bound to: 40 - type: integer 
	Parameter ap_const_lv32_2F bound to: 47 - type: integer 
	Parameter ap_const_lv32_30 bound to: 48 - type: integer 
	Parameter ap_const_lv32_37 bound to: 55 - type: integer 
	Parameter ap_const_lv32_38 bound to: 56 - type: integer 
	Parameter ap_const_lv32_3F bound to: 63 - type: integer 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_threshold_v1_0/42adca5f/hdl/verilog/hls_threshold_Block_crit_edge_i_06_proc.v:92]
INFO: [Synth 8-256] done synthesizing module 'hls_threshold_Block_crit_edge_i_06_proc' (46#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_threshold_v1_0/42adca5f/hdl/verilog/hls_threshold_Block_crit_edge_i_06_proc.v:10]
INFO: [Synth 8-256] done synthesizing module 'hls_threshold' (47#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_threshold_v1_0/42adca5f/hdl/verilog/hls_threshold.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_hls_threshold_0_0' (48#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_hls_threshold_0_0/synth/design_1_hls_threshold_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_util_reduced_logic_0_0' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_0/synth/design_1_util_reduced_logic_0_0.vhd:66]
	Parameter C_OPERATION bound to: and - type: string 
	Parameter C_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'util_reduced_logic' declared at '/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/util_reduced_logic_v2_0/9a45c896/hdl/util_reduced_logic.vhd:76' bound to instance 'U0' of component 'util_reduced_logic' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_0/synth/design_1_util_reduced_logic_0_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'util_reduced_logic__parameterized0' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/util_reduced_logic_v2_0/9a45c896/hdl/util_reduced_logic.vhd:87]
	Parameter C_OPERATION bound to: and - type: string 
	Parameter C_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_reduced_logic__parameterized0' (49#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/util_reduced_logic_v2_0/9a45c896/hdl/util_reduced_logic.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_reduced_logic_0_0' (50#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_0/synth/design_1_util_reduced_logic_0_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_0' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/synth/design_1_util_vector_logic_0_0.vhd:66]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/synth/design_1_util_vector_logic_0_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized0' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized0' (51#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_vector_logic_0_0' (52#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/synth/design_1_util_vector_logic_0_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'design_1_v_axi4s_vid_out_0_0' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v3_0_axi4s_vid_out_top' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/49ac95ae/hdl/verilog/v_axi4s_vid_out_v3_0_axi4s_vid_out_top.v:61]
	Parameter C_S_AXIS_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_VIDEO_FORMAT bound to: 3 - type: integer 
	Parameter VID_OUT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_VIDEO_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 
	Parameter HYSTERESIS_LEVEL bound to: 12 - type: integer 
	Parameter FILL_GUARDBAND bound to: 3 - type: integer 
	Parameter VTG_MASTER_SLAVE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v3_0_out_coupler' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/49ac95ae/hdl/verilog/v_axi4s_vid_out_v3_0_out_coupler.v:68]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 
	Parameter FILL_GUARDBAND bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v3_0_bridge_async_fifo_2' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/49ac95ae/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:67]
	Parameter RAM_WIDTH bound to: 19 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/49ac95ae/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:97]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/49ac95ae/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:98]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/49ac95ae/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:99]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/49ac95ae/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:100]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/49ac95ae/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:118]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/49ac95ae/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:119]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/49ac95ae/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:120]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/49ac95ae/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:121]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/49ac95ae/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:122]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/49ac95ae/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:123]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/49ac95ae/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:124]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/49ac95ae/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:125]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/49ac95ae/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:126]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/49ac95ae/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:127]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/49ac95ae/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:128]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/49ac95ae/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:129]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v3_0_bridge_async_fifo_2' (53#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/49ac95ae/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:67]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v3_0_out_coupler' (54#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/49ac95ae/hdl/verilog/v_axi4s_vid_out_v3_0_out_coupler.v:68]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v3_0_out_sync' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/49ac95ae/hdl/verilog/v_axi4s_vid_out_v3_0_out_sync.v:99]
	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 
	Parameter HYSTERESIS_LEVEL bound to: 12 - type: integer 
	Parameter VTG_MASTER_SLAVE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v3_0_out_sync' (55#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/49ac95ae/hdl/verilog/v_axi4s_vid_out_v3_0_out_sync.v:99]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v3_0_vid_out_formatter' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/49ac95ae/hdl/verilog/v_axi4s_vid_out_v3_0_vid_out_formatter.v:64]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v3_0_vid_out_formatter' (56#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/49ac95ae/hdl/verilog/v_axi4s_vid_out_v3_0_vid_out_formatter.v:64]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v3_0_axi4s_vid_out_top' (57#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/49ac95ae/hdl/verilog/v_axi4s_vid_out_v3_0_axi4s_vid_out_top.v:61]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_axi4s_vid_out_0_0' (58#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v:57]
WARNING: [Synth 8-350] instance 'v_axi4s_vid_out_0' of module 'design_1_v_axi4s_vid_out_0_0' requires 29 connections, but only 18 given [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/hdl/design_1.v:248]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tc_0_0' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/synth/design_1_v_tc_0_0.vhd:73]
	Parameter C_HAS_AXI4_LITE bound to: 0 - type: integer 
	Parameter C_HAS_INTC_IF bound to: 0 - type: integer 
	Parameter C_GEN_INTERLACED bound to: 0 - type: integer 
	Parameter C_GEN_HACTIVE_SIZE bound to: 64 - type: integer 
	Parameter C_GEN_VACTIVE_SIZE bound to: 768 - type: integer 
	Parameter C_GEN_CPARITY bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VIDEO_FORMAT bound to: 2 - type: integer 
	Parameter C_GEN_HFRAME_SIZE bound to: 64 - type: integer 
	Parameter C_GEN_F0_VFRAME_SIZE bound to: 800 - type: integer 
	Parameter C_GEN_F1_VFRAME_SIZE bound to: 750 - type: integer 
	Parameter C_GEN_HSYNC_START bound to: 150 - type: integer 
	Parameter C_GEN_HSYNC_END bound to: 200 - type: integer 
	Parameter C_GEN_F0_VBLANK_HSTART bound to: 64 - type: integer 
	Parameter C_GEN_F0_VBLANK_HEND bound to: 64 - type: integer 
	Parameter C_GEN_F0_VSYNC_VSTART bound to: 775 - type: integer 
	Parameter C_GEN_F0_VSYNC_VEND bound to: 790 - type: integer 
	Parameter C_GEN_F0_VSYNC_HSTART bound to: 64 - type: integer 
	Parameter C_GEN_F0_VSYNC_HEND bound to: 64 - type: integer 
	Parameter C_GEN_F1_VBLANK_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VBLANK_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VSYNC_VSTART bound to: 724 - type: integer 
	Parameter C_GEN_F1_VSYNC_VEND bound to: 729 - type: integer 
	Parameter C_GEN_F1_VSYNC_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VSYNC_HEND bound to: 1280 - type: integer 
	Parameter C_FSYNC_HSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART15 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART15 bound to: 0 - type: integer 
	Parameter C_MAX_PIXELS bound to: 4096 - type: integer 
	Parameter C_MAX_LINES bound to: 4096 - type: integer 
	Parameter C_NUM_FSYNCS bound to: 1 - type: integer 
	Parameter C_INTERLACE_EN bound to: 0 - type: integer 
	Parameter C_GEN_AUTO_SWITCH bound to: 0 - type: integer 
	Parameter C_DETECT_EN bound to: 1 - type: integer 
	Parameter C_SYNC_EN bound to: 0 - type: integer 
	Parameter C_GENERATE_EN bound to: 1 - type: integer 
	Parameter C_DET_HSYNC_EN bound to: 0 - type: integer 
	Parameter C_DET_VSYNC_EN bound to: 0 - type: integer 
	Parameter C_DET_HBLANK_EN bound to: 0 - type: integer 
	Parameter C_DET_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_DET_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_HSYNC_EN bound to: 0 - type: integer 
	Parameter C_GEN_VSYNC_EN bound to: 0 - type: integer 
	Parameter C_GEN_HBLANK_EN bound to: 0 - type: integer 
	Parameter C_GEN_VBLANK_EN bound to: 0 - type: integer 
	Parameter C_GEN_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_DET_FIELDID_EN bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'v_tc' declared at '/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:7218' bound to instance 'U0' of component 'v_tc' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/synth/design_1_v_tc_0_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'v_tc__parameterized0' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:7429]
	Parameter C_HAS_AXI4_LITE bound to: 0 - type: integer 
	Parameter C_HAS_INTC_IF bound to: 0 - type: integer 
	Parameter C_GEN_VIDEO_FORMAT bound to: 2 - type: integer 
	Parameter C_CONTROL bound to: 0 - type: integer 
	Parameter C_SYNC_EN bound to: 0 - type: integer 
	Parameter C_IRQEN bound to: 0 - type: integer 
	Parameter C_GEN_HACTIVE_SIZE bound to: 64 - type: integer 
	Parameter C_GEN_VACTIVE_SIZE bound to: 768 - type: integer 
	Parameter C_GEN_INTERLACED bound to: 0 - type: integer 
	Parameter C_GEN_CPARITY bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HFRAME_SIZE bound to: 64 - type: integer 
	Parameter C_GEN_F0_VFRAME_SIZE bound to: 800 - type: integer 
	Parameter C_GEN_F1_VFRAME_SIZE bound to: 750 - type: integer 
	Parameter C_GEN_HSYNC_START bound to: 150 - type: integer 
	Parameter C_GEN_HSYNC_END bound to: 200 - type: integer 
	Parameter C_GEN_F0_VBLANK_HSTART bound to: 64 - type: integer 
	Parameter C_GEN_F0_VBLANK_HEND bound to: 64 - type: integer 
	Parameter C_GEN_F0_VSYNC_VSTART bound to: 775 - type: integer 
	Parameter C_GEN_F0_VSYNC_VEND bound to: 790 - type: integer 
	Parameter C_GEN_F0_VSYNC_HSTART bound to: 64 - type: integer 
	Parameter C_GEN_F0_VSYNC_HEND bound to: 64 - type: integer 
	Parameter C_GEN_F1_VBLANK_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VBLANK_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VSYNC_VSTART bound to: 724 - type: integer 
	Parameter C_GEN_F1_VSYNC_VEND bound to: 729 - type: integer 
	Parameter C_GEN_F1_VSYNC_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VSYNC_HEND bound to: 1280 - type: integer 
	Parameter C_FSYNC_HSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART15 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART15 bound to: 0 - type: integer 
	Parameter C_MAX_PIXELS bound to: 4096 - type: integer 
	Parameter C_MAX_LINES bound to: 4096 - type: integer 
	Parameter C_NUM_FSYNCS bound to: 1 - type: integer 
	Parameter C_GEN_AUTO_SWITCH bound to: 0 - type: integer 
	Parameter C_DETECT_EN bound to: 1 - type: integer 
	Parameter C_GENERATE_EN bound to: 1 - type: integer 
	Parameter C_DET_HSYNC_EN bound to: 0 - type: integer 
	Parameter C_DET_VSYNC_EN bound to: 0 - type: integer 
	Parameter C_DET_HBLANK_EN bound to: 0 - type: integer 
	Parameter C_DET_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_DET_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_DET_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_HSYNC_EN bound to: 0 - type: integer 
	Parameter C_GEN_VSYNC_EN bound to: 0 - type: integer 
	Parameter C_GEN_HBLANK_EN bound to: 0 - type: integer 
	Parameter C_GEN_VBLANK_EN bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_GEN_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_PIXEL_DELAY bound to: 0 - type: integer 
	Parameter C_LINE_DELAY bound to: 0 - type: integer 
	Parameter C_INTERLACE_EN bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_FAMILY bound to: virtex5 - type: string 
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 128 [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:7646]
INFO: [Synth 8-638] synthesizing module 'video_ctrl' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:4501]
	Parameter C_FAMILY bound to: virtex5 - type: string 
	Parameter C_HAS_AXI4_LITE bound to: 0 - type: integer 
	Parameter C_HAS_IRQ bound to: 0 - type: integer 
	Parameter C_SRESET_LENGTH bound to: 2 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IS_EVAL bound to: 0 - type: bool 
	Parameter C_GENR_NUM_REGS bound to: 5 - type: integer 
	Parameter C_TIME_NUM_REGS bound to: 29 - type: integer 
	Parameter C_CORE_NUM_REGS bound to: 17 - type: integer 
	Parameter C_GENR_AXI_WRITE bound to: 160'b1100011111110111111011110010111111111111111111110011111100000000000000000011111100000000000000001111111111111111001111110000000000000000000000000000000000000000 
	Parameter C_TIME_AXI_WRITE bound to: 928'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110001111111111111000000000000000000000000000000000000000000000000000000110100111100000000000000000000000001111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111 
	Parameter C_CORE_AXI_WRITE bound to: 544'b0000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111 
	Parameter C_GENR_SELFCLR bound to: 256'b0000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_GENR_DEFAULT bound to: 160'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TIME_DEFAULT bound to: 928'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000001111111000000000000000000000000010000000000001011101110000000110010000000000000110010000000000010010110000000000100000000000000010000000000001100010110000000110000011100000000010000000000000001000000000001010000000000000101000000000000001011011001000000101101010000000101000000000000010100000000 
	Parameter C_CORE_DEFAULT bound to: 544'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_GENR_DBUFFER bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TIME_DBUFFER bound to: 928'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110001111111111111000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111 
	Parameter C_CORE_DBUFFER bound to: 544'b0000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100000000000000000000000000000000 
	Parameter C_TIMEOUT_HOURS bound to: 8 - type: integer 
	Parameter C_TIMEOUT_MINS bound to: 0 - type: integer 
	Parameter C_VERSION_MAJOR bound to: 6 - type: integer 
	Parameter C_VERSION_MINOR bound to: 1 - type: integer 
	Parameter C_VERSION_REVISION bound to: 0 - type: integer 
	Parameter C_COREGEN_PATCH bound to: 0 - type: integer 
	Parameter C_REVISION_NUMBER bound to: 11 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:4605]
WARNING: [Synth 8-3848] Net s_axi_awready in module/entity video_ctrl does not have driver. [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:4473]
WARNING: [Synth 8-3848] Net s_axi_wready in module/entity video_ctrl does not have driver. [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:4479]
WARNING: [Synth 8-3848] Net s_axi_bresp in module/entity video_ctrl does not have driver. [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:4481]
WARNING: [Synth 8-3848] Net s_axi_bvalid in module/entity video_ctrl does not have driver. [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:4482]
WARNING: [Synth 8-3848] Net s_axi_rdata in module/entity video_ctrl does not have driver. [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:4489]
WARNING: [Synth 8-3848] Net s_axi_rresp in module/entity video_ctrl does not have driver. [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:4490]
WARNING: [Synth 8-3848] Net s_axi_rvalid in module/entity video_ctrl does not have driver. [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:4491]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl' (59#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:4501]
INFO: [Synth 8-638] synthesizing module 'tc_top' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:6065]
	Parameter C_MAX_PIXELS bound to: 4096 - type: integer 
	Parameter C_MAX_LINES bound to: 4096 - type: integer 
	Parameter C_NUM_FSYNCS bound to: 1 - type: integer 
	Parameter C_GEN_AUTO_SWITCH bound to: 0 - type: integer 
	Parameter C_DETECT_EN bound to: 1 - type: integer 
	Parameter C_GENERATE_EN bound to: 1 - type: integer 
	Parameter C_DET_HSYNC_EN bound to: 0 - type: integer 
	Parameter C_DET_VSYNC_EN bound to: 0 - type: integer 
	Parameter C_DET_HBLANK_EN bound to: 0 - type: integer 
	Parameter C_DET_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_DET_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_DET_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_HSYNC_EN bound to: 0 - type: integer 
	Parameter C_GEN_VSYNC_EN bound to: 0 - type: integer 
	Parameter C_GEN_HBLANK_EN bound to: 0 - type: integer 
	Parameter C_GEN_VBLANK_EN bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_GEN_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_INTERLACE_EN bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tc_detector' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:1831]
	Parameter C_MAX_PIXELS bound to: 4096 - type: integer 
	Parameter C_MAX_LINES bound to: 4096 - type: integer 
	Parameter C_HSYNC_EN bound to: 0 - type: integer 
	Parameter C_HBLANK_EN bound to: 0 - type: integer 
	Parameter C_VSYNC_EN bound to: 0 - type: integer 
	Parameter C_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_CHROMA_CNT_BITS bound to: 1 - type: integer 
	Parameter C_INTERLACE_EN bound to: 0 - type: integer 
	Parameter C_LOCK_EN bound to: 1 - type: integer 
INFO: [Synth 8-4512] found unpartitioned construct node [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:2195]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:3034]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:2240]
WARNING: [Synth 8-3848] Net vsync_d in module/entity tc_detector does not have driver. [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:1837]
WARNING: [Synth 8-3848] Net vsync_d2 in module/entity tc_detector does not have driver. [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:1846]
WARNING: [Synth 8-3848] Net active_chroma_d in module/entity tc_detector does not have driver. [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:1841]
WARNING: [Synth 8-3848] Net active_chroma_d2 in module/entity tc_detector does not have driver. [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:1850]
WARNING: [Synth 8-3848] Net active_chroma_d3 in module/entity tc_detector does not have driver. [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:1851]
INFO: [Synth 8-256] done synthesizing module 'tc_detector' (60#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:1831]
INFO: [Synth 8-638] synthesizing module 'tc_generator' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:919]
	Parameter C_MAX_PIXELS bound to: 4096 - type: integer 
	Parameter C_MAX_LINES bound to: 4096 - type: integer 
	Parameter C_NUM_FSYNCS bound to: 1 - type: integer 
	Parameter C_HSYNC_EN bound to: 0 - type: integer 
	Parameter C_HBLANK_EN bound to: 0 - type: integer 
	Parameter C_VSYNC_EN bound to: 0 - type: integer 
	Parameter C_VBLANK_EN bound to: 0 - type: integer 
	Parameter C_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_INTERLACE_EN bound to: 0 - type: integer 
	Parameter C_CHROMA_CNT_BITS bound to: 0 - type: integer 
	Parameter C_GEN_CLOCK_DIV bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tc_generator' (61#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:919]
INFO: [Synth 8-256] done synthesizing module 'tc_top' (62#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:6065]
INFO: [Synth 8-256] done synthesizing module 'v_tc__parameterized0' (63#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:7429]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tc_0_0' (64#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/synth/design_1_v_tc_0_0.vhd:73]
WARNING: [Synth 8-350] instance 'v_tc_0' of module 'design_1_v_tc_0_0' requires 9 connections, but only 8 given [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/hdl/design_1.v:267]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 10 - type: integer 
	Parameter NUM_PORTS bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (65#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (66#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
	Parameter CONST_VAL bound to: 1'b0 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (67#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (68#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_1_0' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (68#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_1_0' (69#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_1' (70#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/hdl/design_1.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (71#1) [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1094.418 ; gain = 334.258 ; free physical = 7353 ; free virtual = 17190
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin rx0:enable_monitor to constant 0 [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/Xilinx.com/cameralink_to_axis_v1_0/145fa66b/imports/CameraLinkDecaMode/top_lvds_4x3_7to1_sdr_rx.v:137]
WARNING: [Synth 8-3295] tying undriven pin hls_synchr_strm_0:src_TSTRB[7] to constant 0 [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/hdl/design_1.v:202]
WARNING: [Synth 8-3295] tying undriven pin hls_synchr_strm_0:src_TSTRB[6] to constant 0 [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/hdl/design_1.v:202]
WARNING: [Synth 8-3295] tying undriven pin hls_synchr_strm_0:src_TSTRB[5] to constant 0 [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/hdl/design_1.v:202]
WARNING: [Synth 8-3295] tying undriven pin hls_synchr_strm_0:src_TSTRB[4] to constant 0 [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/hdl/design_1.v:202]
WARNING: [Synth 8-3295] tying undriven pin hls_synchr_strm_0:src_TSTRB[3] to constant 0 [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/hdl/design_1.v:202]
WARNING: [Synth 8-3295] tying undriven pin hls_synchr_strm_0:src_TSTRB[2] to constant 0 [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/hdl/design_1.v:202]
WARNING: [Synth 8-3295] tying undriven pin hls_synchr_strm_0:src_TSTRB[1] to constant 0 [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/hdl/design_1.v:202]
WARNING: [Synth 8-3295] tying undriven pin hls_synchr_strm_0:src_TSTRB[0] to constant 0 [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/hdl/design_1.v:202]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1094.418 ; gain = 334.258 ; free physical = 7353 ; free virtual = 17190
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/fbg676/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'design_1_i/clk_wiz_0/inst/clkin1_ibufg' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:81]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc:230]
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.runs/synth_2/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/subhagato/Codes/marie_smart/marie_smart.runs/synth_2/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst'
Finished Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
Finished Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 12 instances
  IBUFGDS => IBUFDS: 3 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1412.766 ; gain = 0.000 ; free physical = 7258 ; free virtual = 17086
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1412.766 ; gain = 652.605 ; free physical = 7254 ; free virtual = 17083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030fbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1412.766 ; gain = 652.605 ; free physical = 7254 ; free virtual = 17083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property MARK_DEBUG = true for design_1_i/v_axi4s_vid_out_0/locked. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 234).
Applied set_property MARK_DEBUG = true for design_1_i/v_axi4s_vid_out_0/rst. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 235).
Applied set_property MARK_DEBUG = true for design_1_i/v_axi4s_vid_out_0/s_axis_video_tdata[0]. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 236).
Applied set_property MARK_DEBUG = true for design_1_i/v_axi4s_vid_out_0/s_axis_video_tlast. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 252).
Applied set_property MARK_DEBUG = true for design_1_i/v_axi4s_vid_out_0/s_axis_video_tready. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 253).
Applied set_property MARK_DEBUG = true for design_1_i/v_axi4s_vid_out_0/s_axis_video_tuser. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 254).
Applied set_property MARK_DEBUG = true for design_1_i/v_axi4s_vid_out_0/s_axis_video_tvalid. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 255).
Applied set_property MARK_DEBUG = true for design_1_i/v_axi4s_vid_out_0/vid_active_video. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 256).
Applied set_property MARK_DEBUG = true for design_1_i/v_axi4s_vid_out_0/vid_data[0]. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 257).
Applied set_property MARK_DEBUG = true for design_1_i/v_axi4s_vid_out_0/vid_field_id. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 273).
Applied set_property MARK_DEBUG = true for design_1_i/v_axi4s_vid_out_0/vid_hblank. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 274).
Applied set_property MARK_DEBUG = true for design_1_i/v_axi4s_vid_out_0/vid_hsync. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 275).
Applied set_property MARK_DEBUG = true for design_1_i/v_axi4s_vid_out_0/vid_io_out_ce. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 276).
Applied set_property MARK_DEBUG = true for design_1_i/v_axi4s_vid_out_0/vid_vblank. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 277).
Applied set_property MARK_DEBUG = true for design_1_i/v_axi4s_vid_out_0/vid_vsync. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 278).
Applied set_property MARK_DEBUG = true for design_1_i/v_axi4s_vid_out_0/vtg_active_video. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 279).
Applied set_property MARK_DEBUG = true for design_1_i/v_axi4s_vid_out_0/vtg_ce. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 280).
Applied set_property MARK_DEBUG = true for design_1_i/v_axi4s_vid_out_0/vtg_hblank. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 281).
Applied set_property MARK_DEBUG = true for design_1_i/v_axi4s_vid_out_0/vtg_hsync. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 282).
Applied set_property MARK_DEBUG = true for design_1_i/v_axi4s_vid_out_0/vtg_vblank. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 283).
Applied set_property MARK_DEBUG = true for design_1_i/v_axi4s_vid_out_0/vtg_vsync. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 284).
Applied set_property MARK_DEBUG = true for design_1_i/v_axi4s_vid_out_0/wr_error. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 285).
Applied set_property MARK_DEBUG = true for design_1_i/axis_dwidth_converter_0/m_axis_tdata[0]. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 286).
Applied set_property MARK_DEBUG = true for design_1_i/axis_dwidth_converter_0/m_axis_tkeep[0]. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 350).
Applied set_property MARK_DEBUG = true for design_1_i/axis_dwidth_converter_0/m_axis_tlast. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 358).
Applied set_property MARK_DEBUG = true for design_1_i/axis_dwidth_converter_0/m_axis_tready. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 359).
Applied set_property MARK_DEBUG = true for design_1_i/axis_dwidth_converter_0/m_axis_tuser[0]. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 360).
Applied set_property MARK_DEBUG = true for design_1_i/axis_dwidth_converter_0/m_axis_tvalid. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 368).
Applied set_property MARK_DEBUG = true for design_1_i/axis_dwidth_converter_0/s_axis_tdata[0]. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 369).
Applied set_property MARK_DEBUG = true for design_1_i/axis_dwidth_converter_0/s_axis_tlast. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 449).
Applied set_property MARK_DEBUG = true for design_1_i/axis_dwidth_converter_0/s_axis_tready. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 450).
Applied set_property MARK_DEBUG = true for design_1_i/axis_dwidth_converter_0/s_axis_tuser[0]. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 451).
Applied set_property MARK_DEBUG = true for design_1_i/axis_dwidth_converter_0/s_axis_tvalid. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 461).
Applied set_property MARK_DEBUG = true for design_1_i/hls_cropping_vert_strm_0/dst_V[0]. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 462).
Applied set_property MARK_DEBUG = true for design_1_i/hls_cropping_vert_strm_0/dst_valid_dst_V[0]. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 478).
Applied set_property MARK_DEBUG = true for design_1_i/hls_cropping_vert_strm_0/eol_dst_V[0]. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 479).
Applied set_property MARK_DEBUG = true for design_1_i/hls_cropping_vert_strm_0/sof_dst_V[0]. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 480).
Applied set_property MARK_DEBUG = true for design_1_i/hls_cropping_vert_strm_0/sof_src_V[0]. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 481).
Applied set_property MARK_DEBUG = true for design_1_i/hls_cropping_vert_strm_0/src_V_V_TDATA[0]. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 482).
Applied set_property MARK_DEBUG = true for design_1_i/hls_cropping_vert_strm_0/src_V_V_TREADY. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 498).
Applied set_property MARK_DEBUG = true for design_1_i/hls_cropping_vert_strm_0/src_V_V_TVALID. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 499).
Applied set_property MARK_DEBUG = true for design_1_i/hls_cropping_vert_strm_0/src_valid_V[0]. (constraint file  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc, line 500).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  /home/subhagato/Codes/marie_smart/marie_smart.runs/synth_2/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for design_1_i/cameralink_to_axis_0. (constraint file  /home/subhagato/Codes/marie_smart/marie_smart.runs/synth_2/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst. (constraint file  /home/subhagato/Codes/marie_smart/marie_smart.runs/synth_2/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for design_1_i/axis_dwidth_converter_0. (constraint file  /home/subhagato/Codes/marie_smart/marie_smart.runs/synth_2/dont_touch.xdc, line 16).
Applied set_property DONT_TOUCH = true for design_1_i/util_reduced_logic_0. (constraint file  /home/subhagato/Codes/marie_smart/marie_smart.runs/synth_2/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  /home/subhagato/Codes/marie_smart/marie_smart.runs/synth_2/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  /home/subhagato/Codes/marie_smart/marie_smart.runs/synth_2/dont_touch.xdc, line 25).
Applied set_property DONT_TOUCH = true for design_1_i/v_axi4s_vid_out_0. (constraint file  /home/subhagato/Codes/marie_smart/marie_smart.runs/synth_2/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true for design_1_i/v_tc_0. (constraint file  /home/subhagato/Codes/marie_smart/marie_smart.runs/synth_2/dont_touch.xdc, line 31).
Applied set_property DONT_TOUCH = true for design_1_i/util_vector_logic_0. (constraint file  /home/subhagato/Codes/marie_smart/marie_smart.runs/synth_2/dont_touch.xdc, line 34).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  /home/subhagato/Codes/marie_smart/marie_smart.runs/synth_2/dont_touch.xdc, line 37).
Applied set_property DONT_TOUCH = true for design_1_i/hls_cropping_strm_0. (constraint file  /home/subhagato/Codes/marie_smart/marie_smart.runs/synth_2/dont_touch.xdc, line 40).
Applied set_property DONT_TOUCH = true for design_1_i/hls_cropping_vert_strm_0. (constraint file  /home/subhagato/Codes/marie_smart/marie_smart.runs/synth_2/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for design_1_i/hls_synchr_strm_0. (constraint file  /home/subhagato/Codes/marie_smart/marie_smart.runs/synth_2/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for design_1_i/hls_threshold_0. (constraint file  /home/subhagato/Codes/marie_smart/marie_smart.runs/synth_2/dont_touch.xdc, line 49).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  /home/subhagato/Codes/marie_smart/marie_smart.runs/synth_2/dont_touch.xdc, line 52).
Applied set_property DONT_TOUCH = true for design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst. (constraint file  /home/subhagato/Codes/marie_smart/marie_smart.runs/synth_2/dont_touch.xdc, line 57).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0/inst. (constraint file  /home/subhagato/Codes/marie_smart/marie_smart.runs/synth_2/dont_touch.xdc, line 62).
Applied set_property DONT_TOUCH = true for design_1_i/v_axi4s_vid_out_0/inst. (constraint file  /home/subhagato/Codes/marie_smart/marie_smart.runs/synth_2/dont_touch.xdc, line 72).
Applied set_property DONT_TOUCH = true for design_1_i/v_tc_0/U0. (constraint file  /home/subhagato/Codes/marie_smart/marie_smart.runs/synth_2/dont_touch.xdc, line 77).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1412.766 ; gain = 652.605 ; free physical = 7276 ; free virtual = 17104
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_dwidth_converter_v1_1_axisc_upsizer'
ROM "r0_reg_sel0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r0_reg_sel0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/Xilinx.com/cameralink_to_axis_v1_0/145fa66b/imports/CameraLinkDecaMode/delay_controller_wrap.v:340]
ROM "m_delay_val_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "s_delay_val_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "s_delay_val_int" won't be mapped to RAM because it is too sparse.
ROM "data_mux" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "m_delay_mux" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "s_delay_mux" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "inc_run" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "eye_run" won't be mapped to RAM because it is too sparse.
ROM "s_delay_val_eye" won't be mapped to RAM because it is too sparse.
ROM "meq_min" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/Xilinx.com/cameralink_to_axis_v1_0/145fa66b/imports/CameraLinkDecaMode/serdes_1_to_7_mmcm_idelay_sdr.v:533]
INFO: [Synth 8-802] inferred FSM for state register 'state2_reg' in module 'serdes_1_to_7_mmcm_idelay_sdr'
ROM "bsstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "bsstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "c_delay_in_target" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "rst_iserdes" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "chfoundc" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "locked_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/Xilinx.com/cameralink_to_axis_v1_0/145fa66b/imports/CameraLinkDecaMode/serdes_1_to_7_slave_idelay_sdr.v:325]
ROM "bsstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "bsstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "locked_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "chfoundc" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "c_delay_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'ap_reg_ioackin_sof_sig_V_dummy_ack_reg' into 'ap_reg_ioackin_dst_valid_V_dummy_ack_reg' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/hls_cropping_strm_v1_0/6f66cc83/hdl/verilog/hls_cropping_strm.v:1119]
ROM "tmp_12_fu_48444_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_16_fu_48479_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_3_fu_48314_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_7_fu_48271_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_17_fu_48485_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_18_fu_48491_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_8_fu_48352_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_20_fu_48517_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_33_fu_1199_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_35_fu_1275_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_34_fu_1231_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_7_fu_521_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "tmp_s_fu_538_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "tmp_12_fu_555_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "tmp_15_fu_572_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "tmp_20_fu_815_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_21_fu_821_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_23_fu_833_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_24_fu_839_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_22_fu_827_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_19_fu_809_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_30_fu_917_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_31_fu_923_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_32_fu_1169_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
INFO: [Synth 8-4471] merging register 'det_v0bp_start_hori_int2_reg[11:0]' into 'det_v0sync_start_hori_int2_reg[11:0]' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:3575]
INFO: [Synth 8-4471] merging register 'det_v1fp_start_hori_int2_reg[11:0]' into 'det_v1total_reg[11:0]' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:3578]
INFO: [Synth 8-4471] merging register 'det_v1sync_start_hori_int2_reg[11:0]' into 'det_v1total_reg[11:0]' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:3579]
INFO: [Synth 8-4471] merging register 'det_v1bp_start_hori_int2_reg[11:0]' into 'det_v1total_reg[11:0]' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:3580]
INFO: [Synth 8-4471] merging register 'det_v1active_start_hori_int2_reg[11:0]' into 'det_v1total_reg[11:0]' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:3581]
INFO: [Synth 8-4471] merging register 'det_v1sync_start_int2_reg[11:0]' into 'det_v1total_reg[11:0]' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:3586]
INFO: [Synth 8-4471] merging register 'det_v1bp_start_int2_reg[11:0]' into 'det_v1total_reg[11:0]' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:3587]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:3615]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:3649]
INFO: [Synth 8-4471] merging register 'vsync_reg' into 'hsync_reg' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:1552]
INFO: [Synth 8-4471] merging register 'hblank_reg' into 'hsync_reg' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:1553]
INFO: [Synth 8-4471] merging register 'vblank_reg' into 'hsync_reg' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:1554]
INFO: [Synth 8-4471] merging register 'field_id_reg' into 'hsync_reg' [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:1555]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:1149]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:1160]
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axis_dwidth_converter_v1_1_axisc_upsizer'
INFO: [Synth 8-3354] encoded FSM with state register 'state2_reg' using encoding 'one-hot' in module 'serdes_1_to_7_mmcm_idelay_sdr'
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
WARNING: [Synth 8-3848] Net s_axi_awready in module/entity video_ctrl does not have driver. [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:4473]
WARNING: [Synth 8-3848] Net s_axi_wready in module/entity video_ctrl does not have driver. [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:4479]
WARNING: [Synth 8-3848] Net s_axi_bresp in module/entity video_ctrl does not have driver. [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:4481]
WARNING: [Synth 8-3848] Net s_axi_bvalid in module/entity video_ctrl does not have driver. [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:4482]
WARNING: [Synth 8-3848] Net s_axi_rdata in module/entity video_ctrl does not have driver. [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:4489]
WARNING: [Synth 8-3848] Net s_axi_rresp in module/entity video_ctrl does not have driver. [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:4490]
WARNING: [Synth 8-3848] Net s_axi_rvalid in module/entity video_ctrl does not have driver. [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:4491]
WARNING: [Synth 8-3848] Net vsync_d2 in module/entity tc_detector does not have driver. [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:1846]
WARNING: [Synth 8-3848] Net vsync_d in module/entity tc_detector does not have driver. [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:1837]
WARNING: [Synth 8-3848] Net active_chroma_d2 in module/entity tc_detector does not have driver. [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:1850]
WARNING: [Synth 8-3848] Net active_chroma_d in module/entity tc_detector does not have driver. [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:1841]
WARNING: [Synth 8-3848] Net active_chroma_d3 in module/entity tc_detector does not have driver. [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/51f55007/hdl/v_tc_v6_1_vh_rfs.vhd:1851]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1412.766 ; gain = 652.605 ; free physical = 7311 ; free virtual = 17084
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   2 Input     16 Bit       Adders := 6     
	   3 Input     12 Bit       Adders := 10    
	   2 Input     12 Bit       Adders := 10    
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 15    
	   2 Input      5 Bit       Adders := 55    
	   3 Input      5 Bit       Adders := 15    
	   2 Input      4 Bit       Adders := 17    
	   2 Input      3 Bit       Adders := 25    
	   2 Input      2 Bit       Adders := 16    
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	              320 Bit    Registers := 1     
	               83 Bit    Registers := 2     
	               80 Bit    Registers := 8     
	               64 Bit    Registers := 3     
	               40 Bit    Registers := 3     
	               32 Bit    Registers := 30    
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 130   
	               12 Bit    Registers := 48    
	               10 Bit    Registers := 16    
	                8 Bit    Registers := 33    
	                7 Bit    Registers := 64    
	                6 Bit    Registers := 15    
	                5 Bit    Registers := 56    
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 94    
	                1 Bit    Registers := 394   
+---RAMs : 
	              83K Bit         RAMs := 1     
	              19K Bit         RAMs := 1     
	             1024 Bit         RAMs := 4     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 54    
	  32 Input     32 Bit        Muxes := 12    
	   3 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 375   
	   2 Input     12 Bit        Muxes := 16    
	   3 Input      7 Bit        Muxes := 24    
	   2 Input      7 Bit        Muxes := 24    
	  14 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 187   
	   3 Input      5 Bit        Muxes := 12    
	  20 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 37    
	   2 Input      3 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 50    
	  12 Input      2 Bit        Muxes := 48    
	   2 Input      1 Bit        Muxes := 397   
	   3 Input      1 Bit        Muxes := 36    
	   6 Input      1 Bit        Muxes := 96    
	   5 Input      1 Bit        Muxes := 5     
	  21 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module design_1_wrapper 
Detailed RTL Component Info : 
Module axis_infrastructure_v1_1_util_axis2vector 
Detailed RTL Component Info : 
Module axis_register_slice_v1_1_axisc_register_slice 
Detailed RTL Component Info : 
Module axis_infrastructure_v1_1_util_vector2axis 
Detailed RTL Component Info : 
Module axis_register_slice_v1_1_axis_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axis_dwidth_converter_v1_1_axisc_upsizer 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 5     
	               10 Bit    Registers := 15    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  14 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axis_dwidth_converter_v1_1_axisc_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              320 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               40 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module axis_infrastructure_v1_1_util_axis2vector__parameterized0 
Detailed RTL Component Info : 
Module axis_register_slice_v1_1_axisc_register_slice__parameterized0 
Detailed RTL Component Info : 
Module axis_infrastructure_v1_1_util_vector2axis__parameterized0 
Detailed RTL Component Info : 
Module axis_register_slice_v1_1_axis_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axis_dwidth_converter_v1_1_axis_dwidth_converter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_axis_dwidth_converter_0_0 
Detailed RTL Component Info : 
Module delay_controller_wrap 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     32 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 14    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 8     
Module serdes_1_to_7_mmcm_idelay_sdr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	  20 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 5     
Module serdes_1_to_7_slave_idelay_sdr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 23    
Module n_x_serdes_1_to_7_mmcm_idelay_sdr 
Detailed RTL Component Info : 
Module top_lvds_4x3_7to1_sdr_rx 
Detailed RTL Component Info : 
Module cameralink_decode 
Detailed RTL Component Info : 
Module v_vid_in_axi4s_v3_0_vid_in_formatter 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 3     
	                1 Bit    Registers := 15    
Module v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               83 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                1 Bit    Registers := 21    
+---RAMs : 
	              83K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v_vid_in_axi4s_v3_0_in_coupler 
Detailed RTL Component Info : 
+---Registers : 
	               83 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module v_vid_in_axi4s_v3_0_vid_in_axi4s_top 
Detailed RTL Component Info : 
Module v_vid_in_axi4s_0 
Detailed RTL Component Info : 
Module cameralink_to_axis 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module design_1_cameralink_to_axis_0_0 
Detailed RTL Component Info : 
Module design_1_clk_wiz_0_0_clk_wiz 
Detailed RTL Component Info : 
Module design_1_clk_wiz_0_0 
Detailed RTL Component Info : 
Module hls_cropping_strm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               16 Bit    Registers := 125   
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 373   
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 21    
Module design_1_hls_cropping_strm_0_0 
Detailed RTL Component Info : 
Module hls_cropping_vert_strm_linebuffer1_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module hls_cropping_vert_strm_linebuffer1_V 
Detailed RTL Component Info : 
Module hls_cropping_vert_strm_linebuffer2_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module hls_cropping_vert_strm_linebuffer2_V 
Detailed RTL Component Info : 
Module hls_cropping_vert_strm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               32 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 27    
	   3 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module design_1_hls_cropping_vert_strm_0_0 
Detailed RTL Component Info : 
Module hls_synchr_strm 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module design_1_hls_synchr_strm_0_0 
Detailed RTL Component Info : 
Module hls_threshold_Block_crit_edge_i_06_proc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module hls_threshold 
Detailed RTL Component Info : 
Module design_1_hls_threshold_0_0 
Detailed RTL Component Info : 
Module util_reduced_logic__parameterized0 
Detailed RTL Component Info : 
Module design_1_util_reduced_logic_0_0 
Detailed RTL Component Info : 
Module util_vector_logic__parameterized0 
Detailed RTL Component Info : 
Module design_1_util_vector_logic_0_0 
Detailed RTL Component Info : 
Module v_axi4s_vid_out_v3_0_bridge_async_fifo_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                1 Bit    Registers := 21    
+---RAMs : 
	              19K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v_axi4s_vid_out_v3_0_out_coupler 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module v_axi4s_vid_out_v3_0_out_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	  21 Input      1 Bit        Muxes := 6     
Module v_axi4s_vid_out_v3_0_vid_out_formatter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 9     
Module v_axi4s_vid_out_v3_0_axi4s_vid_out_top 
Detailed RTL Component Info : 
Module design_1_v_axi4s_vid_out_0_0 
Detailed RTL Component Info : 
Module video_ctrl 
Detailed RTL Component Info : 
Module tc_detector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 5     
	   3 Input     12 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               12 Bit    Registers := 28    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
Module tc_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
Module tc_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
Module v_tc__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module design_1_v_tc_0_0 
Detailed RTL Component Info : 
Module xlconcat 
Detailed RTL Component Info : 
Module design_1_xlconcat_0_0 
Detailed RTL Component Info : 
Module xlconstant 
Detailed RTL Component Info : 
Module design_1_xlconstant_0_0 
Detailed RTL Component Info : 
Module xlconstant__parameterized0 
Detailed RTL Component Info : 
Module design_1_xlconstant_1_0 
Detailed RTL Component Info : 
Module design_1 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1412.766 ; gain = 652.605 ; free physical = 7311 ; free virtual = 17084
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "tmp_8_fu_48352_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_7_fu_48271_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_3_fu_48314_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_18_fu_48491_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_17_fu_48485_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_20_fu_48517_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_16_fu_48479_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_12_fu_48444_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_34_fu_1231_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_35_fu_1275_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_33_fu_1199_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_30_fu_917_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_31_fu_923_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_32_fu_1169_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_20_fu_815_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_22_fu_827_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_21_fu_821_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_23_fu_833_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_19_fu_809_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1412.766 ; gain = 652.605 ; free physical = 7325 ; free virtual = 17098
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1412.766 ; gain = 652.605 ; free physical = 7325 ; free virtual = 17098

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+-------------------------------------------+--------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|Module Name                                | RTL Object   | PORT A (depth X width) | W | R | PORT B (depth X width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name                                                                                                                                                                                                      | 
+-------------------------------------------+--------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2 | fifo_ram_reg | 1 K X 83               | W |   | 1 K X 83(WRITE_FIRST)  |   | R | Port A and B | 1      | 2      | design_1_wrapper/design_1/design_1_cameralink_to_axis_0_0/cameralink_to_axis/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0_vid_in_axi4s_top/v_vid_in_axi4s_v3_0_in_coupler/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2/extram__5 | 
|hls_cropping_vert_strm_linebuffer1_V_ram   | ram_reg      | 64 X 16(READ_FIRST)    | W |   | 64 X 16(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | design_1_wrapper/design_1/design_1_hls_cropping_vert_strm_0_0/hls_cropping_vert_strm/Multiple/hls_cropping_vert_strm_linebuffer1_V/hls_cropping_vert_strm_linebuffer1_V_ram/extram__7                                  | 
|hls_cropping_vert_strm_linebuffer2_V_ram   | ram_reg      | 64 X 16(READ_FIRST)    | W |   | 64 X 16(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | design_1_wrapper/design_1/design_1_hls_cropping_vert_strm_0_0/hls_cropping_vert_strm/hls_cropping_vert_strm_linebuffer2_V/hls_cropping_vert_strm_linebuffer2_V_ram/extram__9                                           | 
|v_axi4s_vid_out_v3_0_bridge_async_fifo_2   | fifo_ram_reg | 1 K X 19               | W |   | 1 K X 19(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | design_1_wrapper/design_1/design_1_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0_axi4s_vid_out_top/v_axi4s_vid_out_v3_0_out_coupler/v_axi4s_vid_out_v3_0_bridge_async_fifo_2/extram__11                                     | 
+-------------------------------------------+--------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1420.746 ; gain = 660.586 ; free physical = 7193 ; free virtual = 16991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1420.746 ; gain = 660.586 ; free physical = 7193 ; free virtual = 16991
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1420.746 ; gain = 660.586 ; free physical = 7193 ; free virtual = 16991

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1420.746 ; gain = 660.586 ; free physical = 7193 ; free virtual = 16991
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1420.750 ; gain = 660.590 ; free physical = 7193 ; free virtual = 16988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 1424.746 ; gain = 664.586 ; free physical = 7190 ; free virtual = 16986
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\bsstate_reg[1] ) is unused and will be removed from module serdes_1_to_7_mmcm_idelay_sdr.
WARNING: [Synth 8-3332] Sequential element (retry_reg) is unused and will be removed from module serdes_1_to_7_slave_idelay_sdr__2.
WARNING: [Synth 8-3332] Sequential element (\state2_reg[2] ) is unused and will be removed from module serdes_1_to_7_slave_idelay_sdr__2.
WARNING: [Synth 8-3332] Sequential element (\bsstate_reg[1] ) is unused and will be removed from module serdes_1_to_7_slave_idelay_sdr__2.
WARNING: [Synth 8-3332] Sequential element (retry_reg) is unused and will be removed from module serdes_1_to_7_slave_idelay_sdr.
WARNING: [Synth 8-3332] Sequential element (\state2_reg[2] ) is unused and will be removed from module serdes_1_to_7_slave_idelay_sdr.
WARNING: [Synth 8-3332] Sequential element (\bsstate_reg[1] ) is unused and will be removed from module serdes_1_to_7_slave_idelay_sdr.
WARNING: [Synth 8-3332] Sequential element (\ap_CS_fsm_reg[0] ) is unused and will be removed from module hls_cropping_strm.
WARNING: [Synth 8-3332] Sequential element (\ap_CS_fsm_reg[0] ) is unused and will be removed from module hls_cropping_vert_strm.
WARNING: [Synth 8-3332] Sequential element (\ap_CS_fsm_reg[0] ) is unused and will be removed from module hls_synchr_strm.
WARNING: [Synth 8-3332] Sequential element (\ap_CS_fsm_reg[0] ) is unused and will be removed from module hls_threshold_Block_crit_edge_i_06_proc.
INFO: [Synth 8-3332] Sequential element (found_chroma_reg) is unused and will be removed from module tc_detector.
INFO: [Synth 8-3332] Sequential element (\det_v0chroma_start_int_reg[11] ) is unused and will be removed from module tc_detector.
INFO: [Synth 8-3332] Sequential element (\det_v0chroma_start_int_reg[10] ) is unused and will be removed from module tc_detector.
INFO: [Synth 8-3332] Sequential element (\det_v0chroma_start_int_reg[9] ) is unused and will be removed from module tc_detector.
INFO: [Synth 8-3332] Sequential element (\det_v0chroma_start_int_reg[8] ) is unused and will be removed from module tc_detector.
INFO: [Synth 8-3332] Sequential element (\det_v0chroma_start_int_reg[7] ) is unused and will be removed from module tc_detector.
INFO: [Synth 8-3332] Sequential element (\det_v0chroma_start_int_reg[6] ) is unused and will be removed from module tc_detector.
INFO: [Synth 8-3332] Sequential element (\det_v0chroma_start_int_reg[5] ) is unused and will be removed from module tc_detector.
INFO: [Synth 8-3332] Sequential element (\det_v0chroma_start_int_reg[4] ) is unused and will be removed from module tc_detector.
INFO: [Synth 8-3332] Sequential element (\det_v0chroma_start_int_reg[3] ) is unused and will be removed from module tc_detector.
INFO: [Synth 8-3332] Sequential element (\det_v0chroma_start_int_reg[2] ) is unused and will be removed from module tc_detector.
INFO: [Synth 8-3332] Sequential element (\det_v0chroma_start_int_reg[1] ) is unused and will be removed from module tc_detector.
INFO: [Synth 8-3332] Sequential element (\det_v0chroma_start_int_reg[0] ) is unused and will be removed from module tc_detector.
INFO: [Synth 8-3332] Sequential element (\det_v1total_reg[11] ) is unused and will be removed from module tc_detector.
INFO: [Synth 8-3332] Sequential element (\det_v1total_reg[10] ) is unused and will be removed from module tc_detector.
INFO: [Synth 8-3332] Sequential element (\det_v1total_reg[9] ) is unused and will be removed from module tc_detector.
INFO: [Synth 8-3332] Sequential element (\det_v1total_reg[8] ) is unused and will be removed from module tc_detector.
INFO: [Synth 8-3332] Sequential element (\det_v1total_reg[7] ) is unused and will be removed from module tc_detector.
INFO: [Synth 8-3332] Sequential element (\det_v1total_reg[6] ) is unused and will be removed from module tc_detector.
INFO: [Synth 8-3332] Sequential element (\det_v1total_reg[5] ) is unused and will be removed from module tc_detector.
INFO: [Synth 8-3332] Sequential element (\det_v1total_reg[4] ) is unused and will be removed from module tc_detector.
INFO: [Synth 8-3332] Sequential element (\det_v1total_reg[3] ) is unused and will be removed from module tc_detector.
INFO: [Synth 8-3332] Sequential element (\det_v1total_reg[2] ) is unused and will be removed from module tc_detector.
INFO: [Synth 8-3332] Sequential element (\det_v1total_reg[1] ) is unused and will be removed from module tc_detector.
INFO: [Synth 8-3332] Sequential element (\det_v1total_reg[0] ) is unused and will be removed from module tc_detector.
INFO: [Synth 8-3332] Sequential element (last_chroma_reg) is unused and will be removed from module tc_detector.
INFO: [Synth 8-3332] Sequential element (\det_chroma_skip_int_reg[1] ) is unused and will be removed from module tc_detector.
INFO: [Synth 8-3332] Sequential element (\det_chroma_skip_int_reg[0] ) is unused and will be removed from module tc_detector.
INFO: [Synth 8-3332] Sequential element (\param_cfg_reg[16] ) is unused and will be removed from module tc_generator.
INFO: [Synth 8-3332] Sequential element (\param_cfg_reg[15] ) is unused and will be removed from module tc_generator.
INFO: [Synth 8-3332] Sequential element (\param_cfg_reg[14] ) is unused and will be removed from module tc_generator.
INFO: [Synth 8-3332] Sequential element (\param_cfg_reg[13] ) is unused and will be removed from module tc_generator.
INFO: [Synth 8-3332] Sequential element (\param_cfg_reg[12] ) is unused and will be removed from module tc_generator.
INFO: [Synth 8-3332] Sequential element (\param_cfg_reg[11] ) is unused and will be removed from module tc_generator.
INFO: [Synth 8-3332] Sequential element (field_id_int_reg) is unused and will be removed from module tc_generator.
INFO: [Synth 8-3332] Sequential element (hsync_reg) is unused and will be removed from module tc_generator.
INFO: [Synth 8-3332] Sequential element (active_chroma_int_reg) is unused and will be removed from module tc_generator.
INFO: [Synth 8-3332] Sequential element (\chroma_skip_reg[1] ) is unused and will be removed from module tc_generator.
INFO: [Synth 8-3332] Sequential element (\chroma_skip_reg[0] ) is unused and will be removed from module tc_generator.
INFO: [Synth 8-3332] Sequential element (\c_count_reg[0] ) is unused and will be removed from module tc_generator.
INFO: [Synth 8-3332] Sequential element (\c_count_d_reg[0] ) is unused and will be removed from module tc_generator.
INFO: [Synth 8-3332] Sequential element (active_chroma_420_reg) is unused and will be removed from module tc_generator.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[15] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[14] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[31] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[30] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[29] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[28] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[27] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[26] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[25] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[24] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[23] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[22] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[21] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[20] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[19] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[18] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[17] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[7] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[6] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[5] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[4] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[3] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[2] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[1] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[0] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\gen_encoding_reg[2] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_encoding_reg[1] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_encoding_reg[0] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_v0chroma_start_reg[11] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_v0chroma_start_reg[10] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_v0chroma_start_reg[9] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_v0chroma_start_reg[8] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_v0chroma_start_reg[7] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_v0chroma_start_reg[6] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_v0chroma_start_reg[5] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_v0chroma_start_reg[4] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_v0chroma_start_reg[3] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_v0chroma_start_reg[2] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_v0chroma_start_reg[1] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_v0chroma_start_reg[0] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_v1chroma_start_reg[0] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (areset_r_reg) is unused and will be removed from module axis_register_slice_v1_1_axis_register_slice.
INFO: [Synth 8-3332] Sequential element (areset_r_reg) is unused and will be removed from module axis_register_slice_v1_1_axis_register_slice__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ptr_diff_rd_dom_reg[1] ) is unused and will be removed from module v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.
INFO: [Synth 8-3332] Sequential element (\ptr_diff_rd_dom_reg[0] ) is unused and will be removed from module v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.
INFO: [Synth 8-3332] Sequential element (\ptr_diff_wr_dom_reg[9] ) is unused and will be removed from module v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.
INFO: [Synth 8-3332] Sequential element (\ptr_diff_wr_dom_reg[8] ) is unused and will be removed from module v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4480] The timing for the instance fifo_ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fifo_ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fifo_ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fifo_ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:16 . Memory (MB): peak = 1561.832 ; gain = 801.672 ; free physical = 7066 ; free virtual = 16848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop htotal_reg[11] is being inverted and renamed to htotal_reg[11]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin axisc_register_slice_0:ARESET to constant 0
WARNING: [Synth 8-3295] tying undriven pin axisc_register_slice_0:ARESET to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx0:enable_monitor to constant 0
WARNING: [Synth 8-3295] tying undriven pin linebuffer1_V_U:reset to constant 0
WARNING: [Synth 8-3295] tying undriven pin linebuffer1b_V_U:reset to constant 0
WARNING: [Synth 8-3295] tying undriven pin linebuffer2_V_U:reset to constant 0
WARNING: [Synth 8-3295] tying undriven pin linebuffer2b_V_U:reset to constant 0
WARNING: [Synth 8-3295] tying undriven pin hls_synchr_strm_0:src_TSTRB[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hls_synchr_strm_0:src_TSTRB[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hls_synchr_strm_0:src_TSTRB[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hls_synchr_strm_0:src_TSTRB[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hls_synchr_strm_0:src_TSTRB[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hls_synchr_strm_0:src_TSTRB[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hls_synchr_strm_0:src_TSTRB[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hls_synchr_strm_0:src_TSTRB[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_VIDEO_CTRL:\time_status_regs[2] [8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :vblank_pol to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_TC_TOP:gen_encoding[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_TC_TOP:gen_encoding[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_TC_TOP:gen_encoding[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_TC_TOP:gen_v0chroma_start[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_TC_TOP:gen_v0chroma_start[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_TC_TOP:gen_v0chroma_start[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_TC_TOP:gen_v0chroma_start[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_TC_TOP:gen_v0chroma_start[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_TC_TOP:gen_v0chroma_start[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_TC_TOP:gen_v0chroma_start[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_TC_TOP:gen_v0chroma_start[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_TC_TOP:gen_v0chroma_start[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_TC_TOP:gen_v0chroma_start[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_TC_TOP:gen_v0chroma_start[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_TC_TOP:gen_v0chroma_start[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_TC_TOP:gen_v1chroma_start[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1561.832 ; gain = 801.672 ; free physical = 7066 ; free virtual = 16848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1561.832 ; gain = 801.672 ; free physical = 7066 ; free virtual = 16848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+-------------------------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                          | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|v_vid_in_axi4s_v3_0_vid_in_formatter | data_3_reg[79]       | 3      | 80    | NO           | NO                 | YES               | 80     | 0       | 
|tc_top                               | detect_en_d_reg[3]   | 4      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|tc_top                               | generate_en_d_reg[3] | 4      | 1     | YES          | NO                 | NO                | 1      | 0       | 
+-------------------------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |BUFG             |     6|
|2     |CARRY4           |   201|
|3     |GND              |     1|
|4     |IDELAYCTRL       |     1|
|5     |IDELAYE2         |     4|
|6     |IDELAYE2_1       |    24|
|7     |INV              |     3|
|8     |ISERDESE2        |    27|
|9     |LUT1             |   451|
|10    |LUT2             |   706|
|11    |LUT3             |   899|
|12    |LUT4             |  1490|
|13    |LUT5             |  1562|
|14    |LUT6             |  3272|
|15    |MMCME2_ADV       |     1|
|16    |MUXCY_L          |   279|
|17    |MUXF7            |   147|
|18    |MUXF8            |    13|
|19    |PLLE2_ADV        |     1|
|20    |RAMB18E1         |     1|
|21    |RAMB18E1_1       |     4|
|22    |RAMB36E1         |     3|
|23    |SRL16E           |    82|
|24    |VCC              |     1|
|25    |XORCY            |   296|
|26    |FDCE             |     2|
|27    |FDPE             |     2|
|28    |FDRE             |  5724|
|29    |FDSE             |   145|
|30    |IBUF             |     2|
|31    |IBUFDS_DIFF_OUT  |    12|
|32    |IBUFGDS          |     3|
|33    |IBUFGDS_DIFF_OUT |     1|
+------+-----------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------+--------------------------------------------------------------+------+
|      |Instance                                             |Module                                                        |Cells |
+------+-----------------------------------------------------+--------------------------------------------------------------+------+
|1     |top                                                  |                                                              | 15366|
|2     |  design_1_i                                         |design_1                                                      | 15365|
|3     |    axis_dwidth_converter_0                          |design_1_axis_dwidth_converter_0_0                            |  1462|
|4     |      inst                                           |axis_dwidth_converter_v1_1_axis_dwidth_converter              |  1462|
|5     |        axis_register_slice_0                        |axis_register_slice_v1_1_axis_register_slice                  |     0|
|6     |          util_axis2vector_0                         |axis_infrastructure_v1_1_util_axis2vector                     |     0|
|7     |          axisc_register_slice_0                     |axis_register_slice_v1_1_axisc_register_slice                 |     0|
|8     |          util_vector2axis_0                         |axis_infrastructure_v1_1_util_vector2axis                     |     0|
|9     |        \gen_upsizer_conversion.axisc_upsizer_0      |axis_dwidth_converter_v1_1_axisc_upsizer                      |   608|
|10    |        \gen_downsizer_conversion.axisc_downsizer_0  |axis_dwidth_converter_v1_1_axisc_downsizer                    |   852|
|11    |        axis_register_slice_1                        |axis_register_slice_v1_1_axis_register_slice__parameterized0  |     0|
|12    |          util_axis2vector_0                         |axis_infrastructure_v1_1_util_axis2vector__parameterized0     |     0|
|13    |          axisc_register_slice_0                     |axis_register_slice_v1_1_axisc_register_slice__parameterized0 |     0|
|14    |          util_vector2axis_0                         |axis_infrastructure_v1_1_util_vector2axis__parameterized0     |     0|
|15    |    cameralink_to_axis_0                             |design_1_cameralink_to_axis_0_0                               |  4280|
|16    |      inst                                           |cameralink_to_axis                                            |  4280|
|17    |        top_lvds_4x3_7to1_sdr_rx_inst                |top_lvds_4x3_7to1_sdr_rx                                      |  3686|
|18    |          rx0                                        |n_x_serdes_1_to_7_mmcm_idelay_sdr                             |  3681|
|19    |            rx0                                      |serdes_1_to_7_mmcm_idelay_sdr                                 |  1286|
|20    |              \loop3[0].dc_inst                      |delay_controller_wrap__2                                      |   262|
|21    |              \loop3[1].dc_inst                      |delay_controller_wrap__3                                      |   262|
|22    |              \loop3[2].dc_inst                      |delay_controller_wrap__4                                      |   262|
|23    |              \loop3[3].dc_inst                      |delay_controller_wrap__5                                      |   262|
|24    |            \loop0[1].rxn                            |serdes_1_to_7_slave_idelay_sdr__2                             |  1197|
|25    |              \loop3[0].dc_inst                      |delay_controller_wrap__12                                     |   262|
|26    |              \loop3[1].dc_inst                      |delay_controller_wrap__11                                     |   262|
|27    |              \loop3[2].dc_inst                      |delay_controller_wrap__10                                     |   262|
|28    |              \loop3[3].dc_inst                      |delay_controller_wrap__9                                      |   262|
|29    |            \loop0[2].rxn                            |serdes_1_to_7_slave_idelay_sdr                                |  1197|
|30    |              \loop3[0].dc_inst                      |delay_controller_wrap__6                                      |   262|
|31    |              \loop3[1].dc_inst                      |delay_controller_wrap__7                                      |   262|
|32    |              \loop3[2].dc_inst                      |delay_controller_wrap__8                                      |   262|
|33    |              \loop3[3].dc_inst                      |delay_controller_wrap                                         |   262|
|34    |        cameralink_decode_inst                       |cameralink_decode                                             |     3|
|35    |        v_vid_in_axi4s_0_inst                        |v_vid_in_axi4s_0                                              |   582|
|36    |          inst                                       |v_vid_in_axi4s_v3_0_vid_in_axi4s_top                          |   582|
|37    |            vid_in_formatter                         |v_vid_in_axi4s_v3_0_vid_in_formatter                          |   179|
|38    |            in_coupler_i                             |v_vid_in_axi4s_v3_0_in_coupler                                |   402|
|39    |              in_bridge_async_fifo_2_i               |v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2                    |   222|
|40    |    clk_wiz_0                                        |design_1_clk_wiz_0_0                                          |     6|
|41    |      inst                                           |design_1_clk_wiz_0_0_clk_wiz                                  |     6|
|42    |    hls_cropping_strm_0                              |design_1_hls_cropping_strm_0_0                                |  6303|
|43    |      inst                                           |hls_cropping_strm                                             |  6303|
|44    |    hls_cropping_vert_strm_0                         |design_1_hls_cropping_vert_strm_0_0                           |  1550|
|45    |      inst                                           |hls_cropping_vert_strm                                        |  1550|
|46    |        linebuffer1_V_U                              |hls_cropping_vert_strm_linebuffer1_V__1                       |     1|
|47    |          hls_cropping_vert_strm_linebuffer1_V_ram_U |hls_cropping_vert_strm_linebuffer1_V_ram__1                   |     1|
|48    |        linebuffer1b_V_U                             |hls_cropping_vert_strm_linebuffer1_V__2                       |     1|
|49    |          hls_cropping_vert_strm_linebuffer1_V_ram_U |hls_cropping_vert_strm_linebuffer1_V_ram__2                   |     1|
|50    |        linebuffer2_V_U                              |hls_cropping_vert_strm_linebuffer2_V                          |     1|
|51    |          hls_cropping_vert_strm_linebuffer2_V_ram_U |hls_cropping_vert_strm_linebuffer2_V_ram                      |     1|
|52    |        linebuffer2b_V_U                             |hls_cropping_vert_strm_linebuffer1_V                          |     1|
|53    |          hls_cropping_vert_strm_linebuffer1_V_ram_U |hls_cropping_vert_strm_linebuffer1_V_ram                      |     1|
|54    |    hls_synchr_strm_0                                |design_1_hls_synchr_strm_0_0                                  |   180|
|55    |      inst                                           |hls_synchr_strm                                               |   180|
|56    |    hls_threshold_0                                  |design_1_hls_threshold_0_0                                    |    23|
|57    |      inst                                           |hls_threshold                                                 |    23|
|58    |        hls_threshold_Block_crit_edge_i_06_proc_U0   |hls_threshold_Block_crit_edge_i_06_proc                       |    22|
|59    |    util_reduced_logic_0                             |design_1_util_reduced_logic_0_0                               |     2|
|60    |      U0                                             |util_reduced_logic__parameterized0                            |     2|
|61    |    util_vector_logic_0                              |design_1_util_vector_logic_0_0                                |     1|
|62    |      U0                                             |util_vector_logic__parameterized0                             |     1|
|63    |    v_axi4s_vid_out_0                                |design_1_v_axi4s_vid_out_0_0                                  |   371|
|64    |      inst                                           |v_axi4s_vid_out_v3_0_axi4s_vid_out_top                        |   371|
|65    |        out_coupler_i                                |v_axi4s_vid_out_v3_0_out_coupler                              |   251|
|66    |          bridge_async_fifo_2_i                      |v_axi4s_vid_out_v3_0_bridge_async_fifo_2                      |   226|
|67    |        out_sync_i                                   |v_axi4s_vid_out_v3_0_out_sync                                 |    91|
|68    |        vid_out_formatter_i                          |v_axi4s_vid_out_v3_0_vid_out_formatter                        |    29|
|69    |    v_tc_0                                           |design_1_v_tc_0_0                                             |  1185|
|70    |      U0                                             |v_tc__parameterized0                                          |  1185|
|71    |        U_VIDEO_CTRL                                 |video_ctrl                                                    |     9|
|72    |        U_TC_TOP                                     |tc_top                                                        |  1175|
|73    |          \GEN_DETECTION.U_tc_DET                    |tc_detector                                                   |   747|
|74    |          \GEN_GENERATOR.U_TC_GEN                    |tc_generator                                                  |   367|
|75    |    xlconcat_0                                       |design_1_xlconcat_0_0                                         |     0|
|76    |      inst                                           |xlconcat                                                      |     0|
|77    |    xlconstant_0                                     |design_1_xlconstant_0_0                                       |     0|
|78    |      inst                                           |xlconstant                                                    |     0|
|79    |    xlconstant_1                                     |design_1_xlconstant_1_0                                       |     0|
|80    |      inst                                           |xlconstant__parameterized0                                    |     0|
+------+-----------------------------------------------------+--------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 1561.832 ; gain = 801.672 ; free physical = 7067 ; free virtual = 16848
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 920 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1561.832 ; gain = 377.582 ; free physical = 7067 ; free virtual = 16848
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 1561.832 ; gain = 801.672 ; free physical = 7067 ; free virtual = 16848
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_0' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_1' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_2' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/hls_cropping_vert_strm_0/inst/linebuffer1_V_U/hls_cropping_vert_strm_linebuffer1_V_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/hls_cropping_vert_strm_0/inst/linebuffer1b_V_U/hls_cropping_vert_strm_linebuffer1_V_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/hls_cropping_vert_strm_0/inst/linebuffer2_V_U/hls_cropping_vert_strm_linebuffer2_V_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/hls_cropping_vert_strm_0/inst/linebuffer2b_V_U/hls_cropping_vert_strm_linebuffer1_V_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/fifo_ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 859 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 16 inverter(s) to 40 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 90 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 74 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 12 instances
  IBUFGDS => IBUFDS: 3 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
356 Infos, 95 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 1561.836 ; gain = 695.938 ; free physical = 7077 ; free virtual = 16848
# write_checkpoint -noxdef design_1_wrapper.dcp
# catch { report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1561.836 ; gain = 0.000 ; free physical = 7076 ; free virtual = 16847
INFO: [Common 17-206] Exiting Vivado at Thu Jul 16 13:01:10 2015...
