
transmitter_demolition_robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009844  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000390  080099e4  080099e4  0000a9e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009d74  08009d74  0000b150  2**0
                  CONTENTS
  4 .ARM          00000008  08009d74  08009d74  0000ad74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009d7c  08009d7c  0000b150  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009d7c  08009d7c  0000ad7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009d80  08009d80  0000ad80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000150  20000000  08009d84  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002284  20000150  08009ed4  0000b150  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200023d4  08009ed4  0000b3d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b150  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001520e  00000000  00000000  0000b180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f53  00000000  00000000  0002038e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001088  00000000  00000000  000242e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c63  00000000  00000000  00025370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a863  00000000  00000000  00025fd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017b6f  00000000  00000000  00040836  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000955a6  00000000  00000000  000583a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ed94b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000465c  00000000  00000000  000ed990  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  000f1fec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000150 	.word	0x20000150
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080099cc 	.word	0x080099cc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000154 	.word	0x20000154
 80001dc:	080099cc 	.word	0x080099cc

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b084      	sub	sp, #16
 8000584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000586:	463b      	mov	r3, r7
 8000588:	2200      	movs	r2, #0
 800058a:	601a      	str	r2, [r3, #0]
 800058c:	605a      	str	r2, [r3, #4]
 800058e:	609a      	str	r2, [r3, #8]
 8000590:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000592:	4b21      	ldr	r3, [pc, #132]	@ (8000618 <MX_ADC1_Init+0x98>)
 8000594:	4a21      	ldr	r2, [pc, #132]	@ (800061c <MX_ADC1_Init+0x9c>)
 8000596:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000598:	4b1f      	ldr	r3, [pc, #124]	@ (8000618 <MX_ADC1_Init+0x98>)
 800059a:	2200      	movs	r2, #0
 800059c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800059e:	4b1e      	ldr	r3, [pc, #120]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80005a4:	4b1c      	ldr	r3, [pc, #112]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005aa:	4b1b      	ldr	r3, [pc, #108]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005b0:	4b19      	ldr	r3, [pc, #100]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005b8:	4b17      	ldr	r3, [pc, #92]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005be:	4b16      	ldr	r3, [pc, #88]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005c0:	4a17      	ldr	r2, [pc, #92]	@ (8000620 <MX_ADC1_Init+0xa0>)
 80005c2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005c4:	4b14      	ldr	r3, [pc, #80]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80005ca:	4b13      	ldr	r3, [pc, #76]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005cc:	2201      	movs	r2, #1
 80005ce:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005d0:	4b11      	ldr	r3, [pc, #68]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005da:	2201      	movs	r2, #1
 80005dc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005de:	480e      	ldr	r0, [pc, #56]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005e0:	f000 fee4 	bl	80013ac <HAL_ADC_Init>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d001      	beq.n	80005ee <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80005ea:	f000 fafb 	bl	8000be4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80005ee:	2300      	movs	r3, #0
 80005f0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80005f2:	2301      	movs	r3, #1
 80005f4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80005f6:	2300      	movs	r3, #0
 80005f8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005fa:	463b      	mov	r3, r7
 80005fc:	4619      	mov	r1, r3
 80005fe:	4806      	ldr	r0, [pc, #24]	@ (8000618 <MX_ADC1_Init+0x98>)
 8000600:	f001 f898 	bl	8001734 <HAL_ADC_ConfigChannel>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800060a:	f000 faeb 	bl	8000be4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800060e:	bf00      	nop
 8000610:	3710      	adds	r7, #16
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	2000016c 	.word	0x2000016c
 800061c:	40012000 	.word	0x40012000
 8000620:	0f000001 	.word	0x0f000001

08000624 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b08a      	sub	sp, #40	@ 0x28
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062c:	f107 0314 	add.w	r3, r7, #20
 8000630:	2200      	movs	r2, #0
 8000632:	601a      	str	r2, [r3, #0]
 8000634:	605a      	str	r2, [r3, #4]
 8000636:	609a      	str	r2, [r3, #8]
 8000638:	60da      	str	r2, [r3, #12]
 800063a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	4a17      	ldr	r2, [pc, #92]	@ (80006a0 <HAL_ADC_MspInit+0x7c>)
 8000642:	4293      	cmp	r3, r2
 8000644:	d127      	bne.n	8000696 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000646:	2300      	movs	r3, #0
 8000648:	613b      	str	r3, [r7, #16]
 800064a:	4b16      	ldr	r3, [pc, #88]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 800064c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800064e:	4a15      	ldr	r2, [pc, #84]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 8000650:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000654:	6453      	str	r3, [r2, #68]	@ 0x44
 8000656:	4b13      	ldr	r3, [pc, #76]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 8000658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800065a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800065e:	613b      	str	r3, [r7, #16]
 8000660:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000662:	2300      	movs	r3, #0
 8000664:	60fb      	str	r3, [r7, #12]
 8000666:	4b0f      	ldr	r3, [pc, #60]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 8000668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800066a:	4a0e      	ldr	r2, [pc, #56]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 800066c:	f043 0301 	orr.w	r3, r3, #1
 8000670:	6313      	str	r3, [r2, #48]	@ 0x30
 8000672:	4b0c      	ldr	r3, [pc, #48]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 8000674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000676:	f003 0301 	and.w	r3, r3, #1
 800067a:	60fb      	str	r3, [r7, #12]
 800067c:	68fb      	ldr	r3, [r7, #12]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = R8_Pin|R1_Pin|JOY_LEFT_X_Pin|JOY_LEFT_Y_Pin
 800067e:	23cf      	movs	r3, #207	@ 0xcf
 8000680:	617b      	str	r3, [r7, #20]
                          |JOY_RIGHT_X_Pin|JOY_RIGHT_Y_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000682:	2303      	movs	r3, #3
 8000684:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000686:	2300      	movs	r3, #0
 8000688:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800068a:	f107 0314 	add.w	r3, r7, #20
 800068e:	4619      	mov	r1, r3
 8000690:	4805      	ldr	r0, [pc, #20]	@ (80006a8 <HAL_ADC_MspInit+0x84>)
 8000692:	f001 fc11 	bl	8001eb8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000696:	bf00      	nop
 8000698:	3728      	adds	r7, #40	@ 0x28
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	40012000 	.word	0x40012000
 80006a4:	40023800 	.word	0x40023800
 80006a8:	40020000 	.word	0x40020000

080006ac <MX_GPIO_Init>:
        * EXTI
     PB6   ------> I2C1_SCL
     PB7   ------> I2C1_SDA
*/
void MX_GPIO_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b088      	sub	sp, #32
 80006b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b2:	f107 030c 	add.w	r3, r7, #12
 80006b6:	2200      	movs	r2, #0
 80006b8:	601a      	str	r2, [r3, #0]
 80006ba:	605a      	str	r2, [r3, #4]
 80006bc:	609a      	str	r2, [r3, #8]
 80006be:	60da      	str	r2, [r3, #12]
 80006c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006c2:	2300      	movs	r3, #0
 80006c4:	60bb      	str	r3, [r7, #8]
 80006c6:	4b35      	ldr	r3, [pc, #212]	@ (800079c <MX_GPIO_Init+0xf0>)
 80006c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ca:	4a34      	ldr	r2, [pc, #208]	@ (800079c <MX_GPIO_Init+0xf0>)
 80006cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006d2:	4b32      	ldr	r3, [pc, #200]	@ (800079c <MX_GPIO_Init+0xf0>)
 80006d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006da:	60bb      	str	r3, [r7, #8]
 80006dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006de:	2300      	movs	r3, #0
 80006e0:	607b      	str	r3, [r7, #4]
 80006e2:	4b2e      	ldr	r3, [pc, #184]	@ (800079c <MX_GPIO_Init+0xf0>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e6:	4a2d      	ldr	r2, [pc, #180]	@ (800079c <MX_GPIO_Init+0xf0>)
 80006e8:	f043 0301 	orr.w	r3, r3, #1
 80006ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ee:	4b2b      	ldr	r3, [pc, #172]	@ (800079c <MX_GPIO_Init+0xf0>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f2:	f003 0301 	and.w	r3, r3, #1
 80006f6:	607b      	str	r3, [r7, #4]
 80006f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006fa:	2300      	movs	r3, #0
 80006fc:	603b      	str	r3, [r7, #0]
 80006fe:	4b27      	ldr	r3, [pc, #156]	@ (800079c <MX_GPIO_Init+0xf0>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000702:	4a26      	ldr	r2, [pc, #152]	@ (800079c <MX_GPIO_Init+0xf0>)
 8000704:	f043 0302 	orr.w	r3, r3, #2
 8000708:	6313      	str	r3, [r2, #48]	@ 0x30
 800070a:	4b24      	ldr	r3, [pc, #144]	@ (800079c <MX_GPIO_Init+0xf0>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070e:	f003 0302 	and.w	r3, r3, #2
 8000712:	603b      	str	r3, [r7, #0]
 8000714:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Lora_M1_Pin|Lora_M0_Pin, GPIO_PIN_RESET);
 8000716:	2200      	movs	r2, #0
 8000718:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800071c:	4820      	ldr	r0, [pc, #128]	@ (80007a0 <MX_GPIO_Init+0xf4>)
 800071e:	f001 fd67 	bl	80021f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = JOY_LEFT_BTN1_Pin|JOY_LEFT_BTN2_Pin|S5_2_Pin|S2_1_Pin;
 8000722:	f248 1330 	movw	r3, #33072	@ 0x8130
 8000726:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000728:	2300      	movs	r3, #0
 800072a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072c:	2300      	movs	r3, #0
 800072e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000730:	f107 030c 	add.w	r3, r7, #12
 8000734:	4619      	mov	r1, r3
 8000736:	481b      	ldr	r0, [pc, #108]	@ (80007a4 <MX_GPIO_Init+0xf8>)
 8000738:	f001 fbbe 	bl	8001eb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = JOY_RIGHT_BTN1_Pin|JOY_RIGHT_BTN2_Pin|S0_Pin|S4_1_Pin
 800073c:	f24f 033b 	movw	r3, #61499	@ 0xf03b
 8000740:	60fb      	str	r3, [r7, #12]
                          |S4_2_Pin|S5_1_Pin|S2_2_Pin|S1_1_Pin
                          |S1_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000742:	2300      	movs	r3, #0
 8000744:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000746:	2300      	movs	r3, #0
 8000748:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800074a:	f107 030c 	add.w	r3, r7, #12
 800074e:	4619      	mov	r1, r3
 8000750:	4813      	ldr	r0, [pc, #76]	@ (80007a0 <MX_GPIO_Init+0xf4>)
 8000752:	f001 fbb1 	bl	8001eb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000756:	23c0      	movs	r3, #192	@ 0xc0
 8000758:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800075a:	2312      	movs	r3, #18
 800075c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075e:	2300      	movs	r3, #0
 8000760:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000762:	2303      	movs	r3, #3
 8000764:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000766:	2304      	movs	r3, #4
 8000768:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800076a:	f107 030c 	add.w	r3, r7, #12
 800076e:	4619      	mov	r1, r3
 8000770:	480b      	ldr	r0, [pc, #44]	@ (80007a0 <MX_GPIO_Init+0xf4>)
 8000772:	f001 fba1 	bl	8001eb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = Lora_M1_Pin|Lora_M0_Pin;
 8000776:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800077a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800077c:	2301      	movs	r3, #1
 800077e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000780:	2300      	movs	r3, #0
 8000782:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000784:	2300      	movs	r3, #0
 8000786:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000788:	f107 030c 	add.w	r3, r7, #12
 800078c:	4619      	mov	r1, r3
 800078e:	4804      	ldr	r0, [pc, #16]	@ (80007a0 <MX_GPIO_Init+0xf4>)
 8000790:	f001 fb92 	bl	8001eb8 <HAL_GPIO_Init>

}
 8000794:	bf00      	nop
 8000796:	3720      	adds	r7, #32
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}
 800079c:	40023800 	.word	0x40023800
 80007a0:	40020400 	.word	0x40020400
 80007a4:	40020000 	.word	0x40020000

080007a8 <Joystick_Init>:
/**
  * @brief  Initialize joystick module
  * @retval None
  */
void Joystick_Init(void)
{
 80007a8:	b480      	push	{r7}
 80007aa:	af00      	add	r7, sp, #0
    // ADC sudah diinisialisasi di MX_ADC1_Init()
    // STM32F4 tidak memerlukan kalibrasi ADC (hanya STM32F3/L4)
}
 80007ac:	bf00      	nop
 80007ae:	46bd      	mov	sp, r7
 80007b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b4:	4770      	bx	lr
	...

080007b8 <Joystick_ReadChannel>:
  * @brief  Read specific ADC channel
  * @param  channel: ADC channel number
  * @retval 16-bit ADC value (0-4095)
  */
uint16_t Joystick_ReadChannel(uint32_t channel)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b088      	sub	sp, #32
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 80007c0:	f107 030c 	add.w	r3, r7, #12
 80007c4:	2200      	movs	r2, #0
 80007c6:	601a      	str	r2, [r3, #0]
 80007c8:	605a      	str	r2, [r3, #4]
 80007ca:	609a      	str	r2, [r3, #8]
 80007cc:	60da      	str	r2, [r3, #12]
    uint16_t adc_value = 0;
 80007ce:	2300      	movs	r3, #0
 80007d0:	83fb      	strh	r3, [r7, #30]

    // Configure channel
    sConfig.Channel = channel;
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	60fb      	str	r3, [r7, #12]
    sConfig.Rank = 1;
 80007d6:	2301      	movs	r3, #1
 80007d8:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 80007da:	2304      	movs	r3, #4
 80007dc:	617b      	str	r3, [r7, #20]

    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) == HAL_OK)
 80007de:	f107 030c 	add.w	r3, r7, #12
 80007e2:	4619      	mov	r1, r3
 80007e4:	480e      	ldr	r0, [pc, #56]	@ (8000820 <Joystick_ReadChannel+0x68>)
 80007e6:	f000 ffa5 	bl	8001734 <HAL_ADC_ConfigChannel>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d111      	bne.n	8000814 <Joystick_ReadChannel+0x5c>
    {
        // Start conversion
        HAL_ADC_Start(&hadc1);
 80007f0:	480b      	ldr	r0, [pc, #44]	@ (8000820 <Joystick_ReadChannel+0x68>)
 80007f2:	f000 fe1f 	bl	8001434 <HAL_ADC_Start>

        // Wait for conversion to complete
        if (HAL_ADC_PollForConversion(&hadc1, ADC_TIMEOUT) == HAL_OK)
 80007f6:	2164      	movs	r1, #100	@ 0x64
 80007f8:	4809      	ldr	r0, [pc, #36]	@ (8000820 <Joystick_ReadChannel+0x68>)
 80007fa:	f000 ff02 	bl	8001602 <HAL_ADC_PollForConversion>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d104      	bne.n	800080e <Joystick_ReadChannel+0x56>
        {
            // Read value
            adc_value = HAL_ADC_GetValue(&hadc1);
 8000804:	4806      	ldr	r0, [pc, #24]	@ (8000820 <Joystick_ReadChannel+0x68>)
 8000806:	f000 ff87 	bl	8001718 <HAL_ADC_GetValue>
 800080a:	4603      	mov	r3, r0
 800080c:	83fb      	strh	r3, [r7, #30]
        }

        // Stop ADC
        HAL_ADC_Stop(&hadc1);
 800080e:	4804      	ldr	r0, [pc, #16]	@ (8000820 <Joystick_ReadChannel+0x68>)
 8000810:	f000 fec4 	bl	800159c <HAL_ADC_Stop>
    }

    return adc_value;
 8000814:	8bfb      	ldrh	r3, [r7, #30]
}
 8000816:	4618      	mov	r0, r3
 8000818:	3720      	adds	r7, #32
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	2000016c 	.word	0x2000016c

08000824 <Joystick_Read>:
  * @brief  Read all joystick and potentiometer data
  * @param  data: Pointer to Joystick_Data_t structure
  * @retval None
  */
void Joystick_Read(Joystick_Data_t* data)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b084      	sub	sp, #16
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
    uint16_t adc_value;

    // Read Left Joystick X (PA2 - ADC_CHANNEL_2)
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_2);
 800082c:	2002      	movs	r0, #2
 800082e:	f7ff ffc3 	bl	80007b8 <Joystick_ReadChannel>
 8000832:	4603      	mov	r3, r0
 8000834:	81fb      	strh	r3, [r7, #14]
    data->left_x = (uint8_t)(adc_value >> 4); // Convert 12-bit to 8-bit (divide by 16)
 8000836:	89fb      	ldrh	r3, [r7, #14]
 8000838:	091b      	lsrs	r3, r3, #4
 800083a:	b29b      	uxth	r3, r3
 800083c:	b2da      	uxtb	r2, r3
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	701a      	strb	r2, [r3, #0]

    // Read Left Joystick Y (PA3 - ADC_CHANNEL_3)
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_3);
 8000842:	2003      	movs	r0, #3
 8000844:	f7ff ffb8 	bl	80007b8 <Joystick_ReadChannel>
 8000848:	4603      	mov	r3, r0
 800084a:	81fb      	strh	r3, [r7, #14]
    data->left_y = (uint8_t)(adc_value >> 4);
 800084c:	89fb      	ldrh	r3, [r7, #14]
 800084e:	091b      	lsrs	r3, r3, #4
 8000850:	b29b      	uxth	r3, r3
 8000852:	b2da      	uxtb	r2, r3
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	705a      	strb	r2, [r3, #1]

    // Read Right Joystick X (PA6 - ADC_CHANNEL_6)
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_6);
 8000858:	2006      	movs	r0, #6
 800085a:	f7ff ffad 	bl	80007b8 <Joystick_ReadChannel>
 800085e:	4603      	mov	r3, r0
 8000860:	81fb      	strh	r3, [r7, #14]
    data->right_x = (uint8_t)(adc_value >> 4);
 8000862:	89fb      	ldrh	r3, [r7, #14]
 8000864:	091b      	lsrs	r3, r3, #4
 8000866:	b29b      	uxth	r3, r3
 8000868:	b2da      	uxtb	r2, r3
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	709a      	strb	r2, [r3, #2]

    // Read Right Joystick Y (PA7 - ADC_CHANNEL_7)
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_7);
 800086e:	2007      	movs	r0, #7
 8000870:	f7ff ffa2 	bl	80007b8 <Joystick_ReadChannel>
 8000874:	4603      	mov	r3, r0
 8000876:	81fb      	strh	r3, [r7, #14]
    data->right_y = (uint8_t)(adc_value >> 4);
 8000878:	89fb      	ldrh	r3, [r7, #14]
 800087a:	091b      	lsrs	r3, r3, #4
 800087c:	b29b      	uxth	r3, r3
 800087e:	b2da      	uxtb	r2, r3
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	70da      	strb	r2, [r3, #3]

    // Read R8 Potentiometer (PA0 - ADC_CHANNEL_0)
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_0);
 8000884:	2000      	movs	r0, #0
 8000886:	f7ff ff97 	bl	80007b8 <Joystick_ReadChannel>
 800088a:	4603      	mov	r3, r0
 800088c:	81fb      	strh	r3, [r7, #14]
    data->r8 = (uint8_t)(adc_value >> 4);
 800088e:	89fb      	ldrh	r3, [r7, #14]
 8000890:	091b      	lsrs	r3, r3, #4
 8000892:	b29b      	uxth	r3, r3
 8000894:	b2da      	uxtb	r2, r3
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	711a      	strb	r2, [r3, #4]

    // Read R1 Potentiometer (PA1 - ADC_CHANNEL_1)
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_1);
 800089a:	2001      	movs	r0, #1
 800089c:	f7ff ff8c 	bl	80007b8 <Joystick_ReadChannel>
 80008a0:	4603      	mov	r3, r0
 80008a2:	81fb      	strh	r3, [r7, #14]
    data->r1 = (uint8_t)(adc_value >> 4);
 80008a4:	89fb      	ldrh	r3, [r7, #14]
 80008a6:	091b      	lsrs	r3, r3, #4
 80008a8:	b29b      	uxth	r3, r3
 80008aa:	b2da      	uxtb	r2, r3
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	715a      	strb	r2, [r3, #5]
}
 80008b0:	bf00      	nop
 80008b2:	3710      	adds	r7, #16
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}

080008b8 <LoRa_ConfigureModule>:
/**
  * @brief  Configure LoRa module to channel 2 with optimal settings
  * @retval LoRa_Status_t
  */
static LoRa_Status_t LoRa_ConfigureModule(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b084      	sub	sp, #16
 80008bc:	af00      	add	r7, sp, #0
    uint8_t cmd[9];

    // Enter CONFIG mode (M0=0, M1=1)
    LoRa_SetMode(LORA_MODE_CONFIG);
 80008be:	2002      	movs	r0, #2
 80008c0:	f000 f84c 	bl	800095c <LoRa_SetMode>
    HAL_Delay(100);
 80008c4:	2064      	movs	r0, #100	@ 0x64
 80008c6:	f000 fd4d 	bl	8001364 <HAL_Delay>

    // Build configuration command
    // Format: 0xC0 0x00 0x06 [ADDH] [ADDL] [REG0] [REG1] [REG2] [REG3]
    cmd[0] = 0xC0;  // Write config command
 80008ca:	23c0      	movs	r3, #192	@ 0xc0
 80008cc:	713b      	strb	r3, [r7, #4]
    cmd[1] = 0x00;  // Start address
 80008ce:	2300      	movs	r3, #0
 80008d0:	717b      	strb	r3, [r7, #5]
    cmd[2] = 0x06;  // Length
 80008d2:	2306      	movs	r3, #6
 80008d4:	71bb      	strb	r3, [r7, #6]
    cmd[3] = 0x00;  // ADDH (Address High) = 0x00
 80008d6:	2300      	movs	r3, #0
 80008d8:	71fb      	strb	r3, [r7, #7]
    cmd[4] = 0x00;  // ADDL (Address Low) = 0x00 (Broadcast)
 80008da:	2300      	movs	r3, #0
 80008dc:	723b      	strb	r3, [r7, #8]

    // REG0: UART rate (bits 7-5) + Parity (bits 4-3) + Air rate (bits 2-0)
    // UART 9600 = 011 (0x60), Parity 8N1 = 00 (0x00), Air 62.5k = 101 (0x05)
    cmd[5] = 0x65;  // 0110 0101 = 9600 baud + 8N1 + 62.5kbps
 80008de:	2365      	movs	r3, #101	@ 0x65
 80008e0:	727b      	strb	r3, [r7, #9]

    cmd[6] = 0xC0;  // REG1: Packet 32 bytes (11) + RSSI off (0) + Power 22dBm (00000)
 80008e2:	23c0      	movs	r3, #192	@ 0xc0
 80008e4:	72bb      	strb	r3, [r7, #10]
    cmd[7] = LORA_CHANNEL;  // REG2: Channel 23 (873.125 MHz)
 80008e6:	2317      	movs	r3, #23
 80008e8:	72fb      	strb	r3, [r7, #11]
    cmd[8] = 0x00;  // REG3: Default (RSSI disabled, transparent mode)
 80008ea:	2300      	movs	r3, #0
 80008ec:	733b      	strb	r3, [r7, #12]

    // Send configuration via polling
    if (HAL_UART_Transmit(&huart1, cmd, 9, 1000) != HAL_OK)
 80008ee:	1d39      	adds	r1, r7, #4
 80008f0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008f4:	2209      	movs	r2, #9
 80008f6:	480c      	ldr	r0, [pc, #48]	@ (8000928 <LoRa_ConfigureModule+0x70>)
 80008f8:	f003 fb8e 	bl	8004018 <HAL_UART_Transmit>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d004      	beq.n	800090c <LoRa_ConfigureModule+0x54>
    {
        LoRa_SetMode(LORA_MODE_NORMAL);
 8000902:	2000      	movs	r0, #0
 8000904:	f000 f82a 	bl	800095c <LoRa_SetMode>
        return LORA_ERROR;
 8000908:	2301      	movs	r3, #1
 800090a:	e009      	b.n	8000920 <LoRa_ConfigureModule+0x68>
    }

    // Wait for module to process
    HAL_Delay(50);
 800090c:	2032      	movs	r0, #50	@ 0x32
 800090e:	f000 fd29 	bl	8001364 <HAL_Delay>

    // Return to NORMAL mode
    LoRa_SetMode(LORA_MODE_NORMAL);
 8000912:	2000      	movs	r0, #0
 8000914:	f000 f822 	bl	800095c <LoRa_SetMode>
    HAL_Delay(50);
 8000918:	2032      	movs	r0, #50	@ 0x32
 800091a:	f000 fd23 	bl	8001364 <HAL_Delay>

    return LORA_OK;
 800091e:	2300      	movs	r3, #0
}
 8000920:	4618      	mov	r0, r3
 8000922:	3710      	adds	r7, #16
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	200001b8 	.word	0x200001b8

0800092c <LoRa_Init>:
/**
  * @brief  Initialize LoRa module
  * @retval LoRa_Status_t
  */
LoRa_Status_t LoRa_Init(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
    // Configure module to channel 2 with optimal settings
    LoRa_ConfigureModule();
 8000930:	f7ff ffc2 	bl	80008b8 <LoRa_ConfigureModule>

    // Set to Normal mode (M0=0, M1=0) for transmission
    LoRa_SetMode(LORA_MODE_NORMAL);
 8000934:	2000      	movs	r0, #0
 8000936:	f000 f811 	bl	800095c <LoRa_SetMode>

    // Small delay for module stabilization
    HAL_Delay(10);
 800093a:	200a      	movs	r0, #10
 800093c:	f000 fd12 	bl	8001364 <HAL_Delay>

    tx_complete = true;
 8000940:	4b04      	ldr	r3, [pc, #16]	@ (8000954 <LoRa_Init+0x28>)
 8000942:	2201      	movs	r2, #1
 8000944:	701a      	strb	r2, [r3, #0]
    last_tx_timestamp = 0;
 8000946:	4b04      	ldr	r3, [pc, #16]	@ (8000958 <LoRa_Init+0x2c>)
 8000948:	2200      	movs	r2, #0
 800094a:	601a      	str	r2, [r3, #0]

    return LORA_OK;
 800094c:	2300      	movs	r3, #0
}
 800094e:	4618      	mov	r0, r3
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	20000000 	.word	0x20000000
 8000958:	200001b4 	.word	0x200001b4

0800095c <LoRa_SetMode>:
  * @brief  Set LoRa operating mode via M0 and M1 pins
  * @param  mode: Operating mode
  * @retval None
  */
void LoRa_SetMode(LoRa_Mode_t mode)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b082      	sub	sp, #8
 8000960:	af00      	add	r7, sp, #0
 8000962:	4603      	mov	r3, r0
 8000964:	71fb      	strb	r3, [r7, #7]
    switch(mode)
 8000966:	79fb      	ldrb	r3, [r7, #7]
 8000968:	2b03      	cmp	r3, #3
 800096a:	d83f      	bhi.n	80009ec <LoRa_SetMode+0x90>
 800096c:	a201      	add	r2, pc, #4	@ (adr r2, 8000974 <LoRa_SetMode+0x18>)
 800096e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000972:	bf00      	nop
 8000974:	08000985 	.word	0x08000985
 8000978:	0800099f 	.word	0x0800099f
 800097c:	080009b9 	.word	0x080009b9
 8000980:	080009d3 	.word	0x080009d3
    {
        case LORA_MODE_NORMAL:
            // M0=0, M1=0
            HAL_GPIO_WritePin(LORA_M0_PORT, LORA_M0_PIN, GPIO_PIN_RESET);
 8000984:	2200      	movs	r2, #0
 8000986:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800098a:	481c      	ldr	r0, [pc, #112]	@ (80009fc <LoRa_SetMode+0xa0>)
 800098c:	f001 fc30 	bl	80021f0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LORA_M1_PORT, LORA_M1_PIN, GPIO_PIN_RESET);
 8000990:	2200      	movs	r2, #0
 8000992:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000996:	4819      	ldr	r0, [pc, #100]	@ (80009fc <LoRa_SetMode+0xa0>)
 8000998:	f001 fc2a 	bl	80021f0 <HAL_GPIO_WritePin>
            break;
 800099c:	e026      	b.n	80009ec <LoRa_SetMode+0x90>

        case LORA_MODE_WOR:
            // M0=1, M1=0
            HAL_GPIO_WritePin(LORA_M0_PORT, LORA_M0_PIN, GPIO_PIN_SET);
 800099e:	2201      	movs	r2, #1
 80009a0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80009a4:	4815      	ldr	r0, [pc, #84]	@ (80009fc <LoRa_SetMode+0xa0>)
 80009a6:	f001 fc23 	bl	80021f0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LORA_M1_PORT, LORA_M1_PIN, GPIO_PIN_RESET);
 80009aa:	2200      	movs	r2, #0
 80009ac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009b0:	4812      	ldr	r0, [pc, #72]	@ (80009fc <LoRa_SetMode+0xa0>)
 80009b2:	f001 fc1d 	bl	80021f0 <HAL_GPIO_WritePin>
            break;
 80009b6:	e019      	b.n	80009ec <LoRa_SetMode+0x90>

        case LORA_MODE_CONFIG:
            // M0=0, M1=1
            HAL_GPIO_WritePin(LORA_M0_PORT, LORA_M0_PIN, GPIO_PIN_RESET);
 80009b8:	2200      	movs	r2, #0
 80009ba:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80009be:	480f      	ldr	r0, [pc, #60]	@ (80009fc <LoRa_SetMode+0xa0>)
 80009c0:	f001 fc16 	bl	80021f0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LORA_M1_PORT, LORA_M1_PIN, GPIO_PIN_SET);
 80009c4:	2201      	movs	r2, #1
 80009c6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009ca:	480c      	ldr	r0, [pc, #48]	@ (80009fc <LoRa_SetMode+0xa0>)
 80009cc:	f001 fc10 	bl	80021f0 <HAL_GPIO_WritePin>
            break;
 80009d0:	e00c      	b.n	80009ec <LoRa_SetMode+0x90>

        case LORA_MODE_SLEEP:
            // M0=1, M1=1
            HAL_GPIO_WritePin(LORA_M0_PORT, LORA_M0_PIN, GPIO_PIN_SET);
 80009d2:	2201      	movs	r2, #1
 80009d4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80009d8:	4808      	ldr	r0, [pc, #32]	@ (80009fc <LoRa_SetMode+0xa0>)
 80009da:	f001 fc09 	bl	80021f0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LORA_M1_PORT, LORA_M1_PIN, GPIO_PIN_SET);
 80009de:	2201      	movs	r2, #1
 80009e0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009e4:	4805      	ldr	r0, [pc, #20]	@ (80009fc <LoRa_SetMode+0xa0>)
 80009e6:	f001 fc03 	bl	80021f0 <HAL_GPIO_WritePin>
            break;
 80009ea:	bf00      	nop
    }

    // Minimal delay for mode switching
    HAL_Delay(LORA_MODE_SWITCH_DELAY);
 80009ec:	2002      	movs	r0, #2
 80009ee:	f000 fcb9 	bl	8001364 <HAL_Delay>
}
 80009f2:	bf00      	nop
 80009f4:	3708      	adds	r7, #8
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	40020400 	.word	0x40020400

08000a00 <LoRa_TransmitCSV>:
  * @brief  Transmit CSV string via LoRa (proven to work, optimized)
  * @param  csv_string: Pointer to CSV string buffer
  * @retval LoRa_Status_t
  */
LoRa_Status_t LoRa_TransmitCSV(const char* csv_string)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b084      	sub	sp, #16
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
    if (csv_string == NULL)
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d101      	bne.n	8000a12 <LoRa_TransmitCSV+0x12>
    {
        return LORA_ERROR;
 8000a0e:	2301      	movs	r3, #1
 8000a10:	e023      	b.n	8000a5a <LoRa_TransmitCSV+0x5a>
    }

    uint16_t len = 0;
 8000a12:	2300      	movs	r3, #0
 8000a14:	81fb      	strh	r3, [r7, #14]
    // Calculate string length (max 200 chars for safety)
    while (csv_string[len] != '\0' && len < 200)
 8000a16:	e002      	b.n	8000a1e <LoRa_TransmitCSV+0x1e>
    {
        len++;
 8000a18:	89fb      	ldrh	r3, [r7, #14]
 8000a1a:	3301      	adds	r3, #1
 8000a1c:	81fb      	strh	r3, [r7, #14]
    while (csv_string[len] != '\0' && len < 200)
 8000a1e:	89fb      	ldrh	r3, [r7, #14]
 8000a20:	687a      	ldr	r2, [r7, #4]
 8000a22:	4413      	add	r3, r2
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d002      	beq.n	8000a30 <LoRa_TransmitCSV+0x30>
 8000a2a:	89fb      	ldrh	r3, [r7, #14]
 8000a2c:	2bc7      	cmp	r3, #199	@ 0xc7
 8000a2e:	d9f3      	bls.n	8000a18 <LoRa_TransmitCSV+0x18>
    }

    // Transmit via UART
    if (HAL_UART_Transmit(&huart1, (uint8_t*)csv_string, len, 1000) != HAL_OK)
 8000a30:	89fa      	ldrh	r2, [r7, #14]
 8000a32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a36:	6879      	ldr	r1, [r7, #4]
 8000a38:	480a      	ldr	r0, [pc, #40]	@ (8000a64 <LoRa_TransmitCSV+0x64>)
 8000a3a:	f003 faed 	bl	8004018 <HAL_UART_Transmit>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d001      	beq.n	8000a48 <LoRa_TransmitCSV+0x48>
    {
        return LORA_ERROR;
 8000a44:	2301      	movs	r3, #1
 8000a46:	e008      	b.n	8000a5a <LoRa_TransmitCSV+0x5a>
    }

    // Record timestamp
    last_tx_timestamp = HAL_GetTick();
 8000a48:	f000 fc80 	bl	800134c <HAL_GetTick>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	4a06      	ldr	r2, [pc, #24]	@ (8000a68 <LoRa_TransmitCSV+0x68>)
 8000a50:	6013      	str	r3, [r2, #0]

    // Small delay to prevent flooding (key optimization!)
    HAL_Delay(5);
 8000a52:	2005      	movs	r0, #5
 8000a54:	f000 fc86 	bl	8001364 <HAL_Delay>

    return LORA_OK;
 8000a58:	2300      	movs	r3, #0
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	3710      	adds	r7, #16
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	200001b8 	.word	0x200001b8
 8000a68:	200001b4 	.word	0x200001b4

08000a6c <LoRa_IsReady>:
/**
  * @brief  Check if LoRa is ready for next transmission
  * @retval true if ready, false if busy
  */
bool LoRa_IsReady(void)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0
    return true;  // Always ready in polling mode
 8000a70:	2301      	movs	r3, #1
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr

08000a7c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a80:	f000 fbfe 	bl	8001280 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a84:	f000 f844 	bl	8000b10 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a88:	f7ff fe10 	bl	80006ac <MX_GPIO_Init>
  MX_ADC1_Init();
 8000a8c:	f7ff fd78 	bl	8000580 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000a90:	f000 f9f0 	bl	8000e74 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 8000a94:	f007 fdc4 	bl	8008620 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  // Initialize custom modules
  Var_Init();      // Initialize data structure dan sub-modules (joystick, switch)
 8000a98:	f000 fb1a 	bl	80010d0 <Var_Init>
  USB_Init();      // Initialize USB CDC
 8000a9c:	f000 fa64 	bl	8000f68 <USB_Init>
  LoRa_Init();     // Initialize LoRa E220 module
 8000aa0:	f7ff ff44 	bl	800092c <LoRa_Init>

  // Welcome message
  USB_Print("\r\n\r\n");
 8000aa4:	4814      	ldr	r0, [pc, #80]	@ (8000af8 <main+0x7c>)
 8000aa6:	f000 fa66 	bl	8000f76 <USB_Print>
  USB_Print("========================================\r\n");
 8000aaa:	4814      	ldr	r0, [pc, #80]	@ (8000afc <main+0x80>)
 8000aac:	f000 fa63 	bl	8000f76 <USB_Print>
  USB_Print("   DEMOLITION ROBOT TRANSMITTER\r\n");
 8000ab0:	4813      	ldr	r0, [pc, #76]	@ (8000b00 <main+0x84>)
 8000ab2:	f000 fa60 	bl	8000f76 <USB_Print>
  USB_Print("========================================\r\n");
 8000ab6:	4811      	ldr	r0, [pc, #68]	@ (8000afc <main+0x80>)
 8000ab8:	f000 fa5d 	bl	8000f76 <USB_Print>
  USB_Print("Data Size: 8 bytes (optimized for LoRa)\r\n");
 8000abc:	4811      	ldr	r0, [pc, #68]	@ (8000b04 <main+0x88>)
 8000abe:	f000 fa5a 	bl	8000f76 <USB_Print>
  USB_Print("LoRa E220 initialized - Ready to transmit\r\n");
 8000ac2:	4811      	ldr	r0, [pc, #68]	@ (8000b08 <main+0x8c>)
 8000ac4:	f000 fa57 	bl	8000f76 <USB_Print>
  USB_Print("========================================\r\n");
 8000ac8:	480c      	ldr	r0, [pc, #48]	@ (8000afc <main+0x80>)
 8000aca:	f000 fa54 	bl	8000f76 <USB_Print>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    // Update semua data sensor
    Var_Update();
 8000ace:	f000 fb0f 	bl	80010f0 <Var_Update>

    // Transmit via LoRa using CSV format (proven to work!)
    // CSV is more reliable than binary for LoRa transmission
    if (LoRa_IsReady())
 8000ad2:	f7ff ffcb 	bl	8000a6c <LoRa_IsReady>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d005      	beq.n	8000ae8 <main+0x6c>
    {
        LoRa_TransmitCSV(Var_GetCSVString());
 8000adc:	f000 fb16 	bl	800110c <Var_GetCSVString>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f7ff ff8c 	bl	8000a00 <LoRa_TransmitCSV>
    }

    // Print data ke USB untuk debugging
    USB_PrintData(&tx_data);
 8000ae8:	4808      	ldr	r0, [pc, #32]	@ (8000b0c <main+0x90>)
 8000aea:	f000 fa59 	bl	8000fa0 <USB_PrintData>

    // Delay 50ms for optimal transmission rate (20Hz update rate)
    // This prevents LoRa flooding and gives receiver time to process
    HAL_Delay(50);
 8000aee:	2032      	movs	r0, #50	@ 0x32
 8000af0:	f000 fc38 	bl	8001364 <HAL_Delay>
    Var_Update();
 8000af4:	e7eb      	b.n	8000ace <main+0x52>
 8000af6:	bf00      	nop
 8000af8:	080099e4 	.word	0x080099e4
 8000afc:	080099ec 	.word	0x080099ec
 8000b00:	08009a18 	.word	0x08009a18
 8000b04:	08009a3c 	.word	0x08009a3c
 8000b08:	08009a68 	.word	0x08009a68
 8000b0c:	20000600 	.word	0x20000600

08000b10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b094      	sub	sp, #80	@ 0x50
 8000b14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b16:	f107 0320 	add.w	r3, r7, #32
 8000b1a:	2230      	movs	r2, #48	@ 0x30
 8000b1c:	2100      	movs	r1, #0
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f008 facc 	bl	80090bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b24:	f107 030c 	add.w	r3, r7, #12
 8000b28:	2200      	movs	r2, #0
 8000b2a:	601a      	str	r2, [r3, #0]
 8000b2c:	605a      	str	r2, [r3, #4]
 8000b2e:	609a      	str	r2, [r3, #8]
 8000b30:	60da      	str	r2, [r3, #12]
 8000b32:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b34:	2300      	movs	r3, #0
 8000b36:	60bb      	str	r3, [r7, #8]
 8000b38:	4b28      	ldr	r3, [pc, #160]	@ (8000bdc <SystemClock_Config+0xcc>)
 8000b3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b3c:	4a27      	ldr	r2, [pc, #156]	@ (8000bdc <SystemClock_Config+0xcc>)
 8000b3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b42:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b44:	4b25      	ldr	r3, [pc, #148]	@ (8000bdc <SystemClock_Config+0xcc>)
 8000b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b4c:	60bb      	str	r3, [r7, #8]
 8000b4e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000b50:	2300      	movs	r3, #0
 8000b52:	607b      	str	r3, [r7, #4]
 8000b54:	4b22      	ldr	r3, [pc, #136]	@ (8000be0 <SystemClock_Config+0xd0>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000b5c:	4a20      	ldr	r2, [pc, #128]	@ (8000be0 <SystemClock_Config+0xd0>)
 8000b5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000b62:	6013      	str	r3, [r2, #0]
 8000b64:	4b1e      	ldr	r3, [pc, #120]	@ (8000be0 <SystemClock_Config+0xd0>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b6c:	607b      	str	r3, [r7, #4]
 8000b6e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b70:	2301      	movs	r3, #1
 8000b72:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b74:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b78:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b7a:	2302      	movs	r3, #2
 8000b7c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b7e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000b82:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8000b84:	230f      	movs	r3, #15
 8000b86:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8000b88:	2390      	movs	r3, #144	@ 0x90
 8000b8a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000b8c:	2304      	movs	r3, #4
 8000b8e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000b90:	2305      	movs	r3, #5
 8000b92:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b94:	f107 0320 	add.w	r3, r7, #32
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f002 fd95 	bl	80036c8 <HAL_RCC_OscConfig>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d001      	beq.n	8000ba8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000ba4:	f000 f81e 	bl	8000be4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ba8:	230f      	movs	r3, #15
 8000baa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bac:	2302      	movs	r3, #2
 8000bae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000bb4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000bb8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000bbe:	f107 030c 	add.w	r3, r7, #12
 8000bc2:	2101      	movs	r1, #1
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f002 fff7 	bl	8003bb8 <HAL_RCC_ClockConfig>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000bd0:	f000 f808 	bl	8000be4 <Error_Handler>
  }
}
 8000bd4:	bf00      	nop
 8000bd6:	3750      	adds	r7, #80	@ 0x50
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	40023800 	.word	0x40023800
 8000be0:	40007000 	.word	0x40007000

08000be4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000be8:	b672      	cpsid	i
}
 8000bea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bec:	bf00      	nop
 8000bee:	e7fd      	b.n	8000bec <Error_Handler+0x8>

08000bf0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b083      	sub	sp, #12
 8000bf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	607b      	str	r3, [r7, #4]
 8000bfa:	4b10      	ldr	r3, [pc, #64]	@ (8000c3c <HAL_MspInit+0x4c>)
 8000bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bfe:	4a0f      	ldr	r2, [pc, #60]	@ (8000c3c <HAL_MspInit+0x4c>)
 8000c00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c04:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c06:	4b0d      	ldr	r3, [pc, #52]	@ (8000c3c <HAL_MspInit+0x4c>)
 8000c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c0e:	607b      	str	r3, [r7, #4]
 8000c10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c12:	2300      	movs	r3, #0
 8000c14:	603b      	str	r3, [r7, #0]
 8000c16:	4b09      	ldr	r3, [pc, #36]	@ (8000c3c <HAL_MspInit+0x4c>)
 8000c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c1a:	4a08      	ldr	r2, [pc, #32]	@ (8000c3c <HAL_MspInit+0x4c>)
 8000c1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c20:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c22:	4b06      	ldr	r3, [pc, #24]	@ (8000c3c <HAL_MspInit+0x4c>)
 8000c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c2a:	603b      	str	r3, [r7, #0]
 8000c2c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c2e:	bf00      	nop
 8000c30:	370c      	adds	r7, #12
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	40023800 	.word	0x40023800

08000c40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c44:	bf00      	nop
 8000c46:	e7fd      	b.n	8000c44 <NMI_Handler+0x4>

08000c48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c4c:	bf00      	nop
 8000c4e:	e7fd      	b.n	8000c4c <HardFault_Handler+0x4>

08000c50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c54:	bf00      	nop
 8000c56:	e7fd      	b.n	8000c54 <MemManage_Handler+0x4>

08000c58 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c5c:	bf00      	nop
 8000c5e:	e7fd      	b.n	8000c5c <BusFault_Handler+0x4>

08000c60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c64:	bf00      	nop
 8000c66:	e7fd      	b.n	8000c64 <UsageFault_Handler+0x4>

08000c68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c6c:	bf00      	nop
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr

08000c76 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c76:	b480      	push	{r7}
 8000c78:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c7a:	bf00      	nop
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c82:	4770      	bx	lr

08000c84 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c88:	bf00      	nop
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c90:	4770      	bx	lr

08000c92 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c92:	b580      	push	{r7, lr}
 8000c94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c96:	f000 fb45 	bl	8001324 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c9a:	bf00      	nop
 8000c9c:	bd80      	pop	{r7, pc}
	...

08000ca0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000ca4:	4802      	ldr	r0, [pc, #8]	@ (8000cb0 <USART1_IRQHandler+0x10>)
 8000ca6:	f003 fa43 	bl	8004130 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000caa:	bf00      	nop
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	200001b8 	.word	0x200001b8

08000cb4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000cb8:	4802      	ldr	r0, [pc, #8]	@ (8000cc4 <OTG_FS_IRQHandler+0x10>)
 8000cba:	f001 fbf6 	bl	80024aa <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000cbe:	bf00      	nop
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	20001b84 	.word	0x20001b84

08000cc8 <Switch_Init>:
/**
  * @brief  Initialize switch module
  * @retval None
  */
void Switch_Init(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
    // GPIO sudah diinisialisasi di MX_GPIO_Init()
    // Tidak ada inisialisasi tambahan yang diperlukan
}
 8000ccc:	bf00      	nop
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr

08000cd6 <Switch_ReadPin>:
  * @param  port: GPIO port (GPIOA, GPIOB, etc)
  * @param  pin: GPIO pin number
  * @retval Pin state (true = pressed/HIGH, false = released/LOW)
  */
bool Switch_ReadPin(GPIO_TypeDef* port, uint16_t pin)
{
 8000cd6:	b580      	push	{r7, lr}
 8000cd8:	b084      	sub	sp, #16
 8000cda:	af00      	add	r7, sp, #0
 8000cdc:	6078      	str	r0, [r7, #4]
 8000cde:	460b      	mov	r3, r1
 8000ce0:	807b      	strh	r3, [r7, #2]
    GPIO_PinState state = HAL_GPIO_ReadPin(port, pin);
 8000ce2:	887b      	ldrh	r3, [r7, #2]
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	6878      	ldr	r0, [r7, #4]
 8000ce8:	f001 fa6a 	bl	80021c0 <HAL_GPIO_ReadPin>
 8000cec:	4603      	mov	r3, r0
 8000cee:	73fb      	strb	r3, [r7, #15]
    return (state == GPIO_PIN_SET);
 8000cf0:	7bfb      	ldrb	r3, [r7, #15]
 8000cf2:	2b01      	cmp	r3, #1
 8000cf4:	bf0c      	ite	eq
 8000cf6:	2301      	moveq	r3, #1
 8000cf8:	2300      	movne	r3, #0
 8000cfa:	b2db      	uxtb	r3, r3
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	3710      	adds	r7, #16
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}

08000d04 <Switch_Read>:
  * @brief  Read all switch and button states
  * @param  data: Pointer to Switch_Data_t structure
  * @retval None
  */
void Switch_Read(Switch_Data_t* data)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
    // Read Joystick Buttons
    data->joy_left_btn1  = Switch_ReadPin(JOY_LEFT_BTN1_GPIO_Port, JOY_LEFT_BTN1_Pin);
 8000d0c:	2110      	movs	r1, #16
 8000d0e:	484e      	ldr	r0, [pc, #312]	@ (8000e48 <Switch_Read+0x144>)
 8000d10:	f7ff ffe1 	bl	8000cd6 <Switch_ReadPin>
 8000d14:	4603      	mov	r3, r0
 8000d16:	4619      	mov	r1, r3
 8000d18:	687a      	ldr	r2, [r7, #4]
 8000d1a:	7813      	ldrb	r3, [r2, #0]
 8000d1c:	f361 0300 	bfi	r3, r1, #0, #1
 8000d20:	7013      	strb	r3, [r2, #0]
    data->joy_left_btn2  = Switch_ReadPin(JOY_LEFT_BTN2_GPIO_Port, JOY_LEFT_BTN2_Pin);
 8000d22:	2120      	movs	r1, #32
 8000d24:	4848      	ldr	r0, [pc, #288]	@ (8000e48 <Switch_Read+0x144>)
 8000d26:	f7ff ffd6 	bl	8000cd6 <Switch_ReadPin>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	687a      	ldr	r2, [r7, #4]
 8000d30:	7813      	ldrb	r3, [r2, #0]
 8000d32:	f361 0341 	bfi	r3, r1, #1, #1
 8000d36:	7013      	strb	r3, [r2, #0]
    data->joy_right_btn1 = Switch_ReadPin(JOY_RIGHT_BTN1_GPIO_Port, JOY_RIGHT_BTN1_Pin);
 8000d38:	2101      	movs	r1, #1
 8000d3a:	4844      	ldr	r0, [pc, #272]	@ (8000e4c <Switch_Read+0x148>)
 8000d3c:	f7ff ffcb 	bl	8000cd6 <Switch_ReadPin>
 8000d40:	4603      	mov	r3, r0
 8000d42:	4619      	mov	r1, r3
 8000d44:	687a      	ldr	r2, [r7, #4]
 8000d46:	7813      	ldrb	r3, [r2, #0]
 8000d48:	f361 0382 	bfi	r3, r1, #2, #1
 8000d4c:	7013      	strb	r3, [r2, #0]
    data->joy_right_btn2 = Switch_ReadPin(JOY_RIGHT_BTN2_GPIO_Port, JOY_RIGHT_BTN2_Pin);
 8000d4e:	2102      	movs	r1, #2
 8000d50:	483e      	ldr	r0, [pc, #248]	@ (8000e4c <Switch_Read+0x148>)
 8000d52:	f7ff ffc0 	bl	8000cd6 <Switch_ReadPin>
 8000d56:	4603      	mov	r3, r0
 8000d58:	4619      	mov	r1, r3
 8000d5a:	687a      	ldr	r2, [r7, #4]
 8000d5c:	7813      	ldrb	r3, [r2, #0]
 8000d5e:	f361 03c3 	bfi	r3, r1, #3, #1
 8000d62:	7013      	strb	r3, [r2, #0]

    // Read Additional Switches
    data->s0   = Switch_ReadPin(S0_GPIO_Port, S0_Pin);
 8000d64:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d68:	4838      	ldr	r0, [pc, #224]	@ (8000e4c <Switch_Read+0x148>)
 8000d6a:	f7ff ffb4 	bl	8000cd6 <Switch_ReadPin>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	4619      	mov	r1, r3
 8000d72:	687a      	ldr	r2, [r7, #4]
 8000d74:	7813      	ldrb	r3, [r2, #0]
 8000d76:	f361 1304 	bfi	r3, r1, #4, #1
 8000d7a:	7013      	strb	r3, [r2, #0]
    data->s1_1 = Switch_ReadPin(S1_1_GPIO_Port, S1_1_Pin);
 8000d7c:	2110      	movs	r1, #16
 8000d7e:	4833      	ldr	r0, [pc, #204]	@ (8000e4c <Switch_Read+0x148>)
 8000d80:	f7ff ffa9 	bl	8000cd6 <Switch_ReadPin>
 8000d84:	4603      	mov	r3, r0
 8000d86:	4619      	mov	r1, r3
 8000d88:	687a      	ldr	r2, [r7, #4]
 8000d8a:	7813      	ldrb	r3, [r2, #0]
 8000d8c:	f361 1345 	bfi	r3, r1, #5, #1
 8000d90:	7013      	strb	r3, [r2, #0]
    data->s1_2 = Switch_ReadPin(S1_2_GPIO_Port, S1_2_Pin);
 8000d92:	2120      	movs	r1, #32
 8000d94:	482d      	ldr	r0, [pc, #180]	@ (8000e4c <Switch_Read+0x148>)
 8000d96:	f7ff ff9e 	bl	8000cd6 <Switch_ReadPin>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	687a      	ldr	r2, [r7, #4]
 8000da0:	7813      	ldrb	r3, [r2, #0]
 8000da2:	f361 1386 	bfi	r3, r1, #6, #1
 8000da6:	7013      	strb	r3, [r2, #0]
    data->s2_1 = Switch_ReadPin(S2_1_GPIO_Port, S2_1_Pin);
 8000da8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000dac:	4826      	ldr	r0, [pc, #152]	@ (8000e48 <Switch_Read+0x144>)
 8000dae:	f7ff ff92 	bl	8000cd6 <Switch_ReadPin>
 8000db2:	4603      	mov	r3, r0
 8000db4:	4619      	mov	r1, r3
 8000db6:	687a      	ldr	r2, [r7, #4]
 8000db8:	7813      	ldrb	r3, [r2, #0]
 8000dba:	f361 13c7 	bfi	r3, r1, #7, #1
 8000dbe:	7013      	strb	r3, [r2, #0]
    data->s2_2 = Switch_ReadPin(S2_2_GPIO_Port, S2_2_Pin);
 8000dc0:	2108      	movs	r1, #8
 8000dc2:	4822      	ldr	r0, [pc, #136]	@ (8000e4c <Switch_Read+0x148>)
 8000dc4:	f7ff ff87 	bl	8000cd6 <Switch_ReadPin>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	4619      	mov	r1, r3
 8000dcc:	687a      	ldr	r2, [r7, #4]
 8000dce:	7853      	ldrb	r3, [r2, #1]
 8000dd0:	f361 0300 	bfi	r3, r1, #0, #1
 8000dd4:	7053      	strb	r3, [r2, #1]
    data->s4_1 = Switch_ReadPin(S4_1_GPIO_Port, S4_1_Pin);
 8000dd6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000dda:	481c      	ldr	r0, [pc, #112]	@ (8000e4c <Switch_Read+0x148>)
 8000ddc:	f7ff ff7b 	bl	8000cd6 <Switch_ReadPin>
 8000de0:	4603      	mov	r3, r0
 8000de2:	4619      	mov	r1, r3
 8000de4:	687a      	ldr	r2, [r7, #4]
 8000de6:	7853      	ldrb	r3, [r2, #1]
 8000de8:	f361 0341 	bfi	r3, r1, #1, #1
 8000dec:	7053      	strb	r3, [r2, #1]
    data->s4_2 = Switch_ReadPin(S4_2_GPIO_Port, S4_2_Pin);
 8000dee:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000df2:	4816      	ldr	r0, [pc, #88]	@ (8000e4c <Switch_Read+0x148>)
 8000df4:	f7ff ff6f 	bl	8000cd6 <Switch_ReadPin>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	687a      	ldr	r2, [r7, #4]
 8000dfe:	7853      	ldrb	r3, [r2, #1]
 8000e00:	f361 0382 	bfi	r3, r1, #2, #1
 8000e04:	7053      	strb	r3, [r2, #1]
    data->s5_1 = Switch_ReadPin(S5_1_GPIO_Port, S5_1_Pin);
 8000e06:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e0a:	4810      	ldr	r0, [pc, #64]	@ (8000e4c <Switch_Read+0x148>)
 8000e0c:	f7ff ff63 	bl	8000cd6 <Switch_ReadPin>
 8000e10:	4603      	mov	r3, r0
 8000e12:	4619      	mov	r1, r3
 8000e14:	687a      	ldr	r2, [r7, #4]
 8000e16:	7853      	ldrb	r3, [r2, #1]
 8000e18:	f361 03c3 	bfi	r3, r1, #3, #1
 8000e1c:	7053      	strb	r3, [r2, #1]
    data->s5_2 = Switch_ReadPin(S5_2_GPIO_Port, S5_2_Pin);
 8000e1e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e22:	4809      	ldr	r0, [pc, #36]	@ (8000e48 <Switch_Read+0x144>)
 8000e24:	f7ff ff57 	bl	8000cd6 <Switch_ReadPin>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	687a      	ldr	r2, [r7, #4]
 8000e2e:	7853      	ldrb	r3, [r2, #1]
 8000e30:	f361 1304 	bfi	r3, r1, #4, #1
 8000e34:	7053      	strb	r3, [r2, #1]

    // Reserved bits set to 0
    data->reserved = 0;
 8000e36:	687a      	ldr	r2, [r7, #4]
 8000e38:	7853      	ldrb	r3, [r2, #1]
 8000e3a:	f36f 1347 	bfc	r3, #5, #3
 8000e3e:	7053      	strb	r3, [r2, #1]
}
 8000e40:	bf00      	nop
 8000e42:	3708      	adds	r7, #8
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	40020000 	.word	0x40020000
 8000e4c:	40020400 	.word	0x40020400

08000e50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e54:	4b06      	ldr	r3, [pc, #24]	@ (8000e70 <SystemInit+0x20>)
 8000e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e5a:	4a05      	ldr	r2, [pc, #20]	@ (8000e70 <SystemInit+0x20>)
 8000e5c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e60:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e64:	bf00      	nop
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop
 8000e70:	e000ed00 	.word	0xe000ed00

08000e74 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000e78:	4b11      	ldr	r3, [pc, #68]	@ (8000ec0 <MX_USART1_UART_Init+0x4c>)
 8000e7a:	4a12      	ldr	r2, [pc, #72]	@ (8000ec4 <MX_USART1_UART_Init+0x50>)
 8000e7c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000e7e:	4b10      	ldr	r3, [pc, #64]	@ (8000ec0 <MX_USART1_UART_Init+0x4c>)
 8000e80:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000e84:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e86:	4b0e      	ldr	r3, [pc, #56]	@ (8000ec0 <MX_USART1_UART_Init+0x4c>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e8c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ec0 <MX_USART1_UART_Init+0x4c>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e92:	4b0b      	ldr	r3, [pc, #44]	@ (8000ec0 <MX_USART1_UART_Init+0x4c>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e98:	4b09      	ldr	r3, [pc, #36]	@ (8000ec0 <MX_USART1_UART_Init+0x4c>)
 8000e9a:	220c      	movs	r2, #12
 8000e9c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e9e:	4b08      	ldr	r3, [pc, #32]	@ (8000ec0 <MX_USART1_UART_Init+0x4c>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ea4:	4b06      	ldr	r3, [pc, #24]	@ (8000ec0 <MX_USART1_UART_Init+0x4c>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000eaa:	4805      	ldr	r0, [pc, #20]	@ (8000ec0 <MX_USART1_UART_Init+0x4c>)
 8000eac:	f003 f864 	bl	8003f78 <HAL_UART_Init>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000eb6:	f7ff fe95 	bl	8000be4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000eba:	bf00      	nop
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	200001b8 	.word	0x200001b8
 8000ec4:	40011000 	.word	0x40011000

08000ec8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b08a      	sub	sp, #40	@ 0x28
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed0:	f107 0314 	add.w	r3, r7, #20
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	601a      	str	r2, [r3, #0]
 8000ed8:	605a      	str	r2, [r3, #4]
 8000eda:	609a      	str	r2, [r3, #8]
 8000edc:	60da      	str	r2, [r3, #12]
 8000ede:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4a1d      	ldr	r2, [pc, #116]	@ (8000f5c <HAL_UART_MspInit+0x94>)
 8000ee6:	4293      	cmp	r3, r2
 8000ee8:	d134      	bne.n	8000f54 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000eea:	2300      	movs	r3, #0
 8000eec:	613b      	str	r3, [r7, #16]
 8000eee:	4b1c      	ldr	r3, [pc, #112]	@ (8000f60 <HAL_UART_MspInit+0x98>)
 8000ef0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ef2:	4a1b      	ldr	r2, [pc, #108]	@ (8000f60 <HAL_UART_MspInit+0x98>)
 8000ef4:	f043 0310 	orr.w	r3, r3, #16
 8000ef8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000efa:	4b19      	ldr	r3, [pc, #100]	@ (8000f60 <HAL_UART_MspInit+0x98>)
 8000efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000efe:	f003 0310 	and.w	r3, r3, #16
 8000f02:	613b      	str	r3, [r7, #16]
 8000f04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f06:	2300      	movs	r3, #0
 8000f08:	60fb      	str	r3, [r7, #12]
 8000f0a:	4b15      	ldr	r3, [pc, #84]	@ (8000f60 <HAL_UART_MspInit+0x98>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0e:	4a14      	ldr	r2, [pc, #80]	@ (8000f60 <HAL_UART_MspInit+0x98>)
 8000f10:	f043 0301 	orr.w	r3, r3, #1
 8000f14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f16:	4b12      	ldr	r3, [pc, #72]	@ (8000f60 <HAL_UART_MspInit+0x98>)
 8000f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f1a:	f003 0301 	and.w	r3, r3, #1
 8000f1e:	60fb      	str	r3, [r7, #12]
 8000f20:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000f22:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000f26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f28:	2302      	movs	r3, #2
 8000f2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f30:	2303      	movs	r3, #3
 8000f32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000f34:	2307      	movs	r3, #7
 8000f36:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f38:	f107 0314 	add.w	r3, r7, #20
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	4809      	ldr	r0, [pc, #36]	@ (8000f64 <HAL_UART_MspInit+0x9c>)
 8000f40:	f000 ffba 	bl	8001eb8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000f44:	2200      	movs	r2, #0
 8000f46:	2100      	movs	r1, #0
 8000f48:	2025      	movs	r0, #37	@ 0x25
 8000f4a:	f000 feec 	bl	8001d26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000f4e:	2025      	movs	r0, #37	@ 0x25
 8000f50:	f000 ff05 	bl	8001d5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000f54:	bf00      	nop
 8000f56:	3728      	adds	r7, #40	@ 0x28
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	40011000 	.word	0x40011000
 8000f60:	40023800 	.word	0x40023800
 8000f64:	40020000 	.word	0x40020000

08000f68 <USB_Init>:
/**
  * @brief  Initialize USB module
  * @retval None
  */
void USB_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
    // USB Device sudah diinisialisasi di MX_USB_DEVICE_Init()
    // Delay untuk stabilisasi USB
    HAL_Delay(100);
 8000f6c:	2064      	movs	r0, #100	@ 0x64
 8000f6e:	f000 f9f9 	bl	8001364 <HAL_Delay>
}
 8000f72:	bf00      	nop
 8000f74:	bd80      	pop	{r7, pc}

08000f76 <USB_Print>:
  * @brief  Print string via USB CDC
  * @param  str: String to print
  * @retval None
  */
void USB_Print(const char* str)
{
 8000f76:	b580      	push	{r7, lr}
 8000f78:	b084      	sub	sp, #16
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(str);
 8000f7e:	6878      	ldr	r0, [r7, #4]
 8000f80:	f7ff f92e 	bl	80001e0 <strlen>
 8000f84:	4603      	mov	r3, r0
 8000f86:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)str, len);
 8000f88:	89fb      	ldrh	r3, [r7, #14]
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	6878      	ldr	r0, [r7, #4]
 8000f8e:	f007 fc05 	bl	800879c <CDC_Transmit_FS>
    HAL_Delay(10); // Small delay for USB transmission
 8000f92:	200a      	movs	r0, #10
 8000f94:	f000 f9e6 	bl	8001364 <HAL_Delay>
}
 8000f98:	bf00      	nop
 8000f9a:	3710      	adds	r7, #16
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}

08000fa0 <USB_PrintData>:
  * @brief  Print transmitter data in readable format
  * @param  data: Pointer to Transmitter_Data_t structure
  * @retval None
  */
void USB_PrintData(Transmitter_Data_t* data)
{
 8000fa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fa2:	b0a1      	sub	sp, #132	@ 0x84
 8000fa4:	af12      	add	r7, sp, #72	@ 0x48
 8000fa6:	62f8      	str	r0, [r7, #44]	@ 0x2c
    int len = 0;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	637b      	str	r3, [r7, #52]	@ 0x34

    // Single line format - easy to read, no screen corruption
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
        "JL:%03d,%03d,%d,%d JR:%03d,%03d,%d,%d POT:R8=%03d,R1=%03d SW:S0=%d,S1=%d%d,S2=%d%d,S4=%d%d,S5=%d%d\r\n",
        data->joystick.left_x,
 8000fac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fae:	781b      	ldrb	r3, [r3, #0]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8000fb0:	469c      	mov	ip, r3
        data->joystick.left_y,
 8000fb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fb4:	785b      	ldrb	r3, [r3, #1]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8000fb6:	461e      	mov	r6, r3
        data->switches.joy_left_btn1,
 8000fb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fba:	799b      	ldrb	r3, [r3, #6]
 8000fbc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000fc0:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8000fc2:	62bb      	str	r3, [r7, #40]	@ 0x28
        data->switches.joy_left_btn2,
 8000fc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fc6:	799b      	ldrb	r3, [r3, #6]
 8000fc8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000fcc:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8000fce:	627b      	str	r3, [r7, #36]	@ 0x24
        data->joystick.right_x,
 8000fd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fd2:	789b      	ldrb	r3, [r3, #2]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8000fd4:	623b      	str	r3, [r7, #32]
        data->joystick.right_y,
 8000fd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fd8:	78db      	ldrb	r3, [r3, #3]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8000fda:	61fb      	str	r3, [r7, #28]
        data->switches.joy_right_btn1,
 8000fdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fde:	799b      	ldrb	r3, [r3, #6]
 8000fe0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000fe4:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8000fe6:	61bb      	str	r3, [r7, #24]
        data->switches.joy_right_btn2,
 8000fe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fea:	799b      	ldrb	r3, [r3, #6]
 8000fec:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000ff0:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8000ff2:	617b      	str	r3, [r7, #20]
        data->joystick.r8,
 8000ff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ff6:	791b      	ldrb	r3, [r3, #4]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8000ff8:	613b      	str	r3, [r7, #16]
        data->joystick.r1,
 8000ffa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ffc:	795b      	ldrb	r3, [r3, #5]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8000ffe:	60fb      	str	r3, [r7, #12]
        data->switches.s0,
 8001000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001002:	799b      	ldrb	r3, [r3, #6]
 8001004:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001008:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800100a:	60bb      	str	r3, [r7, #8]
        data->switches.s1_1, data->switches.s1_2,
 800100c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800100e:	799b      	ldrb	r3, [r3, #6]
 8001010:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001014:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001016:	607b      	str	r3, [r7, #4]
        data->switches.s1_1, data->switches.s1_2,
 8001018:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800101a:	799b      	ldrb	r3, [r3, #6]
 800101c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8001020:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001022:	603b      	str	r3, [r7, #0]
        data->switches.s2_1, data->switches.s2_2,
 8001024:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001026:	799b      	ldrb	r3, [r3, #6]
 8001028:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800102c:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800102e:	461d      	mov	r5, r3
        data->switches.s2_1, data->switches.s2_2,
 8001030:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001032:	79db      	ldrb	r3, [r3, #7]
 8001034:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001038:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800103a:	461c      	mov	r4, r3
        data->switches.s4_1, data->switches.s4_2,
 800103c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800103e:	79db      	ldrb	r3, [r3, #7]
 8001040:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001044:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001046:	4618      	mov	r0, r3
        data->switches.s4_1, data->switches.s4_2,
 8001048:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800104a:	79db      	ldrb	r3, [r3, #7]
 800104c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001050:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001052:	4619      	mov	r1, r3
        data->switches.s5_1, data->switches.s5_2);
 8001054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001056:	79db      	ldrb	r3, [r3, #7]
 8001058:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800105c:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800105e:	461a      	mov	r2, r3
        data->switches.s5_1, data->switches.s5_2);
 8001060:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001062:	79db      	ldrb	r3, [r3, #7]
 8001064:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001068:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800106a:	9311      	str	r3, [sp, #68]	@ 0x44
 800106c:	9210      	str	r2, [sp, #64]	@ 0x40
 800106e:	910f      	str	r1, [sp, #60]	@ 0x3c
 8001070:	900e      	str	r0, [sp, #56]	@ 0x38
 8001072:	940d      	str	r4, [sp, #52]	@ 0x34
 8001074:	950c      	str	r5, [sp, #48]	@ 0x30
 8001076:	683a      	ldr	r2, [r7, #0]
 8001078:	920b      	str	r2, [sp, #44]	@ 0x2c
 800107a:	687a      	ldr	r2, [r7, #4]
 800107c:	920a      	str	r2, [sp, #40]	@ 0x28
 800107e:	68ba      	ldr	r2, [r7, #8]
 8001080:	9209      	str	r2, [sp, #36]	@ 0x24
 8001082:	68fa      	ldr	r2, [r7, #12]
 8001084:	9208      	str	r2, [sp, #32]
 8001086:	693a      	ldr	r2, [r7, #16]
 8001088:	9207      	str	r2, [sp, #28]
 800108a:	697a      	ldr	r2, [r7, #20]
 800108c:	9206      	str	r2, [sp, #24]
 800108e:	69ba      	ldr	r2, [r7, #24]
 8001090:	9205      	str	r2, [sp, #20]
 8001092:	69fa      	ldr	r2, [r7, #28]
 8001094:	9204      	str	r2, [sp, #16]
 8001096:	6a3a      	ldr	r2, [r7, #32]
 8001098:	9203      	str	r2, [sp, #12]
 800109a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800109c:	9202      	str	r2, [sp, #8]
 800109e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010a0:	9301      	str	r3, [sp, #4]
 80010a2:	9600      	str	r6, [sp, #0]
 80010a4:	4663      	mov	r3, ip
 80010a6:	4a08      	ldr	r2, [pc, #32]	@ (80010c8 <USB_PrintData+0x128>)
 80010a8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80010ac:	4807      	ldr	r0, [pc, #28]	@ (80010cc <USB_PrintData+0x12c>)
 80010ae:	f007 ffd1 	bl	8009054 <sniprintf>
 80010b2:	6378      	str	r0, [r7, #52]	@ 0x34

    CDC_Transmit_FS((uint8_t*)usb_buffer, len);
 80010b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010b6:	b29b      	uxth	r3, r3
 80010b8:	4619      	mov	r1, r3
 80010ba:	4804      	ldr	r0, [pc, #16]	@ (80010cc <USB_PrintData+0x12c>)
 80010bc:	f007 fb6e 	bl	800879c <CDC_Transmit_FS>
}
 80010c0:	bf00      	nop
 80010c2:	373c      	adds	r7, #60	@ 0x3c
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010c8:	08009aa8 	.word	0x08009aa8
 80010cc:	20000200 	.word	0x20000200

080010d0 <Var_Init>:
/**
  * @brief  Initialize variable module
  * @retval None
  */
void Var_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
    // Clear all data
    memset(&tx_data, 0, sizeof(Transmitter_Data_t));
 80010d4:	2208      	movs	r2, #8
 80010d6:	2100      	movs	r1, #0
 80010d8:	4804      	ldr	r0, [pc, #16]	@ (80010ec <Var_Init+0x1c>)
 80010da:	f007 ffef 	bl	80090bc <memset>

    // Initialize sub-modules
    Joystick_Init();
 80010de:	f7ff fb63 	bl	80007a8 <Joystick_Init>
    Switch_Init();
 80010e2:	f7ff fdf1 	bl	8000cc8 <Switch_Init>
}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	20000600 	.word	0x20000600

080010f0 <Var_Update>:
  * @brief  Update all transmitter data
  *         Call this function periodically to refresh all sensor data
  * @retval None
  */
void Var_Update(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
    // Read joystick data
    Joystick_Read(&tx_data.joystick);
 80010f4:	4803      	ldr	r0, [pc, #12]	@ (8001104 <Var_Update+0x14>)
 80010f6:	f7ff fb95 	bl	8000824 <Joystick_Read>

    // Read switch data
    Switch_Read(&tx_data.switches);
 80010fa:	4803      	ldr	r0, [pc, #12]	@ (8001108 <Var_Update+0x18>)
 80010fc:	f7ff fe02 	bl	8000d04 <Switch_Read>
}
 8001100:	bf00      	nop
 8001102:	bd80      	pop	{r7, pc}
 8001104:	20000600 	.word	0x20000600
 8001108:	20000606 	.word	0x20000606

0800110c <Var_GetCSVString>:
/**
  * @brief  Get CSV format string (proven to work with LoRa)
  * @retval Pointer to static CSV string buffer
  */
const char* Var_GetCSVString(void)
{
 800110c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800110e:	b09f      	sub	sp, #124	@ 0x7c
 8001110:	af12      	add	r7, sp, #72	@ 0x48
    static char csv_buffer[150];

    // Format: lx,ly,rx,ry,r8,r1,lb1,lb2,rb1,rb2,s0,s1_1,s1_2,s2_1,s2_2,s4_1,s4_2,s5_1,s5_2\r\n
    snprintf(csv_buffer, sizeof(csv_buffer),
             "%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d\r\n",
             tx_data.joystick.left_x,
 8001112:	4b43      	ldr	r3, [pc, #268]	@ (8001220 <Var_GetCSVString+0x114>)
 8001114:	781b      	ldrb	r3, [r3, #0]
    snprintf(csv_buffer, sizeof(csv_buffer),
 8001116:	469c      	mov	ip, r3
             tx_data.joystick.left_y,
 8001118:	4b41      	ldr	r3, [pc, #260]	@ (8001220 <Var_GetCSVString+0x114>)
 800111a:	785b      	ldrb	r3, [r3, #1]
    snprintf(csv_buffer, sizeof(csv_buffer),
 800111c:	461e      	mov	r6, r3
             tx_data.joystick.right_x,
 800111e:	4b40      	ldr	r3, [pc, #256]	@ (8001220 <Var_GetCSVString+0x114>)
 8001120:	789b      	ldrb	r3, [r3, #2]
    snprintf(csv_buffer, sizeof(csv_buffer),
 8001122:	62fb      	str	r3, [r7, #44]	@ 0x2c
             tx_data.joystick.right_y,
 8001124:	4b3e      	ldr	r3, [pc, #248]	@ (8001220 <Var_GetCSVString+0x114>)
 8001126:	78db      	ldrb	r3, [r3, #3]
    snprintf(csv_buffer, sizeof(csv_buffer),
 8001128:	62bb      	str	r3, [r7, #40]	@ 0x28
             tx_data.joystick.r8,
 800112a:	4b3d      	ldr	r3, [pc, #244]	@ (8001220 <Var_GetCSVString+0x114>)
 800112c:	791b      	ldrb	r3, [r3, #4]
    snprintf(csv_buffer, sizeof(csv_buffer),
 800112e:	627b      	str	r3, [r7, #36]	@ 0x24
             tx_data.joystick.r1,
 8001130:	4b3b      	ldr	r3, [pc, #236]	@ (8001220 <Var_GetCSVString+0x114>)
 8001132:	795b      	ldrb	r3, [r3, #5]
    snprintf(csv_buffer, sizeof(csv_buffer),
 8001134:	623b      	str	r3, [r7, #32]
             tx_data.switches.joy_left_btn1,
 8001136:	4b3a      	ldr	r3, [pc, #232]	@ (8001220 <Var_GetCSVString+0x114>)
 8001138:	799b      	ldrb	r3, [r3, #6]
 800113a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800113e:	b2db      	uxtb	r3, r3
    snprintf(csv_buffer, sizeof(csv_buffer),
 8001140:	61fb      	str	r3, [r7, #28]
             tx_data.switches.joy_left_btn2,
 8001142:	4b37      	ldr	r3, [pc, #220]	@ (8001220 <Var_GetCSVString+0x114>)
 8001144:	799b      	ldrb	r3, [r3, #6]
 8001146:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800114a:	b2db      	uxtb	r3, r3
    snprintf(csv_buffer, sizeof(csv_buffer),
 800114c:	61bb      	str	r3, [r7, #24]
             tx_data.switches.joy_right_btn1,
 800114e:	4b34      	ldr	r3, [pc, #208]	@ (8001220 <Var_GetCSVString+0x114>)
 8001150:	799b      	ldrb	r3, [r3, #6]
 8001152:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001156:	b2db      	uxtb	r3, r3
    snprintf(csv_buffer, sizeof(csv_buffer),
 8001158:	617b      	str	r3, [r7, #20]
             tx_data.switches.joy_right_btn2,
 800115a:	4b31      	ldr	r3, [pc, #196]	@ (8001220 <Var_GetCSVString+0x114>)
 800115c:	799b      	ldrb	r3, [r3, #6]
 800115e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001162:	b2db      	uxtb	r3, r3
    snprintf(csv_buffer, sizeof(csv_buffer),
 8001164:	613b      	str	r3, [r7, #16]
             tx_data.switches.s0,
 8001166:	4b2e      	ldr	r3, [pc, #184]	@ (8001220 <Var_GetCSVString+0x114>)
 8001168:	799b      	ldrb	r3, [r3, #6]
 800116a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800116e:	b2db      	uxtb	r3, r3
    snprintf(csv_buffer, sizeof(csv_buffer),
 8001170:	60fb      	str	r3, [r7, #12]
             tx_data.switches.s1_1,
 8001172:	4b2b      	ldr	r3, [pc, #172]	@ (8001220 <Var_GetCSVString+0x114>)
 8001174:	799b      	ldrb	r3, [r3, #6]
 8001176:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800117a:	b2db      	uxtb	r3, r3
    snprintf(csv_buffer, sizeof(csv_buffer),
 800117c:	60bb      	str	r3, [r7, #8]
             tx_data.switches.s1_2,
 800117e:	4b28      	ldr	r3, [pc, #160]	@ (8001220 <Var_GetCSVString+0x114>)
 8001180:	799b      	ldrb	r3, [r3, #6]
 8001182:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8001186:	b2db      	uxtb	r3, r3
    snprintf(csv_buffer, sizeof(csv_buffer),
 8001188:	607b      	str	r3, [r7, #4]
             tx_data.switches.s2_1,
 800118a:	4b25      	ldr	r3, [pc, #148]	@ (8001220 <Var_GetCSVString+0x114>)
 800118c:	799b      	ldrb	r3, [r3, #6]
 800118e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8001192:	b2db      	uxtb	r3, r3
    snprintf(csv_buffer, sizeof(csv_buffer),
 8001194:	461d      	mov	r5, r3
             tx_data.switches.s2_2,
 8001196:	4b22      	ldr	r3, [pc, #136]	@ (8001220 <Var_GetCSVString+0x114>)
 8001198:	79db      	ldrb	r3, [r3, #7]
 800119a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800119e:	b2db      	uxtb	r3, r3
    snprintf(csv_buffer, sizeof(csv_buffer),
 80011a0:	461c      	mov	r4, r3
             tx_data.switches.s4_1,
 80011a2:	4b1f      	ldr	r3, [pc, #124]	@ (8001220 <Var_GetCSVString+0x114>)
 80011a4:	79db      	ldrb	r3, [r3, #7]
 80011a6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80011aa:	b2db      	uxtb	r3, r3
    snprintf(csv_buffer, sizeof(csv_buffer),
 80011ac:	4618      	mov	r0, r3
             tx_data.switches.s4_2,
 80011ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001220 <Var_GetCSVString+0x114>)
 80011b0:	79db      	ldrb	r3, [r3, #7]
 80011b2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80011b6:	b2db      	uxtb	r3, r3
    snprintf(csv_buffer, sizeof(csv_buffer),
 80011b8:	4619      	mov	r1, r3
             tx_data.switches.s5_1,
 80011ba:	4b19      	ldr	r3, [pc, #100]	@ (8001220 <Var_GetCSVString+0x114>)
 80011bc:	79db      	ldrb	r3, [r3, #7]
 80011be:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80011c2:	b2db      	uxtb	r3, r3
    snprintf(csv_buffer, sizeof(csv_buffer),
 80011c4:	461a      	mov	r2, r3
             tx_data.switches.s5_2);
 80011c6:	4b16      	ldr	r3, [pc, #88]	@ (8001220 <Var_GetCSVString+0x114>)
 80011c8:	79db      	ldrb	r3, [r3, #7]
 80011ca:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80011ce:	b2db      	uxtb	r3, r3
    snprintf(csv_buffer, sizeof(csv_buffer),
 80011d0:	9311      	str	r3, [sp, #68]	@ 0x44
 80011d2:	9210      	str	r2, [sp, #64]	@ 0x40
 80011d4:	910f      	str	r1, [sp, #60]	@ 0x3c
 80011d6:	900e      	str	r0, [sp, #56]	@ 0x38
 80011d8:	940d      	str	r4, [sp, #52]	@ 0x34
 80011da:	950c      	str	r5, [sp, #48]	@ 0x30
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	920b      	str	r2, [sp, #44]	@ 0x2c
 80011e0:	68ba      	ldr	r2, [r7, #8]
 80011e2:	920a      	str	r2, [sp, #40]	@ 0x28
 80011e4:	68fa      	ldr	r2, [r7, #12]
 80011e6:	9209      	str	r2, [sp, #36]	@ 0x24
 80011e8:	693a      	ldr	r2, [r7, #16]
 80011ea:	9208      	str	r2, [sp, #32]
 80011ec:	697a      	ldr	r2, [r7, #20]
 80011ee:	9207      	str	r2, [sp, #28]
 80011f0:	69ba      	ldr	r2, [r7, #24]
 80011f2:	9206      	str	r2, [sp, #24]
 80011f4:	69fa      	ldr	r2, [r7, #28]
 80011f6:	9205      	str	r2, [sp, #20]
 80011f8:	6a3a      	ldr	r2, [r7, #32]
 80011fa:	9204      	str	r2, [sp, #16]
 80011fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80011fe:	9203      	str	r2, [sp, #12]
 8001200:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001202:	9202      	str	r2, [sp, #8]
 8001204:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001206:	9301      	str	r3, [sp, #4]
 8001208:	9600      	str	r6, [sp, #0]
 800120a:	4663      	mov	r3, ip
 800120c:	4a05      	ldr	r2, [pc, #20]	@ (8001224 <Var_GetCSVString+0x118>)
 800120e:	2196      	movs	r1, #150	@ 0x96
 8001210:	4805      	ldr	r0, [pc, #20]	@ (8001228 <Var_GetCSVString+0x11c>)
 8001212:	f007 ff1f 	bl	8009054 <sniprintf>

    return csv_buffer;
 8001216:	4b04      	ldr	r3, [pc, #16]	@ (8001228 <Var_GetCSVString+0x11c>)
}
 8001218:	4618      	mov	r0, r3
 800121a:	3734      	adds	r7, #52	@ 0x34
 800121c:	46bd      	mov	sp, r7
 800121e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001220:	20000600 	.word	0x20000600
 8001224:	08009ca4 	.word	0x08009ca4
 8001228:	20000608 	.word	0x20000608

0800122c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800122c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001264 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001230:	f7ff fe0e 	bl	8000e50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001234:	480c      	ldr	r0, [pc, #48]	@ (8001268 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001236:	490d      	ldr	r1, [pc, #52]	@ (800126c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001238:	4a0d      	ldr	r2, [pc, #52]	@ (8001270 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800123a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800123c:	e002      	b.n	8001244 <LoopCopyDataInit>

0800123e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800123e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001240:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001242:	3304      	adds	r3, #4

08001244 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001244:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001246:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001248:	d3f9      	bcc.n	800123e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800124a:	4a0a      	ldr	r2, [pc, #40]	@ (8001274 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800124c:	4c0a      	ldr	r4, [pc, #40]	@ (8001278 <LoopFillZerobss+0x22>)
  movs r3, #0
 800124e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001250:	e001      	b.n	8001256 <LoopFillZerobss>

08001252 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001252:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001254:	3204      	adds	r2, #4

08001256 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001256:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001258:	d3fb      	bcc.n	8001252 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800125a:	f007 ff37 	bl	80090cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800125e:	f7ff fc0d 	bl	8000a7c <main>
  bx  lr    
 8001262:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001264:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001268:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800126c:	20000150 	.word	0x20000150
  ldr r2, =_sidata
 8001270:	08009d84 	.word	0x08009d84
  ldr r2, =_sbss
 8001274:	20000150 	.word	0x20000150
  ldr r4, =_ebss
 8001278:	200023d4 	.word	0x200023d4

0800127c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800127c:	e7fe      	b.n	800127c <ADC_IRQHandler>
	...

08001280 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001284:	4b0e      	ldr	r3, [pc, #56]	@ (80012c0 <HAL_Init+0x40>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a0d      	ldr	r2, [pc, #52]	@ (80012c0 <HAL_Init+0x40>)
 800128a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800128e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001290:	4b0b      	ldr	r3, [pc, #44]	@ (80012c0 <HAL_Init+0x40>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a0a      	ldr	r2, [pc, #40]	@ (80012c0 <HAL_Init+0x40>)
 8001296:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800129a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800129c:	4b08      	ldr	r3, [pc, #32]	@ (80012c0 <HAL_Init+0x40>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a07      	ldr	r2, [pc, #28]	@ (80012c0 <HAL_Init+0x40>)
 80012a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012a8:	2003      	movs	r0, #3
 80012aa:	f000 fd31 	bl	8001d10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012ae:	200f      	movs	r0, #15
 80012b0:	f000 f808 	bl	80012c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012b4:	f7ff fc9c 	bl	8000bf0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012b8:	2300      	movs	r3, #0
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	40023c00 	.word	0x40023c00

080012c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012cc:	4b12      	ldr	r3, [pc, #72]	@ (8001318 <HAL_InitTick+0x54>)
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	4b12      	ldr	r3, [pc, #72]	@ (800131c <HAL_InitTick+0x58>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	4619      	mov	r1, r3
 80012d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012da:	fbb3 f3f1 	udiv	r3, r3, r1
 80012de:	fbb2 f3f3 	udiv	r3, r2, r3
 80012e2:	4618      	mov	r0, r3
 80012e4:	f000 fd49 	bl	8001d7a <HAL_SYSTICK_Config>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012ee:	2301      	movs	r3, #1
 80012f0:	e00e      	b.n	8001310 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	2b0f      	cmp	r3, #15
 80012f6:	d80a      	bhi.n	800130e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012f8:	2200      	movs	r2, #0
 80012fa:	6879      	ldr	r1, [r7, #4]
 80012fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001300:	f000 fd11 	bl	8001d26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001304:	4a06      	ldr	r2, [pc, #24]	@ (8001320 <HAL_InitTick+0x5c>)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800130a:	2300      	movs	r3, #0
 800130c:	e000      	b.n	8001310 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800130e:	2301      	movs	r3, #1
}
 8001310:	4618      	mov	r0, r3
 8001312:	3708      	adds	r7, #8
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	20000004 	.word	0x20000004
 800131c:	2000000c 	.word	0x2000000c
 8001320:	20000008 	.word	0x20000008

08001324 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001328:	4b06      	ldr	r3, [pc, #24]	@ (8001344 <HAL_IncTick+0x20>)
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	461a      	mov	r2, r3
 800132e:	4b06      	ldr	r3, [pc, #24]	@ (8001348 <HAL_IncTick+0x24>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4413      	add	r3, r2
 8001334:	4a04      	ldr	r2, [pc, #16]	@ (8001348 <HAL_IncTick+0x24>)
 8001336:	6013      	str	r3, [r2, #0]
}
 8001338:	bf00      	nop
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	2000000c 	.word	0x2000000c
 8001348:	200006a0 	.word	0x200006a0

0800134c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  return uwTick;
 8001350:	4b03      	ldr	r3, [pc, #12]	@ (8001360 <HAL_GetTick+0x14>)
 8001352:	681b      	ldr	r3, [r3, #0]
}
 8001354:	4618      	mov	r0, r3
 8001356:	46bd      	mov	sp, r7
 8001358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135c:	4770      	bx	lr
 800135e:	bf00      	nop
 8001360:	200006a0 	.word	0x200006a0

08001364 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800136c:	f7ff ffee 	bl	800134c <HAL_GetTick>
 8001370:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800137c:	d005      	beq.n	800138a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800137e:	4b0a      	ldr	r3, [pc, #40]	@ (80013a8 <HAL_Delay+0x44>)
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	461a      	mov	r2, r3
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	4413      	add	r3, r2
 8001388:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800138a:	bf00      	nop
 800138c:	f7ff ffde 	bl	800134c <HAL_GetTick>
 8001390:	4602      	mov	r2, r0
 8001392:	68bb      	ldr	r3, [r7, #8]
 8001394:	1ad3      	subs	r3, r2, r3
 8001396:	68fa      	ldr	r2, [r7, #12]
 8001398:	429a      	cmp	r2, r3
 800139a:	d8f7      	bhi.n	800138c <HAL_Delay+0x28>
  {
  }
}
 800139c:	bf00      	nop
 800139e:	bf00      	nop
 80013a0:	3710      	adds	r7, #16
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	2000000c 	.word	0x2000000c

080013ac <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b084      	sub	sp, #16
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013b4:	2300      	movs	r3, #0
 80013b6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d101      	bne.n	80013c2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80013be:	2301      	movs	r3, #1
 80013c0:	e033      	b.n	800142a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d109      	bne.n	80013de <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80013ca:	6878      	ldr	r0, [r7, #4]
 80013cc:	f7ff f92a 	bl	8000624 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2200      	movs	r2, #0
 80013d4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2200      	movs	r2, #0
 80013da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e2:	f003 0310 	and.w	r3, r3, #16
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d118      	bne.n	800141c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ee:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80013f2:	f023 0302 	bic.w	r3, r3, #2
 80013f6:	f043 0202 	orr.w	r2, r3, #2
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80013fe:	6878      	ldr	r0, [r7, #4]
 8001400:	f000 faba 	bl	8001978 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2200      	movs	r2, #0
 8001408:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800140e:	f023 0303 	bic.w	r3, r3, #3
 8001412:	f043 0201 	orr.w	r2, r3, #1
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	641a      	str	r2, [r3, #64]	@ 0x40
 800141a:	e001      	b.n	8001420 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800141c:	2301      	movs	r3, #1
 800141e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2200      	movs	r2, #0
 8001424:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001428:	7bfb      	ldrb	r3, [r7, #15]
}
 800142a:	4618      	mov	r0, r3
 800142c:	3710      	adds	r7, #16
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
	...

08001434 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001434:	b480      	push	{r7}
 8001436:	b085      	sub	sp, #20
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800143c:	2300      	movs	r3, #0
 800143e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001446:	2b01      	cmp	r3, #1
 8001448:	d101      	bne.n	800144e <HAL_ADC_Start+0x1a>
 800144a:	2302      	movs	r3, #2
 800144c:	e097      	b.n	800157e <HAL_ADC_Start+0x14a>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	2201      	movs	r2, #1
 8001452:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	689b      	ldr	r3, [r3, #8]
 800145c:	f003 0301 	and.w	r3, r3, #1
 8001460:	2b01      	cmp	r3, #1
 8001462:	d018      	beq.n	8001496 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	689a      	ldr	r2, [r3, #8]
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f042 0201 	orr.w	r2, r2, #1
 8001472:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001474:	4b45      	ldr	r3, [pc, #276]	@ (800158c <HAL_ADC_Start+0x158>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a45      	ldr	r2, [pc, #276]	@ (8001590 <HAL_ADC_Start+0x15c>)
 800147a:	fba2 2303 	umull	r2, r3, r2, r3
 800147e:	0c9a      	lsrs	r2, r3, #18
 8001480:	4613      	mov	r3, r2
 8001482:	005b      	lsls	r3, r3, #1
 8001484:	4413      	add	r3, r2
 8001486:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001488:	e002      	b.n	8001490 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800148a:	68bb      	ldr	r3, [r7, #8]
 800148c:	3b01      	subs	r3, #1
 800148e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001490:	68bb      	ldr	r3, [r7, #8]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d1f9      	bne.n	800148a <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	689b      	ldr	r3, [r3, #8]
 800149c:	f003 0301 	and.w	r3, r3, #1
 80014a0:	2b01      	cmp	r3, #1
 80014a2:	d15f      	bne.n	8001564 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80014ac:	f023 0301 	bic.w	r3, r3, #1
 80014b0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d007      	beq.n	80014d6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ca:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80014ce:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80014e2:	d106      	bne.n	80014f2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014e8:	f023 0206 	bic.w	r2, r3, #6
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	645a      	str	r2, [r3, #68]	@ 0x44
 80014f0:	e002      	b.n	80014f8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2200      	movs	r2, #0
 80014f6:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2200      	movs	r2, #0
 80014fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001500:	4b24      	ldr	r3, [pc, #144]	@ (8001594 <HAL_ADC_Start+0x160>)
 8001502:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800150c:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	685b      	ldr	r3, [r3, #4]
 8001512:	f003 031f 	and.w	r3, r3, #31
 8001516:	2b00      	cmp	r3, #0
 8001518:	d10f      	bne.n	800153a <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	689b      	ldr	r3, [r3, #8]
 8001520:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001524:	2b00      	cmp	r3, #0
 8001526:	d129      	bne.n	800157c <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	689a      	ldr	r2, [r3, #8]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001536:	609a      	str	r2, [r3, #8]
 8001538:	e020      	b.n	800157c <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a16      	ldr	r2, [pc, #88]	@ (8001598 <HAL_ADC_Start+0x164>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d11b      	bne.n	800157c <HAL_ADC_Start+0x148>
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	689b      	ldr	r3, [r3, #8]
 800154a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800154e:	2b00      	cmp	r3, #0
 8001550:	d114      	bne.n	800157c <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	689a      	ldr	r2, [r3, #8]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001560:	609a      	str	r2, [r3, #8]
 8001562:	e00b      	b.n	800157c <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001568:	f043 0210 	orr.w	r2, r3, #16
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001574:	f043 0201 	orr.w	r2, r3, #1
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800157c:	2300      	movs	r3, #0
}
 800157e:	4618      	mov	r0, r3
 8001580:	3714      	adds	r7, #20
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	20000004 	.word	0x20000004
 8001590:	431bde83 	.word	0x431bde83
 8001594:	40012300 	.word	0x40012300
 8001598:	40012000 	.word	0x40012000

0800159c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80015aa:	2b01      	cmp	r3, #1
 80015ac:	d101      	bne.n	80015b2 <HAL_ADC_Stop+0x16>
 80015ae:	2302      	movs	r3, #2
 80015b0:	e021      	b.n	80015f6 <HAL_ADC_Stop+0x5a>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2201      	movs	r2, #1
 80015b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	689a      	ldr	r2, [r3, #8]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f022 0201 	bic.w	r2, r2, #1
 80015c8:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	689b      	ldr	r3, [r3, #8]
 80015d0:	f003 0301 	and.w	r3, r3, #1
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d109      	bne.n	80015ec <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015dc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80015e0:	f023 0301 	bic.w	r3, r3, #1
 80015e4:	f043 0201 	orr.w	r2, r3, #1
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2200      	movs	r2, #0
 80015f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80015f4:	2300      	movs	r3, #0
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr

08001602 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001602:	b580      	push	{r7, lr}
 8001604:	b084      	sub	sp, #16
 8001606:	af00      	add	r7, sp, #0
 8001608:	6078      	str	r0, [r7, #4]
 800160a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800160c:	2300      	movs	r3, #0
 800160e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	689b      	ldr	r3, [r3, #8]
 8001616:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800161a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800161e:	d113      	bne.n	8001648 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800162a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800162e:	d10b      	bne.n	8001648 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001634:	f043 0220 	orr.w	r2, r3, #32
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2200      	movs	r2, #0
 8001640:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001644:	2301      	movs	r3, #1
 8001646:	e063      	b.n	8001710 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001648:	f7ff fe80 	bl	800134c <HAL_GetTick>
 800164c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800164e:	e021      	b.n	8001694 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001656:	d01d      	beq.n	8001694 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d007      	beq.n	800166e <HAL_ADC_PollForConversion+0x6c>
 800165e:	f7ff fe75 	bl	800134c <HAL_GetTick>
 8001662:	4602      	mov	r2, r0
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	1ad3      	subs	r3, r2, r3
 8001668:	683a      	ldr	r2, [r7, #0]
 800166a:	429a      	cmp	r2, r3
 800166c:	d212      	bcs.n	8001694 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f003 0302 	and.w	r3, r3, #2
 8001678:	2b02      	cmp	r3, #2
 800167a:	d00b      	beq.n	8001694 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001680:	f043 0204 	orr.w	r2, r3, #4
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2200      	movs	r2, #0
 800168c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001690:	2303      	movs	r3, #3
 8001692:	e03d      	b.n	8001710 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f003 0302 	and.w	r3, r3, #2
 800169e:	2b02      	cmp	r3, #2
 80016a0:	d1d6      	bne.n	8001650 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f06f 0212 	mvn.w	r2, #18
 80016aa:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016b0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	689b      	ldr	r3, [r3, #8]
 80016be:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d123      	bne.n	800170e <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d11f      	bne.n	800170e <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016d4:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d006      	beq.n	80016ea <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	689b      	ldr	r3, [r3, #8]
 80016e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d111      	bne.n	800170e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ee:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d105      	bne.n	800170e <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001706:	f043 0201 	orr.w	r2, r3, #1
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800170e:	2300      	movs	r3, #0
}
 8001710:	4618      	mov	r0, r3
 8001712:	3710      	adds	r7, #16
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}

08001718 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001726:	4618      	mov	r0, r3
 8001728:	370c      	adds	r7, #12
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr
	...

08001734 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001734:	b480      	push	{r7}
 8001736:	b085      	sub	sp, #20
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800173e:	2300      	movs	r3, #0
 8001740:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001748:	2b01      	cmp	r3, #1
 800174a:	d101      	bne.n	8001750 <HAL_ADC_ConfigChannel+0x1c>
 800174c:	2302      	movs	r3, #2
 800174e:	e105      	b.n	800195c <HAL_ADC_ConfigChannel+0x228>
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2201      	movs	r2, #1
 8001754:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	2b09      	cmp	r3, #9
 800175e:	d925      	bls.n	80017ac <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	68d9      	ldr	r1, [r3, #12]
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	b29b      	uxth	r3, r3
 800176c:	461a      	mov	r2, r3
 800176e:	4613      	mov	r3, r2
 8001770:	005b      	lsls	r3, r3, #1
 8001772:	4413      	add	r3, r2
 8001774:	3b1e      	subs	r3, #30
 8001776:	2207      	movs	r2, #7
 8001778:	fa02 f303 	lsl.w	r3, r2, r3
 800177c:	43da      	mvns	r2, r3
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	400a      	ands	r2, r1
 8001784:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	68d9      	ldr	r1, [r3, #12]
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	689a      	ldr	r2, [r3, #8]
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	b29b      	uxth	r3, r3
 8001796:	4618      	mov	r0, r3
 8001798:	4603      	mov	r3, r0
 800179a:	005b      	lsls	r3, r3, #1
 800179c:	4403      	add	r3, r0
 800179e:	3b1e      	subs	r3, #30
 80017a0:	409a      	lsls	r2, r3
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	430a      	orrs	r2, r1
 80017a8:	60da      	str	r2, [r3, #12]
 80017aa:	e022      	b.n	80017f2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	6919      	ldr	r1, [r3, #16]
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	b29b      	uxth	r3, r3
 80017b8:	461a      	mov	r2, r3
 80017ba:	4613      	mov	r3, r2
 80017bc:	005b      	lsls	r3, r3, #1
 80017be:	4413      	add	r3, r2
 80017c0:	2207      	movs	r2, #7
 80017c2:	fa02 f303 	lsl.w	r3, r2, r3
 80017c6:	43da      	mvns	r2, r3
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	400a      	ands	r2, r1
 80017ce:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	6919      	ldr	r1, [r3, #16]
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	689a      	ldr	r2, [r3, #8]
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	b29b      	uxth	r3, r3
 80017e0:	4618      	mov	r0, r3
 80017e2:	4603      	mov	r3, r0
 80017e4:	005b      	lsls	r3, r3, #1
 80017e6:	4403      	add	r3, r0
 80017e8:	409a      	lsls	r2, r3
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	430a      	orrs	r2, r1
 80017f0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	2b06      	cmp	r3, #6
 80017f8:	d824      	bhi.n	8001844 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	685a      	ldr	r2, [r3, #4]
 8001804:	4613      	mov	r3, r2
 8001806:	009b      	lsls	r3, r3, #2
 8001808:	4413      	add	r3, r2
 800180a:	3b05      	subs	r3, #5
 800180c:	221f      	movs	r2, #31
 800180e:	fa02 f303 	lsl.w	r3, r2, r3
 8001812:	43da      	mvns	r2, r3
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	400a      	ands	r2, r1
 800181a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	b29b      	uxth	r3, r3
 8001828:	4618      	mov	r0, r3
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	685a      	ldr	r2, [r3, #4]
 800182e:	4613      	mov	r3, r2
 8001830:	009b      	lsls	r3, r3, #2
 8001832:	4413      	add	r3, r2
 8001834:	3b05      	subs	r3, #5
 8001836:	fa00 f203 	lsl.w	r2, r0, r3
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	430a      	orrs	r2, r1
 8001840:	635a      	str	r2, [r3, #52]	@ 0x34
 8001842:	e04c      	b.n	80018de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	2b0c      	cmp	r3, #12
 800184a:	d824      	bhi.n	8001896 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	685a      	ldr	r2, [r3, #4]
 8001856:	4613      	mov	r3, r2
 8001858:	009b      	lsls	r3, r3, #2
 800185a:	4413      	add	r3, r2
 800185c:	3b23      	subs	r3, #35	@ 0x23
 800185e:	221f      	movs	r2, #31
 8001860:	fa02 f303 	lsl.w	r3, r2, r3
 8001864:	43da      	mvns	r2, r3
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	400a      	ands	r2, r1
 800186c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	b29b      	uxth	r3, r3
 800187a:	4618      	mov	r0, r3
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	685a      	ldr	r2, [r3, #4]
 8001880:	4613      	mov	r3, r2
 8001882:	009b      	lsls	r3, r3, #2
 8001884:	4413      	add	r3, r2
 8001886:	3b23      	subs	r3, #35	@ 0x23
 8001888:	fa00 f203 	lsl.w	r2, r0, r3
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	430a      	orrs	r2, r1
 8001892:	631a      	str	r2, [r3, #48]	@ 0x30
 8001894:	e023      	b.n	80018de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	685a      	ldr	r2, [r3, #4]
 80018a0:	4613      	mov	r3, r2
 80018a2:	009b      	lsls	r3, r3, #2
 80018a4:	4413      	add	r3, r2
 80018a6:	3b41      	subs	r3, #65	@ 0x41
 80018a8:	221f      	movs	r2, #31
 80018aa:	fa02 f303 	lsl.w	r3, r2, r3
 80018ae:	43da      	mvns	r2, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	400a      	ands	r2, r1
 80018b6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	b29b      	uxth	r3, r3
 80018c4:	4618      	mov	r0, r3
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	685a      	ldr	r2, [r3, #4]
 80018ca:	4613      	mov	r3, r2
 80018cc:	009b      	lsls	r3, r3, #2
 80018ce:	4413      	add	r3, r2
 80018d0:	3b41      	subs	r3, #65	@ 0x41
 80018d2:	fa00 f203 	lsl.w	r2, r0, r3
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	430a      	orrs	r2, r1
 80018dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80018de:	4b22      	ldr	r3, [pc, #136]	@ (8001968 <HAL_ADC_ConfigChannel+0x234>)
 80018e0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a21      	ldr	r2, [pc, #132]	@ (800196c <HAL_ADC_ConfigChannel+0x238>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d109      	bne.n	8001900 <HAL_ADC_ConfigChannel+0x1cc>
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	2b12      	cmp	r3, #18
 80018f2:	d105      	bne.n	8001900 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a19      	ldr	r2, [pc, #100]	@ (800196c <HAL_ADC_ConfigChannel+0x238>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d123      	bne.n	8001952 <HAL_ADC_ConfigChannel+0x21e>
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	2b10      	cmp	r3, #16
 8001910:	d003      	beq.n	800191a <HAL_ADC_ConfigChannel+0x1e6>
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	2b11      	cmp	r3, #17
 8001918:	d11b      	bne.n	8001952 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	2b10      	cmp	r3, #16
 800192c:	d111      	bne.n	8001952 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800192e:	4b10      	ldr	r3, [pc, #64]	@ (8001970 <HAL_ADC_ConfigChannel+0x23c>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4a10      	ldr	r2, [pc, #64]	@ (8001974 <HAL_ADC_ConfigChannel+0x240>)
 8001934:	fba2 2303 	umull	r2, r3, r2, r3
 8001938:	0c9a      	lsrs	r2, r3, #18
 800193a:	4613      	mov	r3, r2
 800193c:	009b      	lsls	r3, r3, #2
 800193e:	4413      	add	r3, r2
 8001940:	005b      	lsls	r3, r3, #1
 8001942:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001944:	e002      	b.n	800194c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	3b01      	subs	r3, #1
 800194a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800194c:	68bb      	ldr	r3, [r7, #8]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d1f9      	bne.n	8001946 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2200      	movs	r2, #0
 8001956:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800195a:	2300      	movs	r3, #0
}
 800195c:	4618      	mov	r0, r3
 800195e:	3714      	adds	r7, #20
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr
 8001968:	40012300 	.word	0x40012300
 800196c:	40012000 	.word	0x40012000
 8001970:	20000004 	.word	0x20000004
 8001974:	431bde83 	.word	0x431bde83

08001978 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001978:	b480      	push	{r7}
 800197a:	b085      	sub	sp, #20
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001980:	4b79      	ldr	r3, [pc, #484]	@ (8001b68 <ADC_Init+0x1f0>)
 8001982:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	685a      	ldr	r2, [r3, #4]
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	431a      	orrs	r2, r3
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	685a      	ldr	r2, [r3, #4]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80019ac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	6859      	ldr	r1, [r3, #4]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	691b      	ldr	r3, [r3, #16]
 80019b8:	021a      	lsls	r2, r3, #8
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	430a      	orrs	r2, r1
 80019c0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	685a      	ldr	r2, [r3, #4]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80019d0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	6859      	ldr	r1, [r3, #4]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	689a      	ldr	r2, [r3, #8]
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	430a      	orrs	r2, r1
 80019e2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	689a      	ldr	r2, [r3, #8]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80019f2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	6899      	ldr	r1, [r3, #8]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	68da      	ldr	r2, [r3, #12]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	430a      	orrs	r2, r1
 8001a04:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a0a:	4a58      	ldr	r2, [pc, #352]	@ (8001b6c <ADC_Init+0x1f4>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d022      	beq.n	8001a56 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	689a      	ldr	r2, [r3, #8]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001a1e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	6899      	ldr	r1, [r3, #8]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	430a      	orrs	r2, r1
 8001a30:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	689a      	ldr	r2, [r3, #8]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001a40:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	6899      	ldr	r1, [r3, #8]
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	430a      	orrs	r2, r1
 8001a52:	609a      	str	r2, [r3, #8]
 8001a54:	e00f      	b.n	8001a76 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	689a      	ldr	r2, [r3, #8]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001a64:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	689a      	ldr	r2, [r3, #8]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001a74:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	689a      	ldr	r2, [r3, #8]
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f022 0202 	bic.w	r2, r2, #2
 8001a84:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	6899      	ldr	r1, [r3, #8]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	7e1b      	ldrb	r3, [r3, #24]
 8001a90:	005a      	lsls	r2, r3, #1
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	430a      	orrs	r2, r1
 8001a98:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d01b      	beq.n	8001adc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	685a      	ldr	r2, [r3, #4]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001ab2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	685a      	ldr	r2, [r3, #4]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001ac2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	6859      	ldr	r1, [r3, #4]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ace:	3b01      	subs	r3, #1
 8001ad0:	035a      	lsls	r2, r3, #13
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	430a      	orrs	r2, r1
 8001ad8:	605a      	str	r2, [r3, #4]
 8001ada:	e007      	b.n	8001aec <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	685a      	ldr	r2, [r3, #4]
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001aea:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001afa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	69db      	ldr	r3, [r3, #28]
 8001b06:	3b01      	subs	r3, #1
 8001b08:	051a      	lsls	r2, r3, #20
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	430a      	orrs	r2, r1
 8001b10:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	689a      	ldr	r2, [r3, #8]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001b20:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	6899      	ldr	r1, [r3, #8]
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001b2e:	025a      	lsls	r2, r3, #9
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	430a      	orrs	r2, r1
 8001b36:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	689a      	ldr	r2, [r3, #8]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001b46:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	6899      	ldr	r1, [r3, #8]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	695b      	ldr	r3, [r3, #20]
 8001b52:	029a      	lsls	r2, r3, #10
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	430a      	orrs	r2, r1
 8001b5a:	609a      	str	r2, [r3, #8]
}
 8001b5c:	bf00      	nop
 8001b5e:	3714      	adds	r7, #20
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr
 8001b68:	40012300 	.word	0x40012300
 8001b6c:	0f000001 	.word	0x0f000001

08001b70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b085      	sub	sp, #20
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	f003 0307 	and.w	r3, r3, #7
 8001b7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b80:	4b0c      	ldr	r3, [pc, #48]	@ (8001bb4 <__NVIC_SetPriorityGrouping+0x44>)
 8001b82:	68db      	ldr	r3, [r3, #12]
 8001b84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b86:	68ba      	ldr	r2, [r7, #8]
 8001b88:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b94:	68bb      	ldr	r3, [r7, #8]
 8001b96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b98:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ba0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ba2:	4a04      	ldr	r2, [pc, #16]	@ (8001bb4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	60d3      	str	r3, [r2, #12]
}
 8001ba8:	bf00      	nop
 8001baa:	3714      	adds	r7, #20
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr
 8001bb4:	e000ed00 	.word	0xe000ed00

08001bb8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bbc:	4b04      	ldr	r3, [pc, #16]	@ (8001bd0 <__NVIC_GetPriorityGrouping+0x18>)
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	0a1b      	lsrs	r3, r3, #8
 8001bc2:	f003 0307 	and.w	r3, r3, #7
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr
 8001bd0:	e000ed00 	.word	0xe000ed00

08001bd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	4603      	mov	r3, r0
 8001bdc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	db0b      	blt.n	8001bfe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001be6:	79fb      	ldrb	r3, [r7, #7]
 8001be8:	f003 021f 	and.w	r2, r3, #31
 8001bec:	4907      	ldr	r1, [pc, #28]	@ (8001c0c <__NVIC_EnableIRQ+0x38>)
 8001bee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bf2:	095b      	lsrs	r3, r3, #5
 8001bf4:	2001      	movs	r0, #1
 8001bf6:	fa00 f202 	lsl.w	r2, r0, r2
 8001bfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001bfe:	bf00      	nop
 8001c00:	370c      	adds	r7, #12
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	e000e100 	.word	0xe000e100

08001c10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	4603      	mov	r3, r0
 8001c18:	6039      	str	r1, [r7, #0]
 8001c1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	db0a      	blt.n	8001c3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	b2da      	uxtb	r2, r3
 8001c28:	490c      	ldr	r1, [pc, #48]	@ (8001c5c <__NVIC_SetPriority+0x4c>)
 8001c2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c2e:	0112      	lsls	r2, r2, #4
 8001c30:	b2d2      	uxtb	r2, r2
 8001c32:	440b      	add	r3, r1
 8001c34:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c38:	e00a      	b.n	8001c50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	b2da      	uxtb	r2, r3
 8001c3e:	4908      	ldr	r1, [pc, #32]	@ (8001c60 <__NVIC_SetPriority+0x50>)
 8001c40:	79fb      	ldrb	r3, [r7, #7]
 8001c42:	f003 030f 	and.w	r3, r3, #15
 8001c46:	3b04      	subs	r3, #4
 8001c48:	0112      	lsls	r2, r2, #4
 8001c4a:	b2d2      	uxtb	r2, r2
 8001c4c:	440b      	add	r3, r1
 8001c4e:	761a      	strb	r2, [r3, #24]
}
 8001c50:	bf00      	nop
 8001c52:	370c      	adds	r7, #12
 8001c54:	46bd      	mov	sp, r7
 8001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5a:	4770      	bx	lr
 8001c5c:	e000e100 	.word	0xe000e100
 8001c60:	e000ed00 	.word	0xe000ed00

08001c64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b089      	sub	sp, #36	@ 0x24
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	60f8      	str	r0, [r7, #12]
 8001c6c:	60b9      	str	r1, [r7, #8]
 8001c6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	f003 0307 	and.w	r3, r3, #7
 8001c76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c78:	69fb      	ldr	r3, [r7, #28]
 8001c7a:	f1c3 0307 	rsb	r3, r3, #7
 8001c7e:	2b04      	cmp	r3, #4
 8001c80:	bf28      	it	cs
 8001c82:	2304      	movcs	r3, #4
 8001c84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c86:	69fb      	ldr	r3, [r7, #28]
 8001c88:	3304      	adds	r3, #4
 8001c8a:	2b06      	cmp	r3, #6
 8001c8c:	d902      	bls.n	8001c94 <NVIC_EncodePriority+0x30>
 8001c8e:	69fb      	ldr	r3, [r7, #28]
 8001c90:	3b03      	subs	r3, #3
 8001c92:	e000      	b.n	8001c96 <NVIC_EncodePriority+0x32>
 8001c94:	2300      	movs	r3, #0
 8001c96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c98:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c9c:	69bb      	ldr	r3, [r7, #24]
 8001c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca2:	43da      	mvns	r2, r3
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	401a      	ands	r2, r3
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cac:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	fa01 f303 	lsl.w	r3, r1, r3
 8001cb6:	43d9      	mvns	r1, r3
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cbc:	4313      	orrs	r3, r2
         );
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3724      	adds	r7, #36	@ 0x24
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
	...

08001ccc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b082      	sub	sp, #8
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	3b01      	subs	r3, #1
 8001cd8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001cdc:	d301      	bcc.n	8001ce2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e00f      	b.n	8001d02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ce2:	4a0a      	ldr	r2, [pc, #40]	@ (8001d0c <SysTick_Config+0x40>)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	3b01      	subs	r3, #1
 8001ce8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cea:	210f      	movs	r1, #15
 8001cec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001cf0:	f7ff ff8e 	bl	8001c10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cf4:	4b05      	ldr	r3, [pc, #20]	@ (8001d0c <SysTick_Config+0x40>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cfa:	4b04      	ldr	r3, [pc, #16]	@ (8001d0c <SysTick_Config+0x40>)
 8001cfc:	2207      	movs	r2, #7
 8001cfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d00:	2300      	movs	r3, #0
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	3708      	adds	r7, #8
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	e000e010 	.word	0xe000e010

08001d10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	f7ff ff29 	bl	8001b70 <__NVIC_SetPriorityGrouping>
}
 8001d1e:	bf00      	nop
 8001d20:	3708      	adds	r7, #8
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}

08001d26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d26:	b580      	push	{r7, lr}
 8001d28:	b086      	sub	sp, #24
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	60b9      	str	r1, [r7, #8]
 8001d30:	607a      	str	r2, [r7, #4]
 8001d32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d34:	2300      	movs	r3, #0
 8001d36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d38:	f7ff ff3e 	bl	8001bb8 <__NVIC_GetPriorityGrouping>
 8001d3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d3e:	687a      	ldr	r2, [r7, #4]
 8001d40:	68b9      	ldr	r1, [r7, #8]
 8001d42:	6978      	ldr	r0, [r7, #20]
 8001d44:	f7ff ff8e 	bl	8001c64 <NVIC_EncodePriority>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d4e:	4611      	mov	r1, r2
 8001d50:	4618      	mov	r0, r3
 8001d52:	f7ff ff5d 	bl	8001c10 <__NVIC_SetPriority>
}
 8001d56:	bf00      	nop
 8001d58:	3718      	adds	r7, #24
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}

08001d5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d5e:	b580      	push	{r7, lr}
 8001d60:	b082      	sub	sp, #8
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	4603      	mov	r3, r0
 8001d66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f7ff ff31 	bl	8001bd4 <__NVIC_EnableIRQ>
}
 8001d72:	bf00      	nop
 8001d74:	3708      	adds	r7, #8
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}

08001d7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d7a:	b580      	push	{r7, lr}
 8001d7c:	b082      	sub	sp, #8
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f7ff ffa2 	bl	8001ccc <SysTick_Config>
 8001d88:	4603      	mov	r3, r0
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3708      	adds	r7, #8
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}

08001d92 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d92:	b580      	push	{r7, lr}
 8001d94:	b084      	sub	sp, #16
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d9e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001da0:	f7ff fad4 	bl	800134c <HAL_GetTick>
 8001da4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	2b02      	cmp	r3, #2
 8001db0:	d008      	beq.n	8001dc4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2280      	movs	r2, #128	@ 0x80
 8001db6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2200      	movs	r2, #0
 8001dbc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	e052      	b.n	8001e6a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f022 0216 	bic.w	r2, r2, #22
 8001dd2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	695a      	ldr	r2, [r3, #20]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001de2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d103      	bne.n	8001df4 <HAL_DMA_Abort+0x62>
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d007      	beq.n	8001e04 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f022 0208 	bic.w	r2, r2, #8
 8001e02:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f022 0201 	bic.w	r2, r2, #1
 8001e12:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e14:	e013      	b.n	8001e3e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e16:	f7ff fa99 	bl	800134c <HAL_GetTick>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	1ad3      	subs	r3, r2, r3
 8001e20:	2b05      	cmp	r3, #5
 8001e22:	d90c      	bls.n	8001e3e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2220      	movs	r2, #32
 8001e28:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2203      	movs	r2, #3
 8001e2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2200      	movs	r2, #0
 8001e36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	e015      	b.n	8001e6a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f003 0301 	and.w	r3, r3, #1
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d1e4      	bne.n	8001e16 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e50:	223f      	movs	r2, #63	@ 0x3f
 8001e52:	409a      	lsls	r2, r3
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2200      	movs	r2, #0
 8001e64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001e68:	2300      	movs	r3, #0
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	3710      	adds	r7, #16
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}

08001e72 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e72:	b480      	push	{r7}
 8001e74:	b083      	sub	sp, #12
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001e80:	b2db      	uxtb	r3, r3
 8001e82:	2b02      	cmp	r3, #2
 8001e84:	d004      	beq.n	8001e90 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2280      	movs	r2, #128	@ 0x80
 8001e8a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	e00c      	b.n	8001eaa <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2205      	movs	r2, #5
 8001e94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	681a      	ldr	r2, [r3, #0]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f022 0201 	bic.w	r2, r2, #1
 8001ea6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001ea8:	2300      	movs	r3, #0
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	370c      	adds	r7, #12
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr
	...

08001eb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b089      	sub	sp, #36	@ 0x24
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ece:	2300      	movs	r3, #0
 8001ed0:	61fb      	str	r3, [r7, #28]
 8001ed2:	e159      	b.n	8002188 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	69fb      	ldr	r3, [r7, #28]
 8001ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8001edc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	697a      	ldr	r2, [r7, #20]
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ee8:	693a      	ldr	r2, [r7, #16]
 8001eea:	697b      	ldr	r3, [r7, #20]
 8001eec:	429a      	cmp	r2, r3
 8001eee:	f040 8148 	bne.w	8002182 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	f003 0303 	and.w	r3, r3, #3
 8001efa:	2b01      	cmp	r3, #1
 8001efc:	d005      	beq.n	8001f0a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f06:	2b02      	cmp	r3, #2
 8001f08:	d130      	bne.n	8001f6c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	689b      	ldr	r3, [r3, #8]
 8001f0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f10:	69fb      	ldr	r3, [r7, #28]
 8001f12:	005b      	lsls	r3, r3, #1
 8001f14:	2203      	movs	r2, #3
 8001f16:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1a:	43db      	mvns	r3, r3
 8001f1c:	69ba      	ldr	r2, [r7, #24]
 8001f1e:	4013      	ands	r3, r2
 8001f20:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	68da      	ldr	r2, [r3, #12]
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	005b      	lsls	r3, r3, #1
 8001f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2e:	69ba      	ldr	r2, [r7, #24]
 8001f30:	4313      	orrs	r3, r2
 8001f32:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	69ba      	ldr	r2, [r7, #24]
 8001f38:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f40:	2201      	movs	r2, #1
 8001f42:	69fb      	ldr	r3, [r7, #28]
 8001f44:	fa02 f303 	lsl.w	r3, r2, r3
 8001f48:	43db      	mvns	r3, r3
 8001f4a:	69ba      	ldr	r2, [r7, #24]
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	091b      	lsrs	r3, r3, #4
 8001f56:	f003 0201 	and.w	r2, r3, #1
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f60:	69ba      	ldr	r2, [r7, #24]
 8001f62:	4313      	orrs	r3, r2
 8001f64:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	69ba      	ldr	r2, [r7, #24]
 8001f6a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	f003 0303 	and.w	r3, r3, #3
 8001f74:	2b03      	cmp	r3, #3
 8001f76:	d017      	beq.n	8001fa8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	005b      	lsls	r3, r3, #1
 8001f82:	2203      	movs	r2, #3
 8001f84:	fa02 f303 	lsl.w	r3, r2, r3
 8001f88:	43db      	mvns	r3, r3
 8001f8a:	69ba      	ldr	r2, [r7, #24]
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	689a      	ldr	r2, [r3, #8]
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	005b      	lsls	r3, r3, #1
 8001f98:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9c:	69ba      	ldr	r2, [r7, #24]
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	69ba      	ldr	r2, [r7, #24]
 8001fa6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	f003 0303 	and.w	r3, r3, #3
 8001fb0:	2b02      	cmp	r3, #2
 8001fb2:	d123      	bne.n	8001ffc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001fb4:	69fb      	ldr	r3, [r7, #28]
 8001fb6:	08da      	lsrs	r2, r3, #3
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	3208      	adds	r2, #8
 8001fbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001fc2:	69fb      	ldr	r3, [r7, #28]
 8001fc4:	f003 0307 	and.w	r3, r3, #7
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	220f      	movs	r2, #15
 8001fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd0:	43db      	mvns	r3, r3
 8001fd2:	69ba      	ldr	r2, [r7, #24]
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	691a      	ldr	r2, [r3, #16]
 8001fdc:	69fb      	ldr	r3, [r7, #28]
 8001fde:	f003 0307 	and.w	r3, r3, #7
 8001fe2:	009b      	lsls	r3, r3, #2
 8001fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe8:	69ba      	ldr	r2, [r7, #24]
 8001fea:	4313      	orrs	r3, r2
 8001fec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001fee:	69fb      	ldr	r3, [r7, #28]
 8001ff0:	08da      	lsrs	r2, r3, #3
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	3208      	adds	r2, #8
 8001ff6:	69b9      	ldr	r1, [r7, #24]
 8001ff8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	2203      	movs	r2, #3
 8002008:	fa02 f303 	lsl.w	r3, r2, r3
 800200c:	43db      	mvns	r3, r3
 800200e:	69ba      	ldr	r2, [r7, #24]
 8002010:	4013      	ands	r3, r2
 8002012:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	f003 0203 	and.w	r2, r3, #3
 800201c:	69fb      	ldr	r3, [r7, #28]
 800201e:	005b      	lsls	r3, r3, #1
 8002020:	fa02 f303 	lsl.w	r3, r2, r3
 8002024:	69ba      	ldr	r2, [r7, #24]
 8002026:	4313      	orrs	r3, r2
 8002028:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	69ba      	ldr	r2, [r7, #24]
 800202e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002038:	2b00      	cmp	r3, #0
 800203a:	f000 80a2 	beq.w	8002182 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800203e:	2300      	movs	r3, #0
 8002040:	60fb      	str	r3, [r7, #12]
 8002042:	4b57      	ldr	r3, [pc, #348]	@ (80021a0 <HAL_GPIO_Init+0x2e8>)
 8002044:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002046:	4a56      	ldr	r2, [pc, #344]	@ (80021a0 <HAL_GPIO_Init+0x2e8>)
 8002048:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800204c:	6453      	str	r3, [r2, #68]	@ 0x44
 800204e:	4b54      	ldr	r3, [pc, #336]	@ (80021a0 <HAL_GPIO_Init+0x2e8>)
 8002050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002052:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002056:	60fb      	str	r3, [r7, #12]
 8002058:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800205a:	4a52      	ldr	r2, [pc, #328]	@ (80021a4 <HAL_GPIO_Init+0x2ec>)
 800205c:	69fb      	ldr	r3, [r7, #28]
 800205e:	089b      	lsrs	r3, r3, #2
 8002060:	3302      	adds	r3, #2
 8002062:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002066:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002068:	69fb      	ldr	r3, [r7, #28]
 800206a:	f003 0303 	and.w	r3, r3, #3
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	220f      	movs	r2, #15
 8002072:	fa02 f303 	lsl.w	r3, r2, r3
 8002076:	43db      	mvns	r3, r3
 8002078:	69ba      	ldr	r2, [r7, #24]
 800207a:	4013      	ands	r3, r2
 800207c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	4a49      	ldr	r2, [pc, #292]	@ (80021a8 <HAL_GPIO_Init+0x2f0>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d019      	beq.n	80020ba <HAL_GPIO_Init+0x202>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	4a48      	ldr	r2, [pc, #288]	@ (80021ac <HAL_GPIO_Init+0x2f4>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d013      	beq.n	80020b6 <HAL_GPIO_Init+0x1fe>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4a47      	ldr	r2, [pc, #284]	@ (80021b0 <HAL_GPIO_Init+0x2f8>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d00d      	beq.n	80020b2 <HAL_GPIO_Init+0x1fa>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	4a46      	ldr	r2, [pc, #280]	@ (80021b4 <HAL_GPIO_Init+0x2fc>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d007      	beq.n	80020ae <HAL_GPIO_Init+0x1f6>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	4a45      	ldr	r2, [pc, #276]	@ (80021b8 <HAL_GPIO_Init+0x300>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d101      	bne.n	80020aa <HAL_GPIO_Init+0x1f2>
 80020a6:	2304      	movs	r3, #4
 80020a8:	e008      	b.n	80020bc <HAL_GPIO_Init+0x204>
 80020aa:	2307      	movs	r3, #7
 80020ac:	e006      	b.n	80020bc <HAL_GPIO_Init+0x204>
 80020ae:	2303      	movs	r3, #3
 80020b0:	e004      	b.n	80020bc <HAL_GPIO_Init+0x204>
 80020b2:	2302      	movs	r3, #2
 80020b4:	e002      	b.n	80020bc <HAL_GPIO_Init+0x204>
 80020b6:	2301      	movs	r3, #1
 80020b8:	e000      	b.n	80020bc <HAL_GPIO_Init+0x204>
 80020ba:	2300      	movs	r3, #0
 80020bc:	69fa      	ldr	r2, [r7, #28]
 80020be:	f002 0203 	and.w	r2, r2, #3
 80020c2:	0092      	lsls	r2, r2, #2
 80020c4:	4093      	lsls	r3, r2
 80020c6:	69ba      	ldr	r2, [r7, #24]
 80020c8:	4313      	orrs	r3, r2
 80020ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020cc:	4935      	ldr	r1, [pc, #212]	@ (80021a4 <HAL_GPIO_Init+0x2ec>)
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	089b      	lsrs	r3, r3, #2
 80020d2:	3302      	adds	r3, #2
 80020d4:	69ba      	ldr	r2, [r7, #24]
 80020d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020da:	4b38      	ldr	r3, [pc, #224]	@ (80021bc <HAL_GPIO_Init+0x304>)
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	43db      	mvns	r3, r3
 80020e4:	69ba      	ldr	r2, [r7, #24]
 80020e6:	4013      	ands	r3, r2
 80020e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d003      	beq.n	80020fe <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80020f6:	69ba      	ldr	r2, [r7, #24]
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	4313      	orrs	r3, r2
 80020fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80020fe:	4a2f      	ldr	r2, [pc, #188]	@ (80021bc <HAL_GPIO_Init+0x304>)
 8002100:	69bb      	ldr	r3, [r7, #24]
 8002102:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002104:	4b2d      	ldr	r3, [pc, #180]	@ (80021bc <HAL_GPIO_Init+0x304>)
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	43db      	mvns	r3, r3
 800210e:	69ba      	ldr	r2, [r7, #24]
 8002110:	4013      	ands	r3, r2
 8002112:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800211c:	2b00      	cmp	r3, #0
 800211e:	d003      	beq.n	8002128 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002120:	69ba      	ldr	r2, [r7, #24]
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	4313      	orrs	r3, r2
 8002126:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002128:	4a24      	ldr	r2, [pc, #144]	@ (80021bc <HAL_GPIO_Init+0x304>)
 800212a:	69bb      	ldr	r3, [r7, #24]
 800212c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800212e:	4b23      	ldr	r3, [pc, #140]	@ (80021bc <HAL_GPIO_Init+0x304>)
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	43db      	mvns	r3, r3
 8002138:	69ba      	ldr	r2, [r7, #24]
 800213a:	4013      	ands	r3, r2
 800213c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002146:	2b00      	cmp	r3, #0
 8002148:	d003      	beq.n	8002152 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800214a:	69ba      	ldr	r2, [r7, #24]
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	4313      	orrs	r3, r2
 8002150:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002152:	4a1a      	ldr	r2, [pc, #104]	@ (80021bc <HAL_GPIO_Init+0x304>)
 8002154:	69bb      	ldr	r3, [r7, #24]
 8002156:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002158:	4b18      	ldr	r3, [pc, #96]	@ (80021bc <HAL_GPIO_Init+0x304>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	43db      	mvns	r3, r3
 8002162:	69ba      	ldr	r2, [r7, #24]
 8002164:	4013      	ands	r3, r2
 8002166:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002170:	2b00      	cmp	r3, #0
 8002172:	d003      	beq.n	800217c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002174:	69ba      	ldr	r2, [r7, #24]
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	4313      	orrs	r3, r2
 800217a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800217c:	4a0f      	ldr	r2, [pc, #60]	@ (80021bc <HAL_GPIO_Init+0x304>)
 800217e:	69bb      	ldr	r3, [r7, #24]
 8002180:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002182:	69fb      	ldr	r3, [r7, #28]
 8002184:	3301      	adds	r3, #1
 8002186:	61fb      	str	r3, [r7, #28]
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	2b0f      	cmp	r3, #15
 800218c:	f67f aea2 	bls.w	8001ed4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002190:	bf00      	nop
 8002192:	bf00      	nop
 8002194:	3724      	adds	r7, #36	@ 0x24
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr
 800219e:	bf00      	nop
 80021a0:	40023800 	.word	0x40023800
 80021a4:	40013800 	.word	0x40013800
 80021a8:	40020000 	.word	0x40020000
 80021ac:	40020400 	.word	0x40020400
 80021b0:	40020800 	.word	0x40020800
 80021b4:	40020c00 	.word	0x40020c00
 80021b8:	40021000 	.word	0x40021000
 80021bc:	40013c00 	.word	0x40013c00

080021c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b085      	sub	sp, #20
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
 80021c8:	460b      	mov	r3, r1
 80021ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	691a      	ldr	r2, [r3, #16]
 80021d0:	887b      	ldrh	r3, [r7, #2]
 80021d2:	4013      	ands	r3, r2
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d002      	beq.n	80021de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80021d8:	2301      	movs	r3, #1
 80021da:	73fb      	strb	r3, [r7, #15]
 80021dc:	e001      	b.n	80021e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80021de:	2300      	movs	r3, #0
 80021e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80021e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	3714      	adds	r7, #20
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr

080021f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	460b      	mov	r3, r1
 80021fa:	807b      	strh	r3, [r7, #2]
 80021fc:	4613      	mov	r3, r2
 80021fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002200:	787b      	ldrb	r3, [r7, #1]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d003      	beq.n	800220e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002206:	887a      	ldrh	r2, [r7, #2]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800220c:	e003      	b.n	8002216 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800220e:	887b      	ldrh	r3, [r7, #2]
 8002210:	041a      	lsls	r2, r3, #16
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	619a      	str	r2, [r3, #24]
}
 8002216:	bf00      	nop
 8002218:	370c      	adds	r7, #12
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr

08002222 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002222:	b580      	push	{r7, lr}
 8002224:	b086      	sub	sp, #24
 8002226:	af02      	add	r7, sp, #8
 8002228:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d101      	bne.n	8002234 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002230:	2301      	movs	r3, #1
 8002232:	e101      	b.n	8002438 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002240:	b2db      	uxtb	r3, r3
 8002242:	2b00      	cmp	r3, #0
 8002244:	d106      	bne.n	8002254 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2200      	movs	r2, #0
 800224a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f006 fbec 	bl	8008a2c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2203      	movs	r2, #3
 8002258:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002262:	d102      	bne.n	800226a <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2200      	movs	r2, #0
 8002268:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4618      	mov	r0, r3
 8002270:	f002 ffb1 	bl	80051d6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6818      	ldr	r0, [r3, #0]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	7c1a      	ldrb	r2, [r3, #16]
 800227c:	f88d 2000 	strb.w	r2, [sp]
 8002280:	3304      	adds	r3, #4
 8002282:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002284:	f002 fe90 	bl	8004fa8 <USB_CoreInit>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d005      	beq.n	800229a <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2202      	movs	r2, #2
 8002292:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e0ce      	b.n	8002438 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	2100      	movs	r1, #0
 80022a0:	4618      	mov	r0, r3
 80022a2:	f002 ffa9 	bl	80051f8 <USB_SetCurrentMode>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d005      	beq.n	80022b8 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2202      	movs	r2, #2
 80022b0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	e0bf      	b.n	8002438 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022b8:	2300      	movs	r3, #0
 80022ba:	73fb      	strb	r3, [r7, #15]
 80022bc:	e04a      	b.n	8002354 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80022be:	7bfa      	ldrb	r2, [r7, #15]
 80022c0:	6879      	ldr	r1, [r7, #4]
 80022c2:	4613      	mov	r3, r2
 80022c4:	00db      	lsls	r3, r3, #3
 80022c6:	4413      	add	r3, r2
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	440b      	add	r3, r1
 80022cc:	3315      	adds	r3, #21
 80022ce:	2201      	movs	r2, #1
 80022d0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80022d2:	7bfa      	ldrb	r2, [r7, #15]
 80022d4:	6879      	ldr	r1, [r7, #4]
 80022d6:	4613      	mov	r3, r2
 80022d8:	00db      	lsls	r3, r3, #3
 80022da:	4413      	add	r3, r2
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	440b      	add	r3, r1
 80022e0:	3314      	adds	r3, #20
 80022e2:	7bfa      	ldrb	r2, [r7, #15]
 80022e4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80022e6:	7bfa      	ldrb	r2, [r7, #15]
 80022e8:	7bfb      	ldrb	r3, [r7, #15]
 80022ea:	b298      	uxth	r0, r3
 80022ec:	6879      	ldr	r1, [r7, #4]
 80022ee:	4613      	mov	r3, r2
 80022f0:	00db      	lsls	r3, r3, #3
 80022f2:	4413      	add	r3, r2
 80022f4:	009b      	lsls	r3, r3, #2
 80022f6:	440b      	add	r3, r1
 80022f8:	332e      	adds	r3, #46	@ 0x2e
 80022fa:	4602      	mov	r2, r0
 80022fc:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80022fe:	7bfa      	ldrb	r2, [r7, #15]
 8002300:	6879      	ldr	r1, [r7, #4]
 8002302:	4613      	mov	r3, r2
 8002304:	00db      	lsls	r3, r3, #3
 8002306:	4413      	add	r3, r2
 8002308:	009b      	lsls	r3, r3, #2
 800230a:	440b      	add	r3, r1
 800230c:	3318      	adds	r3, #24
 800230e:	2200      	movs	r2, #0
 8002310:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002312:	7bfa      	ldrb	r2, [r7, #15]
 8002314:	6879      	ldr	r1, [r7, #4]
 8002316:	4613      	mov	r3, r2
 8002318:	00db      	lsls	r3, r3, #3
 800231a:	4413      	add	r3, r2
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	440b      	add	r3, r1
 8002320:	331c      	adds	r3, #28
 8002322:	2200      	movs	r2, #0
 8002324:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002326:	7bfa      	ldrb	r2, [r7, #15]
 8002328:	6879      	ldr	r1, [r7, #4]
 800232a:	4613      	mov	r3, r2
 800232c:	00db      	lsls	r3, r3, #3
 800232e:	4413      	add	r3, r2
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	440b      	add	r3, r1
 8002334:	3320      	adds	r3, #32
 8002336:	2200      	movs	r2, #0
 8002338:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800233a:	7bfa      	ldrb	r2, [r7, #15]
 800233c:	6879      	ldr	r1, [r7, #4]
 800233e:	4613      	mov	r3, r2
 8002340:	00db      	lsls	r3, r3, #3
 8002342:	4413      	add	r3, r2
 8002344:	009b      	lsls	r3, r3, #2
 8002346:	440b      	add	r3, r1
 8002348:	3324      	adds	r3, #36	@ 0x24
 800234a:	2200      	movs	r2, #0
 800234c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800234e:	7bfb      	ldrb	r3, [r7, #15]
 8002350:	3301      	adds	r3, #1
 8002352:	73fb      	strb	r3, [r7, #15]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	791b      	ldrb	r3, [r3, #4]
 8002358:	7bfa      	ldrb	r2, [r7, #15]
 800235a:	429a      	cmp	r2, r3
 800235c:	d3af      	bcc.n	80022be <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800235e:	2300      	movs	r3, #0
 8002360:	73fb      	strb	r3, [r7, #15]
 8002362:	e044      	b.n	80023ee <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002364:	7bfa      	ldrb	r2, [r7, #15]
 8002366:	6879      	ldr	r1, [r7, #4]
 8002368:	4613      	mov	r3, r2
 800236a:	00db      	lsls	r3, r3, #3
 800236c:	4413      	add	r3, r2
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	440b      	add	r3, r1
 8002372:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002376:	2200      	movs	r2, #0
 8002378:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800237a:	7bfa      	ldrb	r2, [r7, #15]
 800237c:	6879      	ldr	r1, [r7, #4]
 800237e:	4613      	mov	r3, r2
 8002380:	00db      	lsls	r3, r3, #3
 8002382:	4413      	add	r3, r2
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	440b      	add	r3, r1
 8002388:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800238c:	7bfa      	ldrb	r2, [r7, #15]
 800238e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002390:	7bfa      	ldrb	r2, [r7, #15]
 8002392:	6879      	ldr	r1, [r7, #4]
 8002394:	4613      	mov	r3, r2
 8002396:	00db      	lsls	r3, r3, #3
 8002398:	4413      	add	r3, r2
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	440b      	add	r3, r1
 800239e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80023a2:	2200      	movs	r2, #0
 80023a4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80023a6:	7bfa      	ldrb	r2, [r7, #15]
 80023a8:	6879      	ldr	r1, [r7, #4]
 80023aa:	4613      	mov	r3, r2
 80023ac:	00db      	lsls	r3, r3, #3
 80023ae:	4413      	add	r3, r2
 80023b0:	009b      	lsls	r3, r3, #2
 80023b2:	440b      	add	r3, r1
 80023b4:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80023b8:	2200      	movs	r2, #0
 80023ba:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80023bc:	7bfa      	ldrb	r2, [r7, #15]
 80023be:	6879      	ldr	r1, [r7, #4]
 80023c0:	4613      	mov	r3, r2
 80023c2:	00db      	lsls	r3, r3, #3
 80023c4:	4413      	add	r3, r2
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	440b      	add	r3, r1
 80023ca:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80023ce:	2200      	movs	r2, #0
 80023d0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80023d2:	7bfa      	ldrb	r2, [r7, #15]
 80023d4:	6879      	ldr	r1, [r7, #4]
 80023d6:	4613      	mov	r3, r2
 80023d8:	00db      	lsls	r3, r3, #3
 80023da:	4413      	add	r3, r2
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	440b      	add	r3, r1
 80023e0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80023e4:	2200      	movs	r2, #0
 80023e6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023e8:	7bfb      	ldrb	r3, [r7, #15]
 80023ea:	3301      	adds	r3, #1
 80023ec:	73fb      	strb	r3, [r7, #15]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	791b      	ldrb	r3, [r3, #4]
 80023f2:	7bfa      	ldrb	r2, [r7, #15]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d3b5      	bcc.n	8002364 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6818      	ldr	r0, [r3, #0]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	7c1a      	ldrb	r2, [r3, #16]
 8002400:	f88d 2000 	strb.w	r2, [sp]
 8002404:	3304      	adds	r3, #4
 8002406:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002408:	f002 ff42 	bl	8005290 <USB_DevInit>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d005      	beq.n	800241e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2202      	movs	r2, #2
 8002416:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e00c      	b.n	8002438 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2200      	movs	r2, #0
 8002422:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2201      	movs	r2, #1
 8002428:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4618      	mov	r0, r3
 8002432:	f003 ff8c 	bl	800634e <USB_DevDisconnect>

  return HAL_OK;
 8002436:	2300      	movs	r3, #0
}
 8002438:	4618      	mov	r0, r3
 800243a:	3710      	adds	r7, #16
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}

08002440 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b084      	sub	sp, #16
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002454:	2b01      	cmp	r3, #1
 8002456:	d101      	bne.n	800245c <HAL_PCD_Start+0x1c>
 8002458:	2302      	movs	r3, #2
 800245a:	e022      	b.n	80024a2 <HAL_PCD_Start+0x62>
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2201      	movs	r2, #1
 8002460:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800246c:	2b00      	cmp	r3, #0
 800246e:	d009      	beq.n	8002484 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8002474:	2b01      	cmp	r3, #1
 8002476:	d105      	bne.n	8002484 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800247c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4618      	mov	r0, r3
 800248a:	f002 fe93 	bl	80051b4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4618      	mov	r0, r3
 8002494:	f003 ff3a 	bl	800630c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2200      	movs	r2, #0
 800249c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80024a0:	2300      	movs	r3, #0
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3710      	adds	r7, #16
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}

080024aa <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80024aa:	b590      	push	{r4, r7, lr}
 80024ac:	b08d      	sub	sp, #52	@ 0x34
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80024b8:	6a3b      	ldr	r3, [r7, #32]
 80024ba:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4618      	mov	r0, r3
 80024c2:	f003 fff8 	bl	80064b6 <USB_GetMode>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	f040 848c 	bne.w	8002de6 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4618      	mov	r0, r3
 80024d4:	f003 ff5c 	bl	8006390 <USB_ReadInterrupts>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	f000 8482 	beq.w	8002de4 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80024e0:	69fb      	ldr	r3, [r7, #28]
 80024e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	0a1b      	lsrs	r3, r3, #8
 80024ea:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4618      	mov	r0, r3
 80024fa:	f003 ff49 	bl	8006390 <USB_ReadInterrupts>
 80024fe:	4603      	mov	r3, r0
 8002500:	f003 0302 	and.w	r3, r3, #2
 8002504:	2b02      	cmp	r3, #2
 8002506:	d107      	bne.n	8002518 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	695a      	ldr	r2, [r3, #20]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f002 0202 	and.w	r2, r2, #2
 8002516:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4618      	mov	r0, r3
 800251e:	f003 ff37 	bl	8006390 <USB_ReadInterrupts>
 8002522:	4603      	mov	r3, r0
 8002524:	f003 0310 	and.w	r3, r3, #16
 8002528:	2b10      	cmp	r3, #16
 800252a:	d161      	bne.n	80025f0 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	699a      	ldr	r2, [r3, #24]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f022 0210 	bic.w	r2, r2, #16
 800253a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800253c:	6a3b      	ldr	r3, [r7, #32]
 800253e:	6a1b      	ldr	r3, [r3, #32]
 8002540:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002542:	69bb      	ldr	r3, [r7, #24]
 8002544:	f003 020f 	and.w	r2, r3, #15
 8002548:	4613      	mov	r3, r2
 800254a:	00db      	lsls	r3, r3, #3
 800254c:	4413      	add	r3, r2
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002554:	687a      	ldr	r2, [r7, #4]
 8002556:	4413      	add	r3, r2
 8002558:	3304      	adds	r3, #4
 800255a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800255c:	69bb      	ldr	r3, [r7, #24]
 800255e:	0c5b      	lsrs	r3, r3, #17
 8002560:	f003 030f 	and.w	r3, r3, #15
 8002564:	2b02      	cmp	r3, #2
 8002566:	d124      	bne.n	80025b2 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002568:	69ba      	ldr	r2, [r7, #24]
 800256a:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800256e:	4013      	ands	r3, r2
 8002570:	2b00      	cmp	r3, #0
 8002572:	d035      	beq.n	80025e0 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002578:	69bb      	ldr	r3, [r7, #24]
 800257a:	091b      	lsrs	r3, r3, #4
 800257c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800257e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002582:	b29b      	uxth	r3, r3
 8002584:	461a      	mov	r2, r3
 8002586:	6a38      	ldr	r0, [r7, #32]
 8002588:	f003 fd6e 	bl	8006068 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	68da      	ldr	r2, [r3, #12]
 8002590:	69bb      	ldr	r3, [r7, #24]
 8002592:	091b      	lsrs	r3, r3, #4
 8002594:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002598:	441a      	add	r2, r3
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	695a      	ldr	r2, [r3, #20]
 80025a2:	69bb      	ldr	r3, [r7, #24]
 80025a4:	091b      	lsrs	r3, r3, #4
 80025a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80025aa:	441a      	add	r2, r3
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	615a      	str	r2, [r3, #20]
 80025b0:	e016      	b.n	80025e0 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80025b2:	69bb      	ldr	r3, [r7, #24]
 80025b4:	0c5b      	lsrs	r3, r3, #17
 80025b6:	f003 030f 	and.w	r3, r3, #15
 80025ba:	2b06      	cmp	r3, #6
 80025bc:	d110      	bne.n	80025e0 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80025c4:	2208      	movs	r2, #8
 80025c6:	4619      	mov	r1, r3
 80025c8:	6a38      	ldr	r0, [r7, #32]
 80025ca:	f003 fd4d 	bl	8006068 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	695a      	ldr	r2, [r3, #20]
 80025d2:	69bb      	ldr	r3, [r7, #24]
 80025d4:	091b      	lsrs	r3, r3, #4
 80025d6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80025da:	441a      	add	r2, r3
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	699a      	ldr	r2, [r3, #24]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f042 0210 	orr.w	r2, r2, #16
 80025ee:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4618      	mov	r0, r3
 80025f6:	f003 fecb 	bl	8006390 <USB_ReadInterrupts>
 80025fa:	4603      	mov	r3, r0
 80025fc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002600:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002604:	f040 80a7 	bne.w	8002756 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002608:	2300      	movs	r3, #0
 800260a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4618      	mov	r0, r3
 8002612:	f003 fed0 	bl	80063b6 <USB_ReadDevAllOutEpInterrupt>
 8002616:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8002618:	e099      	b.n	800274e <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800261a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800261c:	f003 0301 	and.w	r3, r3, #1
 8002620:	2b00      	cmp	r3, #0
 8002622:	f000 808e 	beq.w	8002742 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800262c:	b2d2      	uxtb	r2, r2
 800262e:	4611      	mov	r1, r2
 8002630:	4618      	mov	r0, r3
 8002632:	f003 fef4 	bl	800641e <USB_ReadDevOutEPInterrupt>
 8002636:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	f003 0301 	and.w	r3, r3, #1
 800263e:	2b00      	cmp	r3, #0
 8002640:	d00c      	beq.n	800265c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002644:	015a      	lsls	r2, r3, #5
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	4413      	add	r3, r2
 800264a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800264e:	461a      	mov	r2, r3
 8002650:	2301      	movs	r3, #1
 8002652:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002654:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002656:	6878      	ldr	r0, [r7, #4]
 8002658:	f000 fea4 	bl	80033a4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	f003 0308 	and.w	r3, r3, #8
 8002662:	2b00      	cmp	r3, #0
 8002664:	d00c      	beq.n	8002680 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002668:	015a      	lsls	r2, r3, #5
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	4413      	add	r3, r2
 800266e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002672:	461a      	mov	r2, r3
 8002674:	2308      	movs	r3, #8
 8002676:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002678:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f000 ff7a 	bl	8003574 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	f003 0310 	and.w	r3, r3, #16
 8002686:	2b00      	cmp	r3, #0
 8002688:	d008      	beq.n	800269c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800268a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800268c:	015a      	lsls	r2, r3, #5
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	4413      	add	r3, r2
 8002692:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002696:	461a      	mov	r2, r3
 8002698:	2310      	movs	r3, #16
 800269a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	f003 0302 	and.w	r3, r3, #2
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d030      	beq.n	8002708 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80026a6:	6a3b      	ldr	r3, [r7, #32]
 80026a8:	695b      	ldr	r3, [r3, #20]
 80026aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026ae:	2b80      	cmp	r3, #128	@ 0x80
 80026b0:	d109      	bne.n	80026c6 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80026b2:	69fb      	ldr	r3, [r7, #28]
 80026b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	69fa      	ldr	r2, [r7, #28]
 80026bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80026c0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80026c4:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80026c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026c8:	4613      	mov	r3, r2
 80026ca:	00db      	lsls	r3, r3, #3
 80026cc:	4413      	add	r3, r2
 80026ce:	009b      	lsls	r3, r3, #2
 80026d0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80026d4:	687a      	ldr	r2, [r7, #4]
 80026d6:	4413      	add	r3, r2
 80026d8:	3304      	adds	r3, #4
 80026da:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	78db      	ldrb	r3, [r3, #3]
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d108      	bne.n	80026f6 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	2200      	movs	r2, #0
 80026e8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80026ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ec:	b2db      	uxtb	r3, r3
 80026ee:	4619      	mov	r1, r3
 80026f0:	6878      	ldr	r0, [r7, #4]
 80026f2:	f006 faa1 	bl	8008c38 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80026f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026f8:	015a      	lsls	r2, r3, #5
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	4413      	add	r3, r2
 80026fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002702:	461a      	mov	r2, r3
 8002704:	2302      	movs	r3, #2
 8002706:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	f003 0320 	and.w	r3, r3, #32
 800270e:	2b00      	cmp	r3, #0
 8002710:	d008      	beq.n	8002724 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002714:	015a      	lsls	r2, r3, #5
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	4413      	add	r3, r2
 800271a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800271e:	461a      	mov	r2, r3
 8002720:	2320      	movs	r3, #32
 8002722:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800272a:	2b00      	cmp	r3, #0
 800272c:	d009      	beq.n	8002742 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800272e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002730:	015a      	lsls	r2, r3, #5
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	4413      	add	r3, r2
 8002736:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800273a:	461a      	mov	r2, r3
 800273c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002740:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002744:	3301      	adds	r3, #1
 8002746:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002748:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800274a:	085b      	lsrs	r3, r3, #1
 800274c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800274e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002750:	2b00      	cmp	r3, #0
 8002752:	f47f af62 	bne.w	800261a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4618      	mov	r0, r3
 800275c:	f003 fe18 	bl	8006390 <USB_ReadInterrupts>
 8002760:	4603      	mov	r3, r0
 8002762:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002766:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800276a:	f040 80db 	bne.w	8002924 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4618      	mov	r0, r3
 8002774:	f003 fe39 	bl	80063ea <USB_ReadDevAllInEpInterrupt>
 8002778:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800277a:	2300      	movs	r3, #0
 800277c:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800277e:	e0cd      	b.n	800291c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002782:	f003 0301 	and.w	r3, r3, #1
 8002786:	2b00      	cmp	r3, #0
 8002788:	f000 80c2 	beq.w	8002910 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002792:	b2d2      	uxtb	r2, r2
 8002794:	4611      	mov	r1, r2
 8002796:	4618      	mov	r0, r3
 8002798:	f003 fe5f 	bl	800645a <USB_ReadDevInEPInterrupt>
 800279c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	f003 0301 	and.w	r3, r3, #1
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d057      	beq.n	8002858 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80027a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027aa:	f003 030f 	and.w	r3, r3, #15
 80027ae:	2201      	movs	r2, #1
 80027b0:	fa02 f303 	lsl.w	r3, r2, r3
 80027b4:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80027bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	43db      	mvns	r3, r3
 80027c2:	69f9      	ldr	r1, [r7, #28]
 80027c4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80027c8:	4013      	ands	r3, r2
 80027ca:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80027cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ce:	015a      	lsls	r2, r3, #5
 80027d0:	69fb      	ldr	r3, [r7, #28]
 80027d2:	4413      	add	r3, r2
 80027d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80027d8:	461a      	mov	r2, r3
 80027da:	2301      	movs	r3, #1
 80027dc:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	799b      	ldrb	r3, [r3, #6]
 80027e2:	2b01      	cmp	r3, #1
 80027e4:	d132      	bne.n	800284c <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80027e6:	6879      	ldr	r1, [r7, #4]
 80027e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027ea:	4613      	mov	r3, r2
 80027ec:	00db      	lsls	r3, r3, #3
 80027ee:	4413      	add	r3, r2
 80027f0:	009b      	lsls	r3, r3, #2
 80027f2:	440b      	add	r3, r1
 80027f4:	3320      	adds	r3, #32
 80027f6:	6819      	ldr	r1, [r3, #0]
 80027f8:	6878      	ldr	r0, [r7, #4]
 80027fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027fc:	4613      	mov	r3, r2
 80027fe:	00db      	lsls	r3, r3, #3
 8002800:	4413      	add	r3, r2
 8002802:	009b      	lsls	r3, r3, #2
 8002804:	4403      	add	r3, r0
 8002806:	331c      	adds	r3, #28
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4419      	add	r1, r3
 800280c:	6878      	ldr	r0, [r7, #4]
 800280e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002810:	4613      	mov	r3, r2
 8002812:	00db      	lsls	r3, r3, #3
 8002814:	4413      	add	r3, r2
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	4403      	add	r3, r0
 800281a:	3320      	adds	r3, #32
 800281c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800281e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002820:	2b00      	cmp	r3, #0
 8002822:	d113      	bne.n	800284c <HAL_PCD_IRQHandler+0x3a2>
 8002824:	6879      	ldr	r1, [r7, #4]
 8002826:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002828:	4613      	mov	r3, r2
 800282a:	00db      	lsls	r3, r3, #3
 800282c:	4413      	add	r3, r2
 800282e:	009b      	lsls	r3, r3, #2
 8002830:	440b      	add	r3, r1
 8002832:	3324      	adds	r3, #36	@ 0x24
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d108      	bne.n	800284c <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6818      	ldr	r0, [r3, #0]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002844:	461a      	mov	r2, r3
 8002846:	2101      	movs	r1, #1
 8002848:	f003 fe66 	bl	8006518 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800284c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800284e:	b2db      	uxtb	r3, r3
 8002850:	4619      	mov	r1, r3
 8002852:	6878      	ldr	r0, [r7, #4]
 8002854:	f006 f96b 	bl	8008b2e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	f003 0308 	and.w	r3, r3, #8
 800285e:	2b00      	cmp	r3, #0
 8002860:	d008      	beq.n	8002874 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002864:	015a      	lsls	r2, r3, #5
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	4413      	add	r3, r2
 800286a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800286e:	461a      	mov	r2, r3
 8002870:	2308      	movs	r3, #8
 8002872:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	f003 0310 	and.w	r3, r3, #16
 800287a:	2b00      	cmp	r3, #0
 800287c:	d008      	beq.n	8002890 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800287e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002880:	015a      	lsls	r2, r3, #5
 8002882:	69fb      	ldr	r3, [r7, #28]
 8002884:	4413      	add	r3, r2
 8002886:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800288a:	461a      	mov	r2, r3
 800288c:	2310      	movs	r3, #16
 800288e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002896:	2b00      	cmp	r3, #0
 8002898:	d008      	beq.n	80028ac <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800289a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800289c:	015a      	lsls	r2, r3, #5
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	4413      	add	r3, r2
 80028a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80028a6:	461a      	mov	r2, r3
 80028a8:	2340      	movs	r3, #64	@ 0x40
 80028aa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	f003 0302 	and.w	r3, r3, #2
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d023      	beq.n	80028fe <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80028b6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80028b8:	6a38      	ldr	r0, [r7, #32]
 80028ba:	f002 fe4d 	bl	8005558 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80028be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028c0:	4613      	mov	r3, r2
 80028c2:	00db      	lsls	r3, r3, #3
 80028c4:	4413      	add	r3, r2
 80028c6:	009b      	lsls	r3, r3, #2
 80028c8:	3310      	adds	r3, #16
 80028ca:	687a      	ldr	r2, [r7, #4]
 80028cc:	4413      	add	r3, r2
 80028ce:	3304      	adds	r3, #4
 80028d0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	78db      	ldrb	r3, [r3, #3]
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d108      	bne.n	80028ec <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	2200      	movs	r2, #0
 80028de:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80028e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e2:	b2db      	uxtb	r3, r3
 80028e4:	4619      	mov	r1, r3
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f006 f9b8 	bl	8008c5c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80028ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ee:	015a      	lsls	r2, r3, #5
 80028f0:	69fb      	ldr	r3, [r7, #28]
 80028f2:	4413      	add	r3, r2
 80028f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80028f8:	461a      	mov	r2, r3
 80028fa:	2302      	movs	r3, #2
 80028fc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002904:	2b00      	cmp	r3, #0
 8002906:	d003      	beq.n	8002910 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002908:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f000 fcbd 	bl	800328a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002912:	3301      	adds	r3, #1
 8002914:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002918:	085b      	lsrs	r3, r3, #1
 800291a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800291c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800291e:	2b00      	cmp	r3, #0
 8002920:	f47f af2e 	bne.w	8002780 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4618      	mov	r0, r3
 800292a:	f003 fd31 	bl	8006390 <USB_ReadInterrupts>
 800292e:	4603      	mov	r3, r0
 8002930:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002934:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002938:	d122      	bne.n	8002980 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800293a:	69fb      	ldr	r3, [r7, #28]
 800293c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	69fa      	ldr	r2, [r7, #28]
 8002944:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002948:	f023 0301 	bic.w	r3, r3, #1
 800294c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002954:	2b01      	cmp	r3, #1
 8002956:	d108      	bne.n	800296a <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2200      	movs	r2, #0
 800295c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002960:	2100      	movs	r1, #0
 8002962:	6878      	ldr	r0, [r7, #4]
 8002964:	f000 fea4 	bl	80036b0 <HAL_PCDEx_LPM_Callback>
 8002968:	e002      	b.n	8002970 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	f006 f956 	bl	8008c1c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	695a      	ldr	r2, [r3, #20]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800297e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4618      	mov	r0, r3
 8002986:	f003 fd03 	bl	8006390 <USB_ReadInterrupts>
 800298a:	4603      	mov	r3, r0
 800298c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002990:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002994:	d112      	bne.n	80029bc <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002996:	69fb      	ldr	r3, [r7, #28]
 8002998:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	f003 0301 	and.w	r3, r3, #1
 80029a2:	2b01      	cmp	r3, #1
 80029a4:	d102      	bne.n	80029ac <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80029a6:	6878      	ldr	r0, [r7, #4]
 80029a8:	f006 f912 	bl	8008bd0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	695a      	ldr	r2, [r3, #20]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80029ba:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4618      	mov	r0, r3
 80029c2:	f003 fce5 	bl	8006390 <USB_ReadInterrupts>
 80029c6:	4603      	mov	r3, r0
 80029c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029d0:	f040 80b7 	bne.w	8002b42 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80029d4:	69fb      	ldr	r3, [r7, #28]
 80029d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	69fa      	ldr	r2, [r7, #28]
 80029de:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80029e2:	f023 0301 	bic.w	r3, r3, #1
 80029e6:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	2110      	movs	r1, #16
 80029ee:	4618      	mov	r0, r3
 80029f0:	f002 fdb2 	bl	8005558 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80029f4:	2300      	movs	r3, #0
 80029f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80029f8:	e046      	b.n	8002a88 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80029fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029fc:	015a      	lsls	r2, r3, #5
 80029fe:	69fb      	ldr	r3, [r7, #28]
 8002a00:	4413      	add	r3, r2
 8002a02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002a06:	461a      	mov	r2, r3
 8002a08:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002a0c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002a0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a10:	015a      	lsls	r2, r3, #5
 8002a12:	69fb      	ldr	r3, [r7, #28]
 8002a14:	4413      	add	r3, r2
 8002a16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a1e:	0151      	lsls	r1, r2, #5
 8002a20:	69fa      	ldr	r2, [r7, #28]
 8002a22:	440a      	add	r2, r1
 8002a24:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002a28:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002a2c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002a2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a30:	015a      	lsls	r2, r3, #5
 8002a32:	69fb      	ldr	r3, [r7, #28]
 8002a34:	4413      	add	r3, r2
 8002a36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a3a:	461a      	mov	r2, r3
 8002a3c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002a40:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002a42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a44:	015a      	lsls	r2, r3, #5
 8002a46:	69fb      	ldr	r3, [r7, #28]
 8002a48:	4413      	add	r3, r2
 8002a4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a52:	0151      	lsls	r1, r2, #5
 8002a54:	69fa      	ldr	r2, [r7, #28]
 8002a56:	440a      	add	r2, r1
 8002a58:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002a5c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002a60:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002a62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a64:	015a      	lsls	r2, r3, #5
 8002a66:	69fb      	ldr	r3, [r7, #28]
 8002a68:	4413      	add	r3, r2
 8002a6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a72:	0151      	lsls	r1, r2, #5
 8002a74:	69fa      	ldr	r2, [r7, #28]
 8002a76:	440a      	add	r2, r1
 8002a78:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002a7c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002a80:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a84:	3301      	adds	r3, #1
 8002a86:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	791b      	ldrb	r3, [r3, #4]
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d3b2      	bcc.n	80029fa <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002a94:	69fb      	ldr	r3, [r7, #28]
 8002a96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a9a:	69db      	ldr	r3, [r3, #28]
 8002a9c:	69fa      	ldr	r2, [r7, #28]
 8002a9e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002aa2:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002aa6:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	7bdb      	ldrb	r3, [r3, #15]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d016      	beq.n	8002ade <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ab6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002aba:	69fa      	ldr	r2, [r7, #28]
 8002abc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002ac0:	f043 030b 	orr.w	r3, r3, #11
 8002ac4:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002ac8:	69fb      	ldr	r3, [r7, #28]
 8002aca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ace:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ad0:	69fa      	ldr	r2, [r7, #28]
 8002ad2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002ad6:	f043 030b 	orr.w	r3, r3, #11
 8002ada:	6453      	str	r3, [r2, #68]	@ 0x44
 8002adc:	e015      	b.n	8002b0a <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002ade:	69fb      	ldr	r3, [r7, #28]
 8002ae0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ae4:	695b      	ldr	r3, [r3, #20]
 8002ae6:	69fa      	ldr	r2, [r7, #28]
 8002ae8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002aec:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002af0:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8002af4:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002af6:	69fb      	ldr	r3, [r7, #28]
 8002af8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002afc:	691b      	ldr	r3, [r3, #16]
 8002afe:	69fa      	ldr	r2, [r7, #28]
 8002b00:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b04:	f043 030b 	orr.w	r3, r3, #11
 8002b08:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	69fa      	ldr	r2, [r7, #28]
 8002b14:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b18:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002b1c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6818      	ldr	r0, [r3, #0]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002b2c:	461a      	mov	r2, r3
 8002b2e:	f003 fcf3 	bl	8006518 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	695a      	ldr	r2, [r3, #20]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002b40:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4618      	mov	r0, r3
 8002b48:	f003 fc22 	bl	8006390 <USB_ReadInterrupts>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b56:	d123      	bne.n	8002ba0 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f003 fcb8 	bl	80064d2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4618      	mov	r0, r3
 8002b68:	f002 fd6f 	bl	800564a <USB_GetDevSpeed>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	461a      	mov	r2, r3
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681c      	ldr	r4, [r3, #0]
 8002b78:	f001 f9ca 	bl	8003f10 <HAL_RCC_GetHCLKFreq>
 8002b7c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002b82:	461a      	mov	r2, r3
 8002b84:	4620      	mov	r0, r4
 8002b86:	f002 fa73 	bl	8005070 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f005 fff7 	bl	8008b7e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	695a      	ldr	r2, [r3, #20]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002b9e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f003 fbf3 	bl	8006390 <USB_ReadInterrupts>
 8002baa:	4603      	mov	r3, r0
 8002bac:	f003 0308 	and.w	r3, r3, #8
 8002bb0:	2b08      	cmp	r3, #8
 8002bb2:	d10a      	bne.n	8002bca <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002bb4:	6878      	ldr	r0, [r7, #4]
 8002bb6:	f005 ffd4 	bl	8008b62 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	695a      	ldr	r2, [r3, #20]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f002 0208 	and.w	r2, r2, #8
 8002bc8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f003 fbde 	bl	8006390 <USB_ReadInterrupts>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bda:	2b80      	cmp	r3, #128	@ 0x80
 8002bdc:	d123      	bne.n	8002c26 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002bde:	6a3b      	ldr	r3, [r7, #32]
 8002be0:	699b      	ldr	r3, [r3, #24]
 8002be2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002be6:	6a3b      	ldr	r3, [r7, #32]
 8002be8:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002bea:	2301      	movs	r3, #1
 8002bec:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bee:	e014      	b.n	8002c1a <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002bf0:	6879      	ldr	r1, [r7, #4]
 8002bf2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bf4:	4613      	mov	r3, r2
 8002bf6:	00db      	lsls	r3, r3, #3
 8002bf8:	4413      	add	r3, r2
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	440b      	add	r3, r1
 8002bfe:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002c02:	781b      	ldrb	r3, [r3, #0]
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	d105      	bne.n	8002c14 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f000 fb0a 	bl	8003228 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c16:	3301      	adds	r3, #1
 8002c18:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	791b      	ldrb	r3, [r3, #4]
 8002c1e:	461a      	mov	r2, r3
 8002c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d3e4      	bcc.n	8002bf0 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f003 fbb0 	bl	8006390 <USB_ReadInterrupts>
 8002c30:	4603      	mov	r3, r0
 8002c32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002c3a:	d13c      	bne.n	8002cb6 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c40:	e02b      	b.n	8002c9a <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c44:	015a      	lsls	r2, r3, #5
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	4413      	add	r3, r2
 8002c4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002c52:	6879      	ldr	r1, [r7, #4]
 8002c54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c56:	4613      	mov	r3, r2
 8002c58:	00db      	lsls	r3, r3, #3
 8002c5a:	4413      	add	r3, r2
 8002c5c:	009b      	lsls	r3, r3, #2
 8002c5e:	440b      	add	r3, r1
 8002c60:	3318      	adds	r3, #24
 8002c62:	781b      	ldrb	r3, [r3, #0]
 8002c64:	2b01      	cmp	r3, #1
 8002c66:	d115      	bne.n	8002c94 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002c68:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	da12      	bge.n	8002c94 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002c6e:	6879      	ldr	r1, [r7, #4]
 8002c70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c72:	4613      	mov	r3, r2
 8002c74:	00db      	lsls	r3, r3, #3
 8002c76:	4413      	add	r3, r2
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	440b      	add	r3, r1
 8002c7c:	3317      	adds	r3, #23
 8002c7e:	2201      	movs	r2, #1
 8002c80:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002c8a:	b2db      	uxtb	r3, r3
 8002c8c:	4619      	mov	r1, r3
 8002c8e:	6878      	ldr	r0, [r7, #4]
 8002c90:	f000 faca 	bl	8003228 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c96:	3301      	adds	r3, #1
 8002c98:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	791b      	ldrb	r3, [r3, #4]
 8002c9e:	461a      	mov	r2, r3
 8002ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d3cd      	bcc.n	8002c42 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	695a      	ldr	r2, [r3, #20]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002cb4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f003 fb68 	bl	8006390 <USB_ReadInterrupts>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cc6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002cca:	d156      	bne.n	8002d7a <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002ccc:	2301      	movs	r3, #1
 8002cce:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cd0:	e045      	b.n	8002d5e <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd4:	015a      	lsls	r2, r3, #5
 8002cd6:	69fb      	ldr	r3, [r7, #28]
 8002cd8:	4413      	add	r3, r2
 8002cda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002ce2:	6879      	ldr	r1, [r7, #4]
 8002ce4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ce6:	4613      	mov	r3, r2
 8002ce8:	00db      	lsls	r3, r3, #3
 8002cea:	4413      	add	r3, r2
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	440b      	add	r3, r1
 8002cf0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002cf4:	781b      	ldrb	r3, [r3, #0]
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	d12e      	bne.n	8002d58 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002cfa:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	da2b      	bge.n	8002d58 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002d00:	69bb      	ldr	r3, [r7, #24]
 8002d02:	0c1a      	lsrs	r2, r3, #16
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002d0a:	4053      	eors	r3, r2
 8002d0c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d121      	bne.n	8002d58 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002d14:	6879      	ldr	r1, [r7, #4]
 8002d16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d18:	4613      	mov	r3, r2
 8002d1a:	00db      	lsls	r3, r3, #3
 8002d1c:	4413      	add	r3, r2
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	440b      	add	r3, r1
 8002d22:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002d26:	2201      	movs	r2, #1
 8002d28:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002d2a:	6a3b      	ldr	r3, [r7, #32]
 8002d2c:	699b      	ldr	r3, [r3, #24]
 8002d2e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002d32:	6a3b      	ldr	r3, [r7, #32]
 8002d34:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002d36:	6a3b      	ldr	r3, [r7, #32]
 8002d38:	695b      	ldr	r3, [r3, #20]
 8002d3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d10a      	bne.n	8002d58 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002d42:	69fb      	ldr	r3, [r7, #28]
 8002d44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	69fa      	ldr	r2, [r7, #28]
 8002d4c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002d50:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d54:	6053      	str	r3, [r2, #4]
            break;
 8002d56:	e008      	b.n	8002d6a <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d5a:	3301      	adds	r3, #1
 8002d5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	791b      	ldrb	r3, [r3, #4]
 8002d62:	461a      	mov	r2, r3
 8002d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d3b3      	bcc.n	8002cd2 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	695a      	ldr	r2, [r3, #20]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002d78:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f003 fb06 	bl	8006390 <USB_ReadInterrupts>
 8002d84:	4603      	mov	r3, r0
 8002d86:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002d8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d8e:	d10a      	bne.n	8002da6 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002d90:	6878      	ldr	r0, [r7, #4]
 8002d92:	f005 ff75 	bl	8008c80 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	695a      	ldr	r2, [r3, #20]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002da4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4618      	mov	r0, r3
 8002dac:	f003 faf0 	bl	8006390 <USB_ReadInterrupts>
 8002db0:	4603      	mov	r3, r0
 8002db2:	f003 0304 	and.w	r3, r3, #4
 8002db6:	2b04      	cmp	r3, #4
 8002db8:	d115      	bne.n	8002de6 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002dc2:	69bb      	ldr	r3, [r7, #24]
 8002dc4:	f003 0304 	and.w	r3, r3, #4
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d002      	beq.n	8002dd2 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002dcc:	6878      	ldr	r0, [r7, #4]
 8002dce:	f005 ff65 	bl	8008c9c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	6859      	ldr	r1, [r3, #4]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	69ba      	ldr	r2, [r7, #24]
 8002dde:	430a      	orrs	r2, r1
 8002de0:	605a      	str	r2, [r3, #4]
 8002de2:	e000      	b.n	8002de6 <HAL_PCD_IRQHandler+0x93c>
      return;
 8002de4:	bf00      	nop
    }
  }
}
 8002de6:	3734      	adds	r7, #52	@ 0x34
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd90      	pop	{r4, r7, pc}

08002dec <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	460b      	mov	r3, r1
 8002df6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d101      	bne.n	8002e06 <HAL_PCD_SetAddress+0x1a>
 8002e02:	2302      	movs	r3, #2
 8002e04:	e012      	b.n	8002e2c <HAL_PCD_SetAddress+0x40>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2201      	movs	r2, #1
 8002e0a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	78fa      	ldrb	r2, [r7, #3]
 8002e12:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	78fa      	ldrb	r2, [r7, #3]
 8002e1a:	4611      	mov	r1, r2
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f003 fa4f 	bl	80062c0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2200      	movs	r2, #0
 8002e26:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002e2a:	2300      	movs	r3, #0
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	3708      	adds	r7, #8
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}

08002e34 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b084      	sub	sp, #16
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
 8002e3c:	4608      	mov	r0, r1
 8002e3e:	4611      	mov	r1, r2
 8002e40:	461a      	mov	r2, r3
 8002e42:	4603      	mov	r3, r0
 8002e44:	70fb      	strb	r3, [r7, #3]
 8002e46:	460b      	mov	r3, r1
 8002e48:	803b      	strh	r3, [r7, #0]
 8002e4a:	4613      	mov	r3, r2
 8002e4c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002e52:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	da0f      	bge.n	8002e7a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e5a:	78fb      	ldrb	r3, [r7, #3]
 8002e5c:	f003 020f 	and.w	r2, r3, #15
 8002e60:	4613      	mov	r3, r2
 8002e62:	00db      	lsls	r3, r3, #3
 8002e64:	4413      	add	r3, r2
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	3310      	adds	r3, #16
 8002e6a:	687a      	ldr	r2, [r7, #4]
 8002e6c:	4413      	add	r3, r2
 8002e6e:	3304      	adds	r3, #4
 8002e70:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2201      	movs	r2, #1
 8002e76:	705a      	strb	r2, [r3, #1]
 8002e78:	e00f      	b.n	8002e9a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002e7a:	78fb      	ldrb	r3, [r7, #3]
 8002e7c:	f003 020f 	and.w	r2, r3, #15
 8002e80:	4613      	mov	r3, r2
 8002e82:	00db      	lsls	r3, r3, #3
 8002e84:	4413      	add	r3, r2
 8002e86:	009b      	lsls	r3, r3, #2
 8002e88:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002e8c:	687a      	ldr	r2, [r7, #4]
 8002e8e:	4413      	add	r3, r2
 8002e90:	3304      	adds	r3, #4
 8002e92:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2200      	movs	r2, #0
 8002e98:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002e9a:	78fb      	ldrb	r3, [r7, #3]
 8002e9c:	f003 030f 	and.w	r3, r3, #15
 8002ea0:	b2da      	uxtb	r2, r3
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002ea6:	883b      	ldrh	r3, [r7, #0]
 8002ea8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	78ba      	ldrb	r2, [r7, #2]
 8002eb4:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	785b      	ldrb	r3, [r3, #1]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d004      	beq.n	8002ec8 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	781b      	ldrb	r3, [r3, #0]
 8002ec2:	461a      	mov	r2, r3
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002ec8:	78bb      	ldrb	r3, [r7, #2]
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	d102      	bne.n	8002ed4 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d101      	bne.n	8002ee2 <HAL_PCD_EP_Open+0xae>
 8002ede:	2302      	movs	r3, #2
 8002ee0:	e00e      	b.n	8002f00 <HAL_PCD_EP_Open+0xcc>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	68f9      	ldr	r1, [r7, #12]
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f002 fbcf 	bl	8005694 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8002efe:	7afb      	ldrb	r3, [r7, #11]
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3710      	adds	r7, #16
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}

08002f08 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b084      	sub	sp, #16
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
 8002f10:	460b      	mov	r3, r1
 8002f12:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002f14:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	da0f      	bge.n	8002f3c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f1c:	78fb      	ldrb	r3, [r7, #3]
 8002f1e:	f003 020f 	and.w	r2, r3, #15
 8002f22:	4613      	mov	r3, r2
 8002f24:	00db      	lsls	r3, r3, #3
 8002f26:	4413      	add	r3, r2
 8002f28:	009b      	lsls	r3, r3, #2
 8002f2a:	3310      	adds	r3, #16
 8002f2c:	687a      	ldr	r2, [r7, #4]
 8002f2e:	4413      	add	r3, r2
 8002f30:	3304      	adds	r3, #4
 8002f32:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	2201      	movs	r2, #1
 8002f38:	705a      	strb	r2, [r3, #1]
 8002f3a:	e00f      	b.n	8002f5c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f3c:	78fb      	ldrb	r3, [r7, #3]
 8002f3e:	f003 020f 	and.w	r2, r3, #15
 8002f42:	4613      	mov	r3, r2
 8002f44:	00db      	lsls	r3, r3, #3
 8002f46:	4413      	add	r3, r2
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002f4e:	687a      	ldr	r2, [r7, #4]
 8002f50:	4413      	add	r3, r2
 8002f52:	3304      	adds	r3, #4
 8002f54:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002f5c:	78fb      	ldrb	r3, [r7, #3]
 8002f5e:	f003 030f 	and.w	r3, r3, #15
 8002f62:	b2da      	uxtb	r2, r3
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d101      	bne.n	8002f76 <HAL_PCD_EP_Close+0x6e>
 8002f72:	2302      	movs	r3, #2
 8002f74:	e00e      	b.n	8002f94 <HAL_PCD_EP_Close+0x8c>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2201      	movs	r2, #1
 8002f7a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	68f9      	ldr	r1, [r7, #12]
 8002f84:	4618      	mov	r0, r3
 8002f86:	f002 fc0d 	bl	80057a4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002f92:	2300      	movs	r3, #0
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	3710      	adds	r7, #16
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}

08002f9c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b086      	sub	sp, #24
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	60f8      	str	r0, [r7, #12]
 8002fa4:	607a      	str	r2, [r7, #4]
 8002fa6:	603b      	str	r3, [r7, #0]
 8002fa8:	460b      	mov	r3, r1
 8002faa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002fac:	7afb      	ldrb	r3, [r7, #11]
 8002fae:	f003 020f 	and.w	r2, r3, #15
 8002fb2:	4613      	mov	r3, r2
 8002fb4:	00db      	lsls	r3, r3, #3
 8002fb6:	4413      	add	r3, r2
 8002fb8:	009b      	lsls	r3, r3, #2
 8002fba:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002fbe:	68fa      	ldr	r2, [r7, #12]
 8002fc0:	4413      	add	r3, r2
 8002fc2:	3304      	adds	r3, #4
 8002fc4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	687a      	ldr	r2, [r7, #4]
 8002fca:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	683a      	ldr	r2, [r7, #0]
 8002fd0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	2200      	movs	r2, #0
 8002fdc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002fde:	7afb      	ldrb	r3, [r7, #11]
 8002fe0:	f003 030f 	and.w	r3, r3, #15
 8002fe4:	b2da      	uxtb	r2, r3
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	799b      	ldrb	r3, [r3, #6]
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d102      	bne.n	8002ff8 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002ff2:	687a      	ldr	r2, [r7, #4]
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	6818      	ldr	r0, [r3, #0]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	799b      	ldrb	r3, [r3, #6]
 8003000:	461a      	mov	r2, r3
 8003002:	6979      	ldr	r1, [r7, #20]
 8003004:	f002 fcaa 	bl	800595c <USB_EPStartXfer>

  return HAL_OK;
 8003008:	2300      	movs	r3, #0
}
 800300a:	4618      	mov	r0, r3
 800300c:	3718      	adds	r7, #24
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}

08003012 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003012:	b480      	push	{r7}
 8003014:	b083      	sub	sp, #12
 8003016:	af00      	add	r7, sp, #0
 8003018:	6078      	str	r0, [r7, #4]
 800301a:	460b      	mov	r3, r1
 800301c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800301e:	78fb      	ldrb	r3, [r7, #3]
 8003020:	f003 020f 	and.w	r2, r3, #15
 8003024:	6879      	ldr	r1, [r7, #4]
 8003026:	4613      	mov	r3, r2
 8003028:	00db      	lsls	r3, r3, #3
 800302a:	4413      	add	r3, r2
 800302c:	009b      	lsls	r3, r3, #2
 800302e:	440b      	add	r3, r1
 8003030:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8003034:	681b      	ldr	r3, [r3, #0]
}
 8003036:	4618      	mov	r0, r3
 8003038:	370c      	adds	r7, #12
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr

08003042 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003042:	b580      	push	{r7, lr}
 8003044:	b086      	sub	sp, #24
 8003046:	af00      	add	r7, sp, #0
 8003048:	60f8      	str	r0, [r7, #12]
 800304a:	607a      	str	r2, [r7, #4]
 800304c:	603b      	str	r3, [r7, #0]
 800304e:	460b      	mov	r3, r1
 8003050:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003052:	7afb      	ldrb	r3, [r7, #11]
 8003054:	f003 020f 	and.w	r2, r3, #15
 8003058:	4613      	mov	r3, r2
 800305a:	00db      	lsls	r3, r3, #3
 800305c:	4413      	add	r3, r2
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	3310      	adds	r3, #16
 8003062:	68fa      	ldr	r2, [r7, #12]
 8003064:	4413      	add	r3, r2
 8003066:	3304      	adds	r3, #4
 8003068:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	687a      	ldr	r2, [r7, #4]
 800306e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	683a      	ldr	r2, [r7, #0]
 8003074:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	2200      	movs	r2, #0
 800307a:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	2201      	movs	r2, #1
 8003080:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003082:	7afb      	ldrb	r3, [r7, #11]
 8003084:	f003 030f 	and.w	r3, r3, #15
 8003088:	b2da      	uxtb	r2, r3
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	799b      	ldrb	r3, [r3, #6]
 8003092:	2b01      	cmp	r3, #1
 8003094:	d102      	bne.n	800309c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003096:	687a      	ldr	r2, [r7, #4]
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	6818      	ldr	r0, [r3, #0]
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	799b      	ldrb	r3, [r3, #6]
 80030a4:	461a      	mov	r2, r3
 80030a6:	6979      	ldr	r1, [r7, #20]
 80030a8:	f002 fc58 	bl	800595c <USB_EPStartXfer>

  return HAL_OK;
 80030ac:	2300      	movs	r3, #0
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	3718      	adds	r7, #24
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}

080030b6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80030b6:	b580      	push	{r7, lr}
 80030b8:	b084      	sub	sp, #16
 80030ba:	af00      	add	r7, sp, #0
 80030bc:	6078      	str	r0, [r7, #4]
 80030be:	460b      	mov	r3, r1
 80030c0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80030c2:	78fb      	ldrb	r3, [r7, #3]
 80030c4:	f003 030f 	and.w	r3, r3, #15
 80030c8:	687a      	ldr	r2, [r7, #4]
 80030ca:	7912      	ldrb	r2, [r2, #4]
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d901      	bls.n	80030d4 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	e04f      	b.n	8003174 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80030d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	da0f      	bge.n	80030fc <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80030dc:	78fb      	ldrb	r3, [r7, #3]
 80030de:	f003 020f 	and.w	r2, r3, #15
 80030e2:	4613      	mov	r3, r2
 80030e4:	00db      	lsls	r3, r3, #3
 80030e6:	4413      	add	r3, r2
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	3310      	adds	r3, #16
 80030ec:	687a      	ldr	r2, [r7, #4]
 80030ee:	4413      	add	r3, r2
 80030f0:	3304      	adds	r3, #4
 80030f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	2201      	movs	r2, #1
 80030f8:	705a      	strb	r2, [r3, #1]
 80030fa:	e00d      	b.n	8003118 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80030fc:	78fa      	ldrb	r2, [r7, #3]
 80030fe:	4613      	mov	r3, r2
 8003100:	00db      	lsls	r3, r3, #3
 8003102:	4413      	add	r3, r2
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	4413      	add	r3, r2
 800310e:	3304      	adds	r3, #4
 8003110:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2200      	movs	r2, #0
 8003116:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2201      	movs	r2, #1
 800311c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800311e:	78fb      	ldrb	r3, [r7, #3]
 8003120:	f003 030f 	and.w	r3, r3, #15
 8003124:	b2da      	uxtb	r2, r3
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003130:	2b01      	cmp	r3, #1
 8003132:	d101      	bne.n	8003138 <HAL_PCD_EP_SetStall+0x82>
 8003134:	2302      	movs	r3, #2
 8003136:	e01d      	b.n	8003174 <HAL_PCD_EP_SetStall+0xbe>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2201      	movs	r2, #1
 800313c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	68f9      	ldr	r1, [r7, #12]
 8003146:	4618      	mov	r0, r3
 8003148:	f002 ffe6 	bl	8006118 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800314c:	78fb      	ldrb	r3, [r7, #3]
 800314e:	f003 030f 	and.w	r3, r3, #15
 8003152:	2b00      	cmp	r3, #0
 8003154:	d109      	bne.n	800316a <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6818      	ldr	r0, [r3, #0]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	7999      	ldrb	r1, [r3, #6]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003164:	461a      	mov	r2, r3
 8003166:	f003 f9d7 	bl	8006518 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2200      	movs	r2, #0
 800316e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003172:	2300      	movs	r3, #0
}
 8003174:	4618      	mov	r0, r3
 8003176:	3710      	adds	r7, #16
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}

0800317c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b084      	sub	sp, #16
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
 8003184:	460b      	mov	r3, r1
 8003186:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003188:	78fb      	ldrb	r3, [r7, #3]
 800318a:	f003 030f 	and.w	r3, r3, #15
 800318e:	687a      	ldr	r2, [r7, #4]
 8003190:	7912      	ldrb	r2, [r2, #4]
 8003192:	4293      	cmp	r3, r2
 8003194:	d901      	bls.n	800319a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e042      	b.n	8003220 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800319a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	da0f      	bge.n	80031c2 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80031a2:	78fb      	ldrb	r3, [r7, #3]
 80031a4:	f003 020f 	and.w	r2, r3, #15
 80031a8:	4613      	mov	r3, r2
 80031aa:	00db      	lsls	r3, r3, #3
 80031ac:	4413      	add	r3, r2
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	3310      	adds	r3, #16
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	4413      	add	r3, r2
 80031b6:	3304      	adds	r3, #4
 80031b8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2201      	movs	r2, #1
 80031be:	705a      	strb	r2, [r3, #1]
 80031c0:	e00f      	b.n	80031e2 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80031c2:	78fb      	ldrb	r3, [r7, #3]
 80031c4:	f003 020f 	and.w	r2, r3, #15
 80031c8:	4613      	mov	r3, r2
 80031ca:	00db      	lsls	r3, r3, #3
 80031cc:	4413      	add	r3, r2
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80031d4:	687a      	ldr	r2, [r7, #4]
 80031d6:	4413      	add	r3, r2
 80031d8:	3304      	adds	r3, #4
 80031da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2200      	movs	r2, #0
 80031e0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	2200      	movs	r2, #0
 80031e6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80031e8:	78fb      	ldrb	r3, [r7, #3]
 80031ea:	f003 030f 	and.w	r3, r3, #15
 80031ee:	b2da      	uxtb	r2, r3
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d101      	bne.n	8003202 <HAL_PCD_EP_ClrStall+0x86>
 80031fe:	2302      	movs	r3, #2
 8003200:	e00e      	b.n	8003220 <HAL_PCD_EP_ClrStall+0xa4>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2201      	movs	r2, #1
 8003206:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	68f9      	ldr	r1, [r7, #12]
 8003210:	4618      	mov	r0, r3
 8003212:	f002 ffef 	bl	80061f4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2200      	movs	r2, #0
 800321a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800321e:	2300      	movs	r3, #0
}
 8003220:	4618      	mov	r0, r3
 8003222:	3710      	adds	r7, #16
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}

08003228 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b084      	sub	sp, #16
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
 8003230:	460b      	mov	r3, r1
 8003232:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003234:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003238:	2b00      	cmp	r3, #0
 800323a:	da0c      	bge.n	8003256 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800323c:	78fb      	ldrb	r3, [r7, #3]
 800323e:	f003 020f 	and.w	r2, r3, #15
 8003242:	4613      	mov	r3, r2
 8003244:	00db      	lsls	r3, r3, #3
 8003246:	4413      	add	r3, r2
 8003248:	009b      	lsls	r3, r3, #2
 800324a:	3310      	adds	r3, #16
 800324c:	687a      	ldr	r2, [r7, #4]
 800324e:	4413      	add	r3, r2
 8003250:	3304      	adds	r3, #4
 8003252:	60fb      	str	r3, [r7, #12]
 8003254:	e00c      	b.n	8003270 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003256:	78fb      	ldrb	r3, [r7, #3]
 8003258:	f003 020f 	and.w	r2, r3, #15
 800325c:	4613      	mov	r3, r2
 800325e:	00db      	lsls	r3, r3, #3
 8003260:	4413      	add	r3, r2
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003268:	687a      	ldr	r2, [r7, #4]
 800326a:	4413      	add	r3, r2
 800326c:	3304      	adds	r3, #4
 800326e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	68f9      	ldr	r1, [r7, #12]
 8003276:	4618      	mov	r0, r3
 8003278:	f002 fe0e 	bl	8005e98 <USB_EPStopXfer>
 800327c:	4603      	mov	r3, r0
 800327e:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003280:	7afb      	ldrb	r3, [r7, #11]
}
 8003282:	4618      	mov	r0, r3
 8003284:	3710      	adds	r7, #16
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}

0800328a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800328a:	b580      	push	{r7, lr}
 800328c:	b08a      	sub	sp, #40	@ 0x28
 800328e:	af02      	add	r7, sp, #8
 8003290:	6078      	str	r0, [r7, #4]
 8003292:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800329e:	683a      	ldr	r2, [r7, #0]
 80032a0:	4613      	mov	r3, r2
 80032a2:	00db      	lsls	r3, r3, #3
 80032a4:	4413      	add	r3, r2
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	3310      	adds	r3, #16
 80032aa:	687a      	ldr	r2, [r7, #4]
 80032ac:	4413      	add	r3, r2
 80032ae:	3304      	adds	r3, #4
 80032b0:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	695a      	ldr	r2, [r3, #20]
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	691b      	ldr	r3, [r3, #16]
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d901      	bls.n	80032c2 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e06b      	b.n	800339a <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	691a      	ldr	r2, [r3, #16]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	695b      	ldr	r3, [r3, #20]
 80032ca:	1ad3      	subs	r3, r2, r3
 80032cc:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	69fa      	ldr	r2, [r7, #28]
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d902      	bls.n	80032de <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	689b      	ldr	r3, [r3, #8]
 80032dc:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	3303      	adds	r3, #3
 80032e2:	089b      	lsrs	r3, r3, #2
 80032e4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80032e6:	e02a      	b.n	800333e <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	691a      	ldr	r2, [r3, #16]
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	695b      	ldr	r3, [r3, #20]
 80032f0:	1ad3      	subs	r3, r2, r3
 80032f2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	69fa      	ldr	r2, [r7, #28]
 80032fa:	429a      	cmp	r2, r3
 80032fc:	d902      	bls.n	8003304 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003304:	69fb      	ldr	r3, [r7, #28]
 8003306:	3303      	adds	r3, #3
 8003308:	089b      	lsrs	r3, r3, #2
 800330a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	68d9      	ldr	r1, [r3, #12]
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	b2da      	uxtb	r2, r3
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800331c:	9300      	str	r3, [sp, #0]
 800331e:	4603      	mov	r3, r0
 8003320:	6978      	ldr	r0, [r7, #20]
 8003322:	f002 fe63 	bl	8005fec <USB_WritePacket>

    ep->xfer_buff  += len;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	68da      	ldr	r2, [r3, #12]
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	441a      	add	r2, r3
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	695a      	ldr	r2, [r3, #20]
 8003336:	69fb      	ldr	r3, [r7, #28]
 8003338:	441a      	add	r2, r3
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	015a      	lsls	r2, r3, #5
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	4413      	add	r3, r2
 8003346:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800334a:	699b      	ldr	r3, [r3, #24]
 800334c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800334e:	69ba      	ldr	r2, [r7, #24]
 8003350:	429a      	cmp	r2, r3
 8003352:	d809      	bhi.n	8003368 <PCD_WriteEmptyTxFifo+0xde>
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	695a      	ldr	r2, [r3, #20]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800335c:	429a      	cmp	r2, r3
 800335e:	d203      	bcs.n	8003368 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	691b      	ldr	r3, [r3, #16]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d1bf      	bne.n	80032e8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	691a      	ldr	r2, [r3, #16]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	695b      	ldr	r3, [r3, #20]
 8003370:	429a      	cmp	r2, r3
 8003372:	d811      	bhi.n	8003398 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	f003 030f 	and.w	r3, r3, #15
 800337a:	2201      	movs	r2, #1
 800337c:	fa02 f303 	lsl.w	r3, r2, r3
 8003380:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003388:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	43db      	mvns	r3, r3
 800338e:	6939      	ldr	r1, [r7, #16]
 8003390:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003394:	4013      	ands	r3, r2
 8003396:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8003398:	2300      	movs	r3, #0
}
 800339a:	4618      	mov	r0, r3
 800339c:	3720      	adds	r7, #32
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
	...

080033a4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b088      	sub	sp, #32
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
 80033ac:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80033b4:	69fb      	ldr	r3, [r7, #28]
 80033b6:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80033b8:	69fb      	ldr	r3, [r7, #28]
 80033ba:	333c      	adds	r3, #60	@ 0x3c
 80033bc:	3304      	adds	r3, #4
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	015a      	lsls	r2, r3, #5
 80033c6:	69bb      	ldr	r3, [r7, #24]
 80033c8:	4413      	add	r3, r2
 80033ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	799b      	ldrb	r3, [r3, #6]
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d17b      	bne.n	80034d2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	f003 0308 	and.w	r3, r3, #8
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d015      	beq.n	8003410 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	4a61      	ldr	r2, [pc, #388]	@ (800356c <PCD_EP_OutXfrComplete_int+0x1c8>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	f240 80b9 	bls.w	8003560 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	f000 80b3 	beq.w	8003560 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	015a      	lsls	r2, r3, #5
 80033fe:	69bb      	ldr	r3, [r7, #24]
 8003400:	4413      	add	r3, r2
 8003402:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003406:	461a      	mov	r2, r3
 8003408:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800340c:	6093      	str	r3, [r2, #8]
 800340e:	e0a7      	b.n	8003560 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	f003 0320 	and.w	r3, r3, #32
 8003416:	2b00      	cmp	r3, #0
 8003418:	d009      	beq.n	800342e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	015a      	lsls	r2, r3, #5
 800341e:	69bb      	ldr	r3, [r7, #24]
 8003420:	4413      	add	r3, r2
 8003422:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003426:	461a      	mov	r2, r3
 8003428:	2320      	movs	r3, #32
 800342a:	6093      	str	r3, [r2, #8]
 800342c:	e098      	b.n	8003560 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003434:	2b00      	cmp	r3, #0
 8003436:	f040 8093 	bne.w	8003560 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	4a4b      	ldr	r2, [pc, #300]	@ (800356c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d90f      	bls.n	8003462 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003448:	2b00      	cmp	r3, #0
 800344a:	d00a      	beq.n	8003462 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	015a      	lsls	r2, r3, #5
 8003450:	69bb      	ldr	r3, [r7, #24]
 8003452:	4413      	add	r3, r2
 8003454:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003458:	461a      	mov	r2, r3
 800345a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800345e:	6093      	str	r3, [r2, #8]
 8003460:	e07e      	b.n	8003560 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003462:	683a      	ldr	r2, [r7, #0]
 8003464:	4613      	mov	r3, r2
 8003466:	00db      	lsls	r3, r3, #3
 8003468:	4413      	add	r3, r2
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003470:	687a      	ldr	r2, [r7, #4]
 8003472:	4413      	add	r3, r2
 8003474:	3304      	adds	r3, #4
 8003476:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	6a1a      	ldr	r2, [r3, #32]
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	0159      	lsls	r1, r3, #5
 8003480:	69bb      	ldr	r3, [r7, #24]
 8003482:	440b      	add	r3, r1
 8003484:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003488:	691b      	ldr	r3, [r3, #16]
 800348a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800348e:	1ad2      	subs	r2, r2, r3
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d114      	bne.n	80034c4 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	691b      	ldr	r3, [r3, #16]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d109      	bne.n	80034b6 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6818      	ldr	r0, [r3, #0]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80034ac:	461a      	mov	r2, r3
 80034ae:	2101      	movs	r1, #1
 80034b0:	f003 f832 	bl	8006518 <USB_EP0_OutStart>
 80034b4:	e006      	b.n	80034c4 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	68da      	ldr	r2, [r3, #12]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	695b      	ldr	r3, [r3, #20]
 80034be:	441a      	add	r2, r3
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	4619      	mov	r1, r3
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f005 fb14 	bl	8008af8 <HAL_PCD_DataOutStageCallback>
 80034d0:	e046      	b.n	8003560 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	4a26      	ldr	r2, [pc, #152]	@ (8003570 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d124      	bne.n	8003524 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d00a      	beq.n	80034fa <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	015a      	lsls	r2, r3, #5
 80034e8:	69bb      	ldr	r3, [r7, #24]
 80034ea:	4413      	add	r3, r2
 80034ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80034f0:	461a      	mov	r2, r3
 80034f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034f6:	6093      	str	r3, [r2, #8]
 80034f8:	e032      	b.n	8003560 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	f003 0320 	and.w	r3, r3, #32
 8003500:	2b00      	cmp	r3, #0
 8003502:	d008      	beq.n	8003516 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	015a      	lsls	r2, r3, #5
 8003508:	69bb      	ldr	r3, [r7, #24]
 800350a:	4413      	add	r3, r2
 800350c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003510:	461a      	mov	r2, r3
 8003512:	2320      	movs	r3, #32
 8003514:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	b2db      	uxtb	r3, r3
 800351a:	4619      	mov	r1, r3
 800351c:	6878      	ldr	r0, [r7, #4]
 800351e:	f005 faeb 	bl	8008af8 <HAL_PCD_DataOutStageCallback>
 8003522:	e01d      	b.n	8003560 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d114      	bne.n	8003554 <PCD_EP_OutXfrComplete_int+0x1b0>
 800352a:	6879      	ldr	r1, [r7, #4]
 800352c:	683a      	ldr	r2, [r7, #0]
 800352e:	4613      	mov	r3, r2
 8003530:	00db      	lsls	r3, r3, #3
 8003532:	4413      	add	r3, r2
 8003534:	009b      	lsls	r3, r3, #2
 8003536:	440b      	add	r3, r1
 8003538:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d108      	bne.n	8003554 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6818      	ldr	r0, [r3, #0]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800354c:	461a      	mov	r2, r3
 800354e:	2100      	movs	r1, #0
 8003550:	f002 ffe2 	bl	8006518 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	b2db      	uxtb	r3, r3
 8003558:	4619      	mov	r1, r3
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f005 facc 	bl	8008af8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003560:	2300      	movs	r3, #0
}
 8003562:	4618      	mov	r0, r3
 8003564:	3720      	adds	r7, #32
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	4f54300a 	.word	0x4f54300a
 8003570:	4f54310a 	.word	0x4f54310a

08003574 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b086      	sub	sp, #24
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
 800357c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003588:	697b      	ldr	r3, [r7, #20]
 800358a:	333c      	adds	r3, #60	@ 0x3c
 800358c:	3304      	adds	r3, #4
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	015a      	lsls	r2, r3, #5
 8003596:	693b      	ldr	r3, [r7, #16]
 8003598:	4413      	add	r3, r2
 800359a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	4a15      	ldr	r2, [pc, #84]	@ (80035fc <PCD_EP_OutSetupPacket_int+0x88>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d90e      	bls.n	80035c8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d009      	beq.n	80035c8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	015a      	lsls	r2, r3, #5
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	4413      	add	r3, r2
 80035bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80035c0:	461a      	mov	r2, r3
 80035c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80035c6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	f005 fa83 	bl	8008ad4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	4a0a      	ldr	r2, [pc, #40]	@ (80035fc <PCD_EP_OutSetupPacket_int+0x88>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d90c      	bls.n	80035f0 <PCD_EP_OutSetupPacket_int+0x7c>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	799b      	ldrb	r3, [r3, #6]
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d108      	bne.n	80035f0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6818      	ldr	r0, [r3, #0]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80035e8:	461a      	mov	r2, r3
 80035ea:	2101      	movs	r1, #1
 80035ec:	f002 ff94 	bl	8006518 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80035f0:	2300      	movs	r3, #0
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3718      	adds	r7, #24
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	4f54300a 	.word	0x4f54300a

08003600 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003600:	b480      	push	{r7}
 8003602:	b085      	sub	sp, #20
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	460b      	mov	r3, r1
 800360a:	70fb      	strb	r3, [r7, #3]
 800360c:	4613      	mov	r3, r2
 800360e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003616:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003618:	78fb      	ldrb	r3, [r7, #3]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d107      	bne.n	800362e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800361e:	883b      	ldrh	r3, [r7, #0]
 8003620:	0419      	lsls	r1, r3, #16
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	68ba      	ldr	r2, [r7, #8]
 8003628:	430a      	orrs	r2, r1
 800362a:	629a      	str	r2, [r3, #40]	@ 0x28
 800362c:	e028      	b.n	8003680 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003634:	0c1b      	lsrs	r3, r3, #16
 8003636:	68ba      	ldr	r2, [r7, #8]
 8003638:	4413      	add	r3, r2
 800363a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800363c:	2300      	movs	r3, #0
 800363e:	73fb      	strb	r3, [r7, #15]
 8003640:	e00d      	b.n	800365e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	7bfb      	ldrb	r3, [r7, #15]
 8003648:	3340      	adds	r3, #64	@ 0x40
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	4413      	add	r3, r2
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	0c1b      	lsrs	r3, r3, #16
 8003652:	68ba      	ldr	r2, [r7, #8]
 8003654:	4413      	add	r3, r2
 8003656:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003658:	7bfb      	ldrb	r3, [r7, #15]
 800365a:	3301      	adds	r3, #1
 800365c:	73fb      	strb	r3, [r7, #15]
 800365e:	7bfa      	ldrb	r2, [r7, #15]
 8003660:	78fb      	ldrb	r3, [r7, #3]
 8003662:	3b01      	subs	r3, #1
 8003664:	429a      	cmp	r2, r3
 8003666:	d3ec      	bcc.n	8003642 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003668:	883b      	ldrh	r3, [r7, #0]
 800366a:	0418      	lsls	r0, r3, #16
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6819      	ldr	r1, [r3, #0]
 8003670:	78fb      	ldrb	r3, [r7, #3]
 8003672:	3b01      	subs	r3, #1
 8003674:	68ba      	ldr	r2, [r7, #8]
 8003676:	4302      	orrs	r2, r0
 8003678:	3340      	adds	r3, #64	@ 0x40
 800367a:	009b      	lsls	r3, r3, #2
 800367c:	440b      	add	r3, r1
 800367e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003680:	2300      	movs	r3, #0
}
 8003682:	4618      	mov	r0, r3
 8003684:	3714      	adds	r7, #20
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr

0800368e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800368e:	b480      	push	{r7}
 8003690:	b083      	sub	sp, #12
 8003692:	af00      	add	r7, sp, #0
 8003694:	6078      	str	r0, [r7, #4]
 8003696:	460b      	mov	r3, r1
 8003698:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	887a      	ldrh	r2, [r7, #2]
 80036a0:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80036a2:	2300      	movs	r3, #0
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	370c      	adds	r7, #12
 80036a8:	46bd      	mov	sp, r7
 80036aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ae:	4770      	bx	lr

080036b0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b083      	sub	sp, #12
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
 80036b8:	460b      	mov	r3, r1
 80036ba:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80036bc:	bf00      	nop
 80036be:	370c      	adds	r7, #12
 80036c0:	46bd      	mov	sp, r7
 80036c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c6:	4770      	bx	lr

080036c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b086      	sub	sp, #24
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d101      	bne.n	80036da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e267      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0301 	and.w	r3, r3, #1
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d075      	beq.n	80037d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80036e6:	4b88      	ldr	r3, [pc, #544]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	f003 030c 	and.w	r3, r3, #12
 80036ee:	2b04      	cmp	r3, #4
 80036f0:	d00c      	beq.n	800370c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036f2:	4b85      	ldr	r3, [pc, #532]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80036fa:	2b08      	cmp	r3, #8
 80036fc:	d112      	bne.n	8003724 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036fe:	4b82      	ldr	r3, [pc, #520]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003706:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800370a:	d10b      	bne.n	8003724 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800370c:	4b7e      	ldr	r3, [pc, #504]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003714:	2b00      	cmp	r3, #0
 8003716:	d05b      	beq.n	80037d0 <HAL_RCC_OscConfig+0x108>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d157      	bne.n	80037d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003720:	2301      	movs	r3, #1
 8003722:	e242      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800372c:	d106      	bne.n	800373c <HAL_RCC_OscConfig+0x74>
 800372e:	4b76      	ldr	r3, [pc, #472]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a75      	ldr	r2, [pc, #468]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 8003734:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003738:	6013      	str	r3, [r2, #0]
 800373a:	e01d      	b.n	8003778 <HAL_RCC_OscConfig+0xb0>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003744:	d10c      	bne.n	8003760 <HAL_RCC_OscConfig+0x98>
 8003746:	4b70      	ldr	r3, [pc, #448]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a6f      	ldr	r2, [pc, #444]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 800374c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003750:	6013      	str	r3, [r2, #0]
 8003752:	4b6d      	ldr	r3, [pc, #436]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a6c      	ldr	r2, [pc, #432]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 8003758:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800375c:	6013      	str	r3, [r2, #0]
 800375e:	e00b      	b.n	8003778 <HAL_RCC_OscConfig+0xb0>
 8003760:	4b69      	ldr	r3, [pc, #420]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a68      	ldr	r2, [pc, #416]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 8003766:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800376a:	6013      	str	r3, [r2, #0]
 800376c:	4b66      	ldr	r3, [pc, #408]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a65      	ldr	r2, [pc, #404]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 8003772:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003776:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d013      	beq.n	80037a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003780:	f7fd fde4 	bl	800134c <HAL_GetTick>
 8003784:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003786:	e008      	b.n	800379a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003788:	f7fd fde0 	bl	800134c <HAL_GetTick>
 800378c:	4602      	mov	r2, r0
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	2b64      	cmp	r3, #100	@ 0x64
 8003794:	d901      	bls.n	800379a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003796:	2303      	movs	r3, #3
 8003798:	e207      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800379a:	4b5b      	ldr	r3, [pc, #364]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d0f0      	beq.n	8003788 <HAL_RCC_OscConfig+0xc0>
 80037a6:	e014      	b.n	80037d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037a8:	f7fd fdd0 	bl	800134c <HAL_GetTick>
 80037ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037ae:	e008      	b.n	80037c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037b0:	f7fd fdcc 	bl	800134c <HAL_GetTick>
 80037b4:	4602      	mov	r2, r0
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	1ad3      	subs	r3, r2, r3
 80037ba:	2b64      	cmp	r3, #100	@ 0x64
 80037bc:	d901      	bls.n	80037c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80037be:	2303      	movs	r3, #3
 80037c0:	e1f3      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037c2:	4b51      	ldr	r3, [pc, #324]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d1f0      	bne.n	80037b0 <HAL_RCC_OscConfig+0xe8>
 80037ce:	e000      	b.n	80037d2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 0302 	and.w	r3, r3, #2
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d063      	beq.n	80038a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80037de:	4b4a      	ldr	r3, [pc, #296]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	f003 030c 	and.w	r3, r3, #12
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d00b      	beq.n	8003802 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037ea:	4b47      	ldr	r3, [pc, #284]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80037f2:	2b08      	cmp	r3, #8
 80037f4:	d11c      	bne.n	8003830 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037f6:	4b44      	ldr	r3, [pc, #272]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d116      	bne.n	8003830 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003802:	4b41      	ldr	r3, [pc, #260]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 0302 	and.w	r3, r3, #2
 800380a:	2b00      	cmp	r3, #0
 800380c:	d005      	beq.n	800381a <HAL_RCC_OscConfig+0x152>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	68db      	ldr	r3, [r3, #12]
 8003812:	2b01      	cmp	r3, #1
 8003814:	d001      	beq.n	800381a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e1c7      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800381a:	4b3b      	ldr	r3, [pc, #236]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	691b      	ldr	r3, [r3, #16]
 8003826:	00db      	lsls	r3, r3, #3
 8003828:	4937      	ldr	r1, [pc, #220]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 800382a:	4313      	orrs	r3, r2
 800382c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800382e:	e03a      	b.n	80038a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	68db      	ldr	r3, [r3, #12]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d020      	beq.n	800387a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003838:	4b34      	ldr	r3, [pc, #208]	@ (800390c <HAL_RCC_OscConfig+0x244>)
 800383a:	2201      	movs	r2, #1
 800383c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800383e:	f7fd fd85 	bl	800134c <HAL_GetTick>
 8003842:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003844:	e008      	b.n	8003858 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003846:	f7fd fd81 	bl	800134c <HAL_GetTick>
 800384a:	4602      	mov	r2, r0
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	1ad3      	subs	r3, r2, r3
 8003850:	2b02      	cmp	r3, #2
 8003852:	d901      	bls.n	8003858 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003854:	2303      	movs	r3, #3
 8003856:	e1a8      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003858:	4b2b      	ldr	r3, [pc, #172]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 0302 	and.w	r3, r3, #2
 8003860:	2b00      	cmp	r3, #0
 8003862:	d0f0      	beq.n	8003846 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003864:	4b28      	ldr	r3, [pc, #160]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	691b      	ldr	r3, [r3, #16]
 8003870:	00db      	lsls	r3, r3, #3
 8003872:	4925      	ldr	r1, [pc, #148]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 8003874:	4313      	orrs	r3, r2
 8003876:	600b      	str	r3, [r1, #0]
 8003878:	e015      	b.n	80038a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800387a:	4b24      	ldr	r3, [pc, #144]	@ (800390c <HAL_RCC_OscConfig+0x244>)
 800387c:	2200      	movs	r2, #0
 800387e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003880:	f7fd fd64 	bl	800134c <HAL_GetTick>
 8003884:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003886:	e008      	b.n	800389a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003888:	f7fd fd60 	bl	800134c <HAL_GetTick>
 800388c:	4602      	mov	r2, r0
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	2b02      	cmp	r3, #2
 8003894:	d901      	bls.n	800389a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003896:	2303      	movs	r3, #3
 8003898:	e187      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800389a:	4b1b      	ldr	r3, [pc, #108]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 0302 	and.w	r3, r3, #2
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d1f0      	bne.n	8003888 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 0308 	and.w	r3, r3, #8
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d036      	beq.n	8003920 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	695b      	ldr	r3, [r3, #20]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d016      	beq.n	80038e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038ba:	4b15      	ldr	r3, [pc, #84]	@ (8003910 <HAL_RCC_OscConfig+0x248>)
 80038bc:	2201      	movs	r2, #1
 80038be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038c0:	f7fd fd44 	bl	800134c <HAL_GetTick>
 80038c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038c6:	e008      	b.n	80038da <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038c8:	f7fd fd40 	bl	800134c <HAL_GetTick>
 80038cc:	4602      	mov	r2, r0
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	2b02      	cmp	r3, #2
 80038d4:	d901      	bls.n	80038da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80038d6:	2303      	movs	r3, #3
 80038d8:	e167      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038da:	4b0b      	ldr	r3, [pc, #44]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 80038dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038de:	f003 0302 	and.w	r3, r3, #2
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d0f0      	beq.n	80038c8 <HAL_RCC_OscConfig+0x200>
 80038e6:	e01b      	b.n	8003920 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038e8:	4b09      	ldr	r3, [pc, #36]	@ (8003910 <HAL_RCC_OscConfig+0x248>)
 80038ea:	2200      	movs	r2, #0
 80038ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038ee:	f7fd fd2d 	bl	800134c <HAL_GetTick>
 80038f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038f4:	e00e      	b.n	8003914 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038f6:	f7fd fd29 	bl	800134c <HAL_GetTick>
 80038fa:	4602      	mov	r2, r0
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	1ad3      	subs	r3, r2, r3
 8003900:	2b02      	cmp	r3, #2
 8003902:	d907      	bls.n	8003914 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003904:	2303      	movs	r3, #3
 8003906:	e150      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
 8003908:	40023800 	.word	0x40023800
 800390c:	42470000 	.word	0x42470000
 8003910:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003914:	4b88      	ldr	r3, [pc, #544]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003916:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003918:	f003 0302 	and.w	r3, r3, #2
 800391c:	2b00      	cmp	r3, #0
 800391e:	d1ea      	bne.n	80038f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 0304 	and.w	r3, r3, #4
 8003928:	2b00      	cmp	r3, #0
 800392a:	f000 8097 	beq.w	8003a5c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800392e:	2300      	movs	r3, #0
 8003930:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003932:	4b81      	ldr	r3, [pc, #516]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003936:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800393a:	2b00      	cmp	r3, #0
 800393c:	d10f      	bne.n	800395e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800393e:	2300      	movs	r3, #0
 8003940:	60bb      	str	r3, [r7, #8]
 8003942:	4b7d      	ldr	r3, [pc, #500]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003946:	4a7c      	ldr	r2, [pc, #496]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003948:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800394c:	6413      	str	r3, [r2, #64]	@ 0x40
 800394e:	4b7a      	ldr	r3, [pc, #488]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003952:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003956:	60bb      	str	r3, [r7, #8]
 8003958:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800395a:	2301      	movs	r3, #1
 800395c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800395e:	4b77      	ldr	r3, [pc, #476]	@ (8003b3c <HAL_RCC_OscConfig+0x474>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003966:	2b00      	cmp	r3, #0
 8003968:	d118      	bne.n	800399c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800396a:	4b74      	ldr	r3, [pc, #464]	@ (8003b3c <HAL_RCC_OscConfig+0x474>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a73      	ldr	r2, [pc, #460]	@ (8003b3c <HAL_RCC_OscConfig+0x474>)
 8003970:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003974:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003976:	f7fd fce9 	bl	800134c <HAL_GetTick>
 800397a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800397c:	e008      	b.n	8003990 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800397e:	f7fd fce5 	bl	800134c <HAL_GetTick>
 8003982:	4602      	mov	r2, r0
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	1ad3      	subs	r3, r2, r3
 8003988:	2b02      	cmp	r3, #2
 800398a:	d901      	bls.n	8003990 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800398c:	2303      	movs	r3, #3
 800398e:	e10c      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003990:	4b6a      	ldr	r3, [pc, #424]	@ (8003b3c <HAL_RCC_OscConfig+0x474>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003998:	2b00      	cmp	r3, #0
 800399a:	d0f0      	beq.n	800397e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	d106      	bne.n	80039b2 <HAL_RCC_OscConfig+0x2ea>
 80039a4:	4b64      	ldr	r3, [pc, #400]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039a8:	4a63      	ldr	r2, [pc, #396]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039aa:	f043 0301 	orr.w	r3, r3, #1
 80039ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80039b0:	e01c      	b.n	80039ec <HAL_RCC_OscConfig+0x324>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	2b05      	cmp	r3, #5
 80039b8:	d10c      	bne.n	80039d4 <HAL_RCC_OscConfig+0x30c>
 80039ba:	4b5f      	ldr	r3, [pc, #380]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039be:	4a5e      	ldr	r2, [pc, #376]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039c0:	f043 0304 	orr.w	r3, r3, #4
 80039c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80039c6:	4b5c      	ldr	r3, [pc, #368]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039ca:	4a5b      	ldr	r2, [pc, #364]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039cc:	f043 0301 	orr.w	r3, r3, #1
 80039d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80039d2:	e00b      	b.n	80039ec <HAL_RCC_OscConfig+0x324>
 80039d4:	4b58      	ldr	r3, [pc, #352]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039d8:	4a57      	ldr	r2, [pc, #348]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039da:	f023 0301 	bic.w	r3, r3, #1
 80039de:	6713      	str	r3, [r2, #112]	@ 0x70
 80039e0:	4b55      	ldr	r3, [pc, #340]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039e4:	4a54      	ldr	r2, [pc, #336]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039e6:	f023 0304 	bic.w	r3, r3, #4
 80039ea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d015      	beq.n	8003a20 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039f4:	f7fd fcaa 	bl	800134c <HAL_GetTick>
 80039f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039fa:	e00a      	b.n	8003a12 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039fc:	f7fd fca6 	bl	800134c <HAL_GetTick>
 8003a00:	4602      	mov	r2, r0
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	1ad3      	subs	r3, r2, r3
 8003a06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d901      	bls.n	8003a12 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003a0e:	2303      	movs	r3, #3
 8003a10:	e0cb      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a12:	4b49      	ldr	r3, [pc, #292]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003a14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a16:	f003 0302 	and.w	r3, r3, #2
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d0ee      	beq.n	80039fc <HAL_RCC_OscConfig+0x334>
 8003a1e:	e014      	b.n	8003a4a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a20:	f7fd fc94 	bl	800134c <HAL_GetTick>
 8003a24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a26:	e00a      	b.n	8003a3e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a28:	f7fd fc90 	bl	800134c <HAL_GetTick>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d901      	bls.n	8003a3e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e0b5      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a3e:	4b3e      	ldr	r3, [pc, #248]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003a40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a42:	f003 0302 	and.w	r3, r3, #2
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d1ee      	bne.n	8003a28 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003a4a:	7dfb      	ldrb	r3, [r7, #23]
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d105      	bne.n	8003a5c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a50:	4b39      	ldr	r3, [pc, #228]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a54:	4a38      	ldr	r2, [pc, #224]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003a56:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a5a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	699b      	ldr	r3, [r3, #24]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	f000 80a1 	beq.w	8003ba8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a66:	4b34      	ldr	r3, [pc, #208]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	f003 030c 	and.w	r3, r3, #12
 8003a6e:	2b08      	cmp	r3, #8
 8003a70:	d05c      	beq.n	8003b2c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	699b      	ldr	r3, [r3, #24]
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d141      	bne.n	8003afe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a7a:	4b31      	ldr	r3, [pc, #196]	@ (8003b40 <HAL_RCC_OscConfig+0x478>)
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a80:	f7fd fc64 	bl	800134c <HAL_GetTick>
 8003a84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a86:	e008      	b.n	8003a9a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a88:	f7fd fc60 	bl	800134c <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	2b02      	cmp	r3, #2
 8003a94:	d901      	bls.n	8003a9a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e087      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a9a:	4b27      	ldr	r3, [pc, #156]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d1f0      	bne.n	8003a88 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	69da      	ldr	r2, [r3, #28]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6a1b      	ldr	r3, [r3, #32]
 8003aae:	431a      	orrs	r2, r3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab4:	019b      	lsls	r3, r3, #6
 8003ab6:	431a      	orrs	r2, r3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003abc:	085b      	lsrs	r3, r3, #1
 8003abe:	3b01      	subs	r3, #1
 8003ac0:	041b      	lsls	r3, r3, #16
 8003ac2:	431a      	orrs	r2, r3
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ac8:	061b      	lsls	r3, r3, #24
 8003aca:	491b      	ldr	r1, [pc, #108]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003acc:	4313      	orrs	r3, r2
 8003ace:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ad0:	4b1b      	ldr	r3, [pc, #108]	@ (8003b40 <HAL_RCC_OscConfig+0x478>)
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ad6:	f7fd fc39 	bl	800134c <HAL_GetTick>
 8003ada:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003adc:	e008      	b.n	8003af0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ade:	f7fd fc35 	bl	800134c <HAL_GetTick>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	1ad3      	subs	r3, r2, r3
 8003ae8:	2b02      	cmp	r3, #2
 8003aea:	d901      	bls.n	8003af0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003aec:	2303      	movs	r3, #3
 8003aee:	e05c      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003af0:	4b11      	ldr	r3, [pc, #68]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d0f0      	beq.n	8003ade <HAL_RCC_OscConfig+0x416>
 8003afc:	e054      	b.n	8003ba8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003afe:	4b10      	ldr	r3, [pc, #64]	@ (8003b40 <HAL_RCC_OscConfig+0x478>)
 8003b00:	2200      	movs	r2, #0
 8003b02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b04:	f7fd fc22 	bl	800134c <HAL_GetTick>
 8003b08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b0a:	e008      	b.n	8003b1e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b0c:	f7fd fc1e 	bl	800134c <HAL_GetTick>
 8003b10:	4602      	mov	r2, r0
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	1ad3      	subs	r3, r2, r3
 8003b16:	2b02      	cmp	r3, #2
 8003b18:	d901      	bls.n	8003b1e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	e045      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b1e:	4b06      	ldr	r3, [pc, #24]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d1f0      	bne.n	8003b0c <HAL_RCC_OscConfig+0x444>
 8003b2a:	e03d      	b.n	8003ba8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	699b      	ldr	r3, [r3, #24]
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	d107      	bne.n	8003b44 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003b34:	2301      	movs	r3, #1
 8003b36:	e038      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
 8003b38:	40023800 	.word	0x40023800
 8003b3c:	40007000 	.word	0x40007000
 8003b40:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b44:	4b1b      	ldr	r3, [pc, #108]	@ (8003bb4 <HAL_RCC_OscConfig+0x4ec>)
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	699b      	ldr	r3, [r3, #24]
 8003b4e:	2b01      	cmp	r3, #1
 8003b50:	d028      	beq.n	8003ba4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d121      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d11a      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b6e:	68fa      	ldr	r2, [r7, #12]
 8003b70:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003b74:	4013      	ands	r3, r2
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003b7a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d111      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b8a:	085b      	lsrs	r3, r3, #1
 8003b8c:	3b01      	subs	r3, #1
 8003b8e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b90:	429a      	cmp	r2, r3
 8003b92:	d107      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b9e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d001      	beq.n	8003ba8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	e000      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003ba8:	2300      	movs	r3, #0
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	3718      	adds	r7, #24
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	bf00      	nop
 8003bb4:	40023800 	.word	0x40023800

08003bb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
 8003bc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d101      	bne.n	8003bcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e0cc      	b.n	8003d66 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003bcc:	4b68      	ldr	r3, [pc, #416]	@ (8003d70 <HAL_RCC_ClockConfig+0x1b8>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 0307 	and.w	r3, r3, #7
 8003bd4:	683a      	ldr	r2, [r7, #0]
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d90c      	bls.n	8003bf4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bda:	4b65      	ldr	r3, [pc, #404]	@ (8003d70 <HAL_RCC_ClockConfig+0x1b8>)
 8003bdc:	683a      	ldr	r2, [r7, #0]
 8003bde:	b2d2      	uxtb	r2, r2
 8003be0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003be2:	4b63      	ldr	r3, [pc, #396]	@ (8003d70 <HAL_RCC_ClockConfig+0x1b8>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f003 0307 	and.w	r3, r3, #7
 8003bea:	683a      	ldr	r2, [r7, #0]
 8003bec:	429a      	cmp	r2, r3
 8003bee:	d001      	beq.n	8003bf4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	e0b8      	b.n	8003d66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 0302 	and.w	r3, r3, #2
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d020      	beq.n	8003c42 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 0304 	and.w	r3, r3, #4
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d005      	beq.n	8003c18 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c0c:	4b59      	ldr	r3, [pc, #356]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	4a58      	ldr	r2, [pc, #352]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c12:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003c16:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f003 0308 	and.w	r3, r3, #8
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d005      	beq.n	8003c30 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c24:	4b53      	ldr	r3, [pc, #332]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	4a52      	ldr	r2, [pc, #328]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c2a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003c2e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c30:	4b50      	ldr	r3, [pc, #320]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	689b      	ldr	r3, [r3, #8]
 8003c3c:	494d      	ldr	r1, [pc, #308]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 0301 	and.w	r3, r3, #1
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d044      	beq.n	8003cd8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	2b01      	cmp	r3, #1
 8003c54:	d107      	bne.n	8003c66 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c56:	4b47      	ldr	r3, [pc, #284]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d119      	bne.n	8003c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	e07f      	b.n	8003d66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	2b02      	cmp	r3, #2
 8003c6c:	d003      	beq.n	8003c76 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c72:	2b03      	cmp	r3, #3
 8003c74:	d107      	bne.n	8003c86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c76:	4b3f      	ldr	r3, [pc, #252]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d109      	bne.n	8003c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	e06f      	b.n	8003d66 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c86:	4b3b      	ldr	r3, [pc, #236]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 0302 	and.w	r3, r3, #2
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d101      	bne.n	8003c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e067      	b.n	8003d66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c96:	4b37      	ldr	r3, [pc, #220]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	f023 0203 	bic.w	r2, r3, #3
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	4934      	ldr	r1, [pc, #208]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ca8:	f7fd fb50 	bl	800134c <HAL_GetTick>
 8003cac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cae:	e00a      	b.n	8003cc6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cb0:	f7fd fb4c 	bl	800134c <HAL_GetTick>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	1ad3      	subs	r3, r2, r3
 8003cba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d901      	bls.n	8003cc6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	e04f      	b.n	8003d66 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cc6:	4b2b      	ldr	r3, [pc, #172]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003cc8:	689b      	ldr	r3, [r3, #8]
 8003cca:	f003 020c 	and.w	r2, r3, #12
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	009b      	lsls	r3, r3, #2
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	d1eb      	bne.n	8003cb0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003cd8:	4b25      	ldr	r3, [pc, #148]	@ (8003d70 <HAL_RCC_ClockConfig+0x1b8>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0307 	and.w	r3, r3, #7
 8003ce0:	683a      	ldr	r2, [r7, #0]
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	d20c      	bcs.n	8003d00 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ce6:	4b22      	ldr	r3, [pc, #136]	@ (8003d70 <HAL_RCC_ClockConfig+0x1b8>)
 8003ce8:	683a      	ldr	r2, [r7, #0]
 8003cea:	b2d2      	uxtb	r2, r2
 8003cec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cee:	4b20      	ldr	r3, [pc, #128]	@ (8003d70 <HAL_RCC_ClockConfig+0x1b8>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f003 0307 	and.w	r3, r3, #7
 8003cf6:	683a      	ldr	r2, [r7, #0]
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d001      	beq.n	8003d00 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	e032      	b.n	8003d66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 0304 	and.w	r3, r3, #4
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d008      	beq.n	8003d1e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d0c:	4b19      	ldr	r3, [pc, #100]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	68db      	ldr	r3, [r3, #12]
 8003d18:	4916      	ldr	r1, [pc, #88]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f003 0308 	and.w	r3, r3, #8
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d009      	beq.n	8003d3e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d2a:	4b12      	ldr	r3, [pc, #72]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	691b      	ldr	r3, [r3, #16]
 8003d36:	00db      	lsls	r3, r3, #3
 8003d38:	490e      	ldr	r1, [pc, #56]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d3e:	f000 f821 	bl	8003d84 <HAL_RCC_GetSysClockFreq>
 8003d42:	4602      	mov	r2, r0
 8003d44:	4b0b      	ldr	r3, [pc, #44]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	091b      	lsrs	r3, r3, #4
 8003d4a:	f003 030f 	and.w	r3, r3, #15
 8003d4e:	490a      	ldr	r1, [pc, #40]	@ (8003d78 <HAL_RCC_ClockConfig+0x1c0>)
 8003d50:	5ccb      	ldrb	r3, [r1, r3]
 8003d52:	fa22 f303 	lsr.w	r3, r2, r3
 8003d56:	4a09      	ldr	r2, [pc, #36]	@ (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003d58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003d5a:	4b09      	ldr	r3, [pc, #36]	@ (8003d80 <HAL_RCC_ClockConfig+0x1c8>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f7fd fab0 	bl	80012c4 <HAL_InitTick>

  return HAL_OK;
 8003d64:	2300      	movs	r3, #0
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3710      	adds	r7, #16
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	bf00      	nop
 8003d70:	40023c00 	.word	0x40023c00
 8003d74:	40023800 	.word	0x40023800
 8003d78:	08009d28 	.word	0x08009d28
 8003d7c:	20000004 	.word	0x20000004
 8003d80:	20000008 	.word	0x20000008

08003d84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d88:	b090      	sub	sp, #64	@ 0x40
 8003d8a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003d90:	2300      	movs	r3, #0
 8003d92:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003d94:	2300      	movs	r3, #0
 8003d96:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d9c:	4b59      	ldr	r3, [pc, #356]	@ (8003f04 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	f003 030c 	and.w	r3, r3, #12
 8003da4:	2b08      	cmp	r3, #8
 8003da6:	d00d      	beq.n	8003dc4 <HAL_RCC_GetSysClockFreq+0x40>
 8003da8:	2b08      	cmp	r3, #8
 8003daa:	f200 80a1 	bhi.w	8003ef0 <HAL_RCC_GetSysClockFreq+0x16c>
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d002      	beq.n	8003db8 <HAL_RCC_GetSysClockFreq+0x34>
 8003db2:	2b04      	cmp	r3, #4
 8003db4:	d003      	beq.n	8003dbe <HAL_RCC_GetSysClockFreq+0x3a>
 8003db6:	e09b      	b.n	8003ef0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003db8:	4b53      	ldr	r3, [pc, #332]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x184>)
 8003dba:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003dbc:	e09b      	b.n	8003ef6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003dbe:	4b53      	ldr	r3, [pc, #332]	@ (8003f0c <HAL_RCC_GetSysClockFreq+0x188>)
 8003dc0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003dc2:	e098      	b.n	8003ef6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003dc4:	4b4f      	ldr	r3, [pc, #316]	@ (8003f04 <HAL_RCC_GetSysClockFreq+0x180>)
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003dcc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003dce:	4b4d      	ldr	r3, [pc, #308]	@ (8003f04 <HAL_RCC_GetSysClockFreq+0x180>)
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d028      	beq.n	8003e2c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003dda:	4b4a      	ldr	r3, [pc, #296]	@ (8003f04 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	099b      	lsrs	r3, r3, #6
 8003de0:	2200      	movs	r2, #0
 8003de2:	623b      	str	r3, [r7, #32]
 8003de4:	627a      	str	r2, [r7, #36]	@ 0x24
 8003de6:	6a3b      	ldr	r3, [r7, #32]
 8003de8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003dec:	2100      	movs	r1, #0
 8003dee:	4b47      	ldr	r3, [pc, #284]	@ (8003f0c <HAL_RCC_GetSysClockFreq+0x188>)
 8003df0:	fb03 f201 	mul.w	r2, r3, r1
 8003df4:	2300      	movs	r3, #0
 8003df6:	fb00 f303 	mul.w	r3, r0, r3
 8003dfa:	4413      	add	r3, r2
 8003dfc:	4a43      	ldr	r2, [pc, #268]	@ (8003f0c <HAL_RCC_GetSysClockFreq+0x188>)
 8003dfe:	fba0 1202 	umull	r1, r2, r0, r2
 8003e02:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003e04:	460a      	mov	r2, r1
 8003e06:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003e08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e0a:	4413      	add	r3, r2
 8003e0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e10:	2200      	movs	r2, #0
 8003e12:	61bb      	str	r3, [r7, #24]
 8003e14:	61fa      	str	r2, [r7, #28]
 8003e16:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e1a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003e1e:	f7fc fa37 	bl	8000290 <__aeabi_uldivmod>
 8003e22:	4602      	mov	r2, r0
 8003e24:	460b      	mov	r3, r1
 8003e26:	4613      	mov	r3, r2
 8003e28:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003e2a:	e053      	b.n	8003ed4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e2c:	4b35      	ldr	r3, [pc, #212]	@ (8003f04 <HAL_RCC_GetSysClockFreq+0x180>)
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	099b      	lsrs	r3, r3, #6
 8003e32:	2200      	movs	r2, #0
 8003e34:	613b      	str	r3, [r7, #16]
 8003e36:	617a      	str	r2, [r7, #20]
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003e3e:	f04f 0b00 	mov.w	fp, #0
 8003e42:	4652      	mov	r2, sl
 8003e44:	465b      	mov	r3, fp
 8003e46:	f04f 0000 	mov.w	r0, #0
 8003e4a:	f04f 0100 	mov.w	r1, #0
 8003e4e:	0159      	lsls	r1, r3, #5
 8003e50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e54:	0150      	lsls	r0, r2, #5
 8003e56:	4602      	mov	r2, r0
 8003e58:	460b      	mov	r3, r1
 8003e5a:	ebb2 080a 	subs.w	r8, r2, sl
 8003e5e:	eb63 090b 	sbc.w	r9, r3, fp
 8003e62:	f04f 0200 	mov.w	r2, #0
 8003e66:	f04f 0300 	mov.w	r3, #0
 8003e6a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003e6e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003e72:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003e76:	ebb2 0408 	subs.w	r4, r2, r8
 8003e7a:	eb63 0509 	sbc.w	r5, r3, r9
 8003e7e:	f04f 0200 	mov.w	r2, #0
 8003e82:	f04f 0300 	mov.w	r3, #0
 8003e86:	00eb      	lsls	r3, r5, #3
 8003e88:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e8c:	00e2      	lsls	r2, r4, #3
 8003e8e:	4614      	mov	r4, r2
 8003e90:	461d      	mov	r5, r3
 8003e92:	eb14 030a 	adds.w	r3, r4, sl
 8003e96:	603b      	str	r3, [r7, #0]
 8003e98:	eb45 030b 	adc.w	r3, r5, fp
 8003e9c:	607b      	str	r3, [r7, #4]
 8003e9e:	f04f 0200 	mov.w	r2, #0
 8003ea2:	f04f 0300 	mov.w	r3, #0
 8003ea6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003eaa:	4629      	mov	r1, r5
 8003eac:	028b      	lsls	r3, r1, #10
 8003eae:	4621      	mov	r1, r4
 8003eb0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003eb4:	4621      	mov	r1, r4
 8003eb6:	028a      	lsls	r2, r1, #10
 8003eb8:	4610      	mov	r0, r2
 8003eba:	4619      	mov	r1, r3
 8003ebc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	60bb      	str	r3, [r7, #8]
 8003ec2:	60fa      	str	r2, [r7, #12]
 8003ec4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003ec8:	f7fc f9e2 	bl	8000290 <__aeabi_uldivmod>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	460b      	mov	r3, r1
 8003ed0:	4613      	mov	r3, r2
 8003ed2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003ed4:	4b0b      	ldr	r3, [pc, #44]	@ (8003f04 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	0c1b      	lsrs	r3, r3, #16
 8003eda:	f003 0303 	and.w	r3, r3, #3
 8003ede:	3301      	adds	r3, #1
 8003ee0:	005b      	lsls	r3, r3, #1
 8003ee2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003ee4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ee8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eec:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003eee:	e002      	b.n	8003ef6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ef0:	4b05      	ldr	r3, [pc, #20]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x184>)
 8003ef2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003ef4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3740      	adds	r7, #64	@ 0x40
 8003efc:	46bd      	mov	sp, r7
 8003efe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f02:	bf00      	nop
 8003f04:	40023800 	.word	0x40023800
 8003f08:	00f42400 	.word	0x00f42400
 8003f0c:	017d7840 	.word	0x017d7840

08003f10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f10:	b480      	push	{r7}
 8003f12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f14:	4b03      	ldr	r3, [pc, #12]	@ (8003f24 <HAL_RCC_GetHCLKFreq+0x14>)
 8003f16:	681b      	ldr	r3, [r3, #0]
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f20:	4770      	bx	lr
 8003f22:	bf00      	nop
 8003f24:	20000004 	.word	0x20000004

08003f28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003f2c:	f7ff fff0 	bl	8003f10 <HAL_RCC_GetHCLKFreq>
 8003f30:	4602      	mov	r2, r0
 8003f32:	4b05      	ldr	r3, [pc, #20]	@ (8003f48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	0a9b      	lsrs	r3, r3, #10
 8003f38:	f003 0307 	and.w	r3, r3, #7
 8003f3c:	4903      	ldr	r1, [pc, #12]	@ (8003f4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f3e:	5ccb      	ldrb	r3, [r1, r3]
 8003f40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f44:	4618      	mov	r0, r3
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	40023800 	.word	0x40023800
 8003f4c:	08009d38 	.word	0x08009d38

08003f50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003f54:	f7ff ffdc 	bl	8003f10 <HAL_RCC_GetHCLKFreq>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	4b05      	ldr	r3, [pc, #20]	@ (8003f70 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	0b5b      	lsrs	r3, r3, #13
 8003f60:	f003 0307 	and.w	r3, r3, #7
 8003f64:	4903      	ldr	r1, [pc, #12]	@ (8003f74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f66:	5ccb      	ldrb	r3, [r1, r3]
 8003f68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	bd80      	pop	{r7, pc}
 8003f70:	40023800 	.word	0x40023800
 8003f74:	08009d38 	.word	0x08009d38

08003f78 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b082      	sub	sp, #8
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d101      	bne.n	8003f8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	e042      	b.n	8004010 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f90:	b2db      	uxtb	r3, r3
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d106      	bne.n	8003fa4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f7fc ff92 	bl	8000ec8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2224      	movs	r2, #36	@ 0x24
 8003fa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	68da      	ldr	r2, [r3, #12]
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003fba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	f000 fd7f 	bl	8004ac0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	691a      	ldr	r2, [r3, #16]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003fd0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	695a      	ldr	r2, [r3, #20]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003fe0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	68da      	ldr	r2, [r3, #12]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003ff0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2220      	movs	r2, #32
 8003ffc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2220      	movs	r2, #32
 8004004:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2200      	movs	r2, #0
 800400c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800400e:	2300      	movs	r3, #0
}
 8004010:	4618      	mov	r0, r3
 8004012:	3708      	adds	r7, #8
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}

08004018 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b08a      	sub	sp, #40	@ 0x28
 800401c:	af02      	add	r7, sp, #8
 800401e:	60f8      	str	r0, [r7, #12]
 8004020:	60b9      	str	r1, [r7, #8]
 8004022:	603b      	str	r3, [r7, #0]
 8004024:	4613      	mov	r3, r2
 8004026:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004028:	2300      	movs	r3, #0
 800402a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004032:	b2db      	uxtb	r3, r3
 8004034:	2b20      	cmp	r3, #32
 8004036:	d175      	bne.n	8004124 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d002      	beq.n	8004044 <HAL_UART_Transmit+0x2c>
 800403e:	88fb      	ldrh	r3, [r7, #6]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d101      	bne.n	8004048 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	e06e      	b.n	8004126 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2200      	movs	r2, #0
 800404c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2221      	movs	r2, #33	@ 0x21
 8004052:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004056:	f7fd f979 	bl	800134c <HAL_GetTick>
 800405a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	88fa      	ldrh	r2, [r7, #6]
 8004060:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	88fa      	ldrh	r2, [r7, #6]
 8004066:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004070:	d108      	bne.n	8004084 <HAL_UART_Transmit+0x6c>
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	691b      	ldr	r3, [r3, #16]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d104      	bne.n	8004084 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800407a:	2300      	movs	r3, #0
 800407c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	61bb      	str	r3, [r7, #24]
 8004082:	e003      	b.n	800408c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004088:	2300      	movs	r3, #0
 800408a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800408c:	e02e      	b.n	80040ec <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	9300      	str	r3, [sp, #0]
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	2200      	movs	r2, #0
 8004096:	2180      	movs	r1, #128	@ 0x80
 8004098:	68f8      	ldr	r0, [r7, #12]
 800409a:	f000 fb1d 	bl	80046d8 <UART_WaitOnFlagUntilTimeout>
 800409e:	4603      	mov	r3, r0
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d005      	beq.n	80040b0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2220      	movs	r2, #32
 80040a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80040ac:	2303      	movs	r3, #3
 80040ae:	e03a      	b.n	8004126 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80040b0:	69fb      	ldr	r3, [r7, #28]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d10b      	bne.n	80040ce <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80040b6:	69bb      	ldr	r3, [r7, #24]
 80040b8:	881b      	ldrh	r3, [r3, #0]
 80040ba:	461a      	mov	r2, r3
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80040c4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80040c6:	69bb      	ldr	r3, [r7, #24]
 80040c8:	3302      	adds	r3, #2
 80040ca:	61bb      	str	r3, [r7, #24]
 80040cc:	e007      	b.n	80040de <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80040ce:	69fb      	ldr	r3, [r7, #28]
 80040d0:	781a      	ldrb	r2, [r3, #0]
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80040d8:	69fb      	ldr	r3, [r7, #28]
 80040da:	3301      	adds	r3, #1
 80040dc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80040e2:	b29b      	uxth	r3, r3
 80040e4:	3b01      	subs	r3, #1
 80040e6:	b29a      	uxth	r2, r3
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80040f0:	b29b      	uxth	r3, r3
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d1cb      	bne.n	800408e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	9300      	str	r3, [sp, #0]
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	2200      	movs	r2, #0
 80040fe:	2140      	movs	r1, #64	@ 0x40
 8004100:	68f8      	ldr	r0, [r7, #12]
 8004102:	f000 fae9 	bl	80046d8 <UART_WaitOnFlagUntilTimeout>
 8004106:	4603      	mov	r3, r0
 8004108:	2b00      	cmp	r3, #0
 800410a:	d005      	beq.n	8004118 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2220      	movs	r2, #32
 8004110:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004114:	2303      	movs	r3, #3
 8004116:	e006      	b.n	8004126 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2220      	movs	r2, #32
 800411c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004120:	2300      	movs	r3, #0
 8004122:	e000      	b.n	8004126 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004124:	2302      	movs	r3, #2
  }
}
 8004126:	4618      	mov	r0, r3
 8004128:	3720      	adds	r7, #32
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}
	...

08004130 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b0ba      	sub	sp, #232	@ 0xe8
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	68db      	ldr	r3, [r3, #12]
 8004148:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	695b      	ldr	r3, [r3, #20]
 8004152:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004156:	2300      	movs	r3, #0
 8004158:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800415c:	2300      	movs	r3, #0
 800415e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004162:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004166:	f003 030f 	and.w	r3, r3, #15
 800416a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800416e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004172:	2b00      	cmp	r3, #0
 8004174:	d10f      	bne.n	8004196 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004176:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800417a:	f003 0320 	and.w	r3, r3, #32
 800417e:	2b00      	cmp	r3, #0
 8004180:	d009      	beq.n	8004196 <HAL_UART_IRQHandler+0x66>
 8004182:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004186:	f003 0320 	and.w	r3, r3, #32
 800418a:	2b00      	cmp	r3, #0
 800418c:	d003      	beq.n	8004196 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f000 fbd7 	bl	8004942 <UART_Receive_IT>
      return;
 8004194:	e273      	b.n	800467e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004196:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800419a:	2b00      	cmp	r3, #0
 800419c:	f000 80de 	beq.w	800435c <HAL_UART_IRQHandler+0x22c>
 80041a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041a4:	f003 0301 	and.w	r3, r3, #1
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d106      	bne.n	80041ba <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80041ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041b0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	f000 80d1 	beq.w	800435c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80041ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041be:	f003 0301 	and.w	r3, r3, #1
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d00b      	beq.n	80041de <HAL_UART_IRQHandler+0xae>
 80041c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d005      	beq.n	80041de <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041d6:	f043 0201 	orr.w	r2, r3, #1
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80041de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041e2:	f003 0304 	and.w	r3, r3, #4
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d00b      	beq.n	8004202 <HAL_UART_IRQHandler+0xd2>
 80041ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041ee:	f003 0301 	and.w	r3, r3, #1
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d005      	beq.n	8004202 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041fa:	f043 0202 	orr.w	r2, r3, #2
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004202:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004206:	f003 0302 	and.w	r3, r3, #2
 800420a:	2b00      	cmp	r3, #0
 800420c:	d00b      	beq.n	8004226 <HAL_UART_IRQHandler+0xf6>
 800420e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004212:	f003 0301 	and.w	r3, r3, #1
 8004216:	2b00      	cmp	r3, #0
 8004218:	d005      	beq.n	8004226 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800421e:	f043 0204 	orr.w	r2, r3, #4
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004226:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800422a:	f003 0308 	and.w	r3, r3, #8
 800422e:	2b00      	cmp	r3, #0
 8004230:	d011      	beq.n	8004256 <HAL_UART_IRQHandler+0x126>
 8004232:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004236:	f003 0320 	and.w	r3, r3, #32
 800423a:	2b00      	cmp	r3, #0
 800423c:	d105      	bne.n	800424a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800423e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004242:	f003 0301 	and.w	r3, r3, #1
 8004246:	2b00      	cmp	r3, #0
 8004248:	d005      	beq.n	8004256 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800424e:	f043 0208 	orr.w	r2, r3, #8
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800425a:	2b00      	cmp	r3, #0
 800425c:	f000 820a 	beq.w	8004674 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004260:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004264:	f003 0320 	and.w	r3, r3, #32
 8004268:	2b00      	cmp	r3, #0
 800426a:	d008      	beq.n	800427e <HAL_UART_IRQHandler+0x14e>
 800426c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004270:	f003 0320 	and.w	r3, r3, #32
 8004274:	2b00      	cmp	r3, #0
 8004276:	d002      	beq.n	800427e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004278:	6878      	ldr	r0, [r7, #4]
 800427a:	f000 fb62 	bl	8004942 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	695b      	ldr	r3, [r3, #20]
 8004284:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004288:	2b40      	cmp	r3, #64	@ 0x40
 800428a:	bf0c      	ite	eq
 800428c:	2301      	moveq	r3, #1
 800428e:	2300      	movne	r3, #0
 8004290:	b2db      	uxtb	r3, r3
 8004292:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800429a:	f003 0308 	and.w	r3, r3, #8
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d103      	bne.n	80042aa <HAL_UART_IRQHandler+0x17a>
 80042a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d04f      	beq.n	800434a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80042aa:	6878      	ldr	r0, [r7, #4]
 80042ac:	f000 fa6d 	bl	800478a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	695b      	ldr	r3, [r3, #20]
 80042b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042ba:	2b40      	cmp	r3, #64	@ 0x40
 80042bc:	d141      	bne.n	8004342 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	3314      	adds	r3, #20
 80042c4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80042cc:	e853 3f00 	ldrex	r3, [r3]
 80042d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80042d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80042d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80042dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	3314      	adds	r3, #20
 80042e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80042ea:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80042ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80042f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80042fa:	e841 2300 	strex	r3, r2, [r1]
 80042fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004302:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004306:	2b00      	cmp	r3, #0
 8004308:	d1d9      	bne.n	80042be <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800430e:	2b00      	cmp	r3, #0
 8004310:	d013      	beq.n	800433a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004316:	4a8a      	ldr	r2, [pc, #552]	@ (8004540 <HAL_UART_IRQHandler+0x410>)
 8004318:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800431e:	4618      	mov	r0, r3
 8004320:	f7fd fda7 	bl	8001e72 <HAL_DMA_Abort_IT>
 8004324:	4603      	mov	r3, r0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d016      	beq.n	8004358 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800432e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004330:	687a      	ldr	r2, [r7, #4]
 8004332:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004334:	4610      	mov	r0, r2
 8004336:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004338:	e00e      	b.n	8004358 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800433a:	6878      	ldr	r0, [r7, #4]
 800433c:	f000 f9b6 	bl	80046ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004340:	e00a      	b.n	8004358 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	f000 f9b2 	bl	80046ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004348:	e006      	b.n	8004358 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	f000 f9ae 	bl	80046ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2200      	movs	r2, #0
 8004354:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004356:	e18d      	b.n	8004674 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004358:	bf00      	nop
    return;
 800435a:	e18b      	b.n	8004674 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004360:	2b01      	cmp	r3, #1
 8004362:	f040 8167 	bne.w	8004634 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004366:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800436a:	f003 0310 	and.w	r3, r3, #16
 800436e:	2b00      	cmp	r3, #0
 8004370:	f000 8160 	beq.w	8004634 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004374:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004378:	f003 0310 	and.w	r3, r3, #16
 800437c:	2b00      	cmp	r3, #0
 800437e:	f000 8159 	beq.w	8004634 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004382:	2300      	movs	r3, #0
 8004384:	60bb      	str	r3, [r7, #8]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	60bb      	str	r3, [r7, #8]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	60bb      	str	r3, [r7, #8]
 8004396:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	695b      	ldr	r3, [r3, #20]
 800439e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043a2:	2b40      	cmp	r3, #64	@ 0x40
 80043a4:	f040 80ce 	bne.w	8004544 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80043b4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	f000 80a9 	beq.w	8004510 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80043c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80043c6:	429a      	cmp	r2, r3
 80043c8:	f080 80a2 	bcs.w	8004510 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80043d2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043d8:	69db      	ldr	r3, [r3, #28]
 80043da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043de:	f000 8088 	beq.w	80044f2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	330c      	adds	r3, #12
 80043e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80043f0:	e853 3f00 	ldrex	r3, [r3]
 80043f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80043f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80043fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004400:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	330c      	adds	r3, #12
 800440a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800440e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004412:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004416:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800441a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800441e:	e841 2300 	strex	r3, r2, [r1]
 8004422:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004426:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800442a:	2b00      	cmp	r3, #0
 800442c:	d1d9      	bne.n	80043e2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	3314      	adds	r3, #20
 8004434:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004436:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004438:	e853 3f00 	ldrex	r3, [r3]
 800443c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800443e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004440:	f023 0301 	bic.w	r3, r3, #1
 8004444:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	3314      	adds	r3, #20
 800444e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004452:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004456:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004458:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800445a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800445e:	e841 2300 	strex	r3, r2, [r1]
 8004462:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004464:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004466:	2b00      	cmp	r3, #0
 8004468:	d1e1      	bne.n	800442e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	3314      	adds	r3, #20
 8004470:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004472:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004474:	e853 3f00 	ldrex	r3, [r3]
 8004478:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800447a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800447c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004480:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	3314      	adds	r3, #20
 800448a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800448e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004490:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004492:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004494:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004496:	e841 2300 	strex	r3, r2, [r1]
 800449a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800449c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d1e3      	bne.n	800446a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2220      	movs	r2, #32
 80044a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2200      	movs	r2, #0
 80044ae:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	330c      	adds	r3, #12
 80044b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044ba:	e853 3f00 	ldrex	r3, [r3]
 80044be:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80044c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044c2:	f023 0310 	bic.w	r3, r3, #16
 80044c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	330c      	adds	r3, #12
 80044d0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80044d4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80044d6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044d8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80044da:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80044dc:	e841 2300 	strex	r3, r2, [r1]
 80044e0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80044e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d1e3      	bne.n	80044b0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044ec:	4618      	mov	r0, r3
 80044ee:	f7fd fc50 	bl	8001d92 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2202      	movs	r2, #2
 80044f6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004500:	b29b      	uxth	r3, r3
 8004502:	1ad3      	subs	r3, r2, r3
 8004504:	b29b      	uxth	r3, r3
 8004506:	4619      	mov	r1, r3
 8004508:	6878      	ldr	r0, [r7, #4]
 800450a:	f000 f8d9 	bl	80046c0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800450e:	e0b3      	b.n	8004678 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004514:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004518:	429a      	cmp	r2, r3
 800451a:	f040 80ad 	bne.w	8004678 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004522:	69db      	ldr	r3, [r3, #28]
 8004524:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004528:	f040 80a6 	bne.w	8004678 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2202      	movs	r2, #2
 8004530:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004536:	4619      	mov	r1, r3
 8004538:	6878      	ldr	r0, [r7, #4]
 800453a:	f000 f8c1 	bl	80046c0 <HAL_UARTEx_RxEventCallback>
      return;
 800453e:	e09b      	b.n	8004678 <HAL_UART_IRQHandler+0x548>
 8004540:	08004851 	.word	0x08004851
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800454c:	b29b      	uxth	r3, r3
 800454e:	1ad3      	subs	r3, r2, r3
 8004550:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004558:	b29b      	uxth	r3, r3
 800455a:	2b00      	cmp	r3, #0
 800455c:	f000 808e 	beq.w	800467c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004560:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004564:	2b00      	cmp	r3, #0
 8004566:	f000 8089 	beq.w	800467c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	330c      	adds	r3, #12
 8004570:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004572:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004574:	e853 3f00 	ldrex	r3, [r3]
 8004578:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800457a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800457c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004580:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	330c      	adds	r3, #12
 800458a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800458e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004590:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004592:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004594:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004596:	e841 2300 	strex	r3, r2, [r1]
 800459a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800459c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d1e3      	bne.n	800456a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	3314      	adds	r3, #20
 80045a8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ac:	e853 3f00 	ldrex	r3, [r3]
 80045b0:	623b      	str	r3, [r7, #32]
   return(result);
 80045b2:	6a3b      	ldr	r3, [r7, #32]
 80045b4:	f023 0301 	bic.w	r3, r3, #1
 80045b8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	3314      	adds	r3, #20
 80045c2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80045c6:	633a      	str	r2, [r7, #48]	@ 0x30
 80045c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80045cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045ce:	e841 2300 	strex	r3, r2, [r1]
 80045d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80045d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d1e3      	bne.n	80045a2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2220      	movs	r2, #32
 80045de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2200      	movs	r2, #0
 80045e6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	330c      	adds	r3, #12
 80045ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045f0:	693b      	ldr	r3, [r7, #16]
 80045f2:	e853 3f00 	ldrex	r3, [r3]
 80045f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	f023 0310 	bic.w	r3, r3, #16
 80045fe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	330c      	adds	r3, #12
 8004608:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800460c:	61fa      	str	r2, [r7, #28]
 800460e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004610:	69b9      	ldr	r1, [r7, #24]
 8004612:	69fa      	ldr	r2, [r7, #28]
 8004614:	e841 2300 	strex	r3, r2, [r1]
 8004618:	617b      	str	r3, [r7, #20]
   return(result);
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d1e3      	bne.n	80045e8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2202      	movs	r2, #2
 8004624:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004626:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800462a:	4619      	mov	r1, r3
 800462c:	6878      	ldr	r0, [r7, #4]
 800462e:	f000 f847 	bl	80046c0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004632:	e023      	b.n	800467c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004634:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004638:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800463c:	2b00      	cmp	r3, #0
 800463e:	d009      	beq.n	8004654 <HAL_UART_IRQHandler+0x524>
 8004640:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004644:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004648:	2b00      	cmp	r3, #0
 800464a:	d003      	beq.n	8004654 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800464c:	6878      	ldr	r0, [r7, #4]
 800464e:	f000 f910 	bl	8004872 <UART_Transmit_IT>
    return;
 8004652:	e014      	b.n	800467e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004654:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004658:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800465c:	2b00      	cmp	r3, #0
 800465e:	d00e      	beq.n	800467e <HAL_UART_IRQHandler+0x54e>
 8004660:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004664:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004668:	2b00      	cmp	r3, #0
 800466a:	d008      	beq.n	800467e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800466c:	6878      	ldr	r0, [r7, #4]
 800466e:	f000 f950 	bl	8004912 <UART_EndTransmit_IT>
    return;
 8004672:	e004      	b.n	800467e <HAL_UART_IRQHandler+0x54e>
    return;
 8004674:	bf00      	nop
 8004676:	e002      	b.n	800467e <HAL_UART_IRQHandler+0x54e>
      return;
 8004678:	bf00      	nop
 800467a:	e000      	b.n	800467e <HAL_UART_IRQHandler+0x54e>
      return;
 800467c:	bf00      	nop
  }
}
 800467e:	37e8      	adds	r7, #232	@ 0xe8
 8004680:	46bd      	mov	sp, r7
 8004682:	bd80      	pop	{r7, pc}

08004684 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004684:	b480      	push	{r7}
 8004686:	b083      	sub	sp, #12
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800468c:	bf00      	nop
 800468e:	370c      	adds	r7, #12
 8004690:	46bd      	mov	sp, r7
 8004692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004696:	4770      	bx	lr

08004698 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004698:	b480      	push	{r7}
 800469a:	b083      	sub	sp, #12
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80046a0:	bf00      	nop
 80046a2:	370c      	adds	r7, #12
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr

080046ac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80046ac:	b480      	push	{r7}
 80046ae:	b083      	sub	sp, #12
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80046b4:	bf00      	nop
 80046b6:	370c      	adds	r7, #12
 80046b8:	46bd      	mov	sp, r7
 80046ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046be:	4770      	bx	lr

080046c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b083      	sub	sp, #12
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
 80046c8:	460b      	mov	r3, r1
 80046ca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80046cc:	bf00      	nop
 80046ce:	370c      	adds	r7, #12
 80046d0:	46bd      	mov	sp, r7
 80046d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d6:	4770      	bx	lr

080046d8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b086      	sub	sp, #24
 80046dc:	af00      	add	r7, sp, #0
 80046de:	60f8      	str	r0, [r7, #12]
 80046e0:	60b9      	str	r1, [r7, #8]
 80046e2:	603b      	str	r3, [r7, #0]
 80046e4:	4613      	mov	r3, r2
 80046e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046e8:	e03b      	b.n	8004762 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046ea:	6a3b      	ldr	r3, [r7, #32]
 80046ec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80046f0:	d037      	beq.n	8004762 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046f2:	f7fc fe2b 	bl	800134c <HAL_GetTick>
 80046f6:	4602      	mov	r2, r0
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	1ad3      	subs	r3, r2, r3
 80046fc:	6a3a      	ldr	r2, [r7, #32]
 80046fe:	429a      	cmp	r2, r3
 8004700:	d302      	bcc.n	8004708 <UART_WaitOnFlagUntilTimeout+0x30>
 8004702:	6a3b      	ldr	r3, [r7, #32]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d101      	bne.n	800470c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004708:	2303      	movs	r3, #3
 800470a:	e03a      	b.n	8004782 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	68db      	ldr	r3, [r3, #12]
 8004712:	f003 0304 	and.w	r3, r3, #4
 8004716:	2b00      	cmp	r3, #0
 8004718:	d023      	beq.n	8004762 <UART_WaitOnFlagUntilTimeout+0x8a>
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	2b80      	cmp	r3, #128	@ 0x80
 800471e:	d020      	beq.n	8004762 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	2b40      	cmp	r3, #64	@ 0x40
 8004724:	d01d      	beq.n	8004762 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f003 0308 	and.w	r3, r3, #8
 8004730:	2b08      	cmp	r3, #8
 8004732:	d116      	bne.n	8004762 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004734:	2300      	movs	r3, #0
 8004736:	617b      	str	r3, [r7, #20]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	617b      	str	r3, [r7, #20]
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	617b      	str	r3, [r7, #20]
 8004748:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800474a:	68f8      	ldr	r0, [r7, #12]
 800474c:	f000 f81d 	bl	800478a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2208      	movs	r2, #8
 8004754:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2200      	movs	r2, #0
 800475a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e00f      	b.n	8004782 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	4013      	ands	r3, r2
 800476c:	68ba      	ldr	r2, [r7, #8]
 800476e:	429a      	cmp	r2, r3
 8004770:	bf0c      	ite	eq
 8004772:	2301      	moveq	r3, #1
 8004774:	2300      	movne	r3, #0
 8004776:	b2db      	uxtb	r3, r3
 8004778:	461a      	mov	r2, r3
 800477a:	79fb      	ldrb	r3, [r7, #7]
 800477c:	429a      	cmp	r2, r3
 800477e:	d0b4      	beq.n	80046ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004780:	2300      	movs	r3, #0
}
 8004782:	4618      	mov	r0, r3
 8004784:	3718      	adds	r7, #24
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}

0800478a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800478a:	b480      	push	{r7}
 800478c:	b095      	sub	sp, #84	@ 0x54
 800478e:	af00      	add	r7, sp, #0
 8004790:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	330c      	adds	r3, #12
 8004798:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800479a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800479c:	e853 3f00 	ldrex	r3, [r3]
 80047a0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80047a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80047a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	330c      	adds	r3, #12
 80047b0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80047b2:	643a      	str	r2, [r7, #64]	@ 0x40
 80047b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047b6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80047b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80047ba:	e841 2300 	strex	r3, r2, [r1]
 80047be:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80047c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d1e5      	bne.n	8004792 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	3314      	adds	r3, #20
 80047cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047ce:	6a3b      	ldr	r3, [r7, #32]
 80047d0:	e853 3f00 	ldrex	r3, [r3]
 80047d4:	61fb      	str	r3, [r7, #28]
   return(result);
 80047d6:	69fb      	ldr	r3, [r7, #28]
 80047d8:	f023 0301 	bic.w	r3, r3, #1
 80047dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	3314      	adds	r3, #20
 80047e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80047e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80047e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80047ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80047ee:	e841 2300 	strex	r3, r2, [r1]
 80047f2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80047f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d1e5      	bne.n	80047c6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047fe:	2b01      	cmp	r3, #1
 8004800:	d119      	bne.n	8004836 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	330c      	adds	r3, #12
 8004808:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	e853 3f00 	ldrex	r3, [r3]
 8004810:	60bb      	str	r3, [r7, #8]
   return(result);
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	f023 0310 	bic.w	r3, r3, #16
 8004818:	647b      	str	r3, [r7, #68]	@ 0x44
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	330c      	adds	r3, #12
 8004820:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004822:	61ba      	str	r2, [r7, #24]
 8004824:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004826:	6979      	ldr	r1, [r7, #20]
 8004828:	69ba      	ldr	r2, [r7, #24]
 800482a:	e841 2300 	strex	r3, r2, [r1]
 800482e:	613b      	str	r3, [r7, #16]
   return(result);
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d1e5      	bne.n	8004802 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2220      	movs	r2, #32
 800483a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2200      	movs	r2, #0
 8004842:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004844:	bf00      	nop
 8004846:	3754      	adds	r7, #84	@ 0x54
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr

08004850 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b084      	sub	sp, #16
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800485c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2200      	movs	r2, #0
 8004862:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004864:	68f8      	ldr	r0, [r7, #12]
 8004866:	f7ff ff21 	bl	80046ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800486a:	bf00      	nop
 800486c:	3710      	adds	r7, #16
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}

08004872 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004872:	b480      	push	{r7}
 8004874:	b085      	sub	sp, #20
 8004876:	af00      	add	r7, sp, #0
 8004878:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004880:	b2db      	uxtb	r3, r3
 8004882:	2b21      	cmp	r3, #33	@ 0x21
 8004884:	d13e      	bne.n	8004904 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800488e:	d114      	bne.n	80048ba <UART_Transmit_IT+0x48>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	691b      	ldr	r3, [r3, #16]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d110      	bne.n	80048ba <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6a1b      	ldr	r3, [r3, #32]
 800489c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	881b      	ldrh	r3, [r3, #0]
 80048a2:	461a      	mov	r2, r3
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80048ac:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6a1b      	ldr	r3, [r3, #32]
 80048b2:	1c9a      	adds	r2, r3, #2
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	621a      	str	r2, [r3, #32]
 80048b8:	e008      	b.n	80048cc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6a1b      	ldr	r3, [r3, #32]
 80048be:	1c59      	adds	r1, r3, #1
 80048c0:	687a      	ldr	r2, [r7, #4]
 80048c2:	6211      	str	r1, [r2, #32]
 80048c4:	781a      	ldrb	r2, [r3, #0]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80048d0:	b29b      	uxth	r3, r3
 80048d2:	3b01      	subs	r3, #1
 80048d4:	b29b      	uxth	r3, r3
 80048d6:	687a      	ldr	r2, [r7, #4]
 80048d8:	4619      	mov	r1, r3
 80048da:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d10f      	bne.n	8004900 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	68da      	ldr	r2, [r3, #12]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80048ee:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	68da      	ldr	r2, [r3, #12]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80048fe:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004900:	2300      	movs	r3, #0
 8004902:	e000      	b.n	8004906 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004904:	2302      	movs	r3, #2
  }
}
 8004906:	4618      	mov	r0, r3
 8004908:	3714      	adds	r7, #20
 800490a:	46bd      	mov	sp, r7
 800490c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004910:	4770      	bx	lr

08004912 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004912:	b580      	push	{r7, lr}
 8004914:	b082      	sub	sp, #8
 8004916:	af00      	add	r7, sp, #0
 8004918:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	68da      	ldr	r2, [r3, #12]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004928:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2220      	movs	r2, #32
 800492e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004932:	6878      	ldr	r0, [r7, #4]
 8004934:	f7ff fea6 	bl	8004684 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004938:	2300      	movs	r3, #0
}
 800493a:	4618      	mov	r0, r3
 800493c:	3708      	adds	r7, #8
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}

08004942 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004942:	b580      	push	{r7, lr}
 8004944:	b08c      	sub	sp, #48	@ 0x30
 8004946:	af00      	add	r7, sp, #0
 8004948:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800494a:	2300      	movs	r3, #0
 800494c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800494e:	2300      	movs	r3, #0
 8004950:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004958:	b2db      	uxtb	r3, r3
 800495a:	2b22      	cmp	r3, #34	@ 0x22
 800495c:	f040 80aa 	bne.w	8004ab4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004968:	d115      	bne.n	8004996 <UART_Receive_IT+0x54>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	691b      	ldr	r3, [r3, #16]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d111      	bne.n	8004996 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004976:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	b29b      	uxth	r3, r3
 8004980:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004984:	b29a      	uxth	r2, r3
 8004986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004988:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800498e:	1c9a      	adds	r2, r3, #2
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	629a      	str	r2, [r3, #40]	@ 0x28
 8004994:	e024      	b.n	80049e0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800499a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049a4:	d007      	beq.n	80049b6 <UART_Receive_IT+0x74>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d10a      	bne.n	80049c4 <UART_Receive_IT+0x82>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	691b      	ldr	r3, [r3, #16]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d106      	bne.n	80049c4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	b2da      	uxtb	r2, r3
 80049be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049c0:	701a      	strb	r2, [r3, #0]
 80049c2:	e008      	b.n	80049d6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	b2db      	uxtb	r3, r3
 80049cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049d0:	b2da      	uxtb	r2, r3
 80049d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049d4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049da:	1c5a      	adds	r2, r3, #1
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80049e4:	b29b      	uxth	r3, r3
 80049e6:	3b01      	subs	r3, #1
 80049e8:	b29b      	uxth	r3, r3
 80049ea:	687a      	ldr	r2, [r7, #4]
 80049ec:	4619      	mov	r1, r3
 80049ee:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d15d      	bne.n	8004ab0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	68da      	ldr	r2, [r3, #12]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f022 0220 	bic.w	r2, r2, #32
 8004a02:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	68da      	ldr	r2, [r3, #12]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004a12:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	695a      	ldr	r2, [r3, #20]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f022 0201 	bic.w	r2, r2, #1
 8004a22:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2220      	movs	r2, #32
 8004a28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a36:	2b01      	cmp	r3, #1
 8004a38:	d135      	bne.n	8004aa6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	330c      	adds	r3, #12
 8004a46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	e853 3f00 	ldrex	r3, [r3]
 8004a4e:	613b      	str	r3, [r7, #16]
   return(result);
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	f023 0310 	bic.w	r3, r3, #16
 8004a56:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	330c      	adds	r3, #12
 8004a5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a60:	623a      	str	r2, [r7, #32]
 8004a62:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a64:	69f9      	ldr	r1, [r7, #28]
 8004a66:	6a3a      	ldr	r2, [r7, #32]
 8004a68:	e841 2300 	strex	r3, r2, [r1]
 8004a6c:	61bb      	str	r3, [r7, #24]
   return(result);
 8004a6e:	69bb      	ldr	r3, [r7, #24]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d1e5      	bne.n	8004a40 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f003 0310 	and.w	r3, r3, #16
 8004a7e:	2b10      	cmp	r3, #16
 8004a80:	d10a      	bne.n	8004a98 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004a82:	2300      	movs	r3, #0
 8004a84:	60fb      	str	r3, [r7, #12]
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	60fb      	str	r3, [r7, #12]
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	60fb      	str	r3, [r7, #12]
 8004a96:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004a9c:	4619      	mov	r1, r3
 8004a9e:	6878      	ldr	r0, [r7, #4]
 8004aa0:	f7ff fe0e 	bl	80046c0 <HAL_UARTEx_RxEventCallback>
 8004aa4:	e002      	b.n	8004aac <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004aa6:	6878      	ldr	r0, [r7, #4]
 8004aa8:	f7ff fdf6 	bl	8004698 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004aac:	2300      	movs	r3, #0
 8004aae:	e002      	b.n	8004ab6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	e000      	b.n	8004ab6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004ab4:	2302      	movs	r3, #2
  }
}
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	3730      	adds	r7, #48	@ 0x30
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bd80      	pop	{r7, pc}
	...

08004ac0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ac0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ac4:	b0c0      	sub	sp, #256	@ 0x100
 8004ac6:	af00      	add	r7, sp, #0
 8004ac8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004acc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	691b      	ldr	r3, [r3, #16]
 8004ad4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004ad8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004adc:	68d9      	ldr	r1, [r3, #12]
 8004ade:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	ea40 0301 	orr.w	r3, r0, r1
 8004ae8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004aea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aee:	689a      	ldr	r2, [r3, #8]
 8004af0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004af4:	691b      	ldr	r3, [r3, #16]
 8004af6:	431a      	orrs	r2, r3
 8004af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004afc:	695b      	ldr	r3, [r3, #20]
 8004afe:	431a      	orrs	r2, r3
 8004b00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b04:	69db      	ldr	r3, [r3, #28]
 8004b06:	4313      	orrs	r3, r2
 8004b08:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004b0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	68db      	ldr	r3, [r3, #12]
 8004b14:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004b18:	f021 010c 	bic.w	r1, r1, #12
 8004b1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004b26:	430b      	orrs	r3, r1
 8004b28:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004b2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	695b      	ldr	r3, [r3, #20]
 8004b32:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004b36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b3a:	6999      	ldr	r1, [r3, #24]
 8004b3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	ea40 0301 	orr.w	r3, r0, r1
 8004b46:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004b48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	4b8f      	ldr	r3, [pc, #572]	@ (8004d8c <UART_SetConfig+0x2cc>)
 8004b50:	429a      	cmp	r2, r3
 8004b52:	d005      	beq.n	8004b60 <UART_SetConfig+0xa0>
 8004b54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	4b8d      	ldr	r3, [pc, #564]	@ (8004d90 <UART_SetConfig+0x2d0>)
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d104      	bne.n	8004b6a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004b60:	f7ff f9f6 	bl	8003f50 <HAL_RCC_GetPCLK2Freq>
 8004b64:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004b68:	e003      	b.n	8004b72 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004b6a:	f7ff f9dd 	bl	8003f28 <HAL_RCC_GetPCLK1Freq>
 8004b6e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b76:	69db      	ldr	r3, [r3, #28]
 8004b78:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b7c:	f040 810c 	bne.w	8004d98 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004b80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b84:	2200      	movs	r2, #0
 8004b86:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004b8a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004b8e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004b92:	4622      	mov	r2, r4
 8004b94:	462b      	mov	r3, r5
 8004b96:	1891      	adds	r1, r2, r2
 8004b98:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004b9a:	415b      	adcs	r3, r3
 8004b9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b9e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004ba2:	4621      	mov	r1, r4
 8004ba4:	eb12 0801 	adds.w	r8, r2, r1
 8004ba8:	4629      	mov	r1, r5
 8004baa:	eb43 0901 	adc.w	r9, r3, r1
 8004bae:	f04f 0200 	mov.w	r2, #0
 8004bb2:	f04f 0300 	mov.w	r3, #0
 8004bb6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004bba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004bbe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004bc2:	4690      	mov	r8, r2
 8004bc4:	4699      	mov	r9, r3
 8004bc6:	4623      	mov	r3, r4
 8004bc8:	eb18 0303 	adds.w	r3, r8, r3
 8004bcc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004bd0:	462b      	mov	r3, r5
 8004bd2:	eb49 0303 	adc.w	r3, r9, r3
 8004bd6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004bda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	2200      	movs	r2, #0
 8004be2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004be6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004bea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004bee:	460b      	mov	r3, r1
 8004bf0:	18db      	adds	r3, r3, r3
 8004bf2:	653b      	str	r3, [r7, #80]	@ 0x50
 8004bf4:	4613      	mov	r3, r2
 8004bf6:	eb42 0303 	adc.w	r3, r2, r3
 8004bfa:	657b      	str	r3, [r7, #84]	@ 0x54
 8004bfc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004c00:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004c04:	f7fb fb44 	bl	8000290 <__aeabi_uldivmod>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	460b      	mov	r3, r1
 8004c0c:	4b61      	ldr	r3, [pc, #388]	@ (8004d94 <UART_SetConfig+0x2d4>)
 8004c0e:	fba3 2302 	umull	r2, r3, r3, r2
 8004c12:	095b      	lsrs	r3, r3, #5
 8004c14:	011c      	lsls	r4, r3, #4
 8004c16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004c20:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004c24:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004c28:	4642      	mov	r2, r8
 8004c2a:	464b      	mov	r3, r9
 8004c2c:	1891      	adds	r1, r2, r2
 8004c2e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004c30:	415b      	adcs	r3, r3
 8004c32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c34:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004c38:	4641      	mov	r1, r8
 8004c3a:	eb12 0a01 	adds.w	sl, r2, r1
 8004c3e:	4649      	mov	r1, r9
 8004c40:	eb43 0b01 	adc.w	fp, r3, r1
 8004c44:	f04f 0200 	mov.w	r2, #0
 8004c48:	f04f 0300 	mov.w	r3, #0
 8004c4c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004c50:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004c54:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004c58:	4692      	mov	sl, r2
 8004c5a:	469b      	mov	fp, r3
 8004c5c:	4643      	mov	r3, r8
 8004c5e:	eb1a 0303 	adds.w	r3, sl, r3
 8004c62:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004c66:	464b      	mov	r3, r9
 8004c68:	eb4b 0303 	adc.w	r3, fp, r3
 8004c6c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	2200      	movs	r2, #0
 8004c78:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004c7c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004c80:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004c84:	460b      	mov	r3, r1
 8004c86:	18db      	adds	r3, r3, r3
 8004c88:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c8a:	4613      	mov	r3, r2
 8004c8c:	eb42 0303 	adc.w	r3, r2, r3
 8004c90:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c92:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004c96:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004c9a:	f7fb faf9 	bl	8000290 <__aeabi_uldivmod>
 8004c9e:	4602      	mov	r2, r0
 8004ca0:	460b      	mov	r3, r1
 8004ca2:	4611      	mov	r1, r2
 8004ca4:	4b3b      	ldr	r3, [pc, #236]	@ (8004d94 <UART_SetConfig+0x2d4>)
 8004ca6:	fba3 2301 	umull	r2, r3, r3, r1
 8004caa:	095b      	lsrs	r3, r3, #5
 8004cac:	2264      	movs	r2, #100	@ 0x64
 8004cae:	fb02 f303 	mul.w	r3, r2, r3
 8004cb2:	1acb      	subs	r3, r1, r3
 8004cb4:	00db      	lsls	r3, r3, #3
 8004cb6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004cba:	4b36      	ldr	r3, [pc, #216]	@ (8004d94 <UART_SetConfig+0x2d4>)
 8004cbc:	fba3 2302 	umull	r2, r3, r3, r2
 8004cc0:	095b      	lsrs	r3, r3, #5
 8004cc2:	005b      	lsls	r3, r3, #1
 8004cc4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004cc8:	441c      	add	r4, r3
 8004cca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004cce:	2200      	movs	r2, #0
 8004cd0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004cd4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004cd8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004cdc:	4642      	mov	r2, r8
 8004cde:	464b      	mov	r3, r9
 8004ce0:	1891      	adds	r1, r2, r2
 8004ce2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004ce4:	415b      	adcs	r3, r3
 8004ce6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004ce8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004cec:	4641      	mov	r1, r8
 8004cee:	1851      	adds	r1, r2, r1
 8004cf0:	6339      	str	r1, [r7, #48]	@ 0x30
 8004cf2:	4649      	mov	r1, r9
 8004cf4:	414b      	adcs	r3, r1
 8004cf6:	637b      	str	r3, [r7, #52]	@ 0x34
 8004cf8:	f04f 0200 	mov.w	r2, #0
 8004cfc:	f04f 0300 	mov.w	r3, #0
 8004d00:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004d04:	4659      	mov	r1, fp
 8004d06:	00cb      	lsls	r3, r1, #3
 8004d08:	4651      	mov	r1, sl
 8004d0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d0e:	4651      	mov	r1, sl
 8004d10:	00ca      	lsls	r2, r1, #3
 8004d12:	4610      	mov	r0, r2
 8004d14:	4619      	mov	r1, r3
 8004d16:	4603      	mov	r3, r0
 8004d18:	4642      	mov	r2, r8
 8004d1a:	189b      	adds	r3, r3, r2
 8004d1c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004d20:	464b      	mov	r3, r9
 8004d22:	460a      	mov	r2, r1
 8004d24:	eb42 0303 	adc.w	r3, r2, r3
 8004d28:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004d2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	2200      	movs	r2, #0
 8004d34:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004d38:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004d3c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004d40:	460b      	mov	r3, r1
 8004d42:	18db      	adds	r3, r3, r3
 8004d44:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d46:	4613      	mov	r3, r2
 8004d48:	eb42 0303 	adc.w	r3, r2, r3
 8004d4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d4e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004d52:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004d56:	f7fb fa9b 	bl	8000290 <__aeabi_uldivmod>
 8004d5a:	4602      	mov	r2, r0
 8004d5c:	460b      	mov	r3, r1
 8004d5e:	4b0d      	ldr	r3, [pc, #52]	@ (8004d94 <UART_SetConfig+0x2d4>)
 8004d60:	fba3 1302 	umull	r1, r3, r3, r2
 8004d64:	095b      	lsrs	r3, r3, #5
 8004d66:	2164      	movs	r1, #100	@ 0x64
 8004d68:	fb01 f303 	mul.w	r3, r1, r3
 8004d6c:	1ad3      	subs	r3, r2, r3
 8004d6e:	00db      	lsls	r3, r3, #3
 8004d70:	3332      	adds	r3, #50	@ 0x32
 8004d72:	4a08      	ldr	r2, [pc, #32]	@ (8004d94 <UART_SetConfig+0x2d4>)
 8004d74:	fba2 2303 	umull	r2, r3, r2, r3
 8004d78:	095b      	lsrs	r3, r3, #5
 8004d7a:	f003 0207 	and.w	r2, r3, #7
 8004d7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4422      	add	r2, r4
 8004d86:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004d88:	e106      	b.n	8004f98 <UART_SetConfig+0x4d8>
 8004d8a:	bf00      	nop
 8004d8c:	40011000 	.word	0x40011000
 8004d90:	40011400 	.word	0x40011400
 8004d94:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004d98:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004da2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004da6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004daa:	4642      	mov	r2, r8
 8004dac:	464b      	mov	r3, r9
 8004dae:	1891      	adds	r1, r2, r2
 8004db0:	6239      	str	r1, [r7, #32]
 8004db2:	415b      	adcs	r3, r3
 8004db4:	627b      	str	r3, [r7, #36]	@ 0x24
 8004db6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004dba:	4641      	mov	r1, r8
 8004dbc:	1854      	adds	r4, r2, r1
 8004dbe:	4649      	mov	r1, r9
 8004dc0:	eb43 0501 	adc.w	r5, r3, r1
 8004dc4:	f04f 0200 	mov.w	r2, #0
 8004dc8:	f04f 0300 	mov.w	r3, #0
 8004dcc:	00eb      	lsls	r3, r5, #3
 8004dce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004dd2:	00e2      	lsls	r2, r4, #3
 8004dd4:	4614      	mov	r4, r2
 8004dd6:	461d      	mov	r5, r3
 8004dd8:	4643      	mov	r3, r8
 8004dda:	18e3      	adds	r3, r4, r3
 8004ddc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004de0:	464b      	mov	r3, r9
 8004de2:	eb45 0303 	adc.w	r3, r5, r3
 8004de6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004dea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	2200      	movs	r2, #0
 8004df2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004df6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004dfa:	f04f 0200 	mov.w	r2, #0
 8004dfe:	f04f 0300 	mov.w	r3, #0
 8004e02:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004e06:	4629      	mov	r1, r5
 8004e08:	008b      	lsls	r3, r1, #2
 8004e0a:	4621      	mov	r1, r4
 8004e0c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e10:	4621      	mov	r1, r4
 8004e12:	008a      	lsls	r2, r1, #2
 8004e14:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004e18:	f7fb fa3a 	bl	8000290 <__aeabi_uldivmod>
 8004e1c:	4602      	mov	r2, r0
 8004e1e:	460b      	mov	r3, r1
 8004e20:	4b60      	ldr	r3, [pc, #384]	@ (8004fa4 <UART_SetConfig+0x4e4>)
 8004e22:	fba3 2302 	umull	r2, r3, r3, r2
 8004e26:	095b      	lsrs	r3, r3, #5
 8004e28:	011c      	lsls	r4, r3, #4
 8004e2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e2e:	2200      	movs	r2, #0
 8004e30:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004e34:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004e38:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004e3c:	4642      	mov	r2, r8
 8004e3e:	464b      	mov	r3, r9
 8004e40:	1891      	adds	r1, r2, r2
 8004e42:	61b9      	str	r1, [r7, #24]
 8004e44:	415b      	adcs	r3, r3
 8004e46:	61fb      	str	r3, [r7, #28]
 8004e48:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004e4c:	4641      	mov	r1, r8
 8004e4e:	1851      	adds	r1, r2, r1
 8004e50:	6139      	str	r1, [r7, #16]
 8004e52:	4649      	mov	r1, r9
 8004e54:	414b      	adcs	r3, r1
 8004e56:	617b      	str	r3, [r7, #20]
 8004e58:	f04f 0200 	mov.w	r2, #0
 8004e5c:	f04f 0300 	mov.w	r3, #0
 8004e60:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004e64:	4659      	mov	r1, fp
 8004e66:	00cb      	lsls	r3, r1, #3
 8004e68:	4651      	mov	r1, sl
 8004e6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e6e:	4651      	mov	r1, sl
 8004e70:	00ca      	lsls	r2, r1, #3
 8004e72:	4610      	mov	r0, r2
 8004e74:	4619      	mov	r1, r3
 8004e76:	4603      	mov	r3, r0
 8004e78:	4642      	mov	r2, r8
 8004e7a:	189b      	adds	r3, r3, r2
 8004e7c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004e80:	464b      	mov	r3, r9
 8004e82:	460a      	mov	r2, r1
 8004e84:	eb42 0303 	adc.w	r3, r2, r3
 8004e88:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004e8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	2200      	movs	r2, #0
 8004e94:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004e96:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004e98:	f04f 0200 	mov.w	r2, #0
 8004e9c:	f04f 0300 	mov.w	r3, #0
 8004ea0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004ea4:	4649      	mov	r1, r9
 8004ea6:	008b      	lsls	r3, r1, #2
 8004ea8:	4641      	mov	r1, r8
 8004eaa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004eae:	4641      	mov	r1, r8
 8004eb0:	008a      	lsls	r2, r1, #2
 8004eb2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004eb6:	f7fb f9eb 	bl	8000290 <__aeabi_uldivmod>
 8004eba:	4602      	mov	r2, r0
 8004ebc:	460b      	mov	r3, r1
 8004ebe:	4611      	mov	r1, r2
 8004ec0:	4b38      	ldr	r3, [pc, #224]	@ (8004fa4 <UART_SetConfig+0x4e4>)
 8004ec2:	fba3 2301 	umull	r2, r3, r3, r1
 8004ec6:	095b      	lsrs	r3, r3, #5
 8004ec8:	2264      	movs	r2, #100	@ 0x64
 8004eca:	fb02 f303 	mul.w	r3, r2, r3
 8004ece:	1acb      	subs	r3, r1, r3
 8004ed0:	011b      	lsls	r3, r3, #4
 8004ed2:	3332      	adds	r3, #50	@ 0x32
 8004ed4:	4a33      	ldr	r2, [pc, #204]	@ (8004fa4 <UART_SetConfig+0x4e4>)
 8004ed6:	fba2 2303 	umull	r2, r3, r2, r3
 8004eda:	095b      	lsrs	r3, r3, #5
 8004edc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ee0:	441c      	add	r4, r3
 8004ee2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	673b      	str	r3, [r7, #112]	@ 0x70
 8004eea:	677a      	str	r2, [r7, #116]	@ 0x74
 8004eec:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004ef0:	4642      	mov	r2, r8
 8004ef2:	464b      	mov	r3, r9
 8004ef4:	1891      	adds	r1, r2, r2
 8004ef6:	60b9      	str	r1, [r7, #8]
 8004ef8:	415b      	adcs	r3, r3
 8004efa:	60fb      	str	r3, [r7, #12]
 8004efc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004f00:	4641      	mov	r1, r8
 8004f02:	1851      	adds	r1, r2, r1
 8004f04:	6039      	str	r1, [r7, #0]
 8004f06:	4649      	mov	r1, r9
 8004f08:	414b      	adcs	r3, r1
 8004f0a:	607b      	str	r3, [r7, #4]
 8004f0c:	f04f 0200 	mov.w	r2, #0
 8004f10:	f04f 0300 	mov.w	r3, #0
 8004f14:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004f18:	4659      	mov	r1, fp
 8004f1a:	00cb      	lsls	r3, r1, #3
 8004f1c:	4651      	mov	r1, sl
 8004f1e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f22:	4651      	mov	r1, sl
 8004f24:	00ca      	lsls	r2, r1, #3
 8004f26:	4610      	mov	r0, r2
 8004f28:	4619      	mov	r1, r3
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	4642      	mov	r2, r8
 8004f2e:	189b      	adds	r3, r3, r2
 8004f30:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004f32:	464b      	mov	r3, r9
 8004f34:	460a      	mov	r2, r1
 8004f36:	eb42 0303 	adc.w	r3, r2, r3
 8004f3a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	2200      	movs	r2, #0
 8004f44:	663b      	str	r3, [r7, #96]	@ 0x60
 8004f46:	667a      	str	r2, [r7, #100]	@ 0x64
 8004f48:	f04f 0200 	mov.w	r2, #0
 8004f4c:	f04f 0300 	mov.w	r3, #0
 8004f50:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004f54:	4649      	mov	r1, r9
 8004f56:	008b      	lsls	r3, r1, #2
 8004f58:	4641      	mov	r1, r8
 8004f5a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f5e:	4641      	mov	r1, r8
 8004f60:	008a      	lsls	r2, r1, #2
 8004f62:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004f66:	f7fb f993 	bl	8000290 <__aeabi_uldivmod>
 8004f6a:	4602      	mov	r2, r0
 8004f6c:	460b      	mov	r3, r1
 8004f6e:	4b0d      	ldr	r3, [pc, #52]	@ (8004fa4 <UART_SetConfig+0x4e4>)
 8004f70:	fba3 1302 	umull	r1, r3, r3, r2
 8004f74:	095b      	lsrs	r3, r3, #5
 8004f76:	2164      	movs	r1, #100	@ 0x64
 8004f78:	fb01 f303 	mul.w	r3, r1, r3
 8004f7c:	1ad3      	subs	r3, r2, r3
 8004f7e:	011b      	lsls	r3, r3, #4
 8004f80:	3332      	adds	r3, #50	@ 0x32
 8004f82:	4a08      	ldr	r2, [pc, #32]	@ (8004fa4 <UART_SetConfig+0x4e4>)
 8004f84:	fba2 2303 	umull	r2, r3, r2, r3
 8004f88:	095b      	lsrs	r3, r3, #5
 8004f8a:	f003 020f 	and.w	r2, r3, #15
 8004f8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4422      	add	r2, r4
 8004f96:	609a      	str	r2, [r3, #8]
}
 8004f98:	bf00      	nop
 8004f9a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004fa4:	51eb851f 	.word	0x51eb851f

08004fa8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004fa8:	b084      	sub	sp, #16
 8004faa:	b580      	push	{r7, lr}
 8004fac:	b084      	sub	sp, #16
 8004fae:	af00      	add	r7, sp, #0
 8004fb0:	6078      	str	r0, [r7, #4]
 8004fb2:	f107 001c 	add.w	r0, r7, #28
 8004fb6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004fba:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004fbe:	2b01      	cmp	r3, #1
 8004fc0:	d123      	bne.n	800500a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fc6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	68db      	ldr	r3, [r3, #12]
 8004fd2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8004fd6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004fda:	687a      	ldr	r2, [r7, #4]
 8004fdc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	68db      	ldr	r3, [r3, #12]
 8004fe2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004fea:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	d105      	bne.n	8004ffe <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	68db      	ldr	r3, [r3, #12]
 8004ff6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004ffe:	6878      	ldr	r0, [r7, #4]
 8005000:	f001 fae8 	bl	80065d4 <USB_CoreReset>
 8005004:	4603      	mov	r3, r0
 8005006:	73fb      	strb	r3, [r7, #15]
 8005008:	e01b      	b.n	8005042 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	68db      	ldr	r3, [r3, #12]
 800500e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f001 fadc 	bl	80065d4 <USB_CoreReset>
 800501c:	4603      	mov	r3, r0
 800501e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005020:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005024:	2b00      	cmp	r3, #0
 8005026:	d106      	bne.n	8005036 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800502c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	639a      	str	r2, [r3, #56]	@ 0x38
 8005034:	e005      	b.n	8005042 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800503a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005042:	7fbb      	ldrb	r3, [r7, #30]
 8005044:	2b01      	cmp	r3, #1
 8005046:	d10b      	bne.n	8005060 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	f043 0206 	orr.w	r2, r3, #6
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	f043 0220 	orr.w	r2, r3, #32
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005060:	7bfb      	ldrb	r3, [r7, #15]
}
 8005062:	4618      	mov	r0, r3
 8005064:	3710      	adds	r7, #16
 8005066:	46bd      	mov	sp, r7
 8005068:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800506c:	b004      	add	sp, #16
 800506e:	4770      	bx	lr

08005070 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005070:	b480      	push	{r7}
 8005072:	b087      	sub	sp, #28
 8005074:	af00      	add	r7, sp, #0
 8005076:	60f8      	str	r0, [r7, #12]
 8005078:	60b9      	str	r1, [r7, #8]
 800507a:	4613      	mov	r3, r2
 800507c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800507e:	79fb      	ldrb	r3, [r7, #7]
 8005080:	2b02      	cmp	r3, #2
 8005082:	d165      	bne.n	8005150 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	4a41      	ldr	r2, [pc, #260]	@ (800518c <USB_SetTurnaroundTime+0x11c>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d906      	bls.n	800509a <USB_SetTurnaroundTime+0x2a>
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	4a40      	ldr	r2, [pc, #256]	@ (8005190 <USB_SetTurnaroundTime+0x120>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d202      	bcs.n	800509a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005094:	230f      	movs	r3, #15
 8005096:	617b      	str	r3, [r7, #20]
 8005098:	e062      	b.n	8005160 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	4a3c      	ldr	r2, [pc, #240]	@ (8005190 <USB_SetTurnaroundTime+0x120>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d306      	bcc.n	80050b0 <USB_SetTurnaroundTime+0x40>
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	4a3b      	ldr	r2, [pc, #236]	@ (8005194 <USB_SetTurnaroundTime+0x124>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d202      	bcs.n	80050b0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80050aa:	230e      	movs	r3, #14
 80050ac:	617b      	str	r3, [r7, #20]
 80050ae:	e057      	b.n	8005160 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	4a38      	ldr	r2, [pc, #224]	@ (8005194 <USB_SetTurnaroundTime+0x124>)
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d306      	bcc.n	80050c6 <USB_SetTurnaroundTime+0x56>
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	4a37      	ldr	r2, [pc, #220]	@ (8005198 <USB_SetTurnaroundTime+0x128>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d202      	bcs.n	80050c6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80050c0:	230d      	movs	r3, #13
 80050c2:	617b      	str	r3, [r7, #20]
 80050c4:	e04c      	b.n	8005160 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	4a33      	ldr	r2, [pc, #204]	@ (8005198 <USB_SetTurnaroundTime+0x128>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d306      	bcc.n	80050dc <USB_SetTurnaroundTime+0x6c>
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	4a32      	ldr	r2, [pc, #200]	@ (800519c <USB_SetTurnaroundTime+0x12c>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d802      	bhi.n	80050dc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80050d6:	230c      	movs	r3, #12
 80050d8:	617b      	str	r3, [r7, #20]
 80050da:	e041      	b.n	8005160 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	4a2f      	ldr	r2, [pc, #188]	@ (800519c <USB_SetTurnaroundTime+0x12c>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d906      	bls.n	80050f2 <USB_SetTurnaroundTime+0x82>
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	4a2e      	ldr	r2, [pc, #184]	@ (80051a0 <USB_SetTurnaroundTime+0x130>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d802      	bhi.n	80050f2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80050ec:	230b      	movs	r3, #11
 80050ee:	617b      	str	r3, [r7, #20]
 80050f0:	e036      	b.n	8005160 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	4a2a      	ldr	r2, [pc, #168]	@ (80051a0 <USB_SetTurnaroundTime+0x130>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d906      	bls.n	8005108 <USB_SetTurnaroundTime+0x98>
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	4a29      	ldr	r2, [pc, #164]	@ (80051a4 <USB_SetTurnaroundTime+0x134>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d802      	bhi.n	8005108 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005102:	230a      	movs	r3, #10
 8005104:	617b      	str	r3, [r7, #20]
 8005106:	e02b      	b.n	8005160 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	4a26      	ldr	r2, [pc, #152]	@ (80051a4 <USB_SetTurnaroundTime+0x134>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d906      	bls.n	800511e <USB_SetTurnaroundTime+0xae>
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	4a25      	ldr	r2, [pc, #148]	@ (80051a8 <USB_SetTurnaroundTime+0x138>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d202      	bcs.n	800511e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005118:	2309      	movs	r3, #9
 800511a:	617b      	str	r3, [r7, #20]
 800511c:	e020      	b.n	8005160 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	4a21      	ldr	r2, [pc, #132]	@ (80051a8 <USB_SetTurnaroundTime+0x138>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d306      	bcc.n	8005134 <USB_SetTurnaroundTime+0xc4>
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	4a20      	ldr	r2, [pc, #128]	@ (80051ac <USB_SetTurnaroundTime+0x13c>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d802      	bhi.n	8005134 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800512e:	2308      	movs	r3, #8
 8005130:	617b      	str	r3, [r7, #20]
 8005132:	e015      	b.n	8005160 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	4a1d      	ldr	r2, [pc, #116]	@ (80051ac <USB_SetTurnaroundTime+0x13c>)
 8005138:	4293      	cmp	r3, r2
 800513a:	d906      	bls.n	800514a <USB_SetTurnaroundTime+0xda>
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	4a1c      	ldr	r2, [pc, #112]	@ (80051b0 <USB_SetTurnaroundTime+0x140>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d202      	bcs.n	800514a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005144:	2307      	movs	r3, #7
 8005146:	617b      	str	r3, [r7, #20]
 8005148:	e00a      	b.n	8005160 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800514a:	2306      	movs	r3, #6
 800514c:	617b      	str	r3, [r7, #20]
 800514e:	e007      	b.n	8005160 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005150:	79fb      	ldrb	r3, [r7, #7]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d102      	bne.n	800515c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005156:	2309      	movs	r3, #9
 8005158:	617b      	str	r3, [r7, #20]
 800515a:	e001      	b.n	8005160 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800515c:	2309      	movs	r3, #9
 800515e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	68da      	ldr	r2, [r3, #12]
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	029b      	lsls	r3, r3, #10
 8005174:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005178:	431a      	orrs	r2, r3
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800517e:	2300      	movs	r3, #0
}
 8005180:	4618      	mov	r0, r3
 8005182:	371c      	adds	r7, #28
 8005184:	46bd      	mov	sp, r7
 8005186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518a:	4770      	bx	lr
 800518c:	00d8acbf 	.word	0x00d8acbf
 8005190:	00e4e1c0 	.word	0x00e4e1c0
 8005194:	00f42400 	.word	0x00f42400
 8005198:	01067380 	.word	0x01067380
 800519c:	011a499f 	.word	0x011a499f
 80051a0:	01312cff 	.word	0x01312cff
 80051a4:	014ca43f 	.word	0x014ca43f
 80051a8:	016e3600 	.word	0x016e3600
 80051ac:	01a6ab1f 	.word	0x01a6ab1f
 80051b0:	01e84800 	.word	0x01e84800

080051b4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b083      	sub	sp, #12
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	f043 0201 	orr.w	r2, r3, #1
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80051c8:	2300      	movs	r3, #0
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	370c      	adds	r7, #12
 80051ce:	46bd      	mov	sp, r7
 80051d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d4:	4770      	bx	lr

080051d6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80051d6:	b480      	push	{r7}
 80051d8:	b083      	sub	sp, #12
 80051da:	af00      	add	r7, sp, #0
 80051dc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	689b      	ldr	r3, [r3, #8]
 80051e2:	f023 0201 	bic.w	r2, r3, #1
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80051ea:	2300      	movs	r3, #0
}
 80051ec:	4618      	mov	r0, r3
 80051ee:	370c      	adds	r7, #12
 80051f0:	46bd      	mov	sp, r7
 80051f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f6:	4770      	bx	lr

080051f8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b084      	sub	sp, #16
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
 8005200:	460b      	mov	r3, r1
 8005202:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005204:	2300      	movs	r3, #0
 8005206:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	68db      	ldr	r3, [r3, #12]
 800520c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005214:	78fb      	ldrb	r3, [r7, #3]
 8005216:	2b01      	cmp	r3, #1
 8005218:	d115      	bne.n	8005246 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	68db      	ldr	r3, [r3, #12]
 800521e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005226:	200a      	movs	r0, #10
 8005228:	f7fc f89c 	bl	8001364 <HAL_Delay>
      ms += 10U;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	330a      	adds	r3, #10
 8005230:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f001 f93f 	bl	80064b6 <USB_GetMode>
 8005238:	4603      	mov	r3, r0
 800523a:	2b01      	cmp	r3, #1
 800523c:	d01e      	beq.n	800527c <USB_SetCurrentMode+0x84>
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2bc7      	cmp	r3, #199	@ 0xc7
 8005242:	d9f0      	bls.n	8005226 <USB_SetCurrentMode+0x2e>
 8005244:	e01a      	b.n	800527c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005246:	78fb      	ldrb	r3, [r7, #3]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d115      	bne.n	8005278 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005258:	200a      	movs	r0, #10
 800525a:	f7fc f883 	bl	8001364 <HAL_Delay>
      ms += 10U;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	330a      	adds	r3, #10
 8005262:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005264:	6878      	ldr	r0, [r7, #4]
 8005266:	f001 f926 	bl	80064b6 <USB_GetMode>
 800526a:	4603      	mov	r3, r0
 800526c:	2b00      	cmp	r3, #0
 800526e:	d005      	beq.n	800527c <USB_SetCurrentMode+0x84>
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2bc7      	cmp	r3, #199	@ 0xc7
 8005274:	d9f0      	bls.n	8005258 <USB_SetCurrentMode+0x60>
 8005276:	e001      	b.n	800527c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005278:	2301      	movs	r3, #1
 800527a:	e005      	b.n	8005288 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2bc8      	cmp	r3, #200	@ 0xc8
 8005280:	d101      	bne.n	8005286 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	e000      	b.n	8005288 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005286:	2300      	movs	r3, #0
}
 8005288:	4618      	mov	r0, r3
 800528a:	3710      	adds	r7, #16
 800528c:	46bd      	mov	sp, r7
 800528e:	bd80      	pop	{r7, pc}

08005290 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005290:	b084      	sub	sp, #16
 8005292:	b580      	push	{r7, lr}
 8005294:	b086      	sub	sp, #24
 8005296:	af00      	add	r7, sp, #0
 8005298:	6078      	str	r0, [r7, #4]
 800529a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800529e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80052a2:	2300      	movs	r3, #0
 80052a4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80052aa:	2300      	movs	r3, #0
 80052ac:	613b      	str	r3, [r7, #16]
 80052ae:	e009      	b.n	80052c4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80052b0:	687a      	ldr	r2, [r7, #4]
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	3340      	adds	r3, #64	@ 0x40
 80052b6:	009b      	lsls	r3, r3, #2
 80052b8:	4413      	add	r3, r2
 80052ba:	2200      	movs	r2, #0
 80052bc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80052be:	693b      	ldr	r3, [r7, #16]
 80052c0:	3301      	adds	r3, #1
 80052c2:	613b      	str	r3, [r7, #16]
 80052c4:	693b      	ldr	r3, [r7, #16]
 80052c6:	2b0e      	cmp	r3, #14
 80052c8:	d9f2      	bls.n	80052b0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80052ca:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d11c      	bne.n	800530c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	68fa      	ldr	r2, [r7, #12]
 80052dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80052e0:	f043 0302 	orr.w	r3, r3, #2
 80052e4:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ea:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052f6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005302:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	639a      	str	r2, [r3, #56]	@ 0x38
 800530a:	e00b      	b.n	8005324 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005310:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800531c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800532a:	461a      	mov	r2, r3
 800532c:	2300      	movs	r3, #0
 800532e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005330:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005334:	2b01      	cmp	r3, #1
 8005336:	d10d      	bne.n	8005354 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005338:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800533c:	2b00      	cmp	r3, #0
 800533e:	d104      	bne.n	800534a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005340:	2100      	movs	r1, #0
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	f000 f968 	bl	8005618 <USB_SetDevSpeed>
 8005348:	e008      	b.n	800535c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800534a:	2101      	movs	r1, #1
 800534c:	6878      	ldr	r0, [r7, #4]
 800534e:	f000 f963 	bl	8005618 <USB_SetDevSpeed>
 8005352:	e003      	b.n	800535c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005354:	2103      	movs	r1, #3
 8005356:	6878      	ldr	r0, [r7, #4]
 8005358:	f000 f95e 	bl	8005618 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800535c:	2110      	movs	r1, #16
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f000 f8fa 	bl	8005558 <USB_FlushTxFifo>
 8005364:	4603      	mov	r3, r0
 8005366:	2b00      	cmp	r3, #0
 8005368:	d001      	beq.n	800536e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800536e:	6878      	ldr	r0, [r7, #4]
 8005370:	f000 f924 	bl	80055bc <USB_FlushRxFifo>
 8005374:	4603      	mov	r3, r0
 8005376:	2b00      	cmp	r3, #0
 8005378:	d001      	beq.n	800537e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800537a:	2301      	movs	r3, #1
 800537c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005384:	461a      	mov	r2, r3
 8005386:	2300      	movs	r3, #0
 8005388:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005390:	461a      	mov	r2, r3
 8005392:	2300      	movs	r3, #0
 8005394:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800539c:	461a      	mov	r2, r3
 800539e:	2300      	movs	r3, #0
 80053a0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80053a2:	2300      	movs	r3, #0
 80053a4:	613b      	str	r3, [r7, #16]
 80053a6:	e043      	b.n	8005430 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80053a8:	693b      	ldr	r3, [r7, #16]
 80053aa:	015a      	lsls	r2, r3, #5
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	4413      	add	r3, r2
 80053b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80053ba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80053be:	d118      	bne.n	80053f2 <USB_DevInit+0x162>
    {
      if (i == 0U)
 80053c0:	693b      	ldr	r3, [r7, #16]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d10a      	bne.n	80053dc <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	015a      	lsls	r2, r3, #5
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	4413      	add	r3, r2
 80053ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053d2:	461a      	mov	r2, r3
 80053d4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80053d8:	6013      	str	r3, [r2, #0]
 80053da:	e013      	b.n	8005404 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	015a      	lsls	r2, r3, #5
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	4413      	add	r3, r2
 80053e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053e8:	461a      	mov	r2, r3
 80053ea:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80053ee:	6013      	str	r3, [r2, #0]
 80053f0:	e008      	b.n	8005404 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80053f2:	693b      	ldr	r3, [r7, #16]
 80053f4:	015a      	lsls	r2, r3, #5
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	4413      	add	r3, r2
 80053fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053fe:	461a      	mov	r2, r3
 8005400:	2300      	movs	r3, #0
 8005402:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	015a      	lsls	r2, r3, #5
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	4413      	add	r3, r2
 800540c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005410:	461a      	mov	r2, r3
 8005412:	2300      	movs	r3, #0
 8005414:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005416:	693b      	ldr	r3, [r7, #16]
 8005418:	015a      	lsls	r2, r3, #5
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	4413      	add	r3, r2
 800541e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005422:	461a      	mov	r2, r3
 8005424:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005428:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	3301      	adds	r3, #1
 800542e:	613b      	str	r3, [r7, #16]
 8005430:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005434:	461a      	mov	r2, r3
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	4293      	cmp	r3, r2
 800543a:	d3b5      	bcc.n	80053a8 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800543c:	2300      	movs	r3, #0
 800543e:	613b      	str	r3, [r7, #16]
 8005440:	e043      	b.n	80054ca <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005442:	693b      	ldr	r3, [r7, #16]
 8005444:	015a      	lsls	r2, r3, #5
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	4413      	add	r3, r2
 800544a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005454:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005458:	d118      	bne.n	800548c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800545a:	693b      	ldr	r3, [r7, #16]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d10a      	bne.n	8005476 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005460:	693b      	ldr	r3, [r7, #16]
 8005462:	015a      	lsls	r2, r3, #5
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	4413      	add	r3, r2
 8005468:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800546c:	461a      	mov	r2, r3
 800546e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005472:	6013      	str	r3, [r2, #0]
 8005474:	e013      	b.n	800549e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005476:	693b      	ldr	r3, [r7, #16]
 8005478:	015a      	lsls	r2, r3, #5
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	4413      	add	r3, r2
 800547e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005482:	461a      	mov	r2, r3
 8005484:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005488:	6013      	str	r3, [r2, #0]
 800548a:	e008      	b.n	800549e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800548c:	693b      	ldr	r3, [r7, #16]
 800548e:	015a      	lsls	r2, r3, #5
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	4413      	add	r3, r2
 8005494:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005498:	461a      	mov	r2, r3
 800549a:	2300      	movs	r3, #0
 800549c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	015a      	lsls	r2, r3, #5
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	4413      	add	r3, r2
 80054a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054aa:	461a      	mov	r2, r3
 80054ac:	2300      	movs	r3, #0
 80054ae:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80054b0:	693b      	ldr	r3, [r7, #16]
 80054b2:	015a      	lsls	r2, r3, #5
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	4413      	add	r3, r2
 80054b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054bc:	461a      	mov	r2, r3
 80054be:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80054c2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80054c4:	693b      	ldr	r3, [r7, #16]
 80054c6:	3301      	adds	r3, #1
 80054c8:	613b      	str	r3, [r7, #16]
 80054ca:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80054ce:	461a      	mov	r2, r3
 80054d0:	693b      	ldr	r3, [r7, #16]
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d3b5      	bcc.n	8005442 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054dc:	691b      	ldr	r3, [r3, #16]
 80054de:	68fa      	ldr	r2, [r7, #12]
 80054e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80054e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80054e8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2200      	movs	r2, #0
 80054ee:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80054f6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80054f8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d105      	bne.n	800550c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	699b      	ldr	r3, [r3, #24]
 8005504:	f043 0210 	orr.w	r2, r3, #16
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	699a      	ldr	r2, [r3, #24]
 8005510:	4b10      	ldr	r3, [pc, #64]	@ (8005554 <USB_DevInit+0x2c4>)
 8005512:	4313      	orrs	r3, r2
 8005514:	687a      	ldr	r2, [r7, #4]
 8005516:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005518:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800551c:	2b00      	cmp	r3, #0
 800551e:	d005      	beq.n	800552c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	699b      	ldr	r3, [r3, #24]
 8005524:	f043 0208 	orr.w	r2, r3, #8
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800552c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005530:	2b01      	cmp	r3, #1
 8005532:	d107      	bne.n	8005544 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	699b      	ldr	r3, [r3, #24]
 8005538:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800553c:	f043 0304 	orr.w	r3, r3, #4
 8005540:	687a      	ldr	r2, [r7, #4]
 8005542:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005544:	7dfb      	ldrb	r3, [r7, #23]
}
 8005546:	4618      	mov	r0, r3
 8005548:	3718      	adds	r7, #24
 800554a:	46bd      	mov	sp, r7
 800554c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005550:	b004      	add	sp, #16
 8005552:	4770      	bx	lr
 8005554:	803c3800 	.word	0x803c3800

08005558 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005558:	b480      	push	{r7}
 800555a:	b085      	sub	sp, #20
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005562:	2300      	movs	r3, #0
 8005564:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	3301      	adds	r3, #1
 800556a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005572:	d901      	bls.n	8005578 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005574:	2303      	movs	r3, #3
 8005576:	e01b      	b.n	80055b0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	691b      	ldr	r3, [r3, #16]
 800557c:	2b00      	cmp	r3, #0
 800557e:	daf2      	bge.n	8005566 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005580:	2300      	movs	r3, #0
 8005582:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	019b      	lsls	r3, r3, #6
 8005588:	f043 0220 	orr.w	r2, r3, #32
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	3301      	adds	r3, #1
 8005594:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800559c:	d901      	bls.n	80055a2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800559e:	2303      	movs	r3, #3
 80055a0:	e006      	b.n	80055b0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	691b      	ldr	r3, [r3, #16]
 80055a6:	f003 0320 	and.w	r3, r3, #32
 80055aa:	2b20      	cmp	r3, #32
 80055ac:	d0f0      	beq.n	8005590 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80055ae:	2300      	movs	r3, #0
}
 80055b0:	4618      	mov	r0, r3
 80055b2:	3714      	adds	r7, #20
 80055b4:	46bd      	mov	sp, r7
 80055b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ba:	4770      	bx	lr

080055bc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80055bc:	b480      	push	{r7}
 80055be:	b085      	sub	sp, #20
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80055c4:	2300      	movs	r3, #0
 80055c6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	3301      	adds	r3, #1
 80055cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80055d4:	d901      	bls.n	80055da <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80055d6:	2303      	movs	r3, #3
 80055d8:	e018      	b.n	800560c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	691b      	ldr	r3, [r3, #16]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	daf2      	bge.n	80055c8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80055e2:	2300      	movs	r3, #0
 80055e4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2210      	movs	r2, #16
 80055ea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	3301      	adds	r3, #1
 80055f0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80055f8:	d901      	bls.n	80055fe <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80055fa:	2303      	movs	r3, #3
 80055fc:	e006      	b.n	800560c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	691b      	ldr	r3, [r3, #16]
 8005602:	f003 0310 	and.w	r3, r3, #16
 8005606:	2b10      	cmp	r3, #16
 8005608:	d0f0      	beq.n	80055ec <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800560a:	2300      	movs	r3, #0
}
 800560c:	4618      	mov	r0, r3
 800560e:	3714      	adds	r7, #20
 8005610:	46bd      	mov	sp, r7
 8005612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005616:	4770      	bx	lr

08005618 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005618:	b480      	push	{r7}
 800561a:	b085      	sub	sp, #20
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
 8005620:	460b      	mov	r3, r1
 8005622:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800562e:	681a      	ldr	r2, [r3, #0]
 8005630:	78fb      	ldrb	r3, [r7, #3]
 8005632:	68f9      	ldr	r1, [r7, #12]
 8005634:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005638:	4313      	orrs	r3, r2
 800563a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800563c:	2300      	movs	r3, #0
}
 800563e:	4618      	mov	r0, r3
 8005640:	3714      	adds	r7, #20
 8005642:	46bd      	mov	sp, r7
 8005644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005648:	4770      	bx	lr

0800564a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800564a:	b480      	push	{r7}
 800564c:	b087      	sub	sp, #28
 800564e:	af00      	add	r7, sp, #0
 8005650:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	f003 0306 	and.w	r3, r3, #6
 8005662:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d102      	bne.n	8005670 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800566a:	2300      	movs	r3, #0
 800566c:	75fb      	strb	r3, [r7, #23]
 800566e:	e00a      	b.n	8005686 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2b02      	cmp	r3, #2
 8005674:	d002      	beq.n	800567c <USB_GetDevSpeed+0x32>
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2b06      	cmp	r3, #6
 800567a:	d102      	bne.n	8005682 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800567c:	2302      	movs	r3, #2
 800567e:	75fb      	strb	r3, [r7, #23]
 8005680:	e001      	b.n	8005686 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005682:	230f      	movs	r3, #15
 8005684:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005686:	7dfb      	ldrb	r3, [r7, #23]
}
 8005688:	4618      	mov	r0, r3
 800568a:	371c      	adds	r7, #28
 800568c:	46bd      	mov	sp, r7
 800568e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005692:	4770      	bx	lr

08005694 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005694:	b480      	push	{r7}
 8005696:	b085      	sub	sp, #20
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
 800569c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	781b      	ldrb	r3, [r3, #0]
 80056a6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	785b      	ldrb	r3, [r3, #1]
 80056ac:	2b01      	cmp	r3, #1
 80056ae:	d13a      	bne.n	8005726 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056b6:	69da      	ldr	r2, [r3, #28]
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	781b      	ldrb	r3, [r3, #0]
 80056bc:	f003 030f 	and.w	r3, r3, #15
 80056c0:	2101      	movs	r1, #1
 80056c2:	fa01 f303 	lsl.w	r3, r1, r3
 80056c6:	b29b      	uxth	r3, r3
 80056c8:	68f9      	ldr	r1, [r7, #12]
 80056ca:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80056ce:	4313      	orrs	r3, r2
 80056d0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	015a      	lsls	r2, r3, #5
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	4413      	add	r3, r2
 80056da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d155      	bne.n	8005794 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	015a      	lsls	r2, r3, #5
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	4413      	add	r3, r2
 80056f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056f4:	681a      	ldr	r2, [r3, #0]
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	689b      	ldr	r3, [r3, #8]
 80056fa:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	791b      	ldrb	r3, [r3, #4]
 8005702:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005704:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	059b      	lsls	r3, r3, #22
 800570a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800570c:	4313      	orrs	r3, r2
 800570e:	68ba      	ldr	r2, [r7, #8]
 8005710:	0151      	lsls	r1, r2, #5
 8005712:	68fa      	ldr	r2, [r7, #12]
 8005714:	440a      	add	r2, r1
 8005716:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800571a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800571e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005722:	6013      	str	r3, [r2, #0]
 8005724:	e036      	b.n	8005794 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800572c:	69da      	ldr	r2, [r3, #28]
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	781b      	ldrb	r3, [r3, #0]
 8005732:	f003 030f 	and.w	r3, r3, #15
 8005736:	2101      	movs	r1, #1
 8005738:	fa01 f303 	lsl.w	r3, r1, r3
 800573c:	041b      	lsls	r3, r3, #16
 800573e:	68f9      	ldr	r1, [r7, #12]
 8005740:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005744:	4313      	orrs	r3, r2
 8005746:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	015a      	lsls	r2, r3, #5
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	4413      	add	r3, r2
 8005750:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800575a:	2b00      	cmp	r3, #0
 800575c:	d11a      	bne.n	8005794 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	015a      	lsls	r2, r3, #5
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	4413      	add	r3, r2
 8005766:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800576a:	681a      	ldr	r2, [r3, #0]
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	689b      	ldr	r3, [r3, #8]
 8005770:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	791b      	ldrb	r3, [r3, #4]
 8005778:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800577a:	430b      	orrs	r3, r1
 800577c:	4313      	orrs	r3, r2
 800577e:	68ba      	ldr	r2, [r7, #8]
 8005780:	0151      	lsls	r1, r2, #5
 8005782:	68fa      	ldr	r2, [r7, #12]
 8005784:	440a      	add	r2, r1
 8005786:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800578a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800578e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005792:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005794:	2300      	movs	r3, #0
}
 8005796:	4618      	mov	r0, r3
 8005798:	3714      	adds	r7, #20
 800579a:	46bd      	mov	sp, r7
 800579c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a0:	4770      	bx	lr
	...

080057a4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80057a4:	b480      	push	{r7}
 80057a6:	b085      	sub	sp, #20
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
 80057ac:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	781b      	ldrb	r3, [r3, #0]
 80057b6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	785b      	ldrb	r3, [r3, #1]
 80057bc:	2b01      	cmp	r3, #1
 80057be:	d161      	bne.n	8005884 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	015a      	lsls	r2, r3, #5
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	4413      	add	r3, r2
 80057c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80057d2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80057d6:	d11f      	bne.n	8005818 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	015a      	lsls	r2, r3, #5
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	4413      	add	r3, r2
 80057e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	68ba      	ldr	r2, [r7, #8]
 80057e8:	0151      	lsls	r1, r2, #5
 80057ea:	68fa      	ldr	r2, [r7, #12]
 80057ec:	440a      	add	r2, r1
 80057ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80057f2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80057f6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	015a      	lsls	r2, r3, #5
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	4413      	add	r3, r2
 8005800:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	68ba      	ldr	r2, [r7, #8]
 8005808:	0151      	lsls	r1, r2, #5
 800580a:	68fa      	ldr	r2, [r7, #12]
 800580c:	440a      	add	r2, r1
 800580e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005812:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005816:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800581e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	781b      	ldrb	r3, [r3, #0]
 8005824:	f003 030f 	and.w	r3, r3, #15
 8005828:	2101      	movs	r1, #1
 800582a:	fa01 f303 	lsl.w	r3, r1, r3
 800582e:	b29b      	uxth	r3, r3
 8005830:	43db      	mvns	r3, r3
 8005832:	68f9      	ldr	r1, [r7, #12]
 8005834:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005838:	4013      	ands	r3, r2
 800583a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005842:	69da      	ldr	r2, [r3, #28]
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	781b      	ldrb	r3, [r3, #0]
 8005848:	f003 030f 	and.w	r3, r3, #15
 800584c:	2101      	movs	r1, #1
 800584e:	fa01 f303 	lsl.w	r3, r1, r3
 8005852:	b29b      	uxth	r3, r3
 8005854:	43db      	mvns	r3, r3
 8005856:	68f9      	ldr	r1, [r7, #12]
 8005858:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800585c:	4013      	ands	r3, r2
 800585e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	015a      	lsls	r2, r3, #5
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	4413      	add	r3, r2
 8005868:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800586c:	681a      	ldr	r2, [r3, #0]
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	0159      	lsls	r1, r3, #5
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	440b      	add	r3, r1
 8005876:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800587a:	4619      	mov	r1, r3
 800587c:	4b35      	ldr	r3, [pc, #212]	@ (8005954 <USB_DeactivateEndpoint+0x1b0>)
 800587e:	4013      	ands	r3, r2
 8005880:	600b      	str	r3, [r1, #0]
 8005882:	e060      	b.n	8005946 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	015a      	lsls	r2, r3, #5
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	4413      	add	r3, r2
 800588c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005896:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800589a:	d11f      	bne.n	80058dc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	015a      	lsls	r2, r3, #5
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	4413      	add	r3, r2
 80058a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	68ba      	ldr	r2, [r7, #8]
 80058ac:	0151      	lsls	r1, r2, #5
 80058ae:	68fa      	ldr	r2, [r7, #12]
 80058b0:	440a      	add	r2, r1
 80058b2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80058b6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80058ba:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	015a      	lsls	r2, r3, #5
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	4413      	add	r3, r2
 80058c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	68ba      	ldr	r2, [r7, #8]
 80058cc:	0151      	lsls	r1, r2, #5
 80058ce:	68fa      	ldr	r2, [r7, #12]
 80058d0:	440a      	add	r2, r1
 80058d2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80058d6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80058da:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	781b      	ldrb	r3, [r3, #0]
 80058e8:	f003 030f 	and.w	r3, r3, #15
 80058ec:	2101      	movs	r1, #1
 80058ee:	fa01 f303 	lsl.w	r3, r1, r3
 80058f2:	041b      	lsls	r3, r3, #16
 80058f4:	43db      	mvns	r3, r3
 80058f6:	68f9      	ldr	r1, [r7, #12]
 80058f8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80058fc:	4013      	ands	r3, r2
 80058fe:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005906:	69da      	ldr	r2, [r3, #28]
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	781b      	ldrb	r3, [r3, #0]
 800590c:	f003 030f 	and.w	r3, r3, #15
 8005910:	2101      	movs	r1, #1
 8005912:	fa01 f303 	lsl.w	r3, r1, r3
 8005916:	041b      	lsls	r3, r3, #16
 8005918:	43db      	mvns	r3, r3
 800591a:	68f9      	ldr	r1, [r7, #12]
 800591c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005920:	4013      	ands	r3, r2
 8005922:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	015a      	lsls	r2, r3, #5
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	4413      	add	r3, r2
 800592c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	0159      	lsls	r1, r3, #5
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	440b      	add	r3, r1
 800593a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800593e:	4619      	mov	r1, r3
 8005940:	4b05      	ldr	r3, [pc, #20]	@ (8005958 <USB_DeactivateEndpoint+0x1b4>)
 8005942:	4013      	ands	r3, r2
 8005944:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005946:	2300      	movs	r3, #0
}
 8005948:	4618      	mov	r0, r3
 800594a:	3714      	adds	r7, #20
 800594c:	46bd      	mov	sp, r7
 800594e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005952:	4770      	bx	lr
 8005954:	ec337800 	.word	0xec337800
 8005958:	eff37800 	.word	0xeff37800

0800595c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b08a      	sub	sp, #40	@ 0x28
 8005960:	af02      	add	r7, sp, #8
 8005962:	60f8      	str	r0, [r7, #12]
 8005964:	60b9      	str	r1, [r7, #8]
 8005966:	4613      	mov	r3, r2
 8005968:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	781b      	ldrb	r3, [r3, #0]
 8005972:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	785b      	ldrb	r3, [r3, #1]
 8005978:	2b01      	cmp	r3, #1
 800597a:	f040 817f 	bne.w	8005c7c <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	691b      	ldr	r3, [r3, #16]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d132      	bne.n	80059ec <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005986:	69bb      	ldr	r3, [r7, #24]
 8005988:	015a      	lsls	r2, r3, #5
 800598a:	69fb      	ldr	r3, [r7, #28]
 800598c:	4413      	add	r3, r2
 800598e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005992:	691b      	ldr	r3, [r3, #16]
 8005994:	69ba      	ldr	r2, [r7, #24]
 8005996:	0151      	lsls	r1, r2, #5
 8005998:	69fa      	ldr	r2, [r7, #28]
 800599a:	440a      	add	r2, r1
 800599c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80059a0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80059a4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80059a8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80059aa:	69bb      	ldr	r3, [r7, #24]
 80059ac:	015a      	lsls	r2, r3, #5
 80059ae:	69fb      	ldr	r3, [r7, #28]
 80059b0:	4413      	add	r3, r2
 80059b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059b6:	691b      	ldr	r3, [r3, #16]
 80059b8:	69ba      	ldr	r2, [r7, #24]
 80059ba:	0151      	lsls	r1, r2, #5
 80059bc:	69fa      	ldr	r2, [r7, #28]
 80059be:	440a      	add	r2, r1
 80059c0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80059c4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80059c8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80059ca:	69bb      	ldr	r3, [r7, #24]
 80059cc:	015a      	lsls	r2, r3, #5
 80059ce:	69fb      	ldr	r3, [r7, #28]
 80059d0:	4413      	add	r3, r2
 80059d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059d6:	691b      	ldr	r3, [r3, #16]
 80059d8:	69ba      	ldr	r2, [r7, #24]
 80059da:	0151      	lsls	r1, r2, #5
 80059dc:	69fa      	ldr	r2, [r7, #28]
 80059de:	440a      	add	r2, r1
 80059e0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80059e4:	0cdb      	lsrs	r3, r3, #19
 80059e6:	04db      	lsls	r3, r3, #19
 80059e8:	6113      	str	r3, [r2, #16]
 80059ea:	e097      	b.n	8005b1c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80059ec:	69bb      	ldr	r3, [r7, #24]
 80059ee:	015a      	lsls	r2, r3, #5
 80059f0:	69fb      	ldr	r3, [r7, #28]
 80059f2:	4413      	add	r3, r2
 80059f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059f8:	691b      	ldr	r3, [r3, #16]
 80059fa:	69ba      	ldr	r2, [r7, #24]
 80059fc:	0151      	lsls	r1, r2, #5
 80059fe:	69fa      	ldr	r2, [r7, #28]
 8005a00:	440a      	add	r2, r1
 8005a02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a06:	0cdb      	lsrs	r3, r3, #19
 8005a08:	04db      	lsls	r3, r3, #19
 8005a0a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005a0c:	69bb      	ldr	r3, [r7, #24]
 8005a0e:	015a      	lsls	r2, r3, #5
 8005a10:	69fb      	ldr	r3, [r7, #28]
 8005a12:	4413      	add	r3, r2
 8005a14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a18:	691b      	ldr	r3, [r3, #16]
 8005a1a:	69ba      	ldr	r2, [r7, #24]
 8005a1c:	0151      	lsls	r1, r2, #5
 8005a1e:	69fa      	ldr	r2, [r7, #28]
 8005a20:	440a      	add	r2, r1
 8005a22:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a26:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005a2a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005a2e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8005a30:	69bb      	ldr	r3, [r7, #24]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d11a      	bne.n	8005a6c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	691a      	ldr	r2, [r3, #16]
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	689b      	ldr	r3, [r3, #8]
 8005a3e:	429a      	cmp	r2, r3
 8005a40:	d903      	bls.n	8005a4a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	689a      	ldr	r2, [r3, #8]
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005a4a:	69bb      	ldr	r3, [r7, #24]
 8005a4c:	015a      	lsls	r2, r3, #5
 8005a4e:	69fb      	ldr	r3, [r7, #28]
 8005a50:	4413      	add	r3, r2
 8005a52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a56:	691b      	ldr	r3, [r3, #16]
 8005a58:	69ba      	ldr	r2, [r7, #24]
 8005a5a:	0151      	lsls	r1, r2, #5
 8005a5c:	69fa      	ldr	r2, [r7, #28]
 8005a5e:	440a      	add	r2, r1
 8005a60:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a64:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005a68:	6113      	str	r3, [r2, #16]
 8005a6a:	e044      	b.n	8005af6 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	691a      	ldr	r2, [r3, #16]
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	689b      	ldr	r3, [r3, #8]
 8005a74:	4413      	add	r3, r2
 8005a76:	1e5a      	subs	r2, r3, #1
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a80:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8005a82:	69bb      	ldr	r3, [r7, #24]
 8005a84:	015a      	lsls	r2, r3, #5
 8005a86:	69fb      	ldr	r3, [r7, #28]
 8005a88:	4413      	add	r3, r2
 8005a8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a8e:	691a      	ldr	r2, [r3, #16]
 8005a90:	8afb      	ldrh	r3, [r7, #22]
 8005a92:	04d9      	lsls	r1, r3, #19
 8005a94:	4ba4      	ldr	r3, [pc, #656]	@ (8005d28 <USB_EPStartXfer+0x3cc>)
 8005a96:	400b      	ands	r3, r1
 8005a98:	69b9      	ldr	r1, [r7, #24]
 8005a9a:	0148      	lsls	r0, r1, #5
 8005a9c:	69f9      	ldr	r1, [r7, #28]
 8005a9e:	4401      	add	r1, r0
 8005aa0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	791b      	ldrb	r3, [r3, #4]
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d122      	bne.n	8005af6 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005ab0:	69bb      	ldr	r3, [r7, #24]
 8005ab2:	015a      	lsls	r2, r3, #5
 8005ab4:	69fb      	ldr	r3, [r7, #28]
 8005ab6:	4413      	add	r3, r2
 8005ab8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005abc:	691b      	ldr	r3, [r3, #16]
 8005abe:	69ba      	ldr	r2, [r7, #24]
 8005ac0:	0151      	lsls	r1, r2, #5
 8005ac2:	69fa      	ldr	r2, [r7, #28]
 8005ac4:	440a      	add	r2, r1
 8005ac6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005aca:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8005ace:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8005ad0:	69bb      	ldr	r3, [r7, #24]
 8005ad2:	015a      	lsls	r2, r3, #5
 8005ad4:	69fb      	ldr	r3, [r7, #28]
 8005ad6:	4413      	add	r3, r2
 8005ad8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005adc:	691a      	ldr	r2, [r3, #16]
 8005ade:	8afb      	ldrh	r3, [r7, #22]
 8005ae0:	075b      	lsls	r3, r3, #29
 8005ae2:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8005ae6:	69b9      	ldr	r1, [r7, #24]
 8005ae8:	0148      	lsls	r0, r1, #5
 8005aea:	69f9      	ldr	r1, [r7, #28]
 8005aec:	4401      	add	r1, r0
 8005aee:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005af2:	4313      	orrs	r3, r2
 8005af4:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005af6:	69bb      	ldr	r3, [r7, #24]
 8005af8:	015a      	lsls	r2, r3, #5
 8005afa:	69fb      	ldr	r3, [r7, #28]
 8005afc:	4413      	add	r3, r2
 8005afe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b02:	691a      	ldr	r2, [r3, #16]
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	691b      	ldr	r3, [r3, #16]
 8005b08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b0c:	69b9      	ldr	r1, [r7, #24]
 8005b0e:	0148      	lsls	r0, r1, #5
 8005b10:	69f9      	ldr	r1, [r7, #28]
 8005b12:	4401      	add	r1, r0
 8005b14:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005b18:	4313      	orrs	r3, r2
 8005b1a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005b1c:	79fb      	ldrb	r3, [r7, #7]
 8005b1e:	2b01      	cmp	r3, #1
 8005b20:	d14b      	bne.n	8005bba <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	69db      	ldr	r3, [r3, #28]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d009      	beq.n	8005b3e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005b2a:	69bb      	ldr	r3, [r7, #24]
 8005b2c:	015a      	lsls	r2, r3, #5
 8005b2e:	69fb      	ldr	r3, [r7, #28]
 8005b30:	4413      	add	r3, r2
 8005b32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b36:	461a      	mov	r2, r3
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	69db      	ldr	r3, [r3, #28]
 8005b3c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	791b      	ldrb	r3, [r3, #4]
 8005b42:	2b01      	cmp	r3, #1
 8005b44:	d128      	bne.n	8005b98 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005b46:	69fb      	ldr	r3, [r7, #28]
 8005b48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b4c:	689b      	ldr	r3, [r3, #8]
 8005b4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d110      	bne.n	8005b78 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005b56:	69bb      	ldr	r3, [r7, #24]
 8005b58:	015a      	lsls	r2, r3, #5
 8005b5a:	69fb      	ldr	r3, [r7, #28]
 8005b5c:	4413      	add	r3, r2
 8005b5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	69ba      	ldr	r2, [r7, #24]
 8005b66:	0151      	lsls	r1, r2, #5
 8005b68:	69fa      	ldr	r2, [r7, #28]
 8005b6a:	440a      	add	r2, r1
 8005b6c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b70:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005b74:	6013      	str	r3, [r2, #0]
 8005b76:	e00f      	b.n	8005b98 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005b78:	69bb      	ldr	r3, [r7, #24]
 8005b7a:	015a      	lsls	r2, r3, #5
 8005b7c:	69fb      	ldr	r3, [r7, #28]
 8005b7e:	4413      	add	r3, r2
 8005b80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	69ba      	ldr	r2, [r7, #24]
 8005b88:	0151      	lsls	r1, r2, #5
 8005b8a:	69fa      	ldr	r2, [r7, #28]
 8005b8c:	440a      	add	r2, r1
 8005b8e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b96:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005b98:	69bb      	ldr	r3, [r7, #24]
 8005b9a:	015a      	lsls	r2, r3, #5
 8005b9c:	69fb      	ldr	r3, [r7, #28]
 8005b9e:	4413      	add	r3, r2
 8005ba0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	69ba      	ldr	r2, [r7, #24]
 8005ba8:	0151      	lsls	r1, r2, #5
 8005baa:	69fa      	ldr	r2, [r7, #28]
 8005bac:	440a      	add	r2, r1
 8005bae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005bb2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005bb6:	6013      	str	r3, [r2, #0]
 8005bb8:	e166      	b.n	8005e88 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005bba:	69bb      	ldr	r3, [r7, #24]
 8005bbc:	015a      	lsls	r2, r3, #5
 8005bbe:	69fb      	ldr	r3, [r7, #28]
 8005bc0:	4413      	add	r3, r2
 8005bc2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	69ba      	ldr	r2, [r7, #24]
 8005bca:	0151      	lsls	r1, r2, #5
 8005bcc:	69fa      	ldr	r2, [r7, #28]
 8005bce:	440a      	add	r2, r1
 8005bd0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005bd4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005bd8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005bda:	68bb      	ldr	r3, [r7, #8]
 8005bdc:	791b      	ldrb	r3, [r3, #4]
 8005bde:	2b01      	cmp	r3, #1
 8005be0:	d015      	beq.n	8005c0e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005be2:	68bb      	ldr	r3, [r7, #8]
 8005be4:	691b      	ldr	r3, [r3, #16]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	f000 814e 	beq.w	8005e88 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005bec:	69fb      	ldr	r3, [r7, #28]
 8005bee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005bf2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	781b      	ldrb	r3, [r3, #0]
 8005bf8:	f003 030f 	and.w	r3, r3, #15
 8005bfc:	2101      	movs	r1, #1
 8005bfe:	fa01 f303 	lsl.w	r3, r1, r3
 8005c02:	69f9      	ldr	r1, [r7, #28]
 8005c04:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	634b      	str	r3, [r1, #52]	@ 0x34
 8005c0c:	e13c      	b.n	8005e88 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005c0e:	69fb      	ldr	r3, [r7, #28]
 8005c10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c14:	689b      	ldr	r3, [r3, #8]
 8005c16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d110      	bne.n	8005c40 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005c1e:	69bb      	ldr	r3, [r7, #24]
 8005c20:	015a      	lsls	r2, r3, #5
 8005c22:	69fb      	ldr	r3, [r7, #28]
 8005c24:	4413      	add	r3, r2
 8005c26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	69ba      	ldr	r2, [r7, #24]
 8005c2e:	0151      	lsls	r1, r2, #5
 8005c30:	69fa      	ldr	r2, [r7, #28]
 8005c32:	440a      	add	r2, r1
 8005c34:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c38:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005c3c:	6013      	str	r3, [r2, #0]
 8005c3e:	e00f      	b.n	8005c60 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005c40:	69bb      	ldr	r3, [r7, #24]
 8005c42:	015a      	lsls	r2, r3, #5
 8005c44:	69fb      	ldr	r3, [r7, #28]
 8005c46:	4413      	add	r3, r2
 8005c48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	69ba      	ldr	r2, [r7, #24]
 8005c50:	0151      	lsls	r1, r2, #5
 8005c52:	69fa      	ldr	r2, [r7, #28]
 8005c54:	440a      	add	r2, r1
 8005c56:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c5e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	68d9      	ldr	r1, [r3, #12]
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	781a      	ldrb	r2, [r3, #0]
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	691b      	ldr	r3, [r3, #16]
 8005c6c:	b298      	uxth	r0, r3
 8005c6e:	79fb      	ldrb	r3, [r7, #7]
 8005c70:	9300      	str	r3, [sp, #0]
 8005c72:	4603      	mov	r3, r0
 8005c74:	68f8      	ldr	r0, [r7, #12]
 8005c76:	f000 f9b9 	bl	8005fec <USB_WritePacket>
 8005c7a:	e105      	b.n	8005e88 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005c7c:	69bb      	ldr	r3, [r7, #24]
 8005c7e:	015a      	lsls	r2, r3, #5
 8005c80:	69fb      	ldr	r3, [r7, #28]
 8005c82:	4413      	add	r3, r2
 8005c84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c88:	691b      	ldr	r3, [r3, #16]
 8005c8a:	69ba      	ldr	r2, [r7, #24]
 8005c8c:	0151      	lsls	r1, r2, #5
 8005c8e:	69fa      	ldr	r2, [r7, #28]
 8005c90:	440a      	add	r2, r1
 8005c92:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005c96:	0cdb      	lsrs	r3, r3, #19
 8005c98:	04db      	lsls	r3, r3, #19
 8005c9a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005c9c:	69bb      	ldr	r3, [r7, #24]
 8005c9e:	015a      	lsls	r2, r3, #5
 8005ca0:	69fb      	ldr	r3, [r7, #28]
 8005ca2:	4413      	add	r3, r2
 8005ca4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ca8:	691b      	ldr	r3, [r3, #16]
 8005caa:	69ba      	ldr	r2, [r7, #24]
 8005cac:	0151      	lsls	r1, r2, #5
 8005cae:	69fa      	ldr	r2, [r7, #28]
 8005cb0:	440a      	add	r2, r1
 8005cb2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005cb6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005cba:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005cbe:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8005cc0:	69bb      	ldr	r3, [r7, #24]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d132      	bne.n	8005d2c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	691b      	ldr	r3, [r3, #16]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d003      	beq.n	8005cd6 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	689a      	ldr	r2, [r3, #8]
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	689a      	ldr	r2, [r3, #8]
 8005cda:	68bb      	ldr	r3, [r7, #8]
 8005cdc:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005cde:	69bb      	ldr	r3, [r7, #24]
 8005ce0:	015a      	lsls	r2, r3, #5
 8005ce2:	69fb      	ldr	r3, [r7, #28]
 8005ce4:	4413      	add	r3, r2
 8005ce6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cea:	691a      	ldr	r2, [r3, #16]
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	6a1b      	ldr	r3, [r3, #32]
 8005cf0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005cf4:	69b9      	ldr	r1, [r7, #24]
 8005cf6:	0148      	lsls	r0, r1, #5
 8005cf8:	69f9      	ldr	r1, [r7, #28]
 8005cfa:	4401      	add	r1, r0
 8005cfc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005d00:	4313      	orrs	r3, r2
 8005d02:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005d04:	69bb      	ldr	r3, [r7, #24]
 8005d06:	015a      	lsls	r2, r3, #5
 8005d08:	69fb      	ldr	r3, [r7, #28]
 8005d0a:	4413      	add	r3, r2
 8005d0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d10:	691b      	ldr	r3, [r3, #16]
 8005d12:	69ba      	ldr	r2, [r7, #24]
 8005d14:	0151      	lsls	r1, r2, #5
 8005d16:	69fa      	ldr	r2, [r7, #28]
 8005d18:	440a      	add	r2, r1
 8005d1a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005d1e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005d22:	6113      	str	r3, [r2, #16]
 8005d24:	e062      	b.n	8005dec <USB_EPStartXfer+0x490>
 8005d26:	bf00      	nop
 8005d28:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	691b      	ldr	r3, [r3, #16]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d123      	bne.n	8005d7c <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005d34:	69bb      	ldr	r3, [r7, #24]
 8005d36:	015a      	lsls	r2, r3, #5
 8005d38:	69fb      	ldr	r3, [r7, #28]
 8005d3a:	4413      	add	r3, r2
 8005d3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d40:	691a      	ldr	r2, [r3, #16]
 8005d42:	68bb      	ldr	r3, [r7, #8]
 8005d44:	689b      	ldr	r3, [r3, #8]
 8005d46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d4a:	69b9      	ldr	r1, [r7, #24]
 8005d4c:	0148      	lsls	r0, r1, #5
 8005d4e:	69f9      	ldr	r1, [r7, #28]
 8005d50:	4401      	add	r1, r0
 8005d52:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005d56:	4313      	orrs	r3, r2
 8005d58:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005d5a:	69bb      	ldr	r3, [r7, #24]
 8005d5c:	015a      	lsls	r2, r3, #5
 8005d5e:	69fb      	ldr	r3, [r7, #28]
 8005d60:	4413      	add	r3, r2
 8005d62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d66:	691b      	ldr	r3, [r3, #16]
 8005d68:	69ba      	ldr	r2, [r7, #24]
 8005d6a:	0151      	lsls	r1, r2, #5
 8005d6c:	69fa      	ldr	r2, [r7, #28]
 8005d6e:	440a      	add	r2, r1
 8005d70:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005d74:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005d78:	6113      	str	r3, [r2, #16]
 8005d7a:	e037      	b.n	8005dec <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	691a      	ldr	r2, [r3, #16]
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	689b      	ldr	r3, [r3, #8]
 8005d84:	4413      	add	r3, r2
 8005d86:	1e5a      	subs	r2, r3, #1
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d90:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8005d92:	68bb      	ldr	r3, [r7, #8]
 8005d94:	689b      	ldr	r3, [r3, #8]
 8005d96:	8afa      	ldrh	r2, [r7, #22]
 8005d98:	fb03 f202 	mul.w	r2, r3, r2
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005da0:	69bb      	ldr	r3, [r7, #24]
 8005da2:	015a      	lsls	r2, r3, #5
 8005da4:	69fb      	ldr	r3, [r7, #28]
 8005da6:	4413      	add	r3, r2
 8005da8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dac:	691a      	ldr	r2, [r3, #16]
 8005dae:	8afb      	ldrh	r3, [r7, #22]
 8005db0:	04d9      	lsls	r1, r3, #19
 8005db2:	4b38      	ldr	r3, [pc, #224]	@ (8005e94 <USB_EPStartXfer+0x538>)
 8005db4:	400b      	ands	r3, r1
 8005db6:	69b9      	ldr	r1, [r7, #24]
 8005db8:	0148      	lsls	r0, r1, #5
 8005dba:	69f9      	ldr	r1, [r7, #28]
 8005dbc:	4401      	add	r1, r0
 8005dbe:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005dc6:	69bb      	ldr	r3, [r7, #24]
 8005dc8:	015a      	lsls	r2, r3, #5
 8005dca:	69fb      	ldr	r3, [r7, #28]
 8005dcc:	4413      	add	r3, r2
 8005dce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dd2:	691a      	ldr	r2, [r3, #16]
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	6a1b      	ldr	r3, [r3, #32]
 8005dd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ddc:	69b9      	ldr	r1, [r7, #24]
 8005dde:	0148      	lsls	r0, r1, #5
 8005de0:	69f9      	ldr	r1, [r7, #28]
 8005de2:	4401      	add	r1, r0
 8005de4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005de8:	4313      	orrs	r3, r2
 8005dea:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8005dec:	79fb      	ldrb	r3, [r7, #7]
 8005dee:	2b01      	cmp	r3, #1
 8005df0:	d10d      	bne.n	8005e0e <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	68db      	ldr	r3, [r3, #12]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d009      	beq.n	8005e0e <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	68d9      	ldr	r1, [r3, #12]
 8005dfe:	69bb      	ldr	r3, [r7, #24]
 8005e00:	015a      	lsls	r2, r3, #5
 8005e02:	69fb      	ldr	r3, [r7, #28]
 8005e04:	4413      	add	r3, r2
 8005e06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e0a:	460a      	mov	r2, r1
 8005e0c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005e0e:	68bb      	ldr	r3, [r7, #8]
 8005e10:	791b      	ldrb	r3, [r3, #4]
 8005e12:	2b01      	cmp	r3, #1
 8005e14:	d128      	bne.n	8005e68 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005e16:	69fb      	ldr	r3, [r7, #28]
 8005e18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e1c:	689b      	ldr	r3, [r3, #8]
 8005e1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d110      	bne.n	8005e48 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005e26:	69bb      	ldr	r3, [r7, #24]
 8005e28:	015a      	lsls	r2, r3, #5
 8005e2a:	69fb      	ldr	r3, [r7, #28]
 8005e2c:	4413      	add	r3, r2
 8005e2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	69ba      	ldr	r2, [r7, #24]
 8005e36:	0151      	lsls	r1, r2, #5
 8005e38:	69fa      	ldr	r2, [r7, #28]
 8005e3a:	440a      	add	r2, r1
 8005e3c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e40:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005e44:	6013      	str	r3, [r2, #0]
 8005e46:	e00f      	b.n	8005e68 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005e48:	69bb      	ldr	r3, [r7, #24]
 8005e4a:	015a      	lsls	r2, r3, #5
 8005e4c:	69fb      	ldr	r3, [r7, #28]
 8005e4e:	4413      	add	r3, r2
 8005e50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	69ba      	ldr	r2, [r7, #24]
 8005e58:	0151      	lsls	r1, r2, #5
 8005e5a:	69fa      	ldr	r2, [r7, #28]
 8005e5c:	440a      	add	r2, r1
 8005e5e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e66:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005e68:	69bb      	ldr	r3, [r7, #24]
 8005e6a:	015a      	lsls	r2, r3, #5
 8005e6c:	69fb      	ldr	r3, [r7, #28]
 8005e6e:	4413      	add	r3, r2
 8005e70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	69ba      	ldr	r2, [r7, #24]
 8005e78:	0151      	lsls	r1, r2, #5
 8005e7a:	69fa      	ldr	r2, [r7, #28]
 8005e7c:	440a      	add	r2, r1
 8005e7e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e82:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005e86:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005e88:	2300      	movs	r3, #0
}
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	3720      	adds	r7, #32
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bd80      	pop	{r7, pc}
 8005e92:	bf00      	nop
 8005e94:	1ff80000 	.word	0x1ff80000

08005e98 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b087      	sub	sp, #28
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
 8005ea0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	785b      	ldrb	r3, [r3, #1]
 8005eb2:	2b01      	cmp	r3, #1
 8005eb4:	d14a      	bne.n	8005f4c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	781b      	ldrb	r3, [r3, #0]
 8005eba:	015a      	lsls	r2, r3, #5
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	4413      	add	r3, r2
 8005ec0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005eca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005ece:	f040 8086 	bne.w	8005fde <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	781b      	ldrb	r3, [r3, #0]
 8005ed6:	015a      	lsls	r2, r3, #5
 8005ed8:	693b      	ldr	r3, [r7, #16]
 8005eda:	4413      	add	r3, r2
 8005edc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	683a      	ldr	r2, [r7, #0]
 8005ee4:	7812      	ldrb	r2, [r2, #0]
 8005ee6:	0151      	lsls	r1, r2, #5
 8005ee8:	693a      	ldr	r2, [r7, #16]
 8005eea:	440a      	add	r2, r1
 8005eec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005ef0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005ef4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	781b      	ldrb	r3, [r3, #0]
 8005efa:	015a      	lsls	r2, r3, #5
 8005efc:	693b      	ldr	r3, [r7, #16]
 8005efe:	4413      	add	r3, r2
 8005f00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	683a      	ldr	r2, [r7, #0]
 8005f08:	7812      	ldrb	r2, [r2, #0]
 8005f0a:	0151      	lsls	r1, r2, #5
 8005f0c:	693a      	ldr	r2, [r7, #16]
 8005f0e:	440a      	add	r2, r1
 8005f10:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005f14:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005f18:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	3301      	adds	r3, #1
 8005f1e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d902      	bls.n	8005f30 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	75fb      	strb	r3, [r7, #23]
          break;
 8005f2e:	e056      	b.n	8005fde <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	781b      	ldrb	r3, [r3, #0]
 8005f34:	015a      	lsls	r2, r3, #5
 8005f36:	693b      	ldr	r3, [r7, #16]
 8005f38:	4413      	add	r3, r2
 8005f3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f44:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f48:	d0e7      	beq.n	8005f1a <USB_EPStopXfer+0x82>
 8005f4a:	e048      	b.n	8005fde <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	781b      	ldrb	r3, [r3, #0]
 8005f50:	015a      	lsls	r2, r3, #5
 8005f52:	693b      	ldr	r3, [r7, #16]
 8005f54:	4413      	add	r3, r2
 8005f56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f60:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f64:	d13b      	bne.n	8005fde <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	781b      	ldrb	r3, [r3, #0]
 8005f6a:	015a      	lsls	r2, r3, #5
 8005f6c:	693b      	ldr	r3, [r7, #16]
 8005f6e:	4413      	add	r3, r2
 8005f70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	683a      	ldr	r2, [r7, #0]
 8005f78:	7812      	ldrb	r2, [r2, #0]
 8005f7a:	0151      	lsls	r1, r2, #5
 8005f7c:	693a      	ldr	r2, [r7, #16]
 8005f7e:	440a      	add	r2, r1
 8005f80:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f84:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005f88:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	781b      	ldrb	r3, [r3, #0]
 8005f8e:	015a      	lsls	r2, r3, #5
 8005f90:	693b      	ldr	r3, [r7, #16]
 8005f92:	4413      	add	r3, r2
 8005f94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	683a      	ldr	r2, [r7, #0]
 8005f9c:	7812      	ldrb	r2, [r2, #0]
 8005f9e:	0151      	lsls	r1, r2, #5
 8005fa0:	693a      	ldr	r2, [r7, #16]
 8005fa2:	440a      	add	r2, r1
 8005fa4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005fa8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005fac:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	3301      	adds	r3, #1
 8005fb2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d902      	bls.n	8005fc4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	75fb      	strb	r3, [r7, #23]
          break;
 8005fc2:	e00c      	b.n	8005fde <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	781b      	ldrb	r3, [r3, #0]
 8005fc8:	015a      	lsls	r2, r3, #5
 8005fca:	693b      	ldr	r3, [r7, #16]
 8005fcc:	4413      	add	r3, r2
 8005fce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005fd8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005fdc:	d0e7      	beq.n	8005fae <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8005fde:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	371c      	adds	r7, #28
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fea:	4770      	bx	lr

08005fec <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b089      	sub	sp, #36	@ 0x24
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	60f8      	str	r0, [r7, #12]
 8005ff4:	60b9      	str	r1, [r7, #8]
 8005ff6:	4611      	mov	r1, r2
 8005ff8:	461a      	mov	r2, r3
 8005ffa:	460b      	mov	r3, r1
 8005ffc:	71fb      	strb	r3, [r7, #7]
 8005ffe:	4613      	mov	r3, r2
 8006000:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800600a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800600e:	2b00      	cmp	r3, #0
 8006010:	d123      	bne.n	800605a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006012:	88bb      	ldrh	r3, [r7, #4]
 8006014:	3303      	adds	r3, #3
 8006016:	089b      	lsrs	r3, r3, #2
 8006018:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800601a:	2300      	movs	r3, #0
 800601c:	61bb      	str	r3, [r7, #24]
 800601e:	e018      	b.n	8006052 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006020:	79fb      	ldrb	r3, [r7, #7]
 8006022:	031a      	lsls	r2, r3, #12
 8006024:	697b      	ldr	r3, [r7, #20]
 8006026:	4413      	add	r3, r2
 8006028:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800602c:	461a      	mov	r2, r3
 800602e:	69fb      	ldr	r3, [r7, #28]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006034:	69fb      	ldr	r3, [r7, #28]
 8006036:	3301      	adds	r3, #1
 8006038:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800603a:	69fb      	ldr	r3, [r7, #28]
 800603c:	3301      	adds	r3, #1
 800603e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006040:	69fb      	ldr	r3, [r7, #28]
 8006042:	3301      	adds	r3, #1
 8006044:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006046:	69fb      	ldr	r3, [r7, #28]
 8006048:	3301      	adds	r3, #1
 800604a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800604c:	69bb      	ldr	r3, [r7, #24]
 800604e:	3301      	adds	r3, #1
 8006050:	61bb      	str	r3, [r7, #24]
 8006052:	69ba      	ldr	r2, [r7, #24]
 8006054:	693b      	ldr	r3, [r7, #16]
 8006056:	429a      	cmp	r2, r3
 8006058:	d3e2      	bcc.n	8006020 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800605a:	2300      	movs	r3, #0
}
 800605c:	4618      	mov	r0, r3
 800605e:	3724      	adds	r7, #36	@ 0x24
 8006060:	46bd      	mov	sp, r7
 8006062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006066:	4770      	bx	lr

08006068 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006068:	b480      	push	{r7}
 800606a:	b08b      	sub	sp, #44	@ 0x2c
 800606c:	af00      	add	r7, sp, #0
 800606e:	60f8      	str	r0, [r7, #12]
 8006070:	60b9      	str	r1, [r7, #8]
 8006072:	4613      	mov	r3, r2
 8006074:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800607a:	68bb      	ldr	r3, [r7, #8]
 800607c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800607e:	88fb      	ldrh	r3, [r7, #6]
 8006080:	089b      	lsrs	r3, r3, #2
 8006082:	b29b      	uxth	r3, r3
 8006084:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006086:	88fb      	ldrh	r3, [r7, #6]
 8006088:	f003 0303 	and.w	r3, r3, #3
 800608c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800608e:	2300      	movs	r3, #0
 8006090:	623b      	str	r3, [r7, #32]
 8006092:	e014      	b.n	80060be <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006094:	69bb      	ldr	r3, [r7, #24]
 8006096:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800609a:	681a      	ldr	r2, [r3, #0]
 800609c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800609e:	601a      	str	r2, [r3, #0]
    pDest++;
 80060a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060a2:	3301      	adds	r3, #1
 80060a4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80060a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060a8:	3301      	adds	r3, #1
 80060aa:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80060ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060ae:	3301      	adds	r3, #1
 80060b0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80060b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060b4:	3301      	adds	r3, #1
 80060b6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80060b8:	6a3b      	ldr	r3, [r7, #32]
 80060ba:	3301      	adds	r3, #1
 80060bc:	623b      	str	r3, [r7, #32]
 80060be:	6a3a      	ldr	r2, [r7, #32]
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	429a      	cmp	r2, r3
 80060c4:	d3e6      	bcc.n	8006094 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80060c6:	8bfb      	ldrh	r3, [r7, #30]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d01e      	beq.n	800610a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80060cc:	2300      	movs	r3, #0
 80060ce:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80060d0:	69bb      	ldr	r3, [r7, #24]
 80060d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80060d6:	461a      	mov	r2, r3
 80060d8:	f107 0310 	add.w	r3, r7, #16
 80060dc:	6812      	ldr	r2, [r2, #0]
 80060de:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80060e0:	693a      	ldr	r2, [r7, #16]
 80060e2:	6a3b      	ldr	r3, [r7, #32]
 80060e4:	b2db      	uxtb	r3, r3
 80060e6:	00db      	lsls	r3, r3, #3
 80060e8:	fa22 f303 	lsr.w	r3, r2, r3
 80060ec:	b2da      	uxtb	r2, r3
 80060ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060f0:	701a      	strb	r2, [r3, #0]
      i++;
 80060f2:	6a3b      	ldr	r3, [r7, #32]
 80060f4:	3301      	adds	r3, #1
 80060f6:	623b      	str	r3, [r7, #32]
      pDest++;
 80060f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060fa:	3301      	adds	r3, #1
 80060fc:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80060fe:	8bfb      	ldrh	r3, [r7, #30]
 8006100:	3b01      	subs	r3, #1
 8006102:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006104:	8bfb      	ldrh	r3, [r7, #30]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d1ea      	bne.n	80060e0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800610a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800610c:	4618      	mov	r0, r3
 800610e:	372c      	adds	r7, #44	@ 0x2c
 8006110:	46bd      	mov	sp, r7
 8006112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006116:	4770      	bx	lr

08006118 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006118:	b480      	push	{r7}
 800611a:	b085      	sub	sp, #20
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
 8006120:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	781b      	ldrb	r3, [r3, #0]
 800612a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	785b      	ldrb	r3, [r3, #1]
 8006130:	2b01      	cmp	r3, #1
 8006132:	d12c      	bne.n	800618e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	015a      	lsls	r2, r3, #5
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	4413      	add	r3, r2
 800613c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	2b00      	cmp	r3, #0
 8006144:	db12      	blt.n	800616c <USB_EPSetStall+0x54>
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d00f      	beq.n	800616c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	015a      	lsls	r2, r3, #5
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	4413      	add	r3, r2
 8006154:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	68ba      	ldr	r2, [r7, #8]
 800615c:	0151      	lsls	r1, r2, #5
 800615e:	68fa      	ldr	r2, [r7, #12]
 8006160:	440a      	add	r2, r1
 8006162:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006166:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800616a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	015a      	lsls	r2, r3, #5
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	4413      	add	r3, r2
 8006174:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	68ba      	ldr	r2, [r7, #8]
 800617c:	0151      	lsls	r1, r2, #5
 800617e:	68fa      	ldr	r2, [r7, #12]
 8006180:	440a      	add	r2, r1
 8006182:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006186:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800618a:	6013      	str	r3, [r2, #0]
 800618c:	e02b      	b.n	80061e6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	015a      	lsls	r2, r3, #5
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	4413      	add	r3, r2
 8006196:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	2b00      	cmp	r3, #0
 800619e:	db12      	blt.n	80061c6 <USB_EPSetStall+0xae>
 80061a0:	68bb      	ldr	r3, [r7, #8]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d00f      	beq.n	80061c6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	015a      	lsls	r2, r3, #5
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	4413      	add	r3, r2
 80061ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	68ba      	ldr	r2, [r7, #8]
 80061b6:	0151      	lsls	r1, r2, #5
 80061b8:	68fa      	ldr	r2, [r7, #12]
 80061ba:	440a      	add	r2, r1
 80061bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061c0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80061c4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	015a      	lsls	r2, r3, #5
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	4413      	add	r3, r2
 80061ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	68ba      	ldr	r2, [r7, #8]
 80061d6:	0151      	lsls	r1, r2, #5
 80061d8:	68fa      	ldr	r2, [r7, #12]
 80061da:	440a      	add	r2, r1
 80061dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061e0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80061e4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80061e6:	2300      	movs	r3, #0
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	3714      	adds	r7, #20
 80061ec:	46bd      	mov	sp, r7
 80061ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f2:	4770      	bx	lr

080061f4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b085      	sub	sp, #20
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
 80061fc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	781b      	ldrb	r3, [r3, #0]
 8006206:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	785b      	ldrb	r3, [r3, #1]
 800620c:	2b01      	cmp	r3, #1
 800620e:	d128      	bne.n	8006262 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	015a      	lsls	r2, r3, #5
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	4413      	add	r3, r2
 8006218:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	68ba      	ldr	r2, [r7, #8]
 8006220:	0151      	lsls	r1, r2, #5
 8006222:	68fa      	ldr	r2, [r7, #12]
 8006224:	440a      	add	r2, r1
 8006226:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800622a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800622e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	791b      	ldrb	r3, [r3, #4]
 8006234:	2b03      	cmp	r3, #3
 8006236:	d003      	beq.n	8006240 <USB_EPClearStall+0x4c>
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	791b      	ldrb	r3, [r3, #4]
 800623c:	2b02      	cmp	r3, #2
 800623e:	d138      	bne.n	80062b2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	015a      	lsls	r2, r3, #5
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	4413      	add	r3, r2
 8006248:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	68ba      	ldr	r2, [r7, #8]
 8006250:	0151      	lsls	r1, r2, #5
 8006252:	68fa      	ldr	r2, [r7, #12]
 8006254:	440a      	add	r2, r1
 8006256:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800625a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800625e:	6013      	str	r3, [r2, #0]
 8006260:	e027      	b.n	80062b2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006262:	68bb      	ldr	r3, [r7, #8]
 8006264:	015a      	lsls	r2, r3, #5
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	4413      	add	r3, r2
 800626a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	68ba      	ldr	r2, [r7, #8]
 8006272:	0151      	lsls	r1, r2, #5
 8006274:	68fa      	ldr	r2, [r7, #12]
 8006276:	440a      	add	r2, r1
 8006278:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800627c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006280:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	791b      	ldrb	r3, [r3, #4]
 8006286:	2b03      	cmp	r3, #3
 8006288:	d003      	beq.n	8006292 <USB_EPClearStall+0x9e>
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	791b      	ldrb	r3, [r3, #4]
 800628e:	2b02      	cmp	r3, #2
 8006290:	d10f      	bne.n	80062b2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	015a      	lsls	r2, r3, #5
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	4413      	add	r3, r2
 800629a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	68ba      	ldr	r2, [r7, #8]
 80062a2:	0151      	lsls	r1, r2, #5
 80062a4:	68fa      	ldr	r2, [r7, #12]
 80062a6:	440a      	add	r2, r1
 80062a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80062ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80062b0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80062b2:	2300      	movs	r3, #0
}
 80062b4:	4618      	mov	r0, r3
 80062b6:	3714      	adds	r7, #20
 80062b8:	46bd      	mov	sp, r7
 80062ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062be:	4770      	bx	lr

080062c0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b085      	sub	sp, #20
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
 80062c8:	460b      	mov	r3, r1
 80062ca:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	68fa      	ldr	r2, [r7, #12]
 80062da:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80062de:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80062e2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062ea:	681a      	ldr	r2, [r3, #0]
 80062ec:	78fb      	ldrb	r3, [r7, #3]
 80062ee:	011b      	lsls	r3, r3, #4
 80062f0:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80062f4:	68f9      	ldr	r1, [r7, #12]
 80062f6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80062fa:	4313      	orrs	r3, r2
 80062fc:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80062fe:	2300      	movs	r3, #0
}
 8006300:	4618      	mov	r0, r3
 8006302:	3714      	adds	r7, #20
 8006304:	46bd      	mov	sp, r7
 8006306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630a:	4770      	bx	lr

0800630c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800630c:	b480      	push	{r7}
 800630e:	b085      	sub	sp, #20
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	68fa      	ldr	r2, [r7, #12]
 8006322:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006326:	f023 0303 	bic.w	r3, r3, #3
 800632a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006332:	685b      	ldr	r3, [r3, #4]
 8006334:	68fa      	ldr	r2, [r7, #12]
 8006336:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800633a:	f023 0302 	bic.w	r3, r3, #2
 800633e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006340:	2300      	movs	r3, #0
}
 8006342:	4618      	mov	r0, r3
 8006344:	3714      	adds	r7, #20
 8006346:	46bd      	mov	sp, r7
 8006348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634c:	4770      	bx	lr

0800634e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800634e:	b480      	push	{r7}
 8006350:	b085      	sub	sp, #20
 8006352:	af00      	add	r7, sp, #0
 8006354:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	68fa      	ldr	r2, [r7, #12]
 8006364:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006368:	f023 0303 	bic.w	r3, r3, #3
 800636c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	68fa      	ldr	r2, [r7, #12]
 8006378:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800637c:	f043 0302 	orr.w	r3, r3, #2
 8006380:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006382:	2300      	movs	r3, #0
}
 8006384:	4618      	mov	r0, r3
 8006386:	3714      	adds	r7, #20
 8006388:	46bd      	mov	sp, r7
 800638a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638e:	4770      	bx	lr

08006390 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006390:	b480      	push	{r7}
 8006392:	b085      	sub	sp, #20
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	695b      	ldr	r3, [r3, #20]
 800639c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	699b      	ldr	r3, [r3, #24]
 80063a2:	68fa      	ldr	r2, [r7, #12]
 80063a4:	4013      	ands	r3, r2
 80063a6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80063a8:	68fb      	ldr	r3, [r7, #12]
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3714      	adds	r7, #20
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr

080063b6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80063b6:	b480      	push	{r7}
 80063b8:	b085      	sub	sp, #20
 80063ba:	af00      	add	r7, sp, #0
 80063bc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063c8:	699b      	ldr	r3, [r3, #24]
 80063ca:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063d2:	69db      	ldr	r3, [r3, #28]
 80063d4:	68ba      	ldr	r2, [r7, #8]
 80063d6:	4013      	ands	r3, r2
 80063d8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	0c1b      	lsrs	r3, r3, #16
}
 80063de:	4618      	mov	r0, r3
 80063e0:	3714      	adds	r7, #20
 80063e2:	46bd      	mov	sp, r7
 80063e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e8:	4770      	bx	lr

080063ea <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80063ea:	b480      	push	{r7}
 80063ec:	b085      	sub	sp, #20
 80063ee:	af00      	add	r7, sp, #0
 80063f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063fc:	699b      	ldr	r3, [r3, #24]
 80063fe:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006406:	69db      	ldr	r3, [r3, #28]
 8006408:	68ba      	ldr	r2, [r7, #8]
 800640a:	4013      	ands	r3, r2
 800640c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800640e:	68bb      	ldr	r3, [r7, #8]
 8006410:	b29b      	uxth	r3, r3
}
 8006412:	4618      	mov	r0, r3
 8006414:	3714      	adds	r7, #20
 8006416:	46bd      	mov	sp, r7
 8006418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641c:	4770      	bx	lr

0800641e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800641e:	b480      	push	{r7}
 8006420:	b085      	sub	sp, #20
 8006422:	af00      	add	r7, sp, #0
 8006424:	6078      	str	r0, [r7, #4]
 8006426:	460b      	mov	r3, r1
 8006428:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800642e:	78fb      	ldrb	r3, [r7, #3]
 8006430:	015a      	lsls	r2, r3, #5
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	4413      	add	r3, r2
 8006436:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006444:	695b      	ldr	r3, [r3, #20]
 8006446:	68ba      	ldr	r2, [r7, #8]
 8006448:	4013      	ands	r3, r2
 800644a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800644c:	68bb      	ldr	r3, [r7, #8]
}
 800644e:	4618      	mov	r0, r3
 8006450:	3714      	adds	r7, #20
 8006452:	46bd      	mov	sp, r7
 8006454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006458:	4770      	bx	lr

0800645a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800645a:	b480      	push	{r7}
 800645c:	b087      	sub	sp, #28
 800645e:	af00      	add	r7, sp, #0
 8006460:	6078      	str	r0, [r7, #4]
 8006462:	460b      	mov	r3, r1
 8006464:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800646a:	697b      	ldr	r3, [r7, #20]
 800646c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006470:	691b      	ldr	r3, [r3, #16]
 8006472:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800647a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800647c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800647e:	78fb      	ldrb	r3, [r7, #3]
 8006480:	f003 030f 	and.w	r3, r3, #15
 8006484:	68fa      	ldr	r2, [r7, #12]
 8006486:	fa22 f303 	lsr.w	r3, r2, r3
 800648a:	01db      	lsls	r3, r3, #7
 800648c:	b2db      	uxtb	r3, r3
 800648e:	693a      	ldr	r2, [r7, #16]
 8006490:	4313      	orrs	r3, r2
 8006492:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006494:	78fb      	ldrb	r3, [r7, #3]
 8006496:	015a      	lsls	r2, r3, #5
 8006498:	697b      	ldr	r3, [r7, #20]
 800649a:	4413      	add	r3, r2
 800649c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064a0:	689b      	ldr	r3, [r3, #8]
 80064a2:	693a      	ldr	r2, [r7, #16]
 80064a4:	4013      	ands	r3, r2
 80064a6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80064a8:	68bb      	ldr	r3, [r7, #8]
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	371c      	adds	r7, #28
 80064ae:	46bd      	mov	sp, r7
 80064b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b4:	4770      	bx	lr

080064b6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80064b6:	b480      	push	{r7}
 80064b8:	b083      	sub	sp, #12
 80064ba:	af00      	add	r7, sp, #0
 80064bc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	695b      	ldr	r3, [r3, #20]
 80064c2:	f003 0301 	and.w	r3, r3, #1
}
 80064c6:	4618      	mov	r0, r3
 80064c8:	370c      	adds	r7, #12
 80064ca:	46bd      	mov	sp, r7
 80064cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d0:	4770      	bx	lr

080064d2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80064d2:	b480      	push	{r7}
 80064d4:	b085      	sub	sp, #20
 80064d6:	af00      	add	r7, sp, #0
 80064d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	68fa      	ldr	r2, [r7, #12]
 80064e8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80064ec:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80064f0:	f023 0307 	bic.w	r3, r3, #7
 80064f4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064fc:	685b      	ldr	r3, [r3, #4]
 80064fe:	68fa      	ldr	r2, [r7, #12]
 8006500:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006504:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006508:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800650a:	2300      	movs	r3, #0
}
 800650c:	4618      	mov	r0, r3
 800650e:	3714      	adds	r7, #20
 8006510:	46bd      	mov	sp, r7
 8006512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006516:	4770      	bx	lr

08006518 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006518:	b480      	push	{r7}
 800651a:	b087      	sub	sp, #28
 800651c:	af00      	add	r7, sp, #0
 800651e:	60f8      	str	r0, [r7, #12]
 8006520:	460b      	mov	r3, r1
 8006522:	607a      	str	r2, [r7, #4]
 8006524:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	333c      	adds	r3, #60	@ 0x3c
 800652e:	3304      	adds	r3, #4
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006534:	693b      	ldr	r3, [r7, #16]
 8006536:	4a26      	ldr	r2, [pc, #152]	@ (80065d0 <USB_EP0_OutStart+0xb8>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d90a      	bls.n	8006552 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006548:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800654c:	d101      	bne.n	8006552 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800654e:	2300      	movs	r3, #0
 8006550:	e037      	b.n	80065c2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006552:	697b      	ldr	r3, [r7, #20]
 8006554:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006558:	461a      	mov	r2, r3
 800655a:	2300      	movs	r3, #0
 800655c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006564:	691b      	ldr	r3, [r3, #16]
 8006566:	697a      	ldr	r2, [r7, #20]
 8006568:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800656c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006570:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006572:	697b      	ldr	r3, [r7, #20]
 8006574:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006578:	691b      	ldr	r3, [r3, #16]
 800657a:	697a      	ldr	r2, [r7, #20]
 800657c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006580:	f043 0318 	orr.w	r3, r3, #24
 8006584:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006586:	697b      	ldr	r3, [r7, #20]
 8006588:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800658c:	691b      	ldr	r3, [r3, #16]
 800658e:	697a      	ldr	r2, [r7, #20]
 8006590:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006594:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8006598:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800659a:	7afb      	ldrb	r3, [r7, #11]
 800659c:	2b01      	cmp	r3, #1
 800659e:	d10f      	bne.n	80065c0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80065a0:	697b      	ldr	r3, [r7, #20]
 80065a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065a6:	461a      	mov	r2, r3
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80065ac:	697b      	ldr	r3, [r7, #20]
 80065ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	697a      	ldr	r2, [r7, #20]
 80065b6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80065ba:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80065be:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80065c0:	2300      	movs	r3, #0
}
 80065c2:	4618      	mov	r0, r3
 80065c4:	371c      	adds	r7, #28
 80065c6:	46bd      	mov	sp, r7
 80065c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065cc:	4770      	bx	lr
 80065ce:	bf00      	nop
 80065d0:	4f54300a 	.word	0x4f54300a

080065d4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b085      	sub	sp, #20
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80065dc:	2300      	movs	r3, #0
 80065de:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	3301      	adds	r3, #1
 80065e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80065ec:	d901      	bls.n	80065f2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80065ee:	2303      	movs	r3, #3
 80065f0:	e022      	b.n	8006638 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	691b      	ldr	r3, [r3, #16]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	daf2      	bge.n	80065e0 <USB_CoreReset+0xc>

  count = 10U;
 80065fa:	230a      	movs	r3, #10
 80065fc:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80065fe:	e002      	b.n	8006606 <USB_CoreReset+0x32>
  {
    count--;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	3b01      	subs	r3, #1
 8006604:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d1f9      	bne.n	8006600 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	691b      	ldr	r3, [r3, #16]
 8006610:	f043 0201 	orr.w	r2, r3, #1
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	3301      	adds	r3, #1
 800661c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006624:	d901      	bls.n	800662a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8006626:	2303      	movs	r3, #3
 8006628:	e006      	b.n	8006638 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	691b      	ldr	r3, [r3, #16]
 800662e:	f003 0301 	and.w	r3, r3, #1
 8006632:	2b01      	cmp	r3, #1
 8006634:	d0f0      	beq.n	8006618 <USB_CoreReset+0x44>

  return HAL_OK;
 8006636:	2300      	movs	r3, #0
}
 8006638:	4618      	mov	r0, r3
 800663a:	3714      	adds	r7, #20
 800663c:	46bd      	mov	sp, r7
 800663e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006642:	4770      	bx	lr

08006644 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b084      	sub	sp, #16
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
 800664c:	460b      	mov	r3, r1
 800664e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006650:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006654:	f002 fcba 	bl	8008fcc <USBD_static_malloc>
 8006658:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d109      	bne.n	8006674 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	32b0      	adds	r2, #176	@ 0xb0
 800666a:	2100      	movs	r1, #0
 800666c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006670:	2302      	movs	r3, #2
 8006672:	e0d4      	b.n	800681e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006674:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8006678:	2100      	movs	r1, #0
 800667a:	68f8      	ldr	r0, [r7, #12]
 800667c:	f002 fd1e 	bl	80090bc <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	32b0      	adds	r2, #176	@ 0xb0
 800668a:	68f9      	ldr	r1, [r7, #12]
 800668c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	32b0      	adds	r2, #176	@ 0xb0
 800669a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	7c1b      	ldrb	r3, [r3, #16]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d138      	bne.n	800671e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80066ac:	4b5e      	ldr	r3, [pc, #376]	@ (8006828 <USBD_CDC_Init+0x1e4>)
 80066ae:	7819      	ldrb	r1, [r3, #0]
 80066b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80066b4:	2202      	movs	r2, #2
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	f002 fb65 	bl	8008d86 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80066bc:	4b5a      	ldr	r3, [pc, #360]	@ (8006828 <USBD_CDC_Init+0x1e4>)
 80066be:	781b      	ldrb	r3, [r3, #0]
 80066c0:	f003 020f 	and.w	r2, r3, #15
 80066c4:	6879      	ldr	r1, [r7, #4]
 80066c6:	4613      	mov	r3, r2
 80066c8:	009b      	lsls	r3, r3, #2
 80066ca:	4413      	add	r3, r2
 80066cc:	009b      	lsls	r3, r3, #2
 80066ce:	440b      	add	r3, r1
 80066d0:	3323      	adds	r3, #35	@ 0x23
 80066d2:	2201      	movs	r2, #1
 80066d4:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80066d6:	4b55      	ldr	r3, [pc, #340]	@ (800682c <USBD_CDC_Init+0x1e8>)
 80066d8:	7819      	ldrb	r1, [r3, #0]
 80066da:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80066de:	2202      	movs	r2, #2
 80066e0:	6878      	ldr	r0, [r7, #4]
 80066e2:	f002 fb50 	bl	8008d86 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80066e6:	4b51      	ldr	r3, [pc, #324]	@ (800682c <USBD_CDC_Init+0x1e8>)
 80066e8:	781b      	ldrb	r3, [r3, #0]
 80066ea:	f003 020f 	and.w	r2, r3, #15
 80066ee:	6879      	ldr	r1, [r7, #4]
 80066f0:	4613      	mov	r3, r2
 80066f2:	009b      	lsls	r3, r3, #2
 80066f4:	4413      	add	r3, r2
 80066f6:	009b      	lsls	r3, r3, #2
 80066f8:	440b      	add	r3, r1
 80066fa:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80066fe:	2201      	movs	r2, #1
 8006700:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006702:	4b4b      	ldr	r3, [pc, #300]	@ (8006830 <USBD_CDC_Init+0x1ec>)
 8006704:	781b      	ldrb	r3, [r3, #0]
 8006706:	f003 020f 	and.w	r2, r3, #15
 800670a:	6879      	ldr	r1, [r7, #4]
 800670c:	4613      	mov	r3, r2
 800670e:	009b      	lsls	r3, r3, #2
 8006710:	4413      	add	r3, r2
 8006712:	009b      	lsls	r3, r3, #2
 8006714:	440b      	add	r3, r1
 8006716:	331c      	adds	r3, #28
 8006718:	2210      	movs	r2, #16
 800671a:	601a      	str	r2, [r3, #0]
 800671c:	e035      	b.n	800678a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800671e:	4b42      	ldr	r3, [pc, #264]	@ (8006828 <USBD_CDC_Init+0x1e4>)
 8006720:	7819      	ldrb	r1, [r3, #0]
 8006722:	2340      	movs	r3, #64	@ 0x40
 8006724:	2202      	movs	r2, #2
 8006726:	6878      	ldr	r0, [r7, #4]
 8006728:	f002 fb2d 	bl	8008d86 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800672c:	4b3e      	ldr	r3, [pc, #248]	@ (8006828 <USBD_CDC_Init+0x1e4>)
 800672e:	781b      	ldrb	r3, [r3, #0]
 8006730:	f003 020f 	and.w	r2, r3, #15
 8006734:	6879      	ldr	r1, [r7, #4]
 8006736:	4613      	mov	r3, r2
 8006738:	009b      	lsls	r3, r3, #2
 800673a:	4413      	add	r3, r2
 800673c:	009b      	lsls	r3, r3, #2
 800673e:	440b      	add	r3, r1
 8006740:	3323      	adds	r3, #35	@ 0x23
 8006742:	2201      	movs	r2, #1
 8006744:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006746:	4b39      	ldr	r3, [pc, #228]	@ (800682c <USBD_CDC_Init+0x1e8>)
 8006748:	7819      	ldrb	r1, [r3, #0]
 800674a:	2340      	movs	r3, #64	@ 0x40
 800674c:	2202      	movs	r2, #2
 800674e:	6878      	ldr	r0, [r7, #4]
 8006750:	f002 fb19 	bl	8008d86 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006754:	4b35      	ldr	r3, [pc, #212]	@ (800682c <USBD_CDC_Init+0x1e8>)
 8006756:	781b      	ldrb	r3, [r3, #0]
 8006758:	f003 020f 	and.w	r2, r3, #15
 800675c:	6879      	ldr	r1, [r7, #4]
 800675e:	4613      	mov	r3, r2
 8006760:	009b      	lsls	r3, r3, #2
 8006762:	4413      	add	r3, r2
 8006764:	009b      	lsls	r3, r3, #2
 8006766:	440b      	add	r3, r1
 8006768:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800676c:	2201      	movs	r2, #1
 800676e:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006770:	4b2f      	ldr	r3, [pc, #188]	@ (8006830 <USBD_CDC_Init+0x1ec>)
 8006772:	781b      	ldrb	r3, [r3, #0]
 8006774:	f003 020f 	and.w	r2, r3, #15
 8006778:	6879      	ldr	r1, [r7, #4]
 800677a:	4613      	mov	r3, r2
 800677c:	009b      	lsls	r3, r3, #2
 800677e:	4413      	add	r3, r2
 8006780:	009b      	lsls	r3, r3, #2
 8006782:	440b      	add	r3, r1
 8006784:	331c      	adds	r3, #28
 8006786:	2210      	movs	r2, #16
 8006788:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800678a:	4b29      	ldr	r3, [pc, #164]	@ (8006830 <USBD_CDC_Init+0x1ec>)
 800678c:	7819      	ldrb	r1, [r3, #0]
 800678e:	2308      	movs	r3, #8
 8006790:	2203      	movs	r2, #3
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	f002 faf7 	bl	8008d86 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8006798:	4b25      	ldr	r3, [pc, #148]	@ (8006830 <USBD_CDC_Init+0x1ec>)
 800679a:	781b      	ldrb	r3, [r3, #0]
 800679c:	f003 020f 	and.w	r2, r3, #15
 80067a0:	6879      	ldr	r1, [r7, #4]
 80067a2:	4613      	mov	r3, r2
 80067a4:	009b      	lsls	r3, r3, #2
 80067a6:	4413      	add	r3, r2
 80067a8:	009b      	lsls	r3, r3, #2
 80067aa:	440b      	add	r3, r1
 80067ac:	3323      	adds	r3, #35	@ 0x23
 80067ae:	2201      	movs	r2, #1
 80067b0:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2200      	movs	r2, #0
 80067b6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80067c0:	687a      	ldr	r2, [r7, #4]
 80067c2:	33b0      	adds	r3, #176	@ 0xb0
 80067c4:	009b      	lsls	r3, r3, #2
 80067c6:	4413      	add	r3, r2
 80067c8:	685b      	ldr	r3, [r3, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	2200      	movs	r2, #0
 80067d2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	2200      	movs	r2, #0
 80067da:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d101      	bne.n	80067ec <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80067e8:	2302      	movs	r3, #2
 80067ea:	e018      	b.n	800681e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	7c1b      	ldrb	r3, [r3, #16]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d10a      	bne.n	800680a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80067f4:	4b0d      	ldr	r3, [pc, #52]	@ (800682c <USBD_CDC_Init+0x1e8>)
 80067f6:	7819      	ldrb	r1, [r3, #0]
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80067fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f002 fbae 	bl	8008f64 <USBD_LL_PrepareReceive>
 8006808:	e008      	b.n	800681c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800680a:	4b08      	ldr	r3, [pc, #32]	@ (800682c <USBD_CDC_Init+0x1e8>)
 800680c:	7819      	ldrb	r1, [r3, #0]
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006814:	2340      	movs	r3, #64	@ 0x40
 8006816:	6878      	ldr	r0, [r7, #4]
 8006818:	f002 fba4 	bl	8008f64 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800681c:	2300      	movs	r3, #0
}
 800681e:	4618      	mov	r0, r3
 8006820:	3710      	adds	r7, #16
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}
 8006826:	bf00      	nop
 8006828:	20000097 	.word	0x20000097
 800682c:	20000098 	.word	0x20000098
 8006830:	20000099 	.word	0x20000099

08006834 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b082      	sub	sp, #8
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
 800683c:	460b      	mov	r3, r1
 800683e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8006840:	4b3a      	ldr	r3, [pc, #232]	@ (800692c <USBD_CDC_DeInit+0xf8>)
 8006842:	781b      	ldrb	r3, [r3, #0]
 8006844:	4619      	mov	r1, r3
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f002 fac3 	bl	8008dd2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800684c:	4b37      	ldr	r3, [pc, #220]	@ (800692c <USBD_CDC_DeInit+0xf8>)
 800684e:	781b      	ldrb	r3, [r3, #0]
 8006850:	f003 020f 	and.w	r2, r3, #15
 8006854:	6879      	ldr	r1, [r7, #4]
 8006856:	4613      	mov	r3, r2
 8006858:	009b      	lsls	r3, r3, #2
 800685a:	4413      	add	r3, r2
 800685c:	009b      	lsls	r3, r3, #2
 800685e:	440b      	add	r3, r1
 8006860:	3323      	adds	r3, #35	@ 0x23
 8006862:	2200      	movs	r2, #0
 8006864:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8006866:	4b32      	ldr	r3, [pc, #200]	@ (8006930 <USBD_CDC_DeInit+0xfc>)
 8006868:	781b      	ldrb	r3, [r3, #0]
 800686a:	4619      	mov	r1, r3
 800686c:	6878      	ldr	r0, [r7, #4]
 800686e:	f002 fab0 	bl	8008dd2 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8006872:	4b2f      	ldr	r3, [pc, #188]	@ (8006930 <USBD_CDC_DeInit+0xfc>)
 8006874:	781b      	ldrb	r3, [r3, #0]
 8006876:	f003 020f 	and.w	r2, r3, #15
 800687a:	6879      	ldr	r1, [r7, #4]
 800687c:	4613      	mov	r3, r2
 800687e:	009b      	lsls	r3, r3, #2
 8006880:	4413      	add	r3, r2
 8006882:	009b      	lsls	r3, r3, #2
 8006884:	440b      	add	r3, r1
 8006886:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800688a:	2200      	movs	r2, #0
 800688c:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800688e:	4b29      	ldr	r3, [pc, #164]	@ (8006934 <USBD_CDC_DeInit+0x100>)
 8006890:	781b      	ldrb	r3, [r3, #0]
 8006892:	4619      	mov	r1, r3
 8006894:	6878      	ldr	r0, [r7, #4]
 8006896:	f002 fa9c 	bl	8008dd2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800689a:	4b26      	ldr	r3, [pc, #152]	@ (8006934 <USBD_CDC_DeInit+0x100>)
 800689c:	781b      	ldrb	r3, [r3, #0]
 800689e:	f003 020f 	and.w	r2, r3, #15
 80068a2:	6879      	ldr	r1, [r7, #4]
 80068a4:	4613      	mov	r3, r2
 80068a6:	009b      	lsls	r3, r3, #2
 80068a8:	4413      	add	r3, r2
 80068aa:	009b      	lsls	r3, r3, #2
 80068ac:	440b      	add	r3, r1
 80068ae:	3323      	adds	r3, #35	@ 0x23
 80068b0:	2200      	movs	r2, #0
 80068b2:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80068b4:	4b1f      	ldr	r3, [pc, #124]	@ (8006934 <USBD_CDC_DeInit+0x100>)
 80068b6:	781b      	ldrb	r3, [r3, #0]
 80068b8:	f003 020f 	and.w	r2, r3, #15
 80068bc:	6879      	ldr	r1, [r7, #4]
 80068be:	4613      	mov	r3, r2
 80068c0:	009b      	lsls	r3, r3, #2
 80068c2:	4413      	add	r3, r2
 80068c4:	009b      	lsls	r3, r3, #2
 80068c6:	440b      	add	r3, r1
 80068c8:	331c      	adds	r3, #28
 80068ca:	2200      	movs	r2, #0
 80068cc:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	32b0      	adds	r2, #176	@ 0xb0
 80068d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d01f      	beq.n	8006920 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80068e6:	687a      	ldr	r2, [r7, #4]
 80068e8:	33b0      	adds	r3, #176	@ 0xb0
 80068ea:	009b      	lsls	r3, r3, #2
 80068ec:	4413      	add	r3, r2
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	685b      	ldr	r3, [r3, #4]
 80068f2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	32b0      	adds	r2, #176	@ 0xb0
 80068fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006902:	4618      	mov	r0, r3
 8006904:	f002 fb70 	bl	8008fe8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	32b0      	adds	r2, #176	@ 0xb0
 8006912:	2100      	movs	r1, #0
 8006914:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2200      	movs	r2, #0
 800691c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006920:	2300      	movs	r3, #0
}
 8006922:	4618      	mov	r0, r3
 8006924:	3708      	adds	r7, #8
 8006926:	46bd      	mov	sp, r7
 8006928:	bd80      	pop	{r7, pc}
 800692a:	bf00      	nop
 800692c:	20000097 	.word	0x20000097
 8006930:	20000098 	.word	0x20000098
 8006934:	20000099 	.word	0x20000099

08006938 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b086      	sub	sp, #24
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
 8006940:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	32b0      	adds	r2, #176	@ 0xb0
 800694c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006950:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8006952:	2300      	movs	r3, #0
 8006954:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8006956:	2300      	movs	r3, #0
 8006958:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800695a:	2300      	movs	r3, #0
 800695c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d101      	bne.n	8006968 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8006964:	2303      	movs	r3, #3
 8006966:	e0bf      	b.n	8006ae8 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	781b      	ldrb	r3, [r3, #0]
 800696c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006970:	2b00      	cmp	r3, #0
 8006972:	d050      	beq.n	8006a16 <USBD_CDC_Setup+0xde>
 8006974:	2b20      	cmp	r3, #32
 8006976:	f040 80af 	bne.w	8006ad8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	88db      	ldrh	r3, [r3, #6]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d03a      	beq.n	80069f8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	781b      	ldrb	r3, [r3, #0]
 8006986:	b25b      	sxtb	r3, r3
 8006988:	2b00      	cmp	r3, #0
 800698a:	da1b      	bge.n	80069c4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006992:	687a      	ldr	r2, [r7, #4]
 8006994:	33b0      	adds	r3, #176	@ 0xb0
 8006996:	009b      	lsls	r3, r3, #2
 8006998:	4413      	add	r3, r2
 800699a:	685b      	ldr	r3, [r3, #4]
 800699c:	689b      	ldr	r3, [r3, #8]
 800699e:	683a      	ldr	r2, [r7, #0]
 80069a0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80069a2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80069a4:	683a      	ldr	r2, [r7, #0]
 80069a6:	88d2      	ldrh	r2, [r2, #6]
 80069a8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	88db      	ldrh	r3, [r3, #6]
 80069ae:	2b07      	cmp	r3, #7
 80069b0:	bf28      	it	cs
 80069b2:	2307      	movcs	r3, #7
 80069b4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	89fa      	ldrh	r2, [r7, #14]
 80069ba:	4619      	mov	r1, r3
 80069bc:	6878      	ldr	r0, [r7, #4]
 80069be:	f001 fda7 	bl	8008510 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80069c2:	e090      	b.n	8006ae6 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	785a      	ldrb	r2, [r3, #1]
 80069c8:	693b      	ldr	r3, [r7, #16]
 80069ca:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	88db      	ldrh	r3, [r3, #6]
 80069d2:	2b3f      	cmp	r3, #63	@ 0x3f
 80069d4:	d803      	bhi.n	80069de <USBD_CDC_Setup+0xa6>
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	88db      	ldrh	r3, [r3, #6]
 80069da:	b2da      	uxtb	r2, r3
 80069dc:	e000      	b.n	80069e0 <USBD_CDC_Setup+0xa8>
 80069de:	2240      	movs	r2, #64	@ 0x40
 80069e0:	693b      	ldr	r3, [r7, #16]
 80069e2:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80069e6:	6939      	ldr	r1, [r7, #16]
 80069e8:	693b      	ldr	r3, [r7, #16]
 80069ea:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80069ee:	461a      	mov	r2, r3
 80069f0:	6878      	ldr	r0, [r7, #4]
 80069f2:	f001 fdbc 	bl	800856e <USBD_CtlPrepareRx>
      break;
 80069f6:	e076      	b.n	8006ae6 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80069fe:	687a      	ldr	r2, [r7, #4]
 8006a00:	33b0      	adds	r3, #176	@ 0xb0
 8006a02:	009b      	lsls	r3, r3, #2
 8006a04:	4413      	add	r3, r2
 8006a06:	685b      	ldr	r3, [r3, #4]
 8006a08:	689b      	ldr	r3, [r3, #8]
 8006a0a:	683a      	ldr	r2, [r7, #0]
 8006a0c:	7850      	ldrb	r0, [r2, #1]
 8006a0e:	2200      	movs	r2, #0
 8006a10:	6839      	ldr	r1, [r7, #0]
 8006a12:	4798      	blx	r3
      break;
 8006a14:	e067      	b.n	8006ae6 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	785b      	ldrb	r3, [r3, #1]
 8006a1a:	2b0b      	cmp	r3, #11
 8006a1c:	d851      	bhi.n	8006ac2 <USBD_CDC_Setup+0x18a>
 8006a1e:	a201      	add	r2, pc, #4	@ (adr r2, 8006a24 <USBD_CDC_Setup+0xec>)
 8006a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a24:	08006a55 	.word	0x08006a55
 8006a28:	08006ad1 	.word	0x08006ad1
 8006a2c:	08006ac3 	.word	0x08006ac3
 8006a30:	08006ac3 	.word	0x08006ac3
 8006a34:	08006ac3 	.word	0x08006ac3
 8006a38:	08006ac3 	.word	0x08006ac3
 8006a3c:	08006ac3 	.word	0x08006ac3
 8006a40:	08006ac3 	.word	0x08006ac3
 8006a44:	08006ac3 	.word	0x08006ac3
 8006a48:	08006ac3 	.word	0x08006ac3
 8006a4c:	08006a7f 	.word	0x08006a7f
 8006a50:	08006aa9 	.word	0x08006aa9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a5a:	b2db      	uxtb	r3, r3
 8006a5c:	2b03      	cmp	r3, #3
 8006a5e:	d107      	bne.n	8006a70 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006a60:	f107 030a 	add.w	r3, r7, #10
 8006a64:	2202      	movs	r2, #2
 8006a66:	4619      	mov	r1, r3
 8006a68:	6878      	ldr	r0, [r7, #4]
 8006a6a:	f001 fd51 	bl	8008510 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006a6e:	e032      	b.n	8006ad6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006a70:	6839      	ldr	r1, [r7, #0]
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	f001 fccf 	bl	8008416 <USBD_CtlError>
            ret = USBD_FAIL;
 8006a78:	2303      	movs	r3, #3
 8006a7a:	75fb      	strb	r3, [r7, #23]
          break;
 8006a7c:	e02b      	b.n	8006ad6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a84:	b2db      	uxtb	r3, r3
 8006a86:	2b03      	cmp	r3, #3
 8006a88:	d107      	bne.n	8006a9a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006a8a:	f107 030d 	add.w	r3, r7, #13
 8006a8e:	2201      	movs	r2, #1
 8006a90:	4619      	mov	r1, r3
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	f001 fd3c 	bl	8008510 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006a98:	e01d      	b.n	8006ad6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006a9a:	6839      	ldr	r1, [r7, #0]
 8006a9c:	6878      	ldr	r0, [r7, #4]
 8006a9e:	f001 fcba 	bl	8008416 <USBD_CtlError>
            ret = USBD_FAIL;
 8006aa2:	2303      	movs	r3, #3
 8006aa4:	75fb      	strb	r3, [r7, #23]
          break;
 8006aa6:	e016      	b.n	8006ad6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006aae:	b2db      	uxtb	r3, r3
 8006ab0:	2b03      	cmp	r3, #3
 8006ab2:	d00f      	beq.n	8006ad4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8006ab4:	6839      	ldr	r1, [r7, #0]
 8006ab6:	6878      	ldr	r0, [r7, #4]
 8006ab8:	f001 fcad 	bl	8008416 <USBD_CtlError>
            ret = USBD_FAIL;
 8006abc:	2303      	movs	r3, #3
 8006abe:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006ac0:	e008      	b.n	8006ad4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8006ac2:	6839      	ldr	r1, [r7, #0]
 8006ac4:	6878      	ldr	r0, [r7, #4]
 8006ac6:	f001 fca6 	bl	8008416 <USBD_CtlError>
          ret = USBD_FAIL;
 8006aca:	2303      	movs	r3, #3
 8006acc:	75fb      	strb	r3, [r7, #23]
          break;
 8006ace:	e002      	b.n	8006ad6 <USBD_CDC_Setup+0x19e>
          break;
 8006ad0:	bf00      	nop
 8006ad2:	e008      	b.n	8006ae6 <USBD_CDC_Setup+0x1ae>
          break;
 8006ad4:	bf00      	nop
      }
      break;
 8006ad6:	e006      	b.n	8006ae6 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8006ad8:	6839      	ldr	r1, [r7, #0]
 8006ada:	6878      	ldr	r0, [r7, #4]
 8006adc:	f001 fc9b 	bl	8008416 <USBD_CtlError>
      ret = USBD_FAIL;
 8006ae0:	2303      	movs	r3, #3
 8006ae2:	75fb      	strb	r3, [r7, #23]
      break;
 8006ae4:	bf00      	nop
  }

  return (uint8_t)ret;
 8006ae6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ae8:	4618      	mov	r0, r3
 8006aea:	3718      	adds	r7, #24
 8006aec:	46bd      	mov	sp, r7
 8006aee:	bd80      	pop	{r7, pc}

08006af0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b084      	sub	sp, #16
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
 8006af8:	460b      	mov	r3, r1
 8006afa:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8006b02:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	32b0      	adds	r2, #176	@ 0xb0
 8006b0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d101      	bne.n	8006b1a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8006b16:	2303      	movs	r3, #3
 8006b18:	e065      	b.n	8006be6 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	32b0      	adds	r2, #176	@ 0xb0
 8006b24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b28:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006b2a:	78fb      	ldrb	r3, [r7, #3]
 8006b2c:	f003 020f 	and.w	r2, r3, #15
 8006b30:	6879      	ldr	r1, [r7, #4]
 8006b32:	4613      	mov	r3, r2
 8006b34:	009b      	lsls	r3, r3, #2
 8006b36:	4413      	add	r3, r2
 8006b38:	009b      	lsls	r3, r3, #2
 8006b3a:	440b      	add	r3, r1
 8006b3c:	3314      	adds	r3, #20
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d02f      	beq.n	8006ba4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006b44:	78fb      	ldrb	r3, [r7, #3]
 8006b46:	f003 020f 	and.w	r2, r3, #15
 8006b4a:	6879      	ldr	r1, [r7, #4]
 8006b4c:	4613      	mov	r3, r2
 8006b4e:	009b      	lsls	r3, r3, #2
 8006b50:	4413      	add	r3, r2
 8006b52:	009b      	lsls	r3, r3, #2
 8006b54:	440b      	add	r3, r1
 8006b56:	3314      	adds	r3, #20
 8006b58:	681a      	ldr	r2, [r3, #0]
 8006b5a:	78fb      	ldrb	r3, [r7, #3]
 8006b5c:	f003 010f 	and.w	r1, r3, #15
 8006b60:	68f8      	ldr	r0, [r7, #12]
 8006b62:	460b      	mov	r3, r1
 8006b64:	00db      	lsls	r3, r3, #3
 8006b66:	440b      	add	r3, r1
 8006b68:	009b      	lsls	r3, r3, #2
 8006b6a:	4403      	add	r3, r0
 8006b6c:	331c      	adds	r3, #28
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	fbb2 f1f3 	udiv	r1, r2, r3
 8006b74:	fb01 f303 	mul.w	r3, r1, r3
 8006b78:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d112      	bne.n	8006ba4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8006b7e:	78fb      	ldrb	r3, [r7, #3]
 8006b80:	f003 020f 	and.w	r2, r3, #15
 8006b84:	6879      	ldr	r1, [r7, #4]
 8006b86:	4613      	mov	r3, r2
 8006b88:	009b      	lsls	r3, r3, #2
 8006b8a:	4413      	add	r3, r2
 8006b8c:	009b      	lsls	r3, r3, #2
 8006b8e:	440b      	add	r3, r1
 8006b90:	3314      	adds	r3, #20
 8006b92:	2200      	movs	r2, #0
 8006b94:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006b96:	78f9      	ldrb	r1, [r7, #3]
 8006b98:	2300      	movs	r3, #0
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	6878      	ldr	r0, [r7, #4]
 8006b9e:	f002 f9c0 	bl	8008f22 <USBD_LL_Transmit>
 8006ba2:	e01f      	b.n	8006be4 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006bb2:	687a      	ldr	r2, [r7, #4]
 8006bb4:	33b0      	adds	r3, #176	@ 0xb0
 8006bb6:	009b      	lsls	r3, r3, #2
 8006bb8:	4413      	add	r3, r2
 8006bba:	685b      	ldr	r3, [r3, #4]
 8006bbc:	691b      	ldr	r3, [r3, #16]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d010      	beq.n	8006be4 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006bc8:	687a      	ldr	r2, [r7, #4]
 8006bca:	33b0      	adds	r3, #176	@ 0xb0
 8006bcc:	009b      	lsls	r3, r3, #2
 8006bce:	4413      	add	r3, r2
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	691b      	ldr	r3, [r3, #16]
 8006bd4:	68ba      	ldr	r2, [r7, #8]
 8006bd6:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8006bda:	68ba      	ldr	r2, [r7, #8]
 8006bdc:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8006be0:	78fa      	ldrb	r2, [r7, #3]
 8006be2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006be4:	2300      	movs	r3, #0
}
 8006be6:	4618      	mov	r0, r3
 8006be8:	3710      	adds	r7, #16
 8006bea:	46bd      	mov	sp, r7
 8006bec:	bd80      	pop	{r7, pc}

08006bee <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006bee:	b580      	push	{r7, lr}
 8006bf0:	b084      	sub	sp, #16
 8006bf2:	af00      	add	r7, sp, #0
 8006bf4:	6078      	str	r0, [r7, #4]
 8006bf6:	460b      	mov	r3, r1
 8006bf8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	32b0      	adds	r2, #176	@ 0xb0
 8006c04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c08:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	32b0      	adds	r2, #176	@ 0xb0
 8006c14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d101      	bne.n	8006c20 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006c1c:	2303      	movs	r3, #3
 8006c1e:	e01a      	b.n	8006c56 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006c20:	78fb      	ldrb	r3, [r7, #3]
 8006c22:	4619      	mov	r1, r3
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	f002 f9be 	bl	8008fa6 <USBD_LL_GetRxDataSize>
 8006c2a:	4602      	mov	r2, r0
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006c38:	687a      	ldr	r2, [r7, #4]
 8006c3a:	33b0      	adds	r3, #176	@ 0xb0
 8006c3c:	009b      	lsls	r3, r3, #2
 8006c3e:	4413      	add	r3, r2
 8006c40:	685b      	ldr	r3, [r3, #4]
 8006c42:	68db      	ldr	r3, [r3, #12]
 8006c44:	68fa      	ldr	r2, [r7, #12]
 8006c46:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8006c4a:	68fa      	ldr	r2, [r7, #12]
 8006c4c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8006c50:	4611      	mov	r1, r2
 8006c52:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006c54:	2300      	movs	r3, #0
}
 8006c56:	4618      	mov	r0, r3
 8006c58:	3710      	adds	r7, #16
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	bd80      	pop	{r7, pc}

08006c5e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006c5e:	b580      	push	{r7, lr}
 8006c60:	b084      	sub	sp, #16
 8006c62:	af00      	add	r7, sp, #0
 8006c64:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	32b0      	adds	r2, #176	@ 0xb0
 8006c70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c74:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d101      	bne.n	8006c80 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006c7c:	2303      	movs	r3, #3
 8006c7e:	e024      	b.n	8006cca <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006c86:	687a      	ldr	r2, [r7, #4]
 8006c88:	33b0      	adds	r3, #176	@ 0xb0
 8006c8a:	009b      	lsls	r3, r3, #2
 8006c8c:	4413      	add	r3, r2
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d019      	beq.n	8006cc8 <USBD_CDC_EP0_RxReady+0x6a>
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8006c9a:	2bff      	cmp	r3, #255	@ 0xff
 8006c9c:	d014      	beq.n	8006cc8 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006ca4:	687a      	ldr	r2, [r7, #4]
 8006ca6:	33b0      	adds	r3, #176	@ 0xb0
 8006ca8:	009b      	lsls	r3, r3, #2
 8006caa:	4413      	add	r3, r2
 8006cac:	685b      	ldr	r3, [r3, #4]
 8006cae:	689b      	ldr	r3, [r3, #8]
 8006cb0:	68fa      	ldr	r2, [r7, #12]
 8006cb2:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8006cb6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8006cb8:	68fa      	ldr	r2, [r7, #12]
 8006cba:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006cbe:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	22ff      	movs	r2, #255	@ 0xff
 8006cc4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8006cc8:	2300      	movs	r3, #0
}
 8006cca:	4618      	mov	r0, r3
 8006ccc:	3710      	adds	r7, #16
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd80      	pop	{r7, pc}
	...

08006cd4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b086      	sub	sp, #24
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006cdc:	2182      	movs	r1, #130	@ 0x82
 8006cde:	4818      	ldr	r0, [pc, #96]	@ (8006d40 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006ce0:	f000 fd62 	bl	80077a8 <USBD_GetEpDesc>
 8006ce4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006ce6:	2101      	movs	r1, #1
 8006ce8:	4815      	ldr	r0, [pc, #84]	@ (8006d40 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006cea:	f000 fd5d 	bl	80077a8 <USBD_GetEpDesc>
 8006cee:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006cf0:	2181      	movs	r1, #129	@ 0x81
 8006cf2:	4813      	ldr	r0, [pc, #76]	@ (8006d40 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006cf4:	f000 fd58 	bl	80077a8 <USBD_GetEpDesc>
 8006cf8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006cfa:	697b      	ldr	r3, [r7, #20]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d002      	beq.n	8006d06 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006d00:	697b      	ldr	r3, [r7, #20]
 8006d02:	2210      	movs	r2, #16
 8006d04:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006d06:	693b      	ldr	r3, [r7, #16]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d006      	beq.n	8006d1a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006d0c:	693b      	ldr	r3, [r7, #16]
 8006d0e:	2200      	movs	r2, #0
 8006d10:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d14:	711a      	strb	r2, [r3, #4]
 8006d16:	2200      	movs	r2, #0
 8006d18:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d006      	beq.n	8006d2e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	2200      	movs	r2, #0
 8006d24:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d28:	711a      	strb	r2, [r3, #4]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2243      	movs	r2, #67	@ 0x43
 8006d32:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006d34:	4b02      	ldr	r3, [pc, #8]	@ (8006d40 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8006d36:	4618      	mov	r0, r3
 8006d38:	3718      	adds	r7, #24
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bd80      	pop	{r7, pc}
 8006d3e:	bf00      	nop
 8006d40:	20000054 	.word	0x20000054

08006d44 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b086      	sub	sp, #24
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006d4c:	2182      	movs	r1, #130	@ 0x82
 8006d4e:	4818      	ldr	r0, [pc, #96]	@ (8006db0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006d50:	f000 fd2a 	bl	80077a8 <USBD_GetEpDesc>
 8006d54:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006d56:	2101      	movs	r1, #1
 8006d58:	4815      	ldr	r0, [pc, #84]	@ (8006db0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006d5a:	f000 fd25 	bl	80077a8 <USBD_GetEpDesc>
 8006d5e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006d60:	2181      	movs	r1, #129	@ 0x81
 8006d62:	4813      	ldr	r0, [pc, #76]	@ (8006db0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006d64:	f000 fd20 	bl	80077a8 <USBD_GetEpDesc>
 8006d68:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006d6a:	697b      	ldr	r3, [r7, #20]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d002      	beq.n	8006d76 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8006d70:	697b      	ldr	r3, [r7, #20]
 8006d72:	2210      	movs	r2, #16
 8006d74:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006d76:	693b      	ldr	r3, [r7, #16]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d006      	beq.n	8006d8a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006d7c:	693b      	ldr	r3, [r7, #16]
 8006d7e:	2200      	movs	r2, #0
 8006d80:	711a      	strb	r2, [r3, #4]
 8006d82:	2200      	movs	r2, #0
 8006d84:	f042 0202 	orr.w	r2, r2, #2
 8006d88:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d006      	beq.n	8006d9e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	2200      	movs	r2, #0
 8006d94:	711a      	strb	r2, [r3, #4]
 8006d96:	2200      	movs	r2, #0
 8006d98:	f042 0202 	orr.w	r2, r2, #2
 8006d9c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	2243      	movs	r2, #67	@ 0x43
 8006da2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006da4:	4b02      	ldr	r3, [pc, #8]	@ (8006db0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8006da6:	4618      	mov	r0, r3
 8006da8:	3718      	adds	r7, #24
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bd80      	pop	{r7, pc}
 8006dae:	bf00      	nop
 8006db0:	20000054 	.word	0x20000054

08006db4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b086      	sub	sp, #24
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006dbc:	2182      	movs	r1, #130	@ 0x82
 8006dbe:	4818      	ldr	r0, [pc, #96]	@ (8006e20 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006dc0:	f000 fcf2 	bl	80077a8 <USBD_GetEpDesc>
 8006dc4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006dc6:	2101      	movs	r1, #1
 8006dc8:	4815      	ldr	r0, [pc, #84]	@ (8006e20 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006dca:	f000 fced 	bl	80077a8 <USBD_GetEpDesc>
 8006dce:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006dd0:	2181      	movs	r1, #129	@ 0x81
 8006dd2:	4813      	ldr	r0, [pc, #76]	@ (8006e20 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006dd4:	f000 fce8 	bl	80077a8 <USBD_GetEpDesc>
 8006dd8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006dda:	697b      	ldr	r3, [r7, #20]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d002      	beq.n	8006de6 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006de0:	697b      	ldr	r3, [r7, #20]
 8006de2:	2210      	movs	r2, #16
 8006de4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006de6:	693b      	ldr	r3, [r7, #16]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d006      	beq.n	8006dfa <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006dec:	693b      	ldr	r3, [r7, #16]
 8006dee:	2200      	movs	r2, #0
 8006df0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006df4:	711a      	strb	r2, [r3, #4]
 8006df6:	2200      	movs	r2, #0
 8006df8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d006      	beq.n	8006e0e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	2200      	movs	r2, #0
 8006e04:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006e08:	711a      	strb	r2, [r3, #4]
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2243      	movs	r2, #67	@ 0x43
 8006e12:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006e14:	4b02      	ldr	r3, [pc, #8]	@ (8006e20 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8006e16:	4618      	mov	r0, r3
 8006e18:	3718      	adds	r7, #24
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	bd80      	pop	{r7, pc}
 8006e1e:	bf00      	nop
 8006e20:	20000054 	.word	0x20000054

08006e24 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006e24:	b480      	push	{r7}
 8006e26:	b083      	sub	sp, #12
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	220a      	movs	r2, #10
 8006e30:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006e32:	4b03      	ldr	r3, [pc, #12]	@ (8006e40 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	370c      	adds	r7, #12
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3e:	4770      	bx	lr
 8006e40:	20000010 	.word	0x20000010

08006e44 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006e44:	b480      	push	{r7}
 8006e46:	b083      	sub	sp, #12
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
 8006e4c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d101      	bne.n	8006e58 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006e54:	2303      	movs	r3, #3
 8006e56:	e009      	b.n	8006e6c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006e5e:	687a      	ldr	r2, [r7, #4]
 8006e60:	33b0      	adds	r3, #176	@ 0xb0
 8006e62:	009b      	lsls	r3, r3, #2
 8006e64:	4413      	add	r3, r2
 8006e66:	683a      	ldr	r2, [r7, #0]
 8006e68:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8006e6a:	2300      	movs	r3, #0
}
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	370c      	adds	r7, #12
 8006e70:	46bd      	mov	sp, r7
 8006e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e76:	4770      	bx	lr

08006e78 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b087      	sub	sp, #28
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	60f8      	str	r0, [r7, #12]
 8006e80:	60b9      	str	r1, [r7, #8]
 8006e82:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	32b0      	adds	r2, #176	@ 0xb0
 8006e8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e92:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006e94:	697b      	ldr	r3, [r7, #20]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d101      	bne.n	8006e9e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006e9a:	2303      	movs	r3, #3
 8006e9c:	e008      	b.n	8006eb0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8006e9e:	697b      	ldr	r3, [r7, #20]
 8006ea0:	68ba      	ldr	r2, [r7, #8]
 8006ea2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8006ea6:	697b      	ldr	r3, [r7, #20]
 8006ea8:	687a      	ldr	r2, [r7, #4]
 8006eaa:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8006eae:	2300      	movs	r3, #0
}
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	371c      	adds	r7, #28
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eba:	4770      	bx	lr

08006ebc <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8006ebc:	b480      	push	{r7}
 8006ebe:	b085      	sub	sp, #20
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
 8006ec4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	32b0      	adds	r2, #176	@ 0xb0
 8006ed0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ed4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d101      	bne.n	8006ee0 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8006edc:	2303      	movs	r3, #3
 8006ede:	e004      	b.n	8006eea <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	683a      	ldr	r2, [r7, #0]
 8006ee4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8006ee8:	2300      	movs	r3, #0
}
 8006eea:	4618      	mov	r0, r3
 8006eec:	3714      	adds	r7, #20
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef4:	4770      	bx	lr
	...

08006ef8 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b084      	sub	sp, #16
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	32b0      	adds	r2, #176	@ 0xb0
 8006f0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f0e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8006f10:	2301      	movs	r3, #1
 8006f12:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d101      	bne.n	8006f1e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006f1a:	2303      	movs	r3, #3
 8006f1c:	e025      	b.n	8006f6a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d11f      	bne.n	8006f68 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8006f30:	4b10      	ldr	r3, [pc, #64]	@ (8006f74 <USBD_CDC_TransmitPacket+0x7c>)
 8006f32:	781b      	ldrb	r3, [r3, #0]
 8006f34:	f003 020f 	and.w	r2, r3, #15
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	4613      	mov	r3, r2
 8006f42:	009b      	lsls	r3, r3, #2
 8006f44:	4413      	add	r3, r2
 8006f46:	009b      	lsls	r3, r3, #2
 8006f48:	4403      	add	r3, r0
 8006f4a:	3314      	adds	r3, #20
 8006f4c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8006f4e:	4b09      	ldr	r3, [pc, #36]	@ (8006f74 <USBD_CDC_TransmitPacket+0x7c>)
 8006f50:	7819      	ldrb	r1, [r3, #0]
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8006f5e:	6878      	ldr	r0, [r7, #4]
 8006f60:	f001 ffdf 	bl	8008f22 <USBD_LL_Transmit>

    ret = USBD_OK;
 8006f64:	2300      	movs	r3, #0
 8006f66:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006f68:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	3710      	adds	r7, #16
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bd80      	pop	{r7, pc}
 8006f72:	bf00      	nop
 8006f74:	20000097 	.word	0x20000097

08006f78 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b084      	sub	sp, #16
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	32b0      	adds	r2, #176	@ 0xb0
 8006f8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f8e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	32b0      	adds	r2, #176	@ 0xb0
 8006f9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d101      	bne.n	8006fa6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8006fa2:	2303      	movs	r3, #3
 8006fa4:	e018      	b.n	8006fd8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	7c1b      	ldrb	r3, [r3, #16]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d10a      	bne.n	8006fc4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006fae:	4b0c      	ldr	r3, [pc, #48]	@ (8006fe0 <USBD_CDC_ReceivePacket+0x68>)
 8006fb0:	7819      	ldrb	r1, [r3, #0]
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006fb8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006fbc:	6878      	ldr	r0, [r7, #4]
 8006fbe:	f001 ffd1 	bl	8008f64 <USBD_LL_PrepareReceive>
 8006fc2:	e008      	b.n	8006fd6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006fc4:	4b06      	ldr	r3, [pc, #24]	@ (8006fe0 <USBD_CDC_ReceivePacket+0x68>)
 8006fc6:	7819      	ldrb	r1, [r3, #0]
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006fce:	2340      	movs	r3, #64	@ 0x40
 8006fd0:	6878      	ldr	r0, [r7, #4]
 8006fd2:	f001 ffc7 	bl	8008f64 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006fd6:	2300      	movs	r3, #0
}
 8006fd8:	4618      	mov	r0, r3
 8006fda:	3710      	adds	r7, #16
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	bd80      	pop	{r7, pc}
 8006fe0:	20000098 	.word	0x20000098

08006fe4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b086      	sub	sp, #24
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	60f8      	str	r0, [r7, #12]
 8006fec:	60b9      	str	r1, [r7, #8]
 8006fee:	4613      	mov	r3, r2
 8006ff0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d101      	bne.n	8006ffc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006ff8:	2303      	movs	r3, #3
 8006ffa:	e01f      	b.n	800703c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	2200      	movs	r2, #0
 8007000:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	2200      	movs	r2, #0
 8007008:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	2200      	movs	r2, #0
 8007010:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007014:	68bb      	ldr	r3, [r7, #8]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d003      	beq.n	8007022 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	68ba      	ldr	r2, [r7, #8]
 800701e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	2201      	movs	r2, #1
 8007026:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	79fa      	ldrb	r2, [r7, #7]
 800702e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007030:	68f8      	ldr	r0, [r7, #12]
 8007032:	f001 fe41 	bl	8008cb8 <USBD_LL_Init>
 8007036:	4603      	mov	r3, r0
 8007038:	75fb      	strb	r3, [r7, #23]

  return ret;
 800703a:	7dfb      	ldrb	r3, [r7, #23]
}
 800703c:	4618      	mov	r0, r3
 800703e:	3718      	adds	r7, #24
 8007040:	46bd      	mov	sp, r7
 8007042:	bd80      	pop	{r7, pc}

08007044 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b084      	sub	sp, #16
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
 800704c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800704e:	2300      	movs	r3, #0
 8007050:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d101      	bne.n	800705c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007058:	2303      	movs	r3, #3
 800705a:	e025      	b.n	80070a8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	683a      	ldr	r2, [r7, #0]
 8007060:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	32ae      	adds	r2, #174	@ 0xae
 800706e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007074:	2b00      	cmp	r3, #0
 8007076:	d00f      	beq.n	8007098 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	32ae      	adds	r2, #174	@ 0xae
 8007082:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007088:	f107 020e 	add.w	r2, r7, #14
 800708c:	4610      	mov	r0, r2
 800708e:	4798      	blx	r3
 8007090:	4602      	mov	r2, r0
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800709e:	1c5a      	adds	r2, r3, #1
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80070a6:	2300      	movs	r3, #0
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	3710      	adds	r7, #16
 80070ac:	46bd      	mov	sp, r7
 80070ae:	bd80      	pop	{r7, pc}

080070b0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b082      	sub	sp, #8
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80070b8:	6878      	ldr	r0, [r7, #4]
 80070ba:	f001 fe49 	bl	8008d50 <USBD_LL_Start>
 80070be:	4603      	mov	r3, r0
}
 80070c0:	4618      	mov	r0, r3
 80070c2:	3708      	adds	r7, #8
 80070c4:	46bd      	mov	sp, r7
 80070c6:	bd80      	pop	{r7, pc}

080070c8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80070c8:	b480      	push	{r7}
 80070ca:	b083      	sub	sp, #12
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80070d0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80070d2:	4618      	mov	r0, r3
 80070d4:	370c      	adds	r7, #12
 80070d6:	46bd      	mov	sp, r7
 80070d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070dc:	4770      	bx	lr

080070de <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80070de:	b580      	push	{r7, lr}
 80070e0:	b084      	sub	sp, #16
 80070e2:	af00      	add	r7, sp, #0
 80070e4:	6078      	str	r0, [r7, #4]
 80070e6:	460b      	mov	r3, r1
 80070e8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80070ea:	2300      	movs	r3, #0
 80070ec:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d009      	beq.n	800710c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	78fa      	ldrb	r2, [r7, #3]
 8007102:	4611      	mov	r1, r2
 8007104:	6878      	ldr	r0, [r7, #4]
 8007106:	4798      	blx	r3
 8007108:	4603      	mov	r3, r0
 800710a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800710c:	7bfb      	ldrb	r3, [r7, #15]
}
 800710e:	4618      	mov	r0, r3
 8007110:	3710      	adds	r7, #16
 8007112:	46bd      	mov	sp, r7
 8007114:	bd80      	pop	{r7, pc}

08007116 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007116:	b580      	push	{r7, lr}
 8007118:	b084      	sub	sp, #16
 800711a:	af00      	add	r7, sp, #0
 800711c:	6078      	str	r0, [r7, #4]
 800711e:	460b      	mov	r3, r1
 8007120:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007122:	2300      	movs	r3, #0
 8007124:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	78fa      	ldrb	r2, [r7, #3]
 8007130:	4611      	mov	r1, r2
 8007132:	6878      	ldr	r0, [r7, #4]
 8007134:	4798      	blx	r3
 8007136:	4603      	mov	r3, r0
 8007138:	2b00      	cmp	r3, #0
 800713a:	d001      	beq.n	8007140 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800713c:	2303      	movs	r3, #3
 800713e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007140:	7bfb      	ldrb	r3, [r7, #15]
}
 8007142:	4618      	mov	r0, r3
 8007144:	3710      	adds	r7, #16
 8007146:	46bd      	mov	sp, r7
 8007148:	bd80      	pop	{r7, pc}

0800714a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800714a:	b580      	push	{r7, lr}
 800714c:	b084      	sub	sp, #16
 800714e:	af00      	add	r7, sp, #0
 8007150:	6078      	str	r0, [r7, #4]
 8007152:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800715a:	6839      	ldr	r1, [r7, #0]
 800715c:	4618      	mov	r0, r3
 800715e:	f001 f920 	bl	80083a2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2201      	movs	r2, #1
 8007166:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007170:	461a      	mov	r2, r3
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800717e:	f003 031f 	and.w	r3, r3, #31
 8007182:	2b02      	cmp	r3, #2
 8007184:	d01a      	beq.n	80071bc <USBD_LL_SetupStage+0x72>
 8007186:	2b02      	cmp	r3, #2
 8007188:	d822      	bhi.n	80071d0 <USBD_LL_SetupStage+0x86>
 800718a:	2b00      	cmp	r3, #0
 800718c:	d002      	beq.n	8007194 <USBD_LL_SetupStage+0x4a>
 800718e:	2b01      	cmp	r3, #1
 8007190:	d00a      	beq.n	80071a8 <USBD_LL_SetupStage+0x5e>
 8007192:	e01d      	b.n	80071d0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800719a:	4619      	mov	r1, r3
 800719c:	6878      	ldr	r0, [r7, #4]
 800719e:	f000 fb75 	bl	800788c <USBD_StdDevReq>
 80071a2:	4603      	mov	r3, r0
 80071a4:	73fb      	strb	r3, [r7, #15]
      break;
 80071a6:	e020      	b.n	80071ea <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80071ae:	4619      	mov	r1, r3
 80071b0:	6878      	ldr	r0, [r7, #4]
 80071b2:	f000 fbdd 	bl	8007970 <USBD_StdItfReq>
 80071b6:	4603      	mov	r3, r0
 80071b8:	73fb      	strb	r3, [r7, #15]
      break;
 80071ba:	e016      	b.n	80071ea <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80071c2:	4619      	mov	r1, r3
 80071c4:	6878      	ldr	r0, [r7, #4]
 80071c6:	f000 fc3f 	bl	8007a48 <USBD_StdEPReq>
 80071ca:	4603      	mov	r3, r0
 80071cc:	73fb      	strb	r3, [r7, #15]
      break;
 80071ce:	e00c      	b.n	80071ea <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80071d6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80071da:	b2db      	uxtb	r3, r3
 80071dc:	4619      	mov	r1, r3
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	f001 fe16 	bl	8008e10 <USBD_LL_StallEP>
 80071e4:	4603      	mov	r3, r0
 80071e6:	73fb      	strb	r3, [r7, #15]
      break;
 80071e8:	bf00      	nop
  }

  return ret;
 80071ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	3710      	adds	r7, #16
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}

080071f4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b086      	sub	sp, #24
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	60f8      	str	r0, [r7, #12]
 80071fc:	460b      	mov	r3, r1
 80071fe:	607a      	str	r2, [r7, #4]
 8007200:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007202:	2300      	movs	r3, #0
 8007204:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007206:	7afb      	ldrb	r3, [r7, #11]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d177      	bne.n	80072fc <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007212:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800721a:	2b03      	cmp	r3, #3
 800721c:	f040 80a1 	bne.w	8007362 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8007220:	693b      	ldr	r3, [r7, #16]
 8007222:	685b      	ldr	r3, [r3, #4]
 8007224:	693a      	ldr	r2, [r7, #16]
 8007226:	8992      	ldrh	r2, [r2, #12]
 8007228:	4293      	cmp	r3, r2
 800722a:	d91c      	bls.n	8007266 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800722c:	693b      	ldr	r3, [r7, #16]
 800722e:	685b      	ldr	r3, [r3, #4]
 8007230:	693a      	ldr	r2, [r7, #16]
 8007232:	8992      	ldrh	r2, [r2, #12]
 8007234:	1a9a      	subs	r2, r3, r2
 8007236:	693b      	ldr	r3, [r7, #16]
 8007238:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800723a:	693b      	ldr	r3, [r7, #16]
 800723c:	691b      	ldr	r3, [r3, #16]
 800723e:	693a      	ldr	r2, [r7, #16]
 8007240:	8992      	ldrh	r2, [r2, #12]
 8007242:	441a      	add	r2, r3
 8007244:	693b      	ldr	r3, [r7, #16]
 8007246:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8007248:	693b      	ldr	r3, [r7, #16]
 800724a:	6919      	ldr	r1, [r3, #16]
 800724c:	693b      	ldr	r3, [r7, #16]
 800724e:	899b      	ldrh	r3, [r3, #12]
 8007250:	461a      	mov	r2, r3
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	685b      	ldr	r3, [r3, #4]
 8007256:	4293      	cmp	r3, r2
 8007258:	bf38      	it	cc
 800725a:	4613      	movcc	r3, r2
 800725c:	461a      	mov	r2, r3
 800725e:	68f8      	ldr	r0, [r7, #12]
 8007260:	f001 f9a6 	bl	80085b0 <USBD_CtlContinueRx>
 8007264:	e07d      	b.n	8007362 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800726c:	f003 031f 	and.w	r3, r3, #31
 8007270:	2b02      	cmp	r3, #2
 8007272:	d014      	beq.n	800729e <USBD_LL_DataOutStage+0xaa>
 8007274:	2b02      	cmp	r3, #2
 8007276:	d81d      	bhi.n	80072b4 <USBD_LL_DataOutStage+0xc0>
 8007278:	2b00      	cmp	r3, #0
 800727a:	d002      	beq.n	8007282 <USBD_LL_DataOutStage+0x8e>
 800727c:	2b01      	cmp	r3, #1
 800727e:	d003      	beq.n	8007288 <USBD_LL_DataOutStage+0x94>
 8007280:	e018      	b.n	80072b4 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007282:	2300      	movs	r3, #0
 8007284:	75bb      	strb	r3, [r7, #22]
            break;
 8007286:	e018      	b.n	80072ba <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800728e:	b2db      	uxtb	r3, r3
 8007290:	4619      	mov	r1, r3
 8007292:	68f8      	ldr	r0, [r7, #12]
 8007294:	f000 fa6e 	bl	8007774 <USBD_CoreFindIF>
 8007298:	4603      	mov	r3, r0
 800729a:	75bb      	strb	r3, [r7, #22]
            break;
 800729c:	e00d      	b.n	80072ba <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80072a4:	b2db      	uxtb	r3, r3
 80072a6:	4619      	mov	r1, r3
 80072a8:	68f8      	ldr	r0, [r7, #12]
 80072aa:	f000 fa70 	bl	800778e <USBD_CoreFindEP>
 80072ae:	4603      	mov	r3, r0
 80072b0:	75bb      	strb	r3, [r7, #22]
            break;
 80072b2:	e002      	b.n	80072ba <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80072b4:	2300      	movs	r3, #0
 80072b6:	75bb      	strb	r3, [r7, #22]
            break;
 80072b8:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80072ba:	7dbb      	ldrb	r3, [r7, #22]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d119      	bne.n	80072f4 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80072c6:	b2db      	uxtb	r3, r3
 80072c8:	2b03      	cmp	r3, #3
 80072ca:	d113      	bne.n	80072f4 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80072cc:	7dba      	ldrb	r2, [r7, #22]
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	32ae      	adds	r2, #174	@ 0xae
 80072d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072d6:	691b      	ldr	r3, [r3, #16]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d00b      	beq.n	80072f4 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 80072dc:	7dba      	ldrb	r2, [r7, #22]
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80072e4:	7dba      	ldrb	r2, [r7, #22]
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	32ae      	adds	r2, #174	@ 0xae
 80072ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072ee:	691b      	ldr	r3, [r3, #16]
 80072f0:	68f8      	ldr	r0, [r7, #12]
 80072f2:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80072f4:	68f8      	ldr	r0, [r7, #12]
 80072f6:	f001 f96c 	bl	80085d2 <USBD_CtlSendStatus>
 80072fa:	e032      	b.n	8007362 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80072fc:	7afb      	ldrb	r3, [r7, #11]
 80072fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007302:	b2db      	uxtb	r3, r3
 8007304:	4619      	mov	r1, r3
 8007306:	68f8      	ldr	r0, [r7, #12]
 8007308:	f000 fa41 	bl	800778e <USBD_CoreFindEP>
 800730c:	4603      	mov	r3, r0
 800730e:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007310:	7dbb      	ldrb	r3, [r7, #22]
 8007312:	2bff      	cmp	r3, #255	@ 0xff
 8007314:	d025      	beq.n	8007362 <USBD_LL_DataOutStage+0x16e>
 8007316:	7dbb      	ldrb	r3, [r7, #22]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d122      	bne.n	8007362 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007322:	b2db      	uxtb	r3, r3
 8007324:	2b03      	cmp	r3, #3
 8007326:	d117      	bne.n	8007358 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007328:	7dba      	ldrb	r2, [r7, #22]
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	32ae      	adds	r2, #174	@ 0xae
 800732e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007332:	699b      	ldr	r3, [r3, #24]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d00f      	beq.n	8007358 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8007338:	7dba      	ldrb	r2, [r7, #22]
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007340:	7dba      	ldrb	r2, [r7, #22]
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	32ae      	adds	r2, #174	@ 0xae
 8007346:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800734a:	699b      	ldr	r3, [r3, #24]
 800734c:	7afa      	ldrb	r2, [r7, #11]
 800734e:	4611      	mov	r1, r2
 8007350:	68f8      	ldr	r0, [r7, #12]
 8007352:	4798      	blx	r3
 8007354:	4603      	mov	r3, r0
 8007356:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007358:	7dfb      	ldrb	r3, [r7, #23]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d001      	beq.n	8007362 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800735e:	7dfb      	ldrb	r3, [r7, #23]
 8007360:	e000      	b.n	8007364 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8007362:	2300      	movs	r3, #0
}
 8007364:	4618      	mov	r0, r3
 8007366:	3718      	adds	r7, #24
 8007368:	46bd      	mov	sp, r7
 800736a:	bd80      	pop	{r7, pc}

0800736c <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b086      	sub	sp, #24
 8007370:	af00      	add	r7, sp, #0
 8007372:	60f8      	str	r0, [r7, #12]
 8007374:	460b      	mov	r3, r1
 8007376:	607a      	str	r2, [r7, #4]
 8007378:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800737a:	7afb      	ldrb	r3, [r7, #11]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d178      	bne.n	8007472 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	3314      	adds	r3, #20
 8007384:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800738c:	2b02      	cmp	r3, #2
 800738e:	d163      	bne.n	8007458 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8007390:	693b      	ldr	r3, [r7, #16]
 8007392:	685b      	ldr	r3, [r3, #4]
 8007394:	693a      	ldr	r2, [r7, #16]
 8007396:	8992      	ldrh	r2, [r2, #12]
 8007398:	4293      	cmp	r3, r2
 800739a:	d91c      	bls.n	80073d6 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800739c:	693b      	ldr	r3, [r7, #16]
 800739e:	685b      	ldr	r3, [r3, #4]
 80073a0:	693a      	ldr	r2, [r7, #16]
 80073a2:	8992      	ldrh	r2, [r2, #12]
 80073a4:	1a9a      	subs	r2, r3, r2
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	691b      	ldr	r3, [r3, #16]
 80073ae:	693a      	ldr	r2, [r7, #16]
 80073b0:	8992      	ldrh	r2, [r2, #12]
 80073b2:	441a      	add	r2, r3
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 80073b8:	693b      	ldr	r3, [r7, #16]
 80073ba:	6919      	ldr	r1, [r3, #16]
 80073bc:	693b      	ldr	r3, [r7, #16]
 80073be:	685b      	ldr	r3, [r3, #4]
 80073c0:	461a      	mov	r2, r3
 80073c2:	68f8      	ldr	r0, [r7, #12]
 80073c4:	f001 f8c2 	bl	800854c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80073c8:	2300      	movs	r3, #0
 80073ca:	2200      	movs	r2, #0
 80073cc:	2100      	movs	r1, #0
 80073ce:	68f8      	ldr	r0, [r7, #12]
 80073d0:	f001 fdc8 	bl	8008f64 <USBD_LL_PrepareReceive>
 80073d4:	e040      	b.n	8007458 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80073d6:	693b      	ldr	r3, [r7, #16]
 80073d8:	899b      	ldrh	r3, [r3, #12]
 80073da:	461a      	mov	r2, r3
 80073dc:	693b      	ldr	r3, [r7, #16]
 80073de:	685b      	ldr	r3, [r3, #4]
 80073e0:	429a      	cmp	r2, r3
 80073e2:	d11c      	bne.n	800741e <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 80073e4:	693b      	ldr	r3, [r7, #16]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	693a      	ldr	r2, [r7, #16]
 80073ea:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d316      	bcc.n	800741e <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 80073f0:	693b      	ldr	r3, [r7, #16]
 80073f2:	681a      	ldr	r2, [r3, #0]
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80073fa:	429a      	cmp	r2, r3
 80073fc:	d20f      	bcs.n	800741e <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80073fe:	2200      	movs	r2, #0
 8007400:	2100      	movs	r1, #0
 8007402:	68f8      	ldr	r0, [r7, #12]
 8007404:	f001 f8a2 	bl	800854c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	2200      	movs	r2, #0
 800740c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007410:	2300      	movs	r3, #0
 8007412:	2200      	movs	r2, #0
 8007414:	2100      	movs	r1, #0
 8007416:	68f8      	ldr	r0, [r7, #12]
 8007418:	f001 fda4 	bl	8008f64 <USBD_LL_PrepareReceive>
 800741c:	e01c      	b.n	8007458 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007424:	b2db      	uxtb	r3, r3
 8007426:	2b03      	cmp	r3, #3
 8007428:	d10f      	bne.n	800744a <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007430:	68db      	ldr	r3, [r3, #12]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d009      	beq.n	800744a <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	2200      	movs	r2, #0
 800743a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007444:	68db      	ldr	r3, [r3, #12]
 8007446:	68f8      	ldr	r0, [r7, #12]
 8007448:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800744a:	2180      	movs	r1, #128	@ 0x80
 800744c:	68f8      	ldr	r0, [r7, #12]
 800744e:	f001 fcdf 	bl	8008e10 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007452:	68f8      	ldr	r0, [r7, #12]
 8007454:	f001 f8d0 	bl	80085f8 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800745e:	2b00      	cmp	r3, #0
 8007460:	d03a      	beq.n	80074d8 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8007462:	68f8      	ldr	r0, [r7, #12]
 8007464:	f7ff fe30 	bl	80070c8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	2200      	movs	r2, #0
 800746c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007470:	e032      	b.n	80074d8 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007472:	7afb      	ldrb	r3, [r7, #11]
 8007474:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007478:	b2db      	uxtb	r3, r3
 800747a:	4619      	mov	r1, r3
 800747c:	68f8      	ldr	r0, [r7, #12]
 800747e:	f000 f986 	bl	800778e <USBD_CoreFindEP>
 8007482:	4603      	mov	r3, r0
 8007484:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007486:	7dfb      	ldrb	r3, [r7, #23]
 8007488:	2bff      	cmp	r3, #255	@ 0xff
 800748a:	d025      	beq.n	80074d8 <USBD_LL_DataInStage+0x16c>
 800748c:	7dfb      	ldrb	r3, [r7, #23]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d122      	bne.n	80074d8 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007498:	b2db      	uxtb	r3, r3
 800749a:	2b03      	cmp	r3, #3
 800749c:	d11c      	bne.n	80074d8 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800749e:	7dfa      	ldrb	r2, [r7, #23]
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	32ae      	adds	r2, #174	@ 0xae
 80074a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074a8:	695b      	ldr	r3, [r3, #20]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d014      	beq.n	80074d8 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 80074ae:	7dfa      	ldrb	r2, [r7, #23]
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80074b6:	7dfa      	ldrb	r2, [r7, #23]
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	32ae      	adds	r2, #174	@ 0xae
 80074bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074c0:	695b      	ldr	r3, [r3, #20]
 80074c2:	7afa      	ldrb	r2, [r7, #11]
 80074c4:	4611      	mov	r1, r2
 80074c6:	68f8      	ldr	r0, [r7, #12]
 80074c8:	4798      	blx	r3
 80074ca:	4603      	mov	r3, r0
 80074cc:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80074ce:	7dbb      	ldrb	r3, [r7, #22]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d001      	beq.n	80074d8 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 80074d4:	7dbb      	ldrb	r3, [r7, #22]
 80074d6:	e000      	b.n	80074da <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 80074d8:	2300      	movs	r3, #0
}
 80074da:	4618      	mov	r0, r3
 80074dc:	3718      	adds	r7, #24
 80074de:	46bd      	mov	sp, r7
 80074e0:	bd80      	pop	{r7, pc}

080074e2 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80074e2:	b580      	push	{r7, lr}
 80074e4:	b084      	sub	sp, #16
 80074e6:	af00      	add	r7, sp, #0
 80074e8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80074ea:	2300      	movs	r3, #0
 80074ec:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2201      	movs	r2, #1
 80074f2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2200      	movs	r2, #0
 80074fa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	2200      	movs	r2, #0
 8007502:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2200      	movs	r2, #0
 8007508:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2200      	movs	r2, #0
 8007510:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800751a:	2b00      	cmp	r3, #0
 800751c:	d014      	beq.n	8007548 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007524:	685b      	ldr	r3, [r3, #4]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d00e      	beq.n	8007548 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	687a      	ldr	r2, [r7, #4]
 8007534:	6852      	ldr	r2, [r2, #4]
 8007536:	b2d2      	uxtb	r2, r2
 8007538:	4611      	mov	r1, r2
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	4798      	blx	r3
 800753e:	4603      	mov	r3, r0
 8007540:	2b00      	cmp	r3, #0
 8007542:	d001      	beq.n	8007548 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007544:	2303      	movs	r3, #3
 8007546:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007548:	2340      	movs	r3, #64	@ 0x40
 800754a:	2200      	movs	r2, #0
 800754c:	2100      	movs	r1, #0
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f001 fc19 	bl	8008d86 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2201      	movs	r2, #1
 8007558:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2240      	movs	r2, #64	@ 0x40
 8007560:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007564:	2340      	movs	r3, #64	@ 0x40
 8007566:	2200      	movs	r2, #0
 8007568:	2180      	movs	r1, #128	@ 0x80
 800756a:	6878      	ldr	r0, [r7, #4]
 800756c:	f001 fc0b 	bl	8008d86 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2201      	movs	r2, #1
 8007574:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2240      	movs	r2, #64	@ 0x40
 800757c:	841a      	strh	r2, [r3, #32]

  return ret;
 800757e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007580:	4618      	mov	r0, r3
 8007582:	3710      	adds	r7, #16
 8007584:	46bd      	mov	sp, r7
 8007586:	bd80      	pop	{r7, pc}

08007588 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007588:	b480      	push	{r7}
 800758a:	b083      	sub	sp, #12
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
 8007590:	460b      	mov	r3, r1
 8007592:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	78fa      	ldrb	r2, [r7, #3]
 8007598:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800759a:	2300      	movs	r3, #0
}
 800759c:	4618      	mov	r0, r3
 800759e:	370c      	adds	r7, #12
 80075a0:	46bd      	mov	sp, r7
 80075a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a6:	4770      	bx	lr

080075a8 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80075a8:	b480      	push	{r7}
 80075aa:	b083      	sub	sp, #12
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075b6:	b2db      	uxtb	r3, r3
 80075b8:	2b04      	cmp	r3, #4
 80075ba:	d006      	beq.n	80075ca <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075c2:	b2da      	uxtb	r2, r3
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2204      	movs	r2, #4
 80075ce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80075d2:	2300      	movs	r3, #0
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	370c      	adds	r7, #12
 80075d8:	46bd      	mov	sp, r7
 80075da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075de:	4770      	bx	lr

080075e0 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80075e0:	b480      	push	{r7}
 80075e2:	b083      	sub	sp, #12
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075ee:	b2db      	uxtb	r3, r3
 80075f0:	2b04      	cmp	r3, #4
 80075f2:	d106      	bne.n	8007602 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80075fa:	b2da      	uxtb	r2, r3
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007602:	2300      	movs	r3, #0
}
 8007604:	4618      	mov	r0, r3
 8007606:	370c      	adds	r7, #12
 8007608:	46bd      	mov	sp, r7
 800760a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760e:	4770      	bx	lr

08007610 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b082      	sub	sp, #8
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800761e:	b2db      	uxtb	r3, r3
 8007620:	2b03      	cmp	r3, #3
 8007622:	d110      	bne.n	8007646 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800762a:	2b00      	cmp	r3, #0
 800762c:	d00b      	beq.n	8007646 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007634:	69db      	ldr	r3, [r3, #28]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d005      	beq.n	8007646 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007640:	69db      	ldr	r3, [r3, #28]
 8007642:	6878      	ldr	r0, [r7, #4]
 8007644:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007646:	2300      	movs	r3, #0
}
 8007648:	4618      	mov	r0, r3
 800764a:	3708      	adds	r7, #8
 800764c:	46bd      	mov	sp, r7
 800764e:	bd80      	pop	{r7, pc}

08007650 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b082      	sub	sp, #8
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
 8007658:	460b      	mov	r3, r1
 800765a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	32ae      	adds	r2, #174	@ 0xae
 8007666:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d101      	bne.n	8007672 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800766e:	2303      	movs	r3, #3
 8007670:	e01c      	b.n	80076ac <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007678:	b2db      	uxtb	r3, r3
 800767a:	2b03      	cmp	r3, #3
 800767c:	d115      	bne.n	80076aa <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	32ae      	adds	r2, #174	@ 0xae
 8007688:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800768c:	6a1b      	ldr	r3, [r3, #32]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d00b      	beq.n	80076aa <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	32ae      	adds	r2, #174	@ 0xae
 800769c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076a0:	6a1b      	ldr	r3, [r3, #32]
 80076a2:	78fa      	ldrb	r2, [r7, #3]
 80076a4:	4611      	mov	r1, r2
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80076aa:	2300      	movs	r3, #0
}
 80076ac:	4618      	mov	r0, r3
 80076ae:	3708      	adds	r7, #8
 80076b0:	46bd      	mov	sp, r7
 80076b2:	bd80      	pop	{r7, pc}

080076b4 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b082      	sub	sp, #8
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
 80076bc:	460b      	mov	r3, r1
 80076be:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	32ae      	adds	r2, #174	@ 0xae
 80076ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d101      	bne.n	80076d6 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80076d2:	2303      	movs	r3, #3
 80076d4:	e01c      	b.n	8007710 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80076dc:	b2db      	uxtb	r3, r3
 80076de:	2b03      	cmp	r3, #3
 80076e0:	d115      	bne.n	800770e <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	32ae      	adds	r2, #174	@ 0xae
 80076ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d00b      	beq.n	800770e <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	32ae      	adds	r2, #174	@ 0xae
 8007700:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007706:	78fa      	ldrb	r2, [r7, #3]
 8007708:	4611      	mov	r1, r2
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800770e:	2300      	movs	r3, #0
}
 8007710:	4618      	mov	r0, r3
 8007712:	3708      	adds	r7, #8
 8007714:	46bd      	mov	sp, r7
 8007716:	bd80      	pop	{r7, pc}

08007718 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007718:	b480      	push	{r7}
 800771a:	b083      	sub	sp, #12
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007720:	2300      	movs	r3, #0
}
 8007722:	4618      	mov	r0, r3
 8007724:	370c      	adds	r7, #12
 8007726:	46bd      	mov	sp, r7
 8007728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772c:	4770      	bx	lr

0800772e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800772e:	b580      	push	{r7, lr}
 8007730:	b084      	sub	sp, #16
 8007732:	af00      	add	r7, sp, #0
 8007734:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007736:	2300      	movs	r3, #0
 8007738:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2201      	movs	r2, #1
 800773e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007748:	2b00      	cmp	r3, #0
 800774a:	d00e      	beq.n	800776a <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007752:	685b      	ldr	r3, [r3, #4]
 8007754:	687a      	ldr	r2, [r7, #4]
 8007756:	6852      	ldr	r2, [r2, #4]
 8007758:	b2d2      	uxtb	r2, r2
 800775a:	4611      	mov	r1, r2
 800775c:	6878      	ldr	r0, [r7, #4]
 800775e:	4798      	blx	r3
 8007760:	4603      	mov	r3, r0
 8007762:	2b00      	cmp	r3, #0
 8007764:	d001      	beq.n	800776a <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007766:	2303      	movs	r3, #3
 8007768:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800776a:	7bfb      	ldrb	r3, [r7, #15]
}
 800776c:	4618      	mov	r0, r3
 800776e:	3710      	adds	r7, #16
 8007770:	46bd      	mov	sp, r7
 8007772:	bd80      	pop	{r7, pc}

08007774 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007774:	b480      	push	{r7}
 8007776:	b083      	sub	sp, #12
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
 800777c:	460b      	mov	r3, r1
 800777e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007780:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007782:	4618      	mov	r0, r3
 8007784:	370c      	adds	r7, #12
 8007786:	46bd      	mov	sp, r7
 8007788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778c:	4770      	bx	lr

0800778e <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800778e:	b480      	push	{r7}
 8007790:	b083      	sub	sp, #12
 8007792:	af00      	add	r7, sp, #0
 8007794:	6078      	str	r0, [r7, #4]
 8007796:	460b      	mov	r3, r1
 8007798:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800779a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800779c:	4618      	mov	r0, r3
 800779e:	370c      	adds	r7, #12
 80077a0:	46bd      	mov	sp, r7
 80077a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a6:	4770      	bx	lr

080077a8 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b086      	sub	sp, #24
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
 80077b0:	460b      	mov	r3, r1
 80077b2:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80077bc:	2300      	movs	r3, #0
 80077be:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	885b      	ldrh	r3, [r3, #2]
 80077c4:	b29b      	uxth	r3, r3
 80077c6:	68fa      	ldr	r2, [r7, #12]
 80077c8:	7812      	ldrb	r2, [r2, #0]
 80077ca:	4293      	cmp	r3, r2
 80077cc:	d91f      	bls.n	800780e <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	781b      	ldrb	r3, [r3, #0]
 80077d2:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80077d4:	e013      	b.n	80077fe <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80077d6:	f107 030a 	add.w	r3, r7, #10
 80077da:	4619      	mov	r1, r3
 80077dc:	6978      	ldr	r0, [r7, #20]
 80077de:	f000 f81b 	bl	8007818 <USBD_GetNextDesc>
 80077e2:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80077e4:	697b      	ldr	r3, [r7, #20]
 80077e6:	785b      	ldrb	r3, [r3, #1]
 80077e8:	2b05      	cmp	r3, #5
 80077ea:	d108      	bne.n	80077fe <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80077ec:	697b      	ldr	r3, [r7, #20]
 80077ee:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80077f0:	693b      	ldr	r3, [r7, #16]
 80077f2:	789b      	ldrb	r3, [r3, #2]
 80077f4:	78fa      	ldrb	r2, [r7, #3]
 80077f6:	429a      	cmp	r2, r3
 80077f8:	d008      	beq.n	800780c <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80077fa:	2300      	movs	r3, #0
 80077fc:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	885b      	ldrh	r3, [r3, #2]
 8007802:	b29a      	uxth	r2, r3
 8007804:	897b      	ldrh	r3, [r7, #10]
 8007806:	429a      	cmp	r2, r3
 8007808:	d8e5      	bhi.n	80077d6 <USBD_GetEpDesc+0x2e>
 800780a:	e000      	b.n	800780e <USBD_GetEpDesc+0x66>
          break;
 800780c:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800780e:	693b      	ldr	r3, [r7, #16]
}
 8007810:	4618      	mov	r0, r3
 8007812:	3718      	adds	r7, #24
 8007814:	46bd      	mov	sp, r7
 8007816:	bd80      	pop	{r7, pc}

08007818 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007818:	b480      	push	{r7}
 800781a:	b085      	sub	sp, #20
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
 8007820:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	881b      	ldrh	r3, [r3, #0]
 800782a:	68fa      	ldr	r2, [r7, #12]
 800782c:	7812      	ldrb	r2, [r2, #0]
 800782e:	4413      	add	r3, r2
 8007830:	b29a      	uxth	r2, r3
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	781b      	ldrb	r3, [r3, #0]
 800783a:	461a      	mov	r2, r3
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	4413      	add	r3, r2
 8007840:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007842:	68fb      	ldr	r3, [r7, #12]
}
 8007844:	4618      	mov	r0, r3
 8007846:	3714      	adds	r7, #20
 8007848:	46bd      	mov	sp, r7
 800784a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784e:	4770      	bx	lr

08007850 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007850:	b480      	push	{r7}
 8007852:	b087      	sub	sp, #28
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800785c:	697b      	ldr	r3, [r7, #20]
 800785e:	781b      	ldrb	r3, [r3, #0]
 8007860:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007862:	697b      	ldr	r3, [r7, #20]
 8007864:	3301      	adds	r3, #1
 8007866:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007868:	697b      	ldr	r3, [r7, #20]
 800786a:	781b      	ldrb	r3, [r3, #0]
 800786c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800786e:	8a3b      	ldrh	r3, [r7, #16]
 8007870:	021b      	lsls	r3, r3, #8
 8007872:	b21a      	sxth	r2, r3
 8007874:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007878:	4313      	orrs	r3, r2
 800787a:	b21b      	sxth	r3, r3
 800787c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800787e:	89fb      	ldrh	r3, [r7, #14]
}
 8007880:	4618      	mov	r0, r3
 8007882:	371c      	adds	r7, #28
 8007884:	46bd      	mov	sp, r7
 8007886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788a:	4770      	bx	lr

0800788c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b084      	sub	sp, #16
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
 8007894:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007896:	2300      	movs	r3, #0
 8007898:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	781b      	ldrb	r3, [r3, #0]
 800789e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80078a2:	2b40      	cmp	r3, #64	@ 0x40
 80078a4:	d005      	beq.n	80078b2 <USBD_StdDevReq+0x26>
 80078a6:	2b40      	cmp	r3, #64	@ 0x40
 80078a8:	d857      	bhi.n	800795a <USBD_StdDevReq+0xce>
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d00f      	beq.n	80078ce <USBD_StdDevReq+0x42>
 80078ae:	2b20      	cmp	r3, #32
 80078b0:	d153      	bne.n	800795a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	32ae      	adds	r2, #174	@ 0xae
 80078bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078c0:	689b      	ldr	r3, [r3, #8]
 80078c2:	6839      	ldr	r1, [r7, #0]
 80078c4:	6878      	ldr	r0, [r7, #4]
 80078c6:	4798      	blx	r3
 80078c8:	4603      	mov	r3, r0
 80078ca:	73fb      	strb	r3, [r7, #15]
      break;
 80078cc:	e04a      	b.n	8007964 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80078ce:	683b      	ldr	r3, [r7, #0]
 80078d0:	785b      	ldrb	r3, [r3, #1]
 80078d2:	2b09      	cmp	r3, #9
 80078d4:	d83b      	bhi.n	800794e <USBD_StdDevReq+0xc2>
 80078d6:	a201      	add	r2, pc, #4	@ (adr r2, 80078dc <USBD_StdDevReq+0x50>)
 80078d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078dc:	08007931 	.word	0x08007931
 80078e0:	08007945 	.word	0x08007945
 80078e4:	0800794f 	.word	0x0800794f
 80078e8:	0800793b 	.word	0x0800793b
 80078ec:	0800794f 	.word	0x0800794f
 80078f0:	0800790f 	.word	0x0800790f
 80078f4:	08007905 	.word	0x08007905
 80078f8:	0800794f 	.word	0x0800794f
 80078fc:	08007927 	.word	0x08007927
 8007900:	08007919 	.word	0x08007919
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007904:	6839      	ldr	r1, [r7, #0]
 8007906:	6878      	ldr	r0, [r7, #4]
 8007908:	f000 fa3e 	bl	8007d88 <USBD_GetDescriptor>
          break;
 800790c:	e024      	b.n	8007958 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800790e:	6839      	ldr	r1, [r7, #0]
 8007910:	6878      	ldr	r0, [r7, #4]
 8007912:	f000 fba3 	bl	800805c <USBD_SetAddress>
          break;
 8007916:	e01f      	b.n	8007958 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007918:	6839      	ldr	r1, [r7, #0]
 800791a:	6878      	ldr	r0, [r7, #4]
 800791c:	f000 fbe2 	bl	80080e4 <USBD_SetConfig>
 8007920:	4603      	mov	r3, r0
 8007922:	73fb      	strb	r3, [r7, #15]
          break;
 8007924:	e018      	b.n	8007958 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007926:	6839      	ldr	r1, [r7, #0]
 8007928:	6878      	ldr	r0, [r7, #4]
 800792a:	f000 fc85 	bl	8008238 <USBD_GetConfig>
          break;
 800792e:	e013      	b.n	8007958 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007930:	6839      	ldr	r1, [r7, #0]
 8007932:	6878      	ldr	r0, [r7, #4]
 8007934:	f000 fcb6 	bl	80082a4 <USBD_GetStatus>
          break;
 8007938:	e00e      	b.n	8007958 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800793a:	6839      	ldr	r1, [r7, #0]
 800793c:	6878      	ldr	r0, [r7, #4]
 800793e:	f000 fce5 	bl	800830c <USBD_SetFeature>
          break;
 8007942:	e009      	b.n	8007958 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007944:	6839      	ldr	r1, [r7, #0]
 8007946:	6878      	ldr	r0, [r7, #4]
 8007948:	f000 fd09 	bl	800835e <USBD_ClrFeature>
          break;
 800794c:	e004      	b.n	8007958 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800794e:	6839      	ldr	r1, [r7, #0]
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	f000 fd60 	bl	8008416 <USBD_CtlError>
          break;
 8007956:	bf00      	nop
      }
      break;
 8007958:	e004      	b.n	8007964 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800795a:	6839      	ldr	r1, [r7, #0]
 800795c:	6878      	ldr	r0, [r7, #4]
 800795e:	f000 fd5a 	bl	8008416 <USBD_CtlError>
      break;
 8007962:	bf00      	nop
  }

  return ret;
 8007964:	7bfb      	ldrb	r3, [r7, #15]
}
 8007966:	4618      	mov	r0, r3
 8007968:	3710      	adds	r7, #16
 800796a:	46bd      	mov	sp, r7
 800796c:	bd80      	pop	{r7, pc}
 800796e:	bf00      	nop

08007970 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b084      	sub	sp, #16
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
 8007978:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800797a:	2300      	movs	r3, #0
 800797c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	781b      	ldrb	r3, [r3, #0]
 8007982:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007986:	2b40      	cmp	r3, #64	@ 0x40
 8007988:	d005      	beq.n	8007996 <USBD_StdItfReq+0x26>
 800798a:	2b40      	cmp	r3, #64	@ 0x40
 800798c:	d852      	bhi.n	8007a34 <USBD_StdItfReq+0xc4>
 800798e:	2b00      	cmp	r3, #0
 8007990:	d001      	beq.n	8007996 <USBD_StdItfReq+0x26>
 8007992:	2b20      	cmp	r3, #32
 8007994:	d14e      	bne.n	8007a34 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800799c:	b2db      	uxtb	r3, r3
 800799e:	3b01      	subs	r3, #1
 80079a0:	2b02      	cmp	r3, #2
 80079a2:	d840      	bhi.n	8007a26 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	889b      	ldrh	r3, [r3, #4]
 80079a8:	b2db      	uxtb	r3, r3
 80079aa:	2b01      	cmp	r3, #1
 80079ac:	d836      	bhi.n	8007a1c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	889b      	ldrh	r3, [r3, #4]
 80079b2:	b2db      	uxtb	r3, r3
 80079b4:	4619      	mov	r1, r3
 80079b6:	6878      	ldr	r0, [r7, #4]
 80079b8:	f7ff fedc 	bl	8007774 <USBD_CoreFindIF>
 80079bc:	4603      	mov	r3, r0
 80079be:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80079c0:	7bbb      	ldrb	r3, [r7, #14]
 80079c2:	2bff      	cmp	r3, #255	@ 0xff
 80079c4:	d01d      	beq.n	8007a02 <USBD_StdItfReq+0x92>
 80079c6:	7bbb      	ldrb	r3, [r7, #14]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d11a      	bne.n	8007a02 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80079cc:	7bba      	ldrb	r2, [r7, #14]
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	32ae      	adds	r2, #174	@ 0xae
 80079d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079d6:	689b      	ldr	r3, [r3, #8]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d00f      	beq.n	80079fc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80079dc:	7bba      	ldrb	r2, [r7, #14]
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80079e4:	7bba      	ldrb	r2, [r7, #14]
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	32ae      	adds	r2, #174	@ 0xae
 80079ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079ee:	689b      	ldr	r3, [r3, #8]
 80079f0:	6839      	ldr	r1, [r7, #0]
 80079f2:	6878      	ldr	r0, [r7, #4]
 80079f4:	4798      	blx	r3
 80079f6:	4603      	mov	r3, r0
 80079f8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80079fa:	e004      	b.n	8007a06 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80079fc:	2303      	movs	r3, #3
 80079fe:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007a00:	e001      	b.n	8007a06 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8007a02:	2303      	movs	r3, #3
 8007a04:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	88db      	ldrh	r3, [r3, #6]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d110      	bne.n	8007a30 <USBD_StdItfReq+0xc0>
 8007a0e:	7bfb      	ldrb	r3, [r7, #15]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d10d      	bne.n	8007a30 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007a14:	6878      	ldr	r0, [r7, #4]
 8007a16:	f000 fddc 	bl	80085d2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007a1a:	e009      	b.n	8007a30 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8007a1c:	6839      	ldr	r1, [r7, #0]
 8007a1e:	6878      	ldr	r0, [r7, #4]
 8007a20:	f000 fcf9 	bl	8008416 <USBD_CtlError>
          break;
 8007a24:	e004      	b.n	8007a30 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007a26:	6839      	ldr	r1, [r7, #0]
 8007a28:	6878      	ldr	r0, [r7, #4]
 8007a2a:	f000 fcf4 	bl	8008416 <USBD_CtlError>
          break;
 8007a2e:	e000      	b.n	8007a32 <USBD_StdItfReq+0xc2>
          break;
 8007a30:	bf00      	nop
      }
      break;
 8007a32:	e004      	b.n	8007a3e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007a34:	6839      	ldr	r1, [r7, #0]
 8007a36:	6878      	ldr	r0, [r7, #4]
 8007a38:	f000 fced 	bl	8008416 <USBD_CtlError>
      break;
 8007a3c:	bf00      	nop
  }

  return ret;
 8007a3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a40:	4618      	mov	r0, r3
 8007a42:	3710      	adds	r7, #16
 8007a44:	46bd      	mov	sp, r7
 8007a46:	bd80      	pop	{r7, pc}

08007a48 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b084      	sub	sp, #16
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
 8007a50:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8007a52:	2300      	movs	r3, #0
 8007a54:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	889b      	ldrh	r3, [r3, #4]
 8007a5a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	781b      	ldrb	r3, [r3, #0]
 8007a60:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007a64:	2b40      	cmp	r3, #64	@ 0x40
 8007a66:	d007      	beq.n	8007a78 <USBD_StdEPReq+0x30>
 8007a68:	2b40      	cmp	r3, #64	@ 0x40
 8007a6a:	f200 8181 	bhi.w	8007d70 <USBD_StdEPReq+0x328>
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d02a      	beq.n	8007ac8 <USBD_StdEPReq+0x80>
 8007a72:	2b20      	cmp	r3, #32
 8007a74:	f040 817c 	bne.w	8007d70 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007a78:	7bbb      	ldrb	r3, [r7, #14]
 8007a7a:	4619      	mov	r1, r3
 8007a7c:	6878      	ldr	r0, [r7, #4]
 8007a7e:	f7ff fe86 	bl	800778e <USBD_CoreFindEP>
 8007a82:	4603      	mov	r3, r0
 8007a84:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007a86:	7b7b      	ldrb	r3, [r7, #13]
 8007a88:	2bff      	cmp	r3, #255	@ 0xff
 8007a8a:	f000 8176 	beq.w	8007d7a <USBD_StdEPReq+0x332>
 8007a8e:	7b7b      	ldrb	r3, [r7, #13]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	f040 8172 	bne.w	8007d7a <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8007a96:	7b7a      	ldrb	r2, [r7, #13]
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8007a9e:	7b7a      	ldrb	r2, [r7, #13]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	32ae      	adds	r2, #174	@ 0xae
 8007aa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007aa8:	689b      	ldr	r3, [r3, #8]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	f000 8165 	beq.w	8007d7a <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007ab0:	7b7a      	ldrb	r2, [r7, #13]
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	32ae      	adds	r2, #174	@ 0xae
 8007ab6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007aba:	689b      	ldr	r3, [r3, #8]
 8007abc:	6839      	ldr	r1, [r7, #0]
 8007abe:	6878      	ldr	r0, [r7, #4]
 8007ac0:	4798      	blx	r3
 8007ac2:	4603      	mov	r3, r0
 8007ac4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007ac6:	e158      	b.n	8007d7a <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	785b      	ldrb	r3, [r3, #1]
 8007acc:	2b03      	cmp	r3, #3
 8007ace:	d008      	beq.n	8007ae2 <USBD_StdEPReq+0x9a>
 8007ad0:	2b03      	cmp	r3, #3
 8007ad2:	f300 8147 	bgt.w	8007d64 <USBD_StdEPReq+0x31c>
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	f000 809b 	beq.w	8007c12 <USBD_StdEPReq+0x1ca>
 8007adc:	2b01      	cmp	r3, #1
 8007ade:	d03c      	beq.n	8007b5a <USBD_StdEPReq+0x112>
 8007ae0:	e140      	b.n	8007d64 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ae8:	b2db      	uxtb	r3, r3
 8007aea:	2b02      	cmp	r3, #2
 8007aec:	d002      	beq.n	8007af4 <USBD_StdEPReq+0xac>
 8007aee:	2b03      	cmp	r3, #3
 8007af0:	d016      	beq.n	8007b20 <USBD_StdEPReq+0xd8>
 8007af2:	e02c      	b.n	8007b4e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007af4:	7bbb      	ldrb	r3, [r7, #14]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d00d      	beq.n	8007b16 <USBD_StdEPReq+0xce>
 8007afa:	7bbb      	ldrb	r3, [r7, #14]
 8007afc:	2b80      	cmp	r3, #128	@ 0x80
 8007afe:	d00a      	beq.n	8007b16 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007b00:	7bbb      	ldrb	r3, [r7, #14]
 8007b02:	4619      	mov	r1, r3
 8007b04:	6878      	ldr	r0, [r7, #4]
 8007b06:	f001 f983 	bl	8008e10 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007b0a:	2180      	movs	r1, #128	@ 0x80
 8007b0c:	6878      	ldr	r0, [r7, #4]
 8007b0e:	f001 f97f 	bl	8008e10 <USBD_LL_StallEP>
 8007b12:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007b14:	e020      	b.n	8007b58 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8007b16:	6839      	ldr	r1, [r7, #0]
 8007b18:	6878      	ldr	r0, [r7, #4]
 8007b1a:	f000 fc7c 	bl	8008416 <USBD_CtlError>
              break;
 8007b1e:	e01b      	b.n	8007b58 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	885b      	ldrh	r3, [r3, #2]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d10e      	bne.n	8007b46 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007b28:	7bbb      	ldrb	r3, [r7, #14]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d00b      	beq.n	8007b46 <USBD_StdEPReq+0xfe>
 8007b2e:	7bbb      	ldrb	r3, [r7, #14]
 8007b30:	2b80      	cmp	r3, #128	@ 0x80
 8007b32:	d008      	beq.n	8007b46 <USBD_StdEPReq+0xfe>
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	88db      	ldrh	r3, [r3, #6]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d104      	bne.n	8007b46 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007b3c:	7bbb      	ldrb	r3, [r7, #14]
 8007b3e:	4619      	mov	r1, r3
 8007b40:	6878      	ldr	r0, [r7, #4]
 8007b42:	f001 f965 	bl	8008e10 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007b46:	6878      	ldr	r0, [r7, #4]
 8007b48:	f000 fd43 	bl	80085d2 <USBD_CtlSendStatus>

              break;
 8007b4c:	e004      	b.n	8007b58 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8007b4e:	6839      	ldr	r1, [r7, #0]
 8007b50:	6878      	ldr	r0, [r7, #4]
 8007b52:	f000 fc60 	bl	8008416 <USBD_CtlError>
              break;
 8007b56:	bf00      	nop
          }
          break;
 8007b58:	e109      	b.n	8007d6e <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b60:	b2db      	uxtb	r3, r3
 8007b62:	2b02      	cmp	r3, #2
 8007b64:	d002      	beq.n	8007b6c <USBD_StdEPReq+0x124>
 8007b66:	2b03      	cmp	r3, #3
 8007b68:	d016      	beq.n	8007b98 <USBD_StdEPReq+0x150>
 8007b6a:	e04b      	b.n	8007c04 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007b6c:	7bbb      	ldrb	r3, [r7, #14]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d00d      	beq.n	8007b8e <USBD_StdEPReq+0x146>
 8007b72:	7bbb      	ldrb	r3, [r7, #14]
 8007b74:	2b80      	cmp	r3, #128	@ 0x80
 8007b76:	d00a      	beq.n	8007b8e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007b78:	7bbb      	ldrb	r3, [r7, #14]
 8007b7a:	4619      	mov	r1, r3
 8007b7c:	6878      	ldr	r0, [r7, #4]
 8007b7e:	f001 f947 	bl	8008e10 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007b82:	2180      	movs	r1, #128	@ 0x80
 8007b84:	6878      	ldr	r0, [r7, #4]
 8007b86:	f001 f943 	bl	8008e10 <USBD_LL_StallEP>
 8007b8a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007b8c:	e040      	b.n	8007c10 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8007b8e:	6839      	ldr	r1, [r7, #0]
 8007b90:	6878      	ldr	r0, [r7, #4]
 8007b92:	f000 fc40 	bl	8008416 <USBD_CtlError>
              break;
 8007b96:	e03b      	b.n	8007c10 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007b98:	683b      	ldr	r3, [r7, #0]
 8007b9a:	885b      	ldrh	r3, [r3, #2]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d136      	bne.n	8007c0e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007ba0:	7bbb      	ldrb	r3, [r7, #14]
 8007ba2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d004      	beq.n	8007bb4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007baa:	7bbb      	ldrb	r3, [r7, #14]
 8007bac:	4619      	mov	r1, r3
 8007bae:	6878      	ldr	r0, [r7, #4]
 8007bb0:	f001 f94d 	bl	8008e4e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f000 fd0c 	bl	80085d2 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8007bba:	7bbb      	ldrb	r3, [r7, #14]
 8007bbc:	4619      	mov	r1, r3
 8007bbe:	6878      	ldr	r0, [r7, #4]
 8007bc0:	f7ff fde5 	bl	800778e <USBD_CoreFindEP>
 8007bc4:	4603      	mov	r3, r0
 8007bc6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007bc8:	7b7b      	ldrb	r3, [r7, #13]
 8007bca:	2bff      	cmp	r3, #255	@ 0xff
 8007bcc:	d01f      	beq.n	8007c0e <USBD_StdEPReq+0x1c6>
 8007bce:	7b7b      	ldrb	r3, [r7, #13]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d11c      	bne.n	8007c0e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8007bd4:	7b7a      	ldrb	r2, [r7, #13]
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8007bdc:	7b7a      	ldrb	r2, [r7, #13]
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	32ae      	adds	r2, #174	@ 0xae
 8007be2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007be6:	689b      	ldr	r3, [r3, #8]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d010      	beq.n	8007c0e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007bec:	7b7a      	ldrb	r2, [r7, #13]
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	32ae      	adds	r2, #174	@ 0xae
 8007bf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bf6:	689b      	ldr	r3, [r3, #8]
 8007bf8:	6839      	ldr	r1, [r7, #0]
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	4798      	blx	r3
 8007bfe:	4603      	mov	r3, r0
 8007c00:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8007c02:	e004      	b.n	8007c0e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8007c04:	6839      	ldr	r1, [r7, #0]
 8007c06:	6878      	ldr	r0, [r7, #4]
 8007c08:	f000 fc05 	bl	8008416 <USBD_CtlError>
              break;
 8007c0c:	e000      	b.n	8007c10 <USBD_StdEPReq+0x1c8>
              break;
 8007c0e:	bf00      	nop
          }
          break;
 8007c10:	e0ad      	b.n	8007d6e <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c18:	b2db      	uxtb	r3, r3
 8007c1a:	2b02      	cmp	r3, #2
 8007c1c:	d002      	beq.n	8007c24 <USBD_StdEPReq+0x1dc>
 8007c1e:	2b03      	cmp	r3, #3
 8007c20:	d033      	beq.n	8007c8a <USBD_StdEPReq+0x242>
 8007c22:	e099      	b.n	8007d58 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007c24:	7bbb      	ldrb	r3, [r7, #14]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d007      	beq.n	8007c3a <USBD_StdEPReq+0x1f2>
 8007c2a:	7bbb      	ldrb	r3, [r7, #14]
 8007c2c:	2b80      	cmp	r3, #128	@ 0x80
 8007c2e:	d004      	beq.n	8007c3a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8007c30:	6839      	ldr	r1, [r7, #0]
 8007c32:	6878      	ldr	r0, [r7, #4]
 8007c34:	f000 fbef 	bl	8008416 <USBD_CtlError>
                break;
 8007c38:	e093      	b.n	8007d62 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007c3a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	da0b      	bge.n	8007c5a <USBD_StdEPReq+0x212>
 8007c42:	7bbb      	ldrb	r3, [r7, #14]
 8007c44:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007c48:	4613      	mov	r3, r2
 8007c4a:	009b      	lsls	r3, r3, #2
 8007c4c:	4413      	add	r3, r2
 8007c4e:	009b      	lsls	r3, r3, #2
 8007c50:	3310      	adds	r3, #16
 8007c52:	687a      	ldr	r2, [r7, #4]
 8007c54:	4413      	add	r3, r2
 8007c56:	3304      	adds	r3, #4
 8007c58:	e00b      	b.n	8007c72 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007c5a:	7bbb      	ldrb	r3, [r7, #14]
 8007c5c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007c60:	4613      	mov	r3, r2
 8007c62:	009b      	lsls	r3, r3, #2
 8007c64:	4413      	add	r3, r2
 8007c66:	009b      	lsls	r3, r3, #2
 8007c68:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007c6c:	687a      	ldr	r2, [r7, #4]
 8007c6e:	4413      	add	r3, r2
 8007c70:	3304      	adds	r3, #4
 8007c72:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007c74:	68bb      	ldr	r3, [r7, #8]
 8007c76:	2200      	movs	r2, #0
 8007c78:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007c7a:	68bb      	ldr	r3, [r7, #8]
 8007c7c:	330e      	adds	r3, #14
 8007c7e:	2202      	movs	r2, #2
 8007c80:	4619      	mov	r1, r3
 8007c82:	6878      	ldr	r0, [r7, #4]
 8007c84:	f000 fc44 	bl	8008510 <USBD_CtlSendData>
              break;
 8007c88:	e06b      	b.n	8007d62 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007c8a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	da11      	bge.n	8007cb6 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007c92:	7bbb      	ldrb	r3, [r7, #14]
 8007c94:	f003 020f 	and.w	r2, r3, #15
 8007c98:	6879      	ldr	r1, [r7, #4]
 8007c9a:	4613      	mov	r3, r2
 8007c9c:	009b      	lsls	r3, r3, #2
 8007c9e:	4413      	add	r3, r2
 8007ca0:	009b      	lsls	r3, r3, #2
 8007ca2:	440b      	add	r3, r1
 8007ca4:	3323      	adds	r3, #35	@ 0x23
 8007ca6:	781b      	ldrb	r3, [r3, #0]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d117      	bne.n	8007cdc <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8007cac:	6839      	ldr	r1, [r7, #0]
 8007cae:	6878      	ldr	r0, [r7, #4]
 8007cb0:	f000 fbb1 	bl	8008416 <USBD_CtlError>
                  break;
 8007cb4:	e055      	b.n	8007d62 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007cb6:	7bbb      	ldrb	r3, [r7, #14]
 8007cb8:	f003 020f 	and.w	r2, r3, #15
 8007cbc:	6879      	ldr	r1, [r7, #4]
 8007cbe:	4613      	mov	r3, r2
 8007cc0:	009b      	lsls	r3, r3, #2
 8007cc2:	4413      	add	r3, r2
 8007cc4:	009b      	lsls	r3, r3, #2
 8007cc6:	440b      	add	r3, r1
 8007cc8:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007ccc:	781b      	ldrb	r3, [r3, #0]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d104      	bne.n	8007cdc <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8007cd2:	6839      	ldr	r1, [r7, #0]
 8007cd4:	6878      	ldr	r0, [r7, #4]
 8007cd6:	f000 fb9e 	bl	8008416 <USBD_CtlError>
                  break;
 8007cda:	e042      	b.n	8007d62 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007cdc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	da0b      	bge.n	8007cfc <USBD_StdEPReq+0x2b4>
 8007ce4:	7bbb      	ldrb	r3, [r7, #14]
 8007ce6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007cea:	4613      	mov	r3, r2
 8007cec:	009b      	lsls	r3, r3, #2
 8007cee:	4413      	add	r3, r2
 8007cf0:	009b      	lsls	r3, r3, #2
 8007cf2:	3310      	adds	r3, #16
 8007cf4:	687a      	ldr	r2, [r7, #4]
 8007cf6:	4413      	add	r3, r2
 8007cf8:	3304      	adds	r3, #4
 8007cfa:	e00b      	b.n	8007d14 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007cfc:	7bbb      	ldrb	r3, [r7, #14]
 8007cfe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007d02:	4613      	mov	r3, r2
 8007d04:	009b      	lsls	r3, r3, #2
 8007d06:	4413      	add	r3, r2
 8007d08:	009b      	lsls	r3, r3, #2
 8007d0a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007d0e:	687a      	ldr	r2, [r7, #4]
 8007d10:	4413      	add	r3, r2
 8007d12:	3304      	adds	r3, #4
 8007d14:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007d16:	7bbb      	ldrb	r3, [r7, #14]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d002      	beq.n	8007d22 <USBD_StdEPReq+0x2da>
 8007d1c:	7bbb      	ldrb	r3, [r7, #14]
 8007d1e:	2b80      	cmp	r3, #128	@ 0x80
 8007d20:	d103      	bne.n	8007d2a <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8007d22:	68bb      	ldr	r3, [r7, #8]
 8007d24:	2200      	movs	r2, #0
 8007d26:	739a      	strb	r2, [r3, #14]
 8007d28:	e00e      	b.n	8007d48 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007d2a:	7bbb      	ldrb	r3, [r7, #14]
 8007d2c:	4619      	mov	r1, r3
 8007d2e:	6878      	ldr	r0, [r7, #4]
 8007d30:	f001 f8ac 	bl	8008e8c <USBD_LL_IsStallEP>
 8007d34:	4603      	mov	r3, r0
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d003      	beq.n	8007d42 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	2201      	movs	r2, #1
 8007d3e:	739a      	strb	r2, [r3, #14]
 8007d40:	e002      	b.n	8007d48 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8007d42:	68bb      	ldr	r3, [r7, #8]
 8007d44:	2200      	movs	r2, #0
 8007d46:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007d48:	68bb      	ldr	r3, [r7, #8]
 8007d4a:	330e      	adds	r3, #14
 8007d4c:	2202      	movs	r2, #2
 8007d4e:	4619      	mov	r1, r3
 8007d50:	6878      	ldr	r0, [r7, #4]
 8007d52:	f000 fbdd 	bl	8008510 <USBD_CtlSendData>
              break;
 8007d56:	e004      	b.n	8007d62 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8007d58:	6839      	ldr	r1, [r7, #0]
 8007d5a:	6878      	ldr	r0, [r7, #4]
 8007d5c:	f000 fb5b 	bl	8008416 <USBD_CtlError>
              break;
 8007d60:	bf00      	nop
          }
          break;
 8007d62:	e004      	b.n	8007d6e <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8007d64:	6839      	ldr	r1, [r7, #0]
 8007d66:	6878      	ldr	r0, [r7, #4]
 8007d68:	f000 fb55 	bl	8008416 <USBD_CtlError>
          break;
 8007d6c:	bf00      	nop
      }
      break;
 8007d6e:	e005      	b.n	8007d7c <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8007d70:	6839      	ldr	r1, [r7, #0]
 8007d72:	6878      	ldr	r0, [r7, #4]
 8007d74:	f000 fb4f 	bl	8008416 <USBD_CtlError>
      break;
 8007d78:	e000      	b.n	8007d7c <USBD_StdEPReq+0x334>
      break;
 8007d7a:	bf00      	nop
  }

  return ret;
 8007d7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d7e:	4618      	mov	r0, r3
 8007d80:	3710      	adds	r7, #16
 8007d82:	46bd      	mov	sp, r7
 8007d84:	bd80      	pop	{r7, pc}
	...

08007d88 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b084      	sub	sp, #16
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
 8007d90:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007d92:	2300      	movs	r3, #0
 8007d94:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007d96:	2300      	movs	r3, #0
 8007d98:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007d9e:	683b      	ldr	r3, [r7, #0]
 8007da0:	885b      	ldrh	r3, [r3, #2]
 8007da2:	0a1b      	lsrs	r3, r3, #8
 8007da4:	b29b      	uxth	r3, r3
 8007da6:	3b01      	subs	r3, #1
 8007da8:	2b06      	cmp	r3, #6
 8007daa:	f200 8128 	bhi.w	8007ffe <USBD_GetDescriptor+0x276>
 8007dae:	a201      	add	r2, pc, #4	@ (adr r2, 8007db4 <USBD_GetDescriptor+0x2c>)
 8007db0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007db4:	08007dd1 	.word	0x08007dd1
 8007db8:	08007de9 	.word	0x08007de9
 8007dbc:	08007e29 	.word	0x08007e29
 8007dc0:	08007fff 	.word	0x08007fff
 8007dc4:	08007fff 	.word	0x08007fff
 8007dc8:	08007f9f 	.word	0x08007f9f
 8007dcc:	08007fcb 	.word	0x08007fcb
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	687a      	ldr	r2, [r7, #4]
 8007dda:	7c12      	ldrb	r2, [r2, #16]
 8007ddc:	f107 0108 	add.w	r1, r7, #8
 8007de0:	4610      	mov	r0, r2
 8007de2:	4798      	blx	r3
 8007de4:	60f8      	str	r0, [r7, #12]
      break;
 8007de6:	e112      	b.n	800800e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	7c1b      	ldrb	r3, [r3, #16]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d10d      	bne.n	8007e0c <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007df8:	f107 0208 	add.w	r2, r7, #8
 8007dfc:	4610      	mov	r0, r2
 8007dfe:	4798      	blx	r3
 8007e00:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	3301      	adds	r3, #1
 8007e06:	2202      	movs	r2, #2
 8007e08:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007e0a:	e100      	b.n	800800e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e14:	f107 0208 	add.w	r2, r7, #8
 8007e18:	4610      	mov	r0, r2
 8007e1a:	4798      	blx	r3
 8007e1c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	3301      	adds	r3, #1
 8007e22:	2202      	movs	r2, #2
 8007e24:	701a      	strb	r2, [r3, #0]
      break;
 8007e26:	e0f2      	b.n	800800e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	885b      	ldrh	r3, [r3, #2]
 8007e2c:	b2db      	uxtb	r3, r3
 8007e2e:	2b05      	cmp	r3, #5
 8007e30:	f200 80ac 	bhi.w	8007f8c <USBD_GetDescriptor+0x204>
 8007e34:	a201      	add	r2, pc, #4	@ (adr r2, 8007e3c <USBD_GetDescriptor+0xb4>)
 8007e36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e3a:	bf00      	nop
 8007e3c:	08007e55 	.word	0x08007e55
 8007e40:	08007e89 	.word	0x08007e89
 8007e44:	08007ebd 	.word	0x08007ebd
 8007e48:	08007ef1 	.word	0x08007ef1
 8007e4c:	08007f25 	.word	0x08007f25
 8007e50:	08007f59 	.word	0x08007f59
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e5a:	685b      	ldr	r3, [r3, #4]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d00b      	beq.n	8007e78 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e66:	685b      	ldr	r3, [r3, #4]
 8007e68:	687a      	ldr	r2, [r7, #4]
 8007e6a:	7c12      	ldrb	r2, [r2, #16]
 8007e6c:	f107 0108 	add.w	r1, r7, #8
 8007e70:	4610      	mov	r0, r2
 8007e72:	4798      	blx	r3
 8007e74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007e76:	e091      	b.n	8007f9c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007e78:	6839      	ldr	r1, [r7, #0]
 8007e7a:	6878      	ldr	r0, [r7, #4]
 8007e7c:	f000 facb 	bl	8008416 <USBD_CtlError>
            err++;
 8007e80:	7afb      	ldrb	r3, [r7, #11]
 8007e82:	3301      	adds	r3, #1
 8007e84:	72fb      	strb	r3, [r7, #11]
          break;
 8007e86:	e089      	b.n	8007f9c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e8e:	689b      	ldr	r3, [r3, #8]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d00b      	beq.n	8007eac <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e9a:	689b      	ldr	r3, [r3, #8]
 8007e9c:	687a      	ldr	r2, [r7, #4]
 8007e9e:	7c12      	ldrb	r2, [r2, #16]
 8007ea0:	f107 0108 	add.w	r1, r7, #8
 8007ea4:	4610      	mov	r0, r2
 8007ea6:	4798      	blx	r3
 8007ea8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007eaa:	e077      	b.n	8007f9c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007eac:	6839      	ldr	r1, [r7, #0]
 8007eae:	6878      	ldr	r0, [r7, #4]
 8007eb0:	f000 fab1 	bl	8008416 <USBD_CtlError>
            err++;
 8007eb4:	7afb      	ldrb	r3, [r7, #11]
 8007eb6:	3301      	adds	r3, #1
 8007eb8:	72fb      	strb	r3, [r7, #11]
          break;
 8007eba:	e06f      	b.n	8007f9c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ec2:	68db      	ldr	r3, [r3, #12]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d00b      	beq.n	8007ee0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ece:	68db      	ldr	r3, [r3, #12]
 8007ed0:	687a      	ldr	r2, [r7, #4]
 8007ed2:	7c12      	ldrb	r2, [r2, #16]
 8007ed4:	f107 0108 	add.w	r1, r7, #8
 8007ed8:	4610      	mov	r0, r2
 8007eda:	4798      	blx	r3
 8007edc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007ede:	e05d      	b.n	8007f9c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007ee0:	6839      	ldr	r1, [r7, #0]
 8007ee2:	6878      	ldr	r0, [r7, #4]
 8007ee4:	f000 fa97 	bl	8008416 <USBD_CtlError>
            err++;
 8007ee8:	7afb      	ldrb	r3, [r7, #11]
 8007eea:	3301      	adds	r3, #1
 8007eec:	72fb      	strb	r3, [r7, #11]
          break;
 8007eee:	e055      	b.n	8007f9c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ef6:	691b      	ldr	r3, [r3, #16]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d00b      	beq.n	8007f14 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f02:	691b      	ldr	r3, [r3, #16]
 8007f04:	687a      	ldr	r2, [r7, #4]
 8007f06:	7c12      	ldrb	r2, [r2, #16]
 8007f08:	f107 0108 	add.w	r1, r7, #8
 8007f0c:	4610      	mov	r0, r2
 8007f0e:	4798      	blx	r3
 8007f10:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007f12:	e043      	b.n	8007f9c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007f14:	6839      	ldr	r1, [r7, #0]
 8007f16:	6878      	ldr	r0, [r7, #4]
 8007f18:	f000 fa7d 	bl	8008416 <USBD_CtlError>
            err++;
 8007f1c:	7afb      	ldrb	r3, [r7, #11]
 8007f1e:	3301      	adds	r3, #1
 8007f20:	72fb      	strb	r3, [r7, #11]
          break;
 8007f22:	e03b      	b.n	8007f9c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f2a:	695b      	ldr	r3, [r3, #20]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d00b      	beq.n	8007f48 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f36:	695b      	ldr	r3, [r3, #20]
 8007f38:	687a      	ldr	r2, [r7, #4]
 8007f3a:	7c12      	ldrb	r2, [r2, #16]
 8007f3c:	f107 0108 	add.w	r1, r7, #8
 8007f40:	4610      	mov	r0, r2
 8007f42:	4798      	blx	r3
 8007f44:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007f46:	e029      	b.n	8007f9c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007f48:	6839      	ldr	r1, [r7, #0]
 8007f4a:	6878      	ldr	r0, [r7, #4]
 8007f4c:	f000 fa63 	bl	8008416 <USBD_CtlError>
            err++;
 8007f50:	7afb      	ldrb	r3, [r7, #11]
 8007f52:	3301      	adds	r3, #1
 8007f54:	72fb      	strb	r3, [r7, #11]
          break;
 8007f56:	e021      	b.n	8007f9c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f5e:	699b      	ldr	r3, [r3, #24]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d00b      	beq.n	8007f7c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f6a:	699b      	ldr	r3, [r3, #24]
 8007f6c:	687a      	ldr	r2, [r7, #4]
 8007f6e:	7c12      	ldrb	r2, [r2, #16]
 8007f70:	f107 0108 	add.w	r1, r7, #8
 8007f74:	4610      	mov	r0, r2
 8007f76:	4798      	blx	r3
 8007f78:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007f7a:	e00f      	b.n	8007f9c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007f7c:	6839      	ldr	r1, [r7, #0]
 8007f7e:	6878      	ldr	r0, [r7, #4]
 8007f80:	f000 fa49 	bl	8008416 <USBD_CtlError>
            err++;
 8007f84:	7afb      	ldrb	r3, [r7, #11]
 8007f86:	3301      	adds	r3, #1
 8007f88:	72fb      	strb	r3, [r7, #11]
          break;
 8007f8a:	e007      	b.n	8007f9c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007f8c:	6839      	ldr	r1, [r7, #0]
 8007f8e:	6878      	ldr	r0, [r7, #4]
 8007f90:	f000 fa41 	bl	8008416 <USBD_CtlError>
          err++;
 8007f94:	7afb      	ldrb	r3, [r7, #11]
 8007f96:	3301      	adds	r3, #1
 8007f98:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8007f9a:	bf00      	nop
      }
      break;
 8007f9c:	e037      	b.n	800800e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	7c1b      	ldrb	r3, [r3, #16]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d109      	bne.n	8007fba <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007fac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007fae:	f107 0208 	add.w	r2, r7, #8
 8007fb2:	4610      	mov	r0, r2
 8007fb4:	4798      	blx	r3
 8007fb6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007fb8:	e029      	b.n	800800e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007fba:	6839      	ldr	r1, [r7, #0]
 8007fbc:	6878      	ldr	r0, [r7, #4]
 8007fbe:	f000 fa2a 	bl	8008416 <USBD_CtlError>
        err++;
 8007fc2:	7afb      	ldrb	r3, [r7, #11]
 8007fc4:	3301      	adds	r3, #1
 8007fc6:	72fb      	strb	r3, [r7, #11]
      break;
 8007fc8:	e021      	b.n	800800e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	7c1b      	ldrb	r3, [r3, #16]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d10d      	bne.n	8007fee <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fda:	f107 0208 	add.w	r2, r7, #8
 8007fde:	4610      	mov	r0, r2
 8007fe0:	4798      	blx	r3
 8007fe2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	3301      	adds	r3, #1
 8007fe8:	2207      	movs	r2, #7
 8007fea:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007fec:	e00f      	b.n	800800e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007fee:	6839      	ldr	r1, [r7, #0]
 8007ff0:	6878      	ldr	r0, [r7, #4]
 8007ff2:	f000 fa10 	bl	8008416 <USBD_CtlError>
        err++;
 8007ff6:	7afb      	ldrb	r3, [r7, #11]
 8007ff8:	3301      	adds	r3, #1
 8007ffa:	72fb      	strb	r3, [r7, #11]
      break;
 8007ffc:	e007      	b.n	800800e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8007ffe:	6839      	ldr	r1, [r7, #0]
 8008000:	6878      	ldr	r0, [r7, #4]
 8008002:	f000 fa08 	bl	8008416 <USBD_CtlError>
      err++;
 8008006:	7afb      	ldrb	r3, [r7, #11]
 8008008:	3301      	adds	r3, #1
 800800a:	72fb      	strb	r3, [r7, #11]
      break;
 800800c:	bf00      	nop
  }

  if (err != 0U)
 800800e:	7afb      	ldrb	r3, [r7, #11]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d11e      	bne.n	8008052 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	88db      	ldrh	r3, [r3, #6]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d016      	beq.n	800804a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800801c:	893b      	ldrh	r3, [r7, #8]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d00e      	beq.n	8008040 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8008022:	683b      	ldr	r3, [r7, #0]
 8008024:	88da      	ldrh	r2, [r3, #6]
 8008026:	893b      	ldrh	r3, [r7, #8]
 8008028:	4293      	cmp	r3, r2
 800802a:	bf28      	it	cs
 800802c:	4613      	movcs	r3, r2
 800802e:	b29b      	uxth	r3, r3
 8008030:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008032:	893b      	ldrh	r3, [r7, #8]
 8008034:	461a      	mov	r2, r3
 8008036:	68f9      	ldr	r1, [r7, #12]
 8008038:	6878      	ldr	r0, [r7, #4]
 800803a:	f000 fa69 	bl	8008510 <USBD_CtlSendData>
 800803e:	e009      	b.n	8008054 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008040:	6839      	ldr	r1, [r7, #0]
 8008042:	6878      	ldr	r0, [r7, #4]
 8008044:	f000 f9e7 	bl	8008416 <USBD_CtlError>
 8008048:	e004      	b.n	8008054 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800804a:	6878      	ldr	r0, [r7, #4]
 800804c:	f000 fac1 	bl	80085d2 <USBD_CtlSendStatus>
 8008050:	e000      	b.n	8008054 <USBD_GetDescriptor+0x2cc>
    return;
 8008052:	bf00      	nop
  }
}
 8008054:	3710      	adds	r7, #16
 8008056:	46bd      	mov	sp, r7
 8008058:	bd80      	pop	{r7, pc}
 800805a:	bf00      	nop

0800805c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800805c:	b580      	push	{r7, lr}
 800805e:	b084      	sub	sp, #16
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
 8008064:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	889b      	ldrh	r3, [r3, #4]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d131      	bne.n	80080d2 <USBD_SetAddress+0x76>
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	88db      	ldrh	r3, [r3, #6]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d12d      	bne.n	80080d2 <USBD_SetAddress+0x76>
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	885b      	ldrh	r3, [r3, #2]
 800807a:	2b7f      	cmp	r3, #127	@ 0x7f
 800807c:	d829      	bhi.n	80080d2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	885b      	ldrh	r3, [r3, #2]
 8008082:	b2db      	uxtb	r3, r3
 8008084:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008088:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008090:	b2db      	uxtb	r3, r3
 8008092:	2b03      	cmp	r3, #3
 8008094:	d104      	bne.n	80080a0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008096:	6839      	ldr	r1, [r7, #0]
 8008098:	6878      	ldr	r0, [r7, #4]
 800809a:	f000 f9bc 	bl	8008416 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800809e:	e01d      	b.n	80080dc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	7bfa      	ldrb	r2, [r7, #15]
 80080a4:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80080a8:	7bfb      	ldrb	r3, [r7, #15]
 80080aa:	4619      	mov	r1, r3
 80080ac:	6878      	ldr	r0, [r7, #4]
 80080ae:	f000 ff19 	bl	8008ee4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	f000 fa8d 	bl	80085d2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80080b8:	7bfb      	ldrb	r3, [r7, #15]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d004      	beq.n	80080c8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2202      	movs	r2, #2
 80080c2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80080c6:	e009      	b.n	80080dc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2201      	movs	r2, #1
 80080cc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80080d0:	e004      	b.n	80080dc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80080d2:	6839      	ldr	r1, [r7, #0]
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f000 f99e 	bl	8008416 <USBD_CtlError>
  }
}
 80080da:	bf00      	nop
 80080dc:	bf00      	nop
 80080de:	3710      	adds	r7, #16
 80080e0:	46bd      	mov	sp, r7
 80080e2:	bd80      	pop	{r7, pc}

080080e4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b084      	sub	sp, #16
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
 80080ec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80080ee:	2300      	movs	r3, #0
 80080f0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	885b      	ldrh	r3, [r3, #2]
 80080f6:	b2da      	uxtb	r2, r3
 80080f8:	4b4e      	ldr	r3, [pc, #312]	@ (8008234 <USBD_SetConfig+0x150>)
 80080fa:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80080fc:	4b4d      	ldr	r3, [pc, #308]	@ (8008234 <USBD_SetConfig+0x150>)
 80080fe:	781b      	ldrb	r3, [r3, #0]
 8008100:	2b01      	cmp	r3, #1
 8008102:	d905      	bls.n	8008110 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008104:	6839      	ldr	r1, [r7, #0]
 8008106:	6878      	ldr	r0, [r7, #4]
 8008108:	f000 f985 	bl	8008416 <USBD_CtlError>
    return USBD_FAIL;
 800810c:	2303      	movs	r3, #3
 800810e:	e08c      	b.n	800822a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008116:	b2db      	uxtb	r3, r3
 8008118:	2b02      	cmp	r3, #2
 800811a:	d002      	beq.n	8008122 <USBD_SetConfig+0x3e>
 800811c:	2b03      	cmp	r3, #3
 800811e:	d029      	beq.n	8008174 <USBD_SetConfig+0x90>
 8008120:	e075      	b.n	800820e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008122:	4b44      	ldr	r3, [pc, #272]	@ (8008234 <USBD_SetConfig+0x150>)
 8008124:	781b      	ldrb	r3, [r3, #0]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d020      	beq.n	800816c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800812a:	4b42      	ldr	r3, [pc, #264]	@ (8008234 <USBD_SetConfig+0x150>)
 800812c:	781b      	ldrb	r3, [r3, #0]
 800812e:	461a      	mov	r2, r3
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008134:	4b3f      	ldr	r3, [pc, #252]	@ (8008234 <USBD_SetConfig+0x150>)
 8008136:	781b      	ldrb	r3, [r3, #0]
 8008138:	4619      	mov	r1, r3
 800813a:	6878      	ldr	r0, [r7, #4]
 800813c:	f7fe ffcf 	bl	80070de <USBD_SetClassConfig>
 8008140:	4603      	mov	r3, r0
 8008142:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008144:	7bfb      	ldrb	r3, [r7, #15]
 8008146:	2b00      	cmp	r3, #0
 8008148:	d008      	beq.n	800815c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800814a:	6839      	ldr	r1, [r7, #0]
 800814c:	6878      	ldr	r0, [r7, #4]
 800814e:	f000 f962 	bl	8008416 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2202      	movs	r2, #2
 8008156:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800815a:	e065      	b.n	8008228 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800815c:	6878      	ldr	r0, [r7, #4]
 800815e:	f000 fa38 	bl	80085d2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2203      	movs	r2, #3
 8008166:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800816a:	e05d      	b.n	8008228 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800816c:	6878      	ldr	r0, [r7, #4]
 800816e:	f000 fa30 	bl	80085d2 <USBD_CtlSendStatus>
      break;
 8008172:	e059      	b.n	8008228 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008174:	4b2f      	ldr	r3, [pc, #188]	@ (8008234 <USBD_SetConfig+0x150>)
 8008176:	781b      	ldrb	r3, [r3, #0]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d112      	bne.n	80081a2 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2202      	movs	r2, #2
 8008180:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008184:	4b2b      	ldr	r3, [pc, #172]	@ (8008234 <USBD_SetConfig+0x150>)
 8008186:	781b      	ldrb	r3, [r3, #0]
 8008188:	461a      	mov	r2, r3
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800818e:	4b29      	ldr	r3, [pc, #164]	@ (8008234 <USBD_SetConfig+0x150>)
 8008190:	781b      	ldrb	r3, [r3, #0]
 8008192:	4619      	mov	r1, r3
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f7fe ffbe 	bl	8007116 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800819a:	6878      	ldr	r0, [r7, #4]
 800819c:	f000 fa19 	bl	80085d2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80081a0:	e042      	b.n	8008228 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80081a2:	4b24      	ldr	r3, [pc, #144]	@ (8008234 <USBD_SetConfig+0x150>)
 80081a4:	781b      	ldrb	r3, [r3, #0]
 80081a6:	461a      	mov	r2, r3
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	685b      	ldr	r3, [r3, #4]
 80081ac:	429a      	cmp	r2, r3
 80081ae:	d02a      	beq.n	8008206 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	685b      	ldr	r3, [r3, #4]
 80081b4:	b2db      	uxtb	r3, r3
 80081b6:	4619      	mov	r1, r3
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f7fe ffac 	bl	8007116 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80081be:	4b1d      	ldr	r3, [pc, #116]	@ (8008234 <USBD_SetConfig+0x150>)
 80081c0:	781b      	ldrb	r3, [r3, #0]
 80081c2:	461a      	mov	r2, r3
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80081c8:	4b1a      	ldr	r3, [pc, #104]	@ (8008234 <USBD_SetConfig+0x150>)
 80081ca:	781b      	ldrb	r3, [r3, #0]
 80081cc:	4619      	mov	r1, r3
 80081ce:	6878      	ldr	r0, [r7, #4]
 80081d0:	f7fe ff85 	bl	80070de <USBD_SetClassConfig>
 80081d4:	4603      	mov	r3, r0
 80081d6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80081d8:	7bfb      	ldrb	r3, [r7, #15]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d00f      	beq.n	80081fe <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80081de:	6839      	ldr	r1, [r7, #0]
 80081e0:	6878      	ldr	r0, [r7, #4]
 80081e2:	f000 f918 	bl	8008416 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	685b      	ldr	r3, [r3, #4]
 80081ea:	b2db      	uxtb	r3, r3
 80081ec:	4619      	mov	r1, r3
 80081ee:	6878      	ldr	r0, [r7, #4]
 80081f0:	f7fe ff91 	bl	8007116 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2202      	movs	r2, #2
 80081f8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80081fc:	e014      	b.n	8008228 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80081fe:	6878      	ldr	r0, [r7, #4]
 8008200:	f000 f9e7 	bl	80085d2 <USBD_CtlSendStatus>
      break;
 8008204:	e010      	b.n	8008228 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008206:	6878      	ldr	r0, [r7, #4]
 8008208:	f000 f9e3 	bl	80085d2 <USBD_CtlSendStatus>
      break;
 800820c:	e00c      	b.n	8008228 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800820e:	6839      	ldr	r1, [r7, #0]
 8008210:	6878      	ldr	r0, [r7, #4]
 8008212:	f000 f900 	bl	8008416 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008216:	4b07      	ldr	r3, [pc, #28]	@ (8008234 <USBD_SetConfig+0x150>)
 8008218:	781b      	ldrb	r3, [r3, #0]
 800821a:	4619      	mov	r1, r3
 800821c:	6878      	ldr	r0, [r7, #4]
 800821e:	f7fe ff7a 	bl	8007116 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008222:	2303      	movs	r3, #3
 8008224:	73fb      	strb	r3, [r7, #15]
      break;
 8008226:	bf00      	nop
  }

  return ret;
 8008228:	7bfb      	ldrb	r3, [r7, #15]
}
 800822a:	4618      	mov	r0, r3
 800822c:	3710      	adds	r7, #16
 800822e:	46bd      	mov	sp, r7
 8008230:	bd80      	pop	{r7, pc}
 8008232:	bf00      	nop
 8008234:	200006a4 	.word	0x200006a4

08008238 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b082      	sub	sp, #8
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
 8008240:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008242:	683b      	ldr	r3, [r7, #0]
 8008244:	88db      	ldrh	r3, [r3, #6]
 8008246:	2b01      	cmp	r3, #1
 8008248:	d004      	beq.n	8008254 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800824a:	6839      	ldr	r1, [r7, #0]
 800824c:	6878      	ldr	r0, [r7, #4]
 800824e:	f000 f8e2 	bl	8008416 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008252:	e023      	b.n	800829c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800825a:	b2db      	uxtb	r3, r3
 800825c:	2b02      	cmp	r3, #2
 800825e:	dc02      	bgt.n	8008266 <USBD_GetConfig+0x2e>
 8008260:	2b00      	cmp	r3, #0
 8008262:	dc03      	bgt.n	800826c <USBD_GetConfig+0x34>
 8008264:	e015      	b.n	8008292 <USBD_GetConfig+0x5a>
 8008266:	2b03      	cmp	r3, #3
 8008268:	d00b      	beq.n	8008282 <USBD_GetConfig+0x4a>
 800826a:	e012      	b.n	8008292 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2200      	movs	r2, #0
 8008270:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	3308      	adds	r3, #8
 8008276:	2201      	movs	r2, #1
 8008278:	4619      	mov	r1, r3
 800827a:	6878      	ldr	r0, [r7, #4]
 800827c:	f000 f948 	bl	8008510 <USBD_CtlSendData>
        break;
 8008280:	e00c      	b.n	800829c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	3304      	adds	r3, #4
 8008286:	2201      	movs	r2, #1
 8008288:	4619      	mov	r1, r3
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f000 f940 	bl	8008510 <USBD_CtlSendData>
        break;
 8008290:	e004      	b.n	800829c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008292:	6839      	ldr	r1, [r7, #0]
 8008294:	6878      	ldr	r0, [r7, #4]
 8008296:	f000 f8be 	bl	8008416 <USBD_CtlError>
        break;
 800829a:	bf00      	nop
}
 800829c:	bf00      	nop
 800829e:	3708      	adds	r7, #8
 80082a0:	46bd      	mov	sp, r7
 80082a2:	bd80      	pop	{r7, pc}

080082a4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b082      	sub	sp, #8
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
 80082ac:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80082b4:	b2db      	uxtb	r3, r3
 80082b6:	3b01      	subs	r3, #1
 80082b8:	2b02      	cmp	r3, #2
 80082ba:	d81e      	bhi.n	80082fa <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	88db      	ldrh	r3, [r3, #6]
 80082c0:	2b02      	cmp	r3, #2
 80082c2:	d004      	beq.n	80082ce <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80082c4:	6839      	ldr	r1, [r7, #0]
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	f000 f8a5 	bl	8008416 <USBD_CtlError>
        break;
 80082cc:	e01a      	b.n	8008304 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	2201      	movs	r2, #1
 80082d2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d005      	beq.n	80082ea <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	68db      	ldr	r3, [r3, #12]
 80082e2:	f043 0202 	orr.w	r2, r3, #2
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	330c      	adds	r3, #12
 80082ee:	2202      	movs	r2, #2
 80082f0:	4619      	mov	r1, r3
 80082f2:	6878      	ldr	r0, [r7, #4]
 80082f4:	f000 f90c 	bl	8008510 <USBD_CtlSendData>
      break;
 80082f8:	e004      	b.n	8008304 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80082fa:	6839      	ldr	r1, [r7, #0]
 80082fc:	6878      	ldr	r0, [r7, #4]
 80082fe:	f000 f88a 	bl	8008416 <USBD_CtlError>
      break;
 8008302:	bf00      	nop
  }
}
 8008304:	bf00      	nop
 8008306:	3708      	adds	r7, #8
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}

0800830c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b082      	sub	sp, #8
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
 8008314:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	885b      	ldrh	r3, [r3, #2]
 800831a:	2b01      	cmp	r3, #1
 800831c:	d107      	bne.n	800832e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2201      	movs	r2, #1
 8008322:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008326:	6878      	ldr	r0, [r7, #4]
 8008328:	f000 f953 	bl	80085d2 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800832c:	e013      	b.n	8008356 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	885b      	ldrh	r3, [r3, #2]
 8008332:	2b02      	cmp	r3, #2
 8008334:	d10b      	bne.n	800834e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008336:	683b      	ldr	r3, [r7, #0]
 8008338:	889b      	ldrh	r3, [r3, #4]
 800833a:	0a1b      	lsrs	r3, r3, #8
 800833c:	b29b      	uxth	r3, r3
 800833e:	b2da      	uxtb	r2, r3
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008346:	6878      	ldr	r0, [r7, #4]
 8008348:	f000 f943 	bl	80085d2 <USBD_CtlSendStatus>
}
 800834c:	e003      	b.n	8008356 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800834e:	6839      	ldr	r1, [r7, #0]
 8008350:	6878      	ldr	r0, [r7, #4]
 8008352:	f000 f860 	bl	8008416 <USBD_CtlError>
}
 8008356:	bf00      	nop
 8008358:	3708      	adds	r7, #8
 800835a:	46bd      	mov	sp, r7
 800835c:	bd80      	pop	{r7, pc}

0800835e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800835e:	b580      	push	{r7, lr}
 8008360:	b082      	sub	sp, #8
 8008362:	af00      	add	r7, sp, #0
 8008364:	6078      	str	r0, [r7, #4]
 8008366:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800836e:	b2db      	uxtb	r3, r3
 8008370:	3b01      	subs	r3, #1
 8008372:	2b02      	cmp	r3, #2
 8008374:	d80b      	bhi.n	800838e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008376:	683b      	ldr	r3, [r7, #0]
 8008378:	885b      	ldrh	r3, [r3, #2]
 800837a:	2b01      	cmp	r3, #1
 800837c:	d10c      	bne.n	8008398 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	2200      	movs	r2, #0
 8008382:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008386:	6878      	ldr	r0, [r7, #4]
 8008388:	f000 f923 	bl	80085d2 <USBD_CtlSendStatus>
      }
      break;
 800838c:	e004      	b.n	8008398 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800838e:	6839      	ldr	r1, [r7, #0]
 8008390:	6878      	ldr	r0, [r7, #4]
 8008392:	f000 f840 	bl	8008416 <USBD_CtlError>
      break;
 8008396:	e000      	b.n	800839a <USBD_ClrFeature+0x3c>
      break;
 8008398:	bf00      	nop
  }
}
 800839a:	bf00      	nop
 800839c:	3708      	adds	r7, #8
 800839e:	46bd      	mov	sp, r7
 80083a0:	bd80      	pop	{r7, pc}

080083a2 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80083a2:	b580      	push	{r7, lr}
 80083a4:	b084      	sub	sp, #16
 80083a6:	af00      	add	r7, sp, #0
 80083a8:	6078      	str	r0, [r7, #4]
 80083aa:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	781a      	ldrb	r2, [r3, #0]
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	3301      	adds	r3, #1
 80083bc:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	781a      	ldrb	r2, [r3, #0]
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	3301      	adds	r3, #1
 80083ca:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80083cc:	68f8      	ldr	r0, [r7, #12]
 80083ce:	f7ff fa3f 	bl	8007850 <SWAPBYTE>
 80083d2:	4603      	mov	r3, r0
 80083d4:	461a      	mov	r2, r3
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	3301      	adds	r3, #1
 80083de:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	3301      	adds	r3, #1
 80083e4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80083e6:	68f8      	ldr	r0, [r7, #12]
 80083e8:	f7ff fa32 	bl	8007850 <SWAPBYTE>
 80083ec:	4603      	mov	r3, r0
 80083ee:	461a      	mov	r2, r3
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	3301      	adds	r3, #1
 80083f8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	3301      	adds	r3, #1
 80083fe:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008400:	68f8      	ldr	r0, [r7, #12]
 8008402:	f7ff fa25 	bl	8007850 <SWAPBYTE>
 8008406:	4603      	mov	r3, r0
 8008408:	461a      	mov	r2, r3
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	80da      	strh	r2, [r3, #6]
}
 800840e:	bf00      	nop
 8008410:	3710      	adds	r7, #16
 8008412:	46bd      	mov	sp, r7
 8008414:	bd80      	pop	{r7, pc}

08008416 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008416:	b580      	push	{r7, lr}
 8008418:	b082      	sub	sp, #8
 800841a:	af00      	add	r7, sp, #0
 800841c:	6078      	str	r0, [r7, #4]
 800841e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008420:	2180      	movs	r1, #128	@ 0x80
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	f000 fcf4 	bl	8008e10 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008428:	2100      	movs	r1, #0
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	f000 fcf0 	bl	8008e10 <USBD_LL_StallEP>
}
 8008430:	bf00      	nop
 8008432:	3708      	adds	r7, #8
 8008434:	46bd      	mov	sp, r7
 8008436:	bd80      	pop	{r7, pc}

08008438 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008438:	b580      	push	{r7, lr}
 800843a:	b086      	sub	sp, #24
 800843c:	af00      	add	r7, sp, #0
 800843e:	60f8      	str	r0, [r7, #12]
 8008440:	60b9      	str	r1, [r7, #8]
 8008442:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008444:	2300      	movs	r3, #0
 8008446:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d042      	beq.n	80084d4 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008452:	6938      	ldr	r0, [r7, #16]
 8008454:	f000 f842 	bl	80084dc <USBD_GetLen>
 8008458:	4603      	mov	r3, r0
 800845a:	3301      	adds	r3, #1
 800845c:	005b      	lsls	r3, r3, #1
 800845e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008462:	d808      	bhi.n	8008476 <USBD_GetString+0x3e>
 8008464:	6938      	ldr	r0, [r7, #16]
 8008466:	f000 f839 	bl	80084dc <USBD_GetLen>
 800846a:	4603      	mov	r3, r0
 800846c:	3301      	adds	r3, #1
 800846e:	b29b      	uxth	r3, r3
 8008470:	005b      	lsls	r3, r3, #1
 8008472:	b29a      	uxth	r2, r3
 8008474:	e001      	b.n	800847a <USBD_GetString+0x42>
 8008476:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800847e:	7dfb      	ldrb	r3, [r7, #23]
 8008480:	68ba      	ldr	r2, [r7, #8]
 8008482:	4413      	add	r3, r2
 8008484:	687a      	ldr	r2, [r7, #4]
 8008486:	7812      	ldrb	r2, [r2, #0]
 8008488:	701a      	strb	r2, [r3, #0]
  idx++;
 800848a:	7dfb      	ldrb	r3, [r7, #23]
 800848c:	3301      	adds	r3, #1
 800848e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008490:	7dfb      	ldrb	r3, [r7, #23]
 8008492:	68ba      	ldr	r2, [r7, #8]
 8008494:	4413      	add	r3, r2
 8008496:	2203      	movs	r2, #3
 8008498:	701a      	strb	r2, [r3, #0]
  idx++;
 800849a:	7dfb      	ldrb	r3, [r7, #23]
 800849c:	3301      	adds	r3, #1
 800849e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80084a0:	e013      	b.n	80084ca <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 80084a2:	7dfb      	ldrb	r3, [r7, #23]
 80084a4:	68ba      	ldr	r2, [r7, #8]
 80084a6:	4413      	add	r3, r2
 80084a8:	693a      	ldr	r2, [r7, #16]
 80084aa:	7812      	ldrb	r2, [r2, #0]
 80084ac:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80084ae:	693b      	ldr	r3, [r7, #16]
 80084b0:	3301      	adds	r3, #1
 80084b2:	613b      	str	r3, [r7, #16]
    idx++;
 80084b4:	7dfb      	ldrb	r3, [r7, #23]
 80084b6:	3301      	adds	r3, #1
 80084b8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80084ba:	7dfb      	ldrb	r3, [r7, #23]
 80084bc:	68ba      	ldr	r2, [r7, #8]
 80084be:	4413      	add	r3, r2
 80084c0:	2200      	movs	r2, #0
 80084c2:	701a      	strb	r2, [r3, #0]
    idx++;
 80084c4:	7dfb      	ldrb	r3, [r7, #23]
 80084c6:	3301      	adds	r3, #1
 80084c8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80084ca:	693b      	ldr	r3, [r7, #16]
 80084cc:	781b      	ldrb	r3, [r3, #0]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d1e7      	bne.n	80084a2 <USBD_GetString+0x6a>
 80084d2:	e000      	b.n	80084d6 <USBD_GetString+0x9e>
    return;
 80084d4:	bf00      	nop
  }
}
 80084d6:	3718      	adds	r7, #24
 80084d8:	46bd      	mov	sp, r7
 80084da:	bd80      	pop	{r7, pc}

080084dc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80084dc:	b480      	push	{r7}
 80084de:	b085      	sub	sp, #20
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80084e4:	2300      	movs	r3, #0
 80084e6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80084ec:	e005      	b.n	80084fa <USBD_GetLen+0x1e>
  {
    len++;
 80084ee:	7bfb      	ldrb	r3, [r7, #15]
 80084f0:	3301      	adds	r3, #1
 80084f2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	3301      	adds	r3, #1
 80084f8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80084fa:	68bb      	ldr	r3, [r7, #8]
 80084fc:	781b      	ldrb	r3, [r3, #0]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d1f5      	bne.n	80084ee <USBD_GetLen+0x12>
  }

  return len;
 8008502:	7bfb      	ldrb	r3, [r7, #15]
}
 8008504:	4618      	mov	r0, r3
 8008506:	3714      	adds	r7, #20
 8008508:	46bd      	mov	sp, r7
 800850a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850e:	4770      	bx	lr

08008510 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008510:	b580      	push	{r7, lr}
 8008512:	b084      	sub	sp, #16
 8008514:	af00      	add	r7, sp, #0
 8008516:	60f8      	str	r0, [r7, #12]
 8008518:	60b9      	str	r1, [r7, #8]
 800851a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	2202      	movs	r2, #2
 8008520:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	687a      	ldr	r2, [r7, #4]
 8008528:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	68ba      	ldr	r2, [r7, #8]
 800852e:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	687a      	ldr	r2, [r7, #4]
 8008534:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	68ba      	ldr	r2, [r7, #8]
 800853a:	2100      	movs	r1, #0
 800853c:	68f8      	ldr	r0, [r7, #12]
 800853e:	f000 fcf0 	bl	8008f22 <USBD_LL_Transmit>

  return USBD_OK;
 8008542:	2300      	movs	r3, #0
}
 8008544:	4618      	mov	r0, r3
 8008546:	3710      	adds	r7, #16
 8008548:	46bd      	mov	sp, r7
 800854a:	bd80      	pop	{r7, pc}

0800854c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b084      	sub	sp, #16
 8008550:	af00      	add	r7, sp, #0
 8008552:	60f8      	str	r0, [r7, #12]
 8008554:	60b9      	str	r1, [r7, #8]
 8008556:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	68ba      	ldr	r2, [r7, #8]
 800855c:	2100      	movs	r1, #0
 800855e:	68f8      	ldr	r0, [r7, #12]
 8008560:	f000 fcdf 	bl	8008f22 <USBD_LL_Transmit>

  return USBD_OK;
 8008564:	2300      	movs	r3, #0
}
 8008566:	4618      	mov	r0, r3
 8008568:	3710      	adds	r7, #16
 800856a:	46bd      	mov	sp, r7
 800856c:	bd80      	pop	{r7, pc}

0800856e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800856e:	b580      	push	{r7, lr}
 8008570:	b084      	sub	sp, #16
 8008572:	af00      	add	r7, sp, #0
 8008574:	60f8      	str	r0, [r7, #12]
 8008576:	60b9      	str	r1, [r7, #8]
 8008578:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	2203      	movs	r2, #3
 800857e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	687a      	ldr	r2, [r7, #4]
 8008586:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	68ba      	ldr	r2, [r7, #8]
 800858e:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	687a      	ldr	r2, [r7, #4]
 8008596:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	68ba      	ldr	r2, [r7, #8]
 800859e:	2100      	movs	r1, #0
 80085a0:	68f8      	ldr	r0, [r7, #12]
 80085a2:	f000 fcdf 	bl	8008f64 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80085a6:	2300      	movs	r3, #0
}
 80085a8:	4618      	mov	r0, r3
 80085aa:	3710      	adds	r7, #16
 80085ac:	46bd      	mov	sp, r7
 80085ae:	bd80      	pop	{r7, pc}

080085b0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b084      	sub	sp, #16
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	60f8      	str	r0, [r7, #12]
 80085b8:	60b9      	str	r1, [r7, #8]
 80085ba:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	68ba      	ldr	r2, [r7, #8]
 80085c0:	2100      	movs	r1, #0
 80085c2:	68f8      	ldr	r0, [r7, #12]
 80085c4:	f000 fcce 	bl	8008f64 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80085c8:	2300      	movs	r3, #0
}
 80085ca:	4618      	mov	r0, r3
 80085cc:	3710      	adds	r7, #16
 80085ce:	46bd      	mov	sp, r7
 80085d0:	bd80      	pop	{r7, pc}

080085d2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80085d2:	b580      	push	{r7, lr}
 80085d4:	b082      	sub	sp, #8
 80085d6:	af00      	add	r7, sp, #0
 80085d8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2204      	movs	r2, #4
 80085de:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80085e2:	2300      	movs	r3, #0
 80085e4:	2200      	movs	r2, #0
 80085e6:	2100      	movs	r1, #0
 80085e8:	6878      	ldr	r0, [r7, #4]
 80085ea:	f000 fc9a 	bl	8008f22 <USBD_LL_Transmit>

  return USBD_OK;
 80085ee:	2300      	movs	r3, #0
}
 80085f0:	4618      	mov	r0, r3
 80085f2:	3708      	adds	r7, #8
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bd80      	pop	{r7, pc}

080085f8 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b082      	sub	sp, #8
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	2205      	movs	r2, #5
 8008604:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008608:	2300      	movs	r3, #0
 800860a:	2200      	movs	r2, #0
 800860c:	2100      	movs	r1, #0
 800860e:	6878      	ldr	r0, [r7, #4]
 8008610:	f000 fca8 	bl	8008f64 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008614:	2300      	movs	r3, #0
}
 8008616:	4618      	mov	r0, r3
 8008618:	3708      	adds	r7, #8
 800861a:	46bd      	mov	sp, r7
 800861c:	bd80      	pop	{r7, pc}
	...

08008620 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008624:	2200      	movs	r2, #0
 8008626:	4912      	ldr	r1, [pc, #72]	@ (8008670 <MX_USB_DEVICE_Init+0x50>)
 8008628:	4812      	ldr	r0, [pc, #72]	@ (8008674 <MX_USB_DEVICE_Init+0x54>)
 800862a:	f7fe fcdb 	bl	8006fe4 <USBD_Init>
 800862e:	4603      	mov	r3, r0
 8008630:	2b00      	cmp	r3, #0
 8008632:	d001      	beq.n	8008638 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008634:	f7f8 fad6 	bl	8000be4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008638:	490f      	ldr	r1, [pc, #60]	@ (8008678 <MX_USB_DEVICE_Init+0x58>)
 800863a:	480e      	ldr	r0, [pc, #56]	@ (8008674 <MX_USB_DEVICE_Init+0x54>)
 800863c:	f7fe fd02 	bl	8007044 <USBD_RegisterClass>
 8008640:	4603      	mov	r3, r0
 8008642:	2b00      	cmp	r3, #0
 8008644:	d001      	beq.n	800864a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008646:	f7f8 facd 	bl	8000be4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800864a:	490c      	ldr	r1, [pc, #48]	@ (800867c <MX_USB_DEVICE_Init+0x5c>)
 800864c:	4809      	ldr	r0, [pc, #36]	@ (8008674 <MX_USB_DEVICE_Init+0x54>)
 800864e:	f7fe fbf9 	bl	8006e44 <USBD_CDC_RegisterInterface>
 8008652:	4603      	mov	r3, r0
 8008654:	2b00      	cmp	r3, #0
 8008656:	d001      	beq.n	800865c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008658:	f7f8 fac4 	bl	8000be4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800865c:	4805      	ldr	r0, [pc, #20]	@ (8008674 <MX_USB_DEVICE_Init+0x54>)
 800865e:	f7fe fd27 	bl	80070b0 <USBD_Start>
 8008662:	4603      	mov	r3, r0
 8008664:	2b00      	cmp	r3, #0
 8008666:	d001      	beq.n	800866c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008668:	f7f8 fabc 	bl	8000be4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800866c:	bf00      	nop
 800866e:	bd80      	pop	{r7, pc}
 8008670:	200000b0 	.word	0x200000b0
 8008674:	200006a8 	.word	0x200006a8
 8008678:	2000001c 	.word	0x2000001c
 800867c:	2000009c 	.word	0x2000009c

08008680 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008684:	2200      	movs	r2, #0
 8008686:	4905      	ldr	r1, [pc, #20]	@ (800869c <CDC_Init_FS+0x1c>)
 8008688:	4805      	ldr	r0, [pc, #20]	@ (80086a0 <CDC_Init_FS+0x20>)
 800868a:	f7fe fbf5 	bl	8006e78 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800868e:	4905      	ldr	r1, [pc, #20]	@ (80086a4 <CDC_Init_FS+0x24>)
 8008690:	4803      	ldr	r0, [pc, #12]	@ (80086a0 <CDC_Init_FS+0x20>)
 8008692:	f7fe fc13 	bl	8006ebc <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008696:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008698:	4618      	mov	r0, r3
 800869a:	bd80      	pop	{r7, pc}
 800869c:	20001184 	.word	0x20001184
 80086a0:	200006a8 	.word	0x200006a8
 80086a4:	20000984 	.word	0x20000984

080086a8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80086a8:	b480      	push	{r7}
 80086aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80086ac:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80086ae:	4618      	mov	r0, r3
 80086b0:	46bd      	mov	sp, r7
 80086b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b6:	4770      	bx	lr

080086b8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80086b8:	b480      	push	{r7}
 80086ba:	b083      	sub	sp, #12
 80086bc:	af00      	add	r7, sp, #0
 80086be:	4603      	mov	r3, r0
 80086c0:	6039      	str	r1, [r7, #0]
 80086c2:	71fb      	strb	r3, [r7, #7]
 80086c4:	4613      	mov	r3, r2
 80086c6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80086c8:	79fb      	ldrb	r3, [r7, #7]
 80086ca:	2b23      	cmp	r3, #35	@ 0x23
 80086cc:	d84a      	bhi.n	8008764 <CDC_Control_FS+0xac>
 80086ce:	a201      	add	r2, pc, #4	@ (adr r2, 80086d4 <CDC_Control_FS+0x1c>)
 80086d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086d4:	08008765 	.word	0x08008765
 80086d8:	08008765 	.word	0x08008765
 80086dc:	08008765 	.word	0x08008765
 80086e0:	08008765 	.word	0x08008765
 80086e4:	08008765 	.word	0x08008765
 80086e8:	08008765 	.word	0x08008765
 80086ec:	08008765 	.word	0x08008765
 80086f0:	08008765 	.word	0x08008765
 80086f4:	08008765 	.word	0x08008765
 80086f8:	08008765 	.word	0x08008765
 80086fc:	08008765 	.word	0x08008765
 8008700:	08008765 	.word	0x08008765
 8008704:	08008765 	.word	0x08008765
 8008708:	08008765 	.word	0x08008765
 800870c:	08008765 	.word	0x08008765
 8008710:	08008765 	.word	0x08008765
 8008714:	08008765 	.word	0x08008765
 8008718:	08008765 	.word	0x08008765
 800871c:	08008765 	.word	0x08008765
 8008720:	08008765 	.word	0x08008765
 8008724:	08008765 	.word	0x08008765
 8008728:	08008765 	.word	0x08008765
 800872c:	08008765 	.word	0x08008765
 8008730:	08008765 	.word	0x08008765
 8008734:	08008765 	.word	0x08008765
 8008738:	08008765 	.word	0x08008765
 800873c:	08008765 	.word	0x08008765
 8008740:	08008765 	.word	0x08008765
 8008744:	08008765 	.word	0x08008765
 8008748:	08008765 	.word	0x08008765
 800874c:	08008765 	.word	0x08008765
 8008750:	08008765 	.word	0x08008765
 8008754:	08008765 	.word	0x08008765
 8008758:	08008765 	.word	0x08008765
 800875c:	08008765 	.word	0x08008765
 8008760:	08008765 	.word	0x08008765
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008764:	bf00      	nop
  }

  return (USBD_OK);
 8008766:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008768:	4618      	mov	r0, r3
 800876a:	370c      	adds	r7, #12
 800876c:	46bd      	mov	sp, r7
 800876e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008772:	4770      	bx	lr

08008774 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008774:	b580      	push	{r7, lr}
 8008776:	b082      	sub	sp, #8
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
 800877c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800877e:	6879      	ldr	r1, [r7, #4]
 8008780:	4805      	ldr	r0, [pc, #20]	@ (8008798 <CDC_Receive_FS+0x24>)
 8008782:	f7fe fb9b 	bl	8006ebc <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008786:	4804      	ldr	r0, [pc, #16]	@ (8008798 <CDC_Receive_FS+0x24>)
 8008788:	f7fe fbf6 	bl	8006f78 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800878c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800878e:	4618      	mov	r0, r3
 8008790:	3708      	adds	r7, #8
 8008792:	46bd      	mov	sp, r7
 8008794:	bd80      	pop	{r7, pc}
 8008796:	bf00      	nop
 8008798:	200006a8 	.word	0x200006a8

0800879c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b084      	sub	sp, #16
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
 80087a4:	460b      	mov	r3, r1
 80087a6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80087a8:	2300      	movs	r3, #0
 80087aa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80087ac:	4b0d      	ldr	r3, [pc, #52]	@ (80087e4 <CDC_Transmit_FS+0x48>)
 80087ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80087b2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80087b4:	68bb      	ldr	r3, [r7, #8]
 80087b6:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d001      	beq.n	80087c2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80087be:	2301      	movs	r3, #1
 80087c0:	e00b      	b.n	80087da <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80087c2:	887b      	ldrh	r3, [r7, #2]
 80087c4:	461a      	mov	r2, r3
 80087c6:	6879      	ldr	r1, [r7, #4]
 80087c8:	4806      	ldr	r0, [pc, #24]	@ (80087e4 <CDC_Transmit_FS+0x48>)
 80087ca:	f7fe fb55 	bl	8006e78 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80087ce:	4805      	ldr	r0, [pc, #20]	@ (80087e4 <CDC_Transmit_FS+0x48>)
 80087d0:	f7fe fb92 	bl	8006ef8 <USBD_CDC_TransmitPacket>
 80087d4:	4603      	mov	r3, r0
 80087d6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80087d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80087da:	4618      	mov	r0, r3
 80087dc:	3710      	adds	r7, #16
 80087de:	46bd      	mov	sp, r7
 80087e0:	bd80      	pop	{r7, pc}
 80087e2:	bf00      	nop
 80087e4:	200006a8 	.word	0x200006a8

080087e8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80087e8:	b480      	push	{r7}
 80087ea:	b087      	sub	sp, #28
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	60f8      	str	r0, [r7, #12]
 80087f0:	60b9      	str	r1, [r7, #8]
 80087f2:	4613      	mov	r3, r2
 80087f4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80087f6:	2300      	movs	r3, #0
 80087f8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80087fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80087fe:	4618      	mov	r0, r3
 8008800:	371c      	adds	r7, #28
 8008802:	46bd      	mov	sp, r7
 8008804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008808:	4770      	bx	lr
	...

0800880c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800880c:	b480      	push	{r7}
 800880e:	b083      	sub	sp, #12
 8008810:	af00      	add	r7, sp, #0
 8008812:	4603      	mov	r3, r0
 8008814:	6039      	str	r1, [r7, #0]
 8008816:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	2212      	movs	r2, #18
 800881c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800881e:	4b03      	ldr	r3, [pc, #12]	@ (800882c <USBD_FS_DeviceDescriptor+0x20>)
}
 8008820:	4618      	mov	r0, r3
 8008822:	370c      	adds	r7, #12
 8008824:	46bd      	mov	sp, r7
 8008826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882a:	4770      	bx	lr
 800882c:	200000cc 	.word	0x200000cc

08008830 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008830:	b480      	push	{r7}
 8008832:	b083      	sub	sp, #12
 8008834:	af00      	add	r7, sp, #0
 8008836:	4603      	mov	r3, r0
 8008838:	6039      	str	r1, [r7, #0]
 800883a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	2204      	movs	r2, #4
 8008840:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008842:	4b03      	ldr	r3, [pc, #12]	@ (8008850 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008844:	4618      	mov	r0, r3
 8008846:	370c      	adds	r7, #12
 8008848:	46bd      	mov	sp, r7
 800884a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884e:	4770      	bx	lr
 8008850:	200000e0 	.word	0x200000e0

08008854 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b082      	sub	sp, #8
 8008858:	af00      	add	r7, sp, #0
 800885a:	4603      	mov	r3, r0
 800885c:	6039      	str	r1, [r7, #0]
 800885e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008860:	79fb      	ldrb	r3, [r7, #7]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d105      	bne.n	8008872 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008866:	683a      	ldr	r2, [r7, #0]
 8008868:	4907      	ldr	r1, [pc, #28]	@ (8008888 <USBD_FS_ProductStrDescriptor+0x34>)
 800886a:	4808      	ldr	r0, [pc, #32]	@ (800888c <USBD_FS_ProductStrDescriptor+0x38>)
 800886c:	f7ff fde4 	bl	8008438 <USBD_GetString>
 8008870:	e004      	b.n	800887c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008872:	683a      	ldr	r2, [r7, #0]
 8008874:	4904      	ldr	r1, [pc, #16]	@ (8008888 <USBD_FS_ProductStrDescriptor+0x34>)
 8008876:	4805      	ldr	r0, [pc, #20]	@ (800888c <USBD_FS_ProductStrDescriptor+0x38>)
 8008878:	f7ff fdde 	bl	8008438 <USBD_GetString>
  }
  return USBD_StrDesc;
 800887c:	4b02      	ldr	r3, [pc, #8]	@ (8008888 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800887e:	4618      	mov	r0, r3
 8008880:	3708      	adds	r7, #8
 8008882:	46bd      	mov	sp, r7
 8008884:	bd80      	pop	{r7, pc}
 8008886:	bf00      	nop
 8008888:	20001984 	.word	0x20001984
 800888c:	08009ce0 	.word	0x08009ce0

08008890 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b082      	sub	sp, #8
 8008894:	af00      	add	r7, sp, #0
 8008896:	4603      	mov	r3, r0
 8008898:	6039      	str	r1, [r7, #0]
 800889a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800889c:	683a      	ldr	r2, [r7, #0]
 800889e:	4904      	ldr	r1, [pc, #16]	@ (80088b0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80088a0:	4804      	ldr	r0, [pc, #16]	@ (80088b4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80088a2:	f7ff fdc9 	bl	8008438 <USBD_GetString>
  return USBD_StrDesc;
 80088a6:	4b02      	ldr	r3, [pc, #8]	@ (80088b0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80088a8:	4618      	mov	r0, r3
 80088aa:	3708      	adds	r7, #8
 80088ac:	46bd      	mov	sp, r7
 80088ae:	bd80      	pop	{r7, pc}
 80088b0:	20001984 	.word	0x20001984
 80088b4:	08009cf8 	.word	0x08009cf8

080088b8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80088b8:	b580      	push	{r7, lr}
 80088ba:	b082      	sub	sp, #8
 80088bc:	af00      	add	r7, sp, #0
 80088be:	4603      	mov	r3, r0
 80088c0:	6039      	str	r1, [r7, #0]
 80088c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80088c4:	683b      	ldr	r3, [r7, #0]
 80088c6:	221a      	movs	r2, #26
 80088c8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80088ca:	f000 f843 	bl	8008954 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80088ce:	4b02      	ldr	r3, [pc, #8]	@ (80088d8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80088d0:	4618      	mov	r0, r3
 80088d2:	3708      	adds	r7, #8
 80088d4:	46bd      	mov	sp, r7
 80088d6:	bd80      	pop	{r7, pc}
 80088d8:	200000e4 	.word	0x200000e4

080088dc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80088dc:	b580      	push	{r7, lr}
 80088de:	b082      	sub	sp, #8
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	4603      	mov	r3, r0
 80088e4:	6039      	str	r1, [r7, #0]
 80088e6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80088e8:	79fb      	ldrb	r3, [r7, #7]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d105      	bne.n	80088fa <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80088ee:	683a      	ldr	r2, [r7, #0]
 80088f0:	4907      	ldr	r1, [pc, #28]	@ (8008910 <USBD_FS_ConfigStrDescriptor+0x34>)
 80088f2:	4808      	ldr	r0, [pc, #32]	@ (8008914 <USBD_FS_ConfigStrDescriptor+0x38>)
 80088f4:	f7ff fda0 	bl	8008438 <USBD_GetString>
 80088f8:	e004      	b.n	8008904 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80088fa:	683a      	ldr	r2, [r7, #0]
 80088fc:	4904      	ldr	r1, [pc, #16]	@ (8008910 <USBD_FS_ConfigStrDescriptor+0x34>)
 80088fe:	4805      	ldr	r0, [pc, #20]	@ (8008914 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008900:	f7ff fd9a 	bl	8008438 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008904:	4b02      	ldr	r3, [pc, #8]	@ (8008910 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008906:	4618      	mov	r0, r3
 8008908:	3708      	adds	r7, #8
 800890a:	46bd      	mov	sp, r7
 800890c:	bd80      	pop	{r7, pc}
 800890e:	bf00      	nop
 8008910:	20001984 	.word	0x20001984
 8008914:	08009d0c 	.word	0x08009d0c

08008918 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008918:	b580      	push	{r7, lr}
 800891a:	b082      	sub	sp, #8
 800891c:	af00      	add	r7, sp, #0
 800891e:	4603      	mov	r3, r0
 8008920:	6039      	str	r1, [r7, #0]
 8008922:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008924:	79fb      	ldrb	r3, [r7, #7]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d105      	bne.n	8008936 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800892a:	683a      	ldr	r2, [r7, #0]
 800892c:	4907      	ldr	r1, [pc, #28]	@ (800894c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800892e:	4808      	ldr	r0, [pc, #32]	@ (8008950 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008930:	f7ff fd82 	bl	8008438 <USBD_GetString>
 8008934:	e004      	b.n	8008940 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008936:	683a      	ldr	r2, [r7, #0]
 8008938:	4904      	ldr	r1, [pc, #16]	@ (800894c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800893a:	4805      	ldr	r0, [pc, #20]	@ (8008950 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800893c:	f7ff fd7c 	bl	8008438 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008940:	4b02      	ldr	r3, [pc, #8]	@ (800894c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008942:	4618      	mov	r0, r3
 8008944:	3708      	adds	r7, #8
 8008946:	46bd      	mov	sp, r7
 8008948:	bd80      	pop	{r7, pc}
 800894a:	bf00      	nop
 800894c:	20001984 	.word	0x20001984
 8008950:	08009d18 	.word	0x08009d18

08008954 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008954:	b580      	push	{r7, lr}
 8008956:	b084      	sub	sp, #16
 8008958:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800895a:	4b0f      	ldr	r3, [pc, #60]	@ (8008998 <Get_SerialNum+0x44>)
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008960:	4b0e      	ldr	r3, [pc, #56]	@ (800899c <Get_SerialNum+0x48>)
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008966:	4b0e      	ldr	r3, [pc, #56]	@ (80089a0 <Get_SerialNum+0x4c>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800896c:	68fa      	ldr	r2, [r7, #12]
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	4413      	add	r3, r2
 8008972:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d009      	beq.n	800898e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800897a:	2208      	movs	r2, #8
 800897c:	4909      	ldr	r1, [pc, #36]	@ (80089a4 <Get_SerialNum+0x50>)
 800897e:	68f8      	ldr	r0, [r7, #12]
 8008980:	f000 f814 	bl	80089ac <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008984:	2204      	movs	r2, #4
 8008986:	4908      	ldr	r1, [pc, #32]	@ (80089a8 <Get_SerialNum+0x54>)
 8008988:	68b8      	ldr	r0, [r7, #8]
 800898a:	f000 f80f 	bl	80089ac <IntToUnicode>
  }
}
 800898e:	bf00      	nop
 8008990:	3710      	adds	r7, #16
 8008992:	46bd      	mov	sp, r7
 8008994:	bd80      	pop	{r7, pc}
 8008996:	bf00      	nop
 8008998:	1fff7a10 	.word	0x1fff7a10
 800899c:	1fff7a14 	.word	0x1fff7a14
 80089a0:	1fff7a18 	.word	0x1fff7a18
 80089a4:	200000e6 	.word	0x200000e6
 80089a8:	200000f6 	.word	0x200000f6

080089ac <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80089ac:	b480      	push	{r7}
 80089ae:	b087      	sub	sp, #28
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	60f8      	str	r0, [r7, #12]
 80089b4:	60b9      	str	r1, [r7, #8]
 80089b6:	4613      	mov	r3, r2
 80089b8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80089ba:	2300      	movs	r3, #0
 80089bc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80089be:	2300      	movs	r3, #0
 80089c0:	75fb      	strb	r3, [r7, #23]
 80089c2:	e027      	b.n	8008a14 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	0f1b      	lsrs	r3, r3, #28
 80089c8:	2b09      	cmp	r3, #9
 80089ca:	d80b      	bhi.n	80089e4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	0f1b      	lsrs	r3, r3, #28
 80089d0:	b2da      	uxtb	r2, r3
 80089d2:	7dfb      	ldrb	r3, [r7, #23]
 80089d4:	005b      	lsls	r3, r3, #1
 80089d6:	4619      	mov	r1, r3
 80089d8:	68bb      	ldr	r3, [r7, #8]
 80089da:	440b      	add	r3, r1
 80089dc:	3230      	adds	r2, #48	@ 0x30
 80089de:	b2d2      	uxtb	r2, r2
 80089e0:	701a      	strb	r2, [r3, #0]
 80089e2:	e00a      	b.n	80089fa <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	0f1b      	lsrs	r3, r3, #28
 80089e8:	b2da      	uxtb	r2, r3
 80089ea:	7dfb      	ldrb	r3, [r7, #23]
 80089ec:	005b      	lsls	r3, r3, #1
 80089ee:	4619      	mov	r1, r3
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	440b      	add	r3, r1
 80089f4:	3237      	adds	r2, #55	@ 0x37
 80089f6:	b2d2      	uxtb	r2, r2
 80089f8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	011b      	lsls	r3, r3, #4
 80089fe:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008a00:	7dfb      	ldrb	r3, [r7, #23]
 8008a02:	005b      	lsls	r3, r3, #1
 8008a04:	3301      	adds	r3, #1
 8008a06:	68ba      	ldr	r2, [r7, #8]
 8008a08:	4413      	add	r3, r2
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008a0e:	7dfb      	ldrb	r3, [r7, #23]
 8008a10:	3301      	adds	r3, #1
 8008a12:	75fb      	strb	r3, [r7, #23]
 8008a14:	7dfa      	ldrb	r2, [r7, #23]
 8008a16:	79fb      	ldrb	r3, [r7, #7]
 8008a18:	429a      	cmp	r2, r3
 8008a1a:	d3d3      	bcc.n	80089c4 <IntToUnicode+0x18>
  }
}
 8008a1c:	bf00      	nop
 8008a1e:	bf00      	nop
 8008a20:	371c      	adds	r7, #28
 8008a22:	46bd      	mov	sp, r7
 8008a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a28:	4770      	bx	lr
	...

08008a2c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b08a      	sub	sp, #40	@ 0x28
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008a34:	f107 0314 	add.w	r3, r7, #20
 8008a38:	2200      	movs	r2, #0
 8008a3a:	601a      	str	r2, [r3, #0]
 8008a3c:	605a      	str	r2, [r3, #4]
 8008a3e:	609a      	str	r2, [r3, #8]
 8008a40:	60da      	str	r2, [r3, #12]
 8008a42:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008a4c:	d13a      	bne.n	8008ac4 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008a4e:	2300      	movs	r3, #0
 8008a50:	613b      	str	r3, [r7, #16]
 8008a52:	4b1e      	ldr	r3, [pc, #120]	@ (8008acc <HAL_PCD_MspInit+0xa0>)
 8008a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a56:	4a1d      	ldr	r2, [pc, #116]	@ (8008acc <HAL_PCD_MspInit+0xa0>)
 8008a58:	f043 0301 	orr.w	r3, r3, #1
 8008a5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8008a5e:	4b1b      	ldr	r3, [pc, #108]	@ (8008acc <HAL_PCD_MspInit+0xa0>)
 8008a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a62:	f003 0301 	and.w	r3, r3, #1
 8008a66:	613b      	str	r3, [r7, #16]
 8008a68:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8008a6a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8008a6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008a70:	2302      	movs	r3, #2
 8008a72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a74:	2300      	movs	r3, #0
 8008a76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008a78:	2303      	movs	r3, #3
 8008a7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008a7c:	230a      	movs	r3, #10
 8008a7e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008a80:	f107 0314 	add.w	r3, r7, #20
 8008a84:	4619      	mov	r1, r3
 8008a86:	4812      	ldr	r0, [pc, #72]	@ (8008ad0 <HAL_PCD_MspInit+0xa4>)
 8008a88:	f7f9 fa16 	bl	8001eb8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008a8c:	4b0f      	ldr	r3, [pc, #60]	@ (8008acc <HAL_PCD_MspInit+0xa0>)
 8008a8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a90:	4a0e      	ldr	r2, [pc, #56]	@ (8008acc <HAL_PCD_MspInit+0xa0>)
 8008a92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a96:	6353      	str	r3, [r2, #52]	@ 0x34
 8008a98:	2300      	movs	r3, #0
 8008a9a:	60fb      	str	r3, [r7, #12]
 8008a9c:	4b0b      	ldr	r3, [pc, #44]	@ (8008acc <HAL_PCD_MspInit+0xa0>)
 8008a9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008aa0:	4a0a      	ldr	r2, [pc, #40]	@ (8008acc <HAL_PCD_MspInit+0xa0>)
 8008aa2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008aa6:	6453      	str	r3, [r2, #68]	@ 0x44
 8008aa8:	4b08      	ldr	r3, [pc, #32]	@ (8008acc <HAL_PCD_MspInit+0xa0>)
 8008aaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008aac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008ab0:	60fb      	str	r3, [r7, #12]
 8008ab2:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	2100      	movs	r1, #0
 8008ab8:	2043      	movs	r0, #67	@ 0x43
 8008aba:	f7f9 f934 	bl	8001d26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008abe:	2043      	movs	r0, #67	@ 0x43
 8008ac0:	f7f9 f94d 	bl	8001d5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008ac4:	bf00      	nop
 8008ac6:	3728      	adds	r7, #40	@ 0x28
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	bd80      	pop	{r7, pc}
 8008acc:	40023800 	.word	0x40023800
 8008ad0:	40020000 	.word	0x40020000

08008ad4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b082      	sub	sp, #8
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008ae8:	4619      	mov	r1, r3
 8008aea:	4610      	mov	r0, r2
 8008aec:	f7fe fb2d 	bl	800714a <USBD_LL_SetupStage>
}
 8008af0:	bf00      	nop
 8008af2:	3708      	adds	r7, #8
 8008af4:	46bd      	mov	sp, r7
 8008af6:	bd80      	pop	{r7, pc}

08008af8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008af8:	b580      	push	{r7, lr}
 8008afa:	b082      	sub	sp, #8
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	6078      	str	r0, [r7, #4]
 8008b00:	460b      	mov	r3, r1
 8008b02:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8008b0a:	78fa      	ldrb	r2, [r7, #3]
 8008b0c:	6879      	ldr	r1, [r7, #4]
 8008b0e:	4613      	mov	r3, r2
 8008b10:	00db      	lsls	r3, r3, #3
 8008b12:	4413      	add	r3, r2
 8008b14:	009b      	lsls	r3, r3, #2
 8008b16:	440b      	add	r3, r1
 8008b18:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008b1c:	681a      	ldr	r2, [r3, #0]
 8008b1e:	78fb      	ldrb	r3, [r7, #3]
 8008b20:	4619      	mov	r1, r3
 8008b22:	f7fe fb67 	bl	80071f4 <USBD_LL_DataOutStage>
}
 8008b26:	bf00      	nop
 8008b28:	3708      	adds	r7, #8
 8008b2a:	46bd      	mov	sp, r7
 8008b2c:	bd80      	pop	{r7, pc}

08008b2e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b2e:	b580      	push	{r7, lr}
 8008b30:	b082      	sub	sp, #8
 8008b32:	af00      	add	r7, sp, #0
 8008b34:	6078      	str	r0, [r7, #4]
 8008b36:	460b      	mov	r3, r1
 8008b38:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8008b40:	78fa      	ldrb	r2, [r7, #3]
 8008b42:	6879      	ldr	r1, [r7, #4]
 8008b44:	4613      	mov	r3, r2
 8008b46:	00db      	lsls	r3, r3, #3
 8008b48:	4413      	add	r3, r2
 8008b4a:	009b      	lsls	r3, r3, #2
 8008b4c:	440b      	add	r3, r1
 8008b4e:	3320      	adds	r3, #32
 8008b50:	681a      	ldr	r2, [r3, #0]
 8008b52:	78fb      	ldrb	r3, [r7, #3]
 8008b54:	4619      	mov	r1, r3
 8008b56:	f7fe fc09 	bl	800736c <USBD_LL_DataInStage>
}
 8008b5a:	bf00      	nop
 8008b5c:	3708      	adds	r7, #8
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	bd80      	pop	{r7, pc}

08008b62 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b62:	b580      	push	{r7, lr}
 8008b64:	b082      	sub	sp, #8
 8008b66:	af00      	add	r7, sp, #0
 8008b68:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008b70:	4618      	mov	r0, r3
 8008b72:	f7fe fd4d 	bl	8007610 <USBD_LL_SOF>
}
 8008b76:	bf00      	nop
 8008b78:	3708      	adds	r7, #8
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	bd80      	pop	{r7, pc}

08008b7e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b7e:	b580      	push	{r7, lr}
 8008b80:	b084      	sub	sp, #16
 8008b82:	af00      	add	r7, sp, #0
 8008b84:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008b86:	2301      	movs	r3, #1
 8008b88:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	79db      	ldrb	r3, [r3, #7]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d102      	bne.n	8008b98 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8008b92:	2300      	movs	r3, #0
 8008b94:	73fb      	strb	r3, [r7, #15]
 8008b96:	e008      	b.n	8008baa <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	79db      	ldrb	r3, [r3, #7]
 8008b9c:	2b02      	cmp	r3, #2
 8008b9e:	d102      	bne.n	8008ba6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8008ba0:	2301      	movs	r3, #1
 8008ba2:	73fb      	strb	r3, [r7, #15]
 8008ba4:	e001      	b.n	8008baa <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8008ba6:	f7f8 f81d 	bl	8000be4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008bb0:	7bfa      	ldrb	r2, [r7, #15]
 8008bb2:	4611      	mov	r1, r2
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	f7fe fce7 	bl	8007588 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	f7fe fc8e 	bl	80074e2 <USBD_LL_Reset>
}
 8008bc6:	bf00      	nop
 8008bc8:	3710      	adds	r7, #16
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	bd80      	pop	{r7, pc}
	...

08008bd0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	b082      	sub	sp, #8
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008bde:	4618      	mov	r0, r3
 8008be0:	f7fe fce2 	bl	80075a8 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	687a      	ldr	r2, [r7, #4]
 8008bf0:	6812      	ldr	r2, [r2, #0]
 8008bf2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008bf6:	f043 0301 	orr.w	r3, r3, #1
 8008bfa:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	7adb      	ldrb	r3, [r3, #11]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d005      	beq.n	8008c10 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008c04:	4b04      	ldr	r3, [pc, #16]	@ (8008c18 <HAL_PCD_SuspendCallback+0x48>)
 8008c06:	691b      	ldr	r3, [r3, #16]
 8008c08:	4a03      	ldr	r2, [pc, #12]	@ (8008c18 <HAL_PCD_SuspendCallback+0x48>)
 8008c0a:	f043 0306 	orr.w	r3, r3, #6
 8008c0e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008c10:	bf00      	nop
 8008c12:	3708      	adds	r7, #8
 8008c14:	46bd      	mov	sp, r7
 8008c16:	bd80      	pop	{r7, pc}
 8008c18:	e000ed00 	.word	0xe000ed00

08008c1c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	b082      	sub	sp, #8
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	f7fe fcd8 	bl	80075e0 <USBD_LL_Resume>
}
 8008c30:	bf00      	nop
 8008c32:	3708      	adds	r7, #8
 8008c34:	46bd      	mov	sp, r7
 8008c36:	bd80      	pop	{r7, pc}

08008c38 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c38:	b580      	push	{r7, lr}
 8008c3a:	b082      	sub	sp, #8
 8008c3c:	af00      	add	r7, sp, #0
 8008c3e:	6078      	str	r0, [r7, #4]
 8008c40:	460b      	mov	r3, r1
 8008c42:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008c4a:	78fa      	ldrb	r2, [r7, #3]
 8008c4c:	4611      	mov	r1, r2
 8008c4e:	4618      	mov	r0, r3
 8008c50:	f7fe fd30 	bl	80076b4 <USBD_LL_IsoOUTIncomplete>
}
 8008c54:	bf00      	nop
 8008c56:	3708      	adds	r7, #8
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	bd80      	pop	{r7, pc}

08008c5c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c5c:	b580      	push	{r7, lr}
 8008c5e:	b082      	sub	sp, #8
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
 8008c64:	460b      	mov	r3, r1
 8008c66:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008c6e:	78fa      	ldrb	r2, [r7, #3]
 8008c70:	4611      	mov	r1, r2
 8008c72:	4618      	mov	r0, r3
 8008c74:	f7fe fcec 	bl	8007650 <USBD_LL_IsoINIncomplete>
}
 8008c78:	bf00      	nop
 8008c7a:	3708      	adds	r7, #8
 8008c7c:	46bd      	mov	sp, r7
 8008c7e:	bd80      	pop	{r7, pc}

08008c80 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b082      	sub	sp, #8
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008c8e:	4618      	mov	r0, r3
 8008c90:	f7fe fd42 	bl	8007718 <USBD_LL_DevConnected>
}
 8008c94:	bf00      	nop
 8008c96:	3708      	adds	r7, #8
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	bd80      	pop	{r7, pc}

08008c9c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c9c:	b580      	push	{r7, lr}
 8008c9e:	b082      	sub	sp, #8
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008caa:	4618      	mov	r0, r3
 8008cac:	f7fe fd3f 	bl	800772e <USBD_LL_DevDisconnected>
}
 8008cb0:	bf00      	nop
 8008cb2:	3708      	adds	r7, #8
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	bd80      	pop	{r7, pc}

08008cb8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008cb8:	b580      	push	{r7, lr}
 8008cba:	b082      	sub	sp, #8
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	781b      	ldrb	r3, [r3, #0]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d13c      	bne.n	8008d42 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8008cc8:	4a20      	ldr	r2, [pc, #128]	@ (8008d4c <USBD_LL_Init+0x94>)
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	4a1e      	ldr	r2, [pc, #120]	@ (8008d4c <USBD_LL_Init+0x94>)
 8008cd4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008cd8:	4b1c      	ldr	r3, [pc, #112]	@ (8008d4c <USBD_LL_Init+0x94>)
 8008cda:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8008cde:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8008ce0:	4b1a      	ldr	r3, [pc, #104]	@ (8008d4c <USBD_LL_Init+0x94>)
 8008ce2:	2204      	movs	r2, #4
 8008ce4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8008ce6:	4b19      	ldr	r3, [pc, #100]	@ (8008d4c <USBD_LL_Init+0x94>)
 8008ce8:	2202      	movs	r2, #2
 8008cea:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008cec:	4b17      	ldr	r3, [pc, #92]	@ (8008d4c <USBD_LL_Init+0x94>)
 8008cee:	2200      	movs	r2, #0
 8008cf0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008cf2:	4b16      	ldr	r3, [pc, #88]	@ (8008d4c <USBD_LL_Init+0x94>)
 8008cf4:	2202      	movs	r2, #2
 8008cf6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008cf8:	4b14      	ldr	r3, [pc, #80]	@ (8008d4c <USBD_LL_Init+0x94>)
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008cfe:	4b13      	ldr	r3, [pc, #76]	@ (8008d4c <USBD_LL_Init+0x94>)
 8008d00:	2200      	movs	r2, #0
 8008d02:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008d04:	4b11      	ldr	r3, [pc, #68]	@ (8008d4c <USBD_LL_Init+0x94>)
 8008d06:	2200      	movs	r2, #0
 8008d08:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8008d0a:	4b10      	ldr	r3, [pc, #64]	@ (8008d4c <USBD_LL_Init+0x94>)
 8008d0c:	2200      	movs	r2, #0
 8008d0e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008d10:	4b0e      	ldr	r3, [pc, #56]	@ (8008d4c <USBD_LL_Init+0x94>)
 8008d12:	2200      	movs	r2, #0
 8008d14:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008d16:	480d      	ldr	r0, [pc, #52]	@ (8008d4c <USBD_LL_Init+0x94>)
 8008d18:	f7f9 fa83 	bl	8002222 <HAL_PCD_Init>
 8008d1c:	4603      	mov	r3, r0
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d001      	beq.n	8008d26 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8008d22:	f7f7 ff5f 	bl	8000be4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008d26:	2180      	movs	r1, #128	@ 0x80
 8008d28:	4808      	ldr	r0, [pc, #32]	@ (8008d4c <USBD_LL_Init+0x94>)
 8008d2a:	f7fa fcb0 	bl	800368e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008d2e:	2240      	movs	r2, #64	@ 0x40
 8008d30:	2100      	movs	r1, #0
 8008d32:	4806      	ldr	r0, [pc, #24]	@ (8008d4c <USBD_LL_Init+0x94>)
 8008d34:	f7fa fc64 	bl	8003600 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008d38:	2280      	movs	r2, #128	@ 0x80
 8008d3a:	2101      	movs	r1, #1
 8008d3c:	4803      	ldr	r0, [pc, #12]	@ (8008d4c <USBD_LL_Init+0x94>)
 8008d3e:	f7fa fc5f 	bl	8003600 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008d42:	2300      	movs	r3, #0
}
 8008d44:	4618      	mov	r0, r3
 8008d46:	3708      	adds	r7, #8
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	bd80      	pop	{r7, pc}
 8008d4c:	20001b84 	.word	0x20001b84

08008d50 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	b084      	sub	sp, #16
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d58:	2300      	movs	r3, #0
 8008d5a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d5c:	2300      	movs	r3, #0
 8008d5e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008d66:	4618      	mov	r0, r3
 8008d68:	f7f9 fb6a 	bl	8002440 <HAL_PCD_Start>
 8008d6c:	4603      	mov	r3, r0
 8008d6e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d70:	7bfb      	ldrb	r3, [r7, #15]
 8008d72:	4618      	mov	r0, r3
 8008d74:	f000 f942 	bl	8008ffc <USBD_Get_USB_Status>
 8008d78:	4603      	mov	r3, r0
 8008d7a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008d7c:	7bbb      	ldrb	r3, [r7, #14]
}
 8008d7e:	4618      	mov	r0, r3
 8008d80:	3710      	adds	r7, #16
 8008d82:	46bd      	mov	sp, r7
 8008d84:	bd80      	pop	{r7, pc}

08008d86 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008d86:	b580      	push	{r7, lr}
 8008d88:	b084      	sub	sp, #16
 8008d8a:	af00      	add	r7, sp, #0
 8008d8c:	6078      	str	r0, [r7, #4]
 8008d8e:	4608      	mov	r0, r1
 8008d90:	4611      	mov	r1, r2
 8008d92:	461a      	mov	r2, r3
 8008d94:	4603      	mov	r3, r0
 8008d96:	70fb      	strb	r3, [r7, #3]
 8008d98:	460b      	mov	r3, r1
 8008d9a:	70bb      	strb	r3, [r7, #2]
 8008d9c:	4613      	mov	r3, r2
 8008d9e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008da0:	2300      	movs	r3, #0
 8008da2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008da4:	2300      	movs	r3, #0
 8008da6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008dae:	78bb      	ldrb	r3, [r7, #2]
 8008db0:	883a      	ldrh	r2, [r7, #0]
 8008db2:	78f9      	ldrb	r1, [r7, #3]
 8008db4:	f7fa f83e 	bl	8002e34 <HAL_PCD_EP_Open>
 8008db8:	4603      	mov	r3, r0
 8008dba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008dbc:	7bfb      	ldrb	r3, [r7, #15]
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	f000 f91c 	bl	8008ffc <USBD_Get_USB_Status>
 8008dc4:	4603      	mov	r3, r0
 8008dc6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008dc8:	7bbb      	ldrb	r3, [r7, #14]
}
 8008dca:	4618      	mov	r0, r3
 8008dcc:	3710      	adds	r7, #16
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	bd80      	pop	{r7, pc}

08008dd2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008dd2:	b580      	push	{r7, lr}
 8008dd4:	b084      	sub	sp, #16
 8008dd6:	af00      	add	r7, sp, #0
 8008dd8:	6078      	str	r0, [r7, #4]
 8008dda:	460b      	mov	r3, r1
 8008ddc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008dde:	2300      	movs	r3, #0
 8008de0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008de2:	2300      	movs	r3, #0
 8008de4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008dec:	78fa      	ldrb	r2, [r7, #3]
 8008dee:	4611      	mov	r1, r2
 8008df0:	4618      	mov	r0, r3
 8008df2:	f7fa f889 	bl	8002f08 <HAL_PCD_EP_Close>
 8008df6:	4603      	mov	r3, r0
 8008df8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008dfa:	7bfb      	ldrb	r3, [r7, #15]
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	f000 f8fd 	bl	8008ffc <USBD_Get_USB_Status>
 8008e02:	4603      	mov	r3, r0
 8008e04:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008e06:	7bbb      	ldrb	r3, [r7, #14]
}
 8008e08:	4618      	mov	r0, r3
 8008e0a:	3710      	adds	r7, #16
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	bd80      	pop	{r7, pc}

08008e10 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b084      	sub	sp, #16
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
 8008e18:	460b      	mov	r3, r1
 8008e1a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008e1c:	2300      	movs	r3, #0
 8008e1e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008e20:	2300      	movs	r3, #0
 8008e22:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008e2a:	78fa      	ldrb	r2, [r7, #3]
 8008e2c:	4611      	mov	r1, r2
 8008e2e:	4618      	mov	r0, r3
 8008e30:	f7fa f941 	bl	80030b6 <HAL_PCD_EP_SetStall>
 8008e34:	4603      	mov	r3, r0
 8008e36:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008e38:	7bfb      	ldrb	r3, [r7, #15]
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	f000 f8de 	bl	8008ffc <USBD_Get_USB_Status>
 8008e40:	4603      	mov	r3, r0
 8008e42:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008e44:	7bbb      	ldrb	r3, [r7, #14]
}
 8008e46:	4618      	mov	r0, r3
 8008e48:	3710      	adds	r7, #16
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	bd80      	pop	{r7, pc}

08008e4e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008e4e:	b580      	push	{r7, lr}
 8008e50:	b084      	sub	sp, #16
 8008e52:	af00      	add	r7, sp, #0
 8008e54:	6078      	str	r0, [r7, #4]
 8008e56:	460b      	mov	r3, r1
 8008e58:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008e5e:	2300      	movs	r3, #0
 8008e60:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008e68:	78fa      	ldrb	r2, [r7, #3]
 8008e6a:	4611      	mov	r1, r2
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	f7fa f985 	bl	800317c <HAL_PCD_EP_ClrStall>
 8008e72:	4603      	mov	r3, r0
 8008e74:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008e76:	7bfb      	ldrb	r3, [r7, #15]
 8008e78:	4618      	mov	r0, r3
 8008e7a:	f000 f8bf 	bl	8008ffc <USBD_Get_USB_Status>
 8008e7e:	4603      	mov	r3, r0
 8008e80:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008e82:	7bbb      	ldrb	r3, [r7, #14]
}
 8008e84:	4618      	mov	r0, r3
 8008e86:	3710      	adds	r7, #16
 8008e88:	46bd      	mov	sp, r7
 8008e8a:	bd80      	pop	{r7, pc}

08008e8c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008e8c:	b480      	push	{r7}
 8008e8e:	b085      	sub	sp, #20
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	6078      	str	r0, [r7, #4]
 8008e94:	460b      	mov	r3, r1
 8008e96:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008e9e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008ea0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	da0b      	bge.n	8008ec0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008ea8:	78fb      	ldrb	r3, [r7, #3]
 8008eaa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008eae:	68f9      	ldr	r1, [r7, #12]
 8008eb0:	4613      	mov	r3, r2
 8008eb2:	00db      	lsls	r3, r3, #3
 8008eb4:	4413      	add	r3, r2
 8008eb6:	009b      	lsls	r3, r3, #2
 8008eb8:	440b      	add	r3, r1
 8008eba:	3316      	adds	r3, #22
 8008ebc:	781b      	ldrb	r3, [r3, #0]
 8008ebe:	e00b      	b.n	8008ed8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008ec0:	78fb      	ldrb	r3, [r7, #3]
 8008ec2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008ec6:	68f9      	ldr	r1, [r7, #12]
 8008ec8:	4613      	mov	r3, r2
 8008eca:	00db      	lsls	r3, r3, #3
 8008ecc:	4413      	add	r3, r2
 8008ece:	009b      	lsls	r3, r3, #2
 8008ed0:	440b      	add	r3, r1
 8008ed2:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8008ed6:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008ed8:	4618      	mov	r0, r3
 8008eda:	3714      	adds	r7, #20
 8008edc:	46bd      	mov	sp, r7
 8008ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee2:	4770      	bx	lr

08008ee4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b084      	sub	sp, #16
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
 8008eec:	460b      	mov	r3, r1
 8008eee:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008efe:	78fa      	ldrb	r2, [r7, #3]
 8008f00:	4611      	mov	r1, r2
 8008f02:	4618      	mov	r0, r3
 8008f04:	f7f9 ff72 	bl	8002dec <HAL_PCD_SetAddress>
 8008f08:	4603      	mov	r3, r0
 8008f0a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f0c:	7bfb      	ldrb	r3, [r7, #15]
 8008f0e:	4618      	mov	r0, r3
 8008f10:	f000 f874 	bl	8008ffc <USBD_Get_USB_Status>
 8008f14:	4603      	mov	r3, r0
 8008f16:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008f18:	7bbb      	ldrb	r3, [r7, #14]
}
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	3710      	adds	r7, #16
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	bd80      	pop	{r7, pc}

08008f22 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008f22:	b580      	push	{r7, lr}
 8008f24:	b086      	sub	sp, #24
 8008f26:	af00      	add	r7, sp, #0
 8008f28:	60f8      	str	r0, [r7, #12]
 8008f2a:	607a      	str	r2, [r7, #4]
 8008f2c:	603b      	str	r3, [r7, #0]
 8008f2e:	460b      	mov	r3, r1
 8008f30:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f32:	2300      	movs	r3, #0
 8008f34:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f36:	2300      	movs	r3, #0
 8008f38:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008f40:	7af9      	ldrb	r1, [r7, #11]
 8008f42:	683b      	ldr	r3, [r7, #0]
 8008f44:	687a      	ldr	r2, [r7, #4]
 8008f46:	f7fa f87c 	bl	8003042 <HAL_PCD_EP_Transmit>
 8008f4a:	4603      	mov	r3, r0
 8008f4c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f4e:	7dfb      	ldrb	r3, [r7, #23]
 8008f50:	4618      	mov	r0, r3
 8008f52:	f000 f853 	bl	8008ffc <USBD_Get_USB_Status>
 8008f56:	4603      	mov	r3, r0
 8008f58:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008f5a:	7dbb      	ldrb	r3, [r7, #22]
}
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	3718      	adds	r7, #24
 8008f60:	46bd      	mov	sp, r7
 8008f62:	bd80      	pop	{r7, pc}

08008f64 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b086      	sub	sp, #24
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	60f8      	str	r0, [r7, #12]
 8008f6c:	607a      	str	r2, [r7, #4]
 8008f6e:	603b      	str	r3, [r7, #0]
 8008f70:	460b      	mov	r3, r1
 8008f72:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f74:	2300      	movs	r3, #0
 8008f76:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f78:	2300      	movs	r3, #0
 8008f7a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008f82:	7af9      	ldrb	r1, [r7, #11]
 8008f84:	683b      	ldr	r3, [r7, #0]
 8008f86:	687a      	ldr	r2, [r7, #4]
 8008f88:	f7fa f808 	bl	8002f9c <HAL_PCD_EP_Receive>
 8008f8c:	4603      	mov	r3, r0
 8008f8e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f90:	7dfb      	ldrb	r3, [r7, #23]
 8008f92:	4618      	mov	r0, r3
 8008f94:	f000 f832 	bl	8008ffc <USBD_Get_USB_Status>
 8008f98:	4603      	mov	r3, r0
 8008f9a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008f9c:	7dbb      	ldrb	r3, [r7, #22]
}
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	3718      	adds	r7, #24
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	bd80      	pop	{r7, pc}

08008fa6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008fa6:	b580      	push	{r7, lr}
 8008fa8:	b082      	sub	sp, #8
 8008faa:	af00      	add	r7, sp, #0
 8008fac:	6078      	str	r0, [r7, #4]
 8008fae:	460b      	mov	r3, r1
 8008fb0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008fb8:	78fa      	ldrb	r2, [r7, #3]
 8008fba:	4611      	mov	r1, r2
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	f7fa f828 	bl	8003012 <HAL_PCD_EP_GetRxCount>
 8008fc2:	4603      	mov	r3, r0
}
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	3708      	adds	r7, #8
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	bd80      	pop	{r7, pc}

08008fcc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008fcc:	b480      	push	{r7}
 8008fce:	b083      	sub	sp, #12
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008fd4:	4b03      	ldr	r3, [pc, #12]	@ (8008fe4 <USBD_static_malloc+0x18>)
}
 8008fd6:	4618      	mov	r0, r3
 8008fd8:	370c      	adds	r7, #12
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe0:	4770      	bx	lr
 8008fe2:	bf00      	nop
 8008fe4:	20002068 	.word	0x20002068

08008fe8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008fe8:	b480      	push	{r7}
 8008fea:	b083      	sub	sp, #12
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	6078      	str	r0, [r7, #4]

}
 8008ff0:	bf00      	nop
 8008ff2:	370c      	adds	r7, #12
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffa:	4770      	bx	lr

08008ffc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008ffc:	b480      	push	{r7}
 8008ffe:	b085      	sub	sp, #20
 8009000:	af00      	add	r7, sp, #0
 8009002:	4603      	mov	r3, r0
 8009004:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009006:	2300      	movs	r3, #0
 8009008:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800900a:	79fb      	ldrb	r3, [r7, #7]
 800900c:	2b03      	cmp	r3, #3
 800900e:	d817      	bhi.n	8009040 <USBD_Get_USB_Status+0x44>
 8009010:	a201      	add	r2, pc, #4	@ (adr r2, 8009018 <USBD_Get_USB_Status+0x1c>)
 8009012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009016:	bf00      	nop
 8009018:	08009029 	.word	0x08009029
 800901c:	0800902f 	.word	0x0800902f
 8009020:	08009035 	.word	0x08009035
 8009024:	0800903b 	.word	0x0800903b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009028:	2300      	movs	r3, #0
 800902a:	73fb      	strb	r3, [r7, #15]
    break;
 800902c:	e00b      	b.n	8009046 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800902e:	2303      	movs	r3, #3
 8009030:	73fb      	strb	r3, [r7, #15]
    break;
 8009032:	e008      	b.n	8009046 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009034:	2301      	movs	r3, #1
 8009036:	73fb      	strb	r3, [r7, #15]
    break;
 8009038:	e005      	b.n	8009046 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800903a:	2303      	movs	r3, #3
 800903c:	73fb      	strb	r3, [r7, #15]
    break;
 800903e:	e002      	b.n	8009046 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009040:	2303      	movs	r3, #3
 8009042:	73fb      	strb	r3, [r7, #15]
    break;
 8009044:	bf00      	nop
  }
  return usb_status;
 8009046:	7bfb      	ldrb	r3, [r7, #15]
}
 8009048:	4618      	mov	r0, r3
 800904a:	3714      	adds	r7, #20
 800904c:	46bd      	mov	sp, r7
 800904e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009052:	4770      	bx	lr

08009054 <sniprintf>:
 8009054:	b40c      	push	{r2, r3}
 8009056:	b530      	push	{r4, r5, lr}
 8009058:	4b17      	ldr	r3, [pc, #92]	@ (80090b8 <sniprintf+0x64>)
 800905a:	1e0c      	subs	r4, r1, #0
 800905c:	681d      	ldr	r5, [r3, #0]
 800905e:	b09d      	sub	sp, #116	@ 0x74
 8009060:	da08      	bge.n	8009074 <sniprintf+0x20>
 8009062:	238b      	movs	r3, #139	@ 0x8b
 8009064:	602b      	str	r3, [r5, #0]
 8009066:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800906a:	b01d      	add	sp, #116	@ 0x74
 800906c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009070:	b002      	add	sp, #8
 8009072:	4770      	bx	lr
 8009074:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009078:	f8ad 3014 	strh.w	r3, [sp, #20]
 800907c:	bf14      	ite	ne
 800907e:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8009082:	4623      	moveq	r3, r4
 8009084:	9304      	str	r3, [sp, #16]
 8009086:	9307      	str	r3, [sp, #28]
 8009088:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800908c:	9002      	str	r0, [sp, #8]
 800908e:	9006      	str	r0, [sp, #24]
 8009090:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009094:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009096:	ab21      	add	r3, sp, #132	@ 0x84
 8009098:	a902      	add	r1, sp, #8
 800909a:	4628      	mov	r0, r5
 800909c:	9301      	str	r3, [sp, #4]
 800909e:	f000 f98f 	bl	80093c0 <_svfiprintf_r>
 80090a2:	1c43      	adds	r3, r0, #1
 80090a4:	bfbc      	itt	lt
 80090a6:	238b      	movlt	r3, #139	@ 0x8b
 80090a8:	602b      	strlt	r3, [r5, #0]
 80090aa:	2c00      	cmp	r4, #0
 80090ac:	d0dd      	beq.n	800906a <sniprintf+0x16>
 80090ae:	9b02      	ldr	r3, [sp, #8]
 80090b0:	2200      	movs	r2, #0
 80090b2:	701a      	strb	r2, [r3, #0]
 80090b4:	e7d9      	b.n	800906a <sniprintf+0x16>
 80090b6:	bf00      	nop
 80090b8:	20000100 	.word	0x20000100

080090bc <memset>:
 80090bc:	4402      	add	r2, r0
 80090be:	4603      	mov	r3, r0
 80090c0:	4293      	cmp	r3, r2
 80090c2:	d100      	bne.n	80090c6 <memset+0xa>
 80090c4:	4770      	bx	lr
 80090c6:	f803 1b01 	strb.w	r1, [r3], #1
 80090ca:	e7f9      	b.n	80090c0 <memset+0x4>

080090cc <__libc_init_array>:
 80090cc:	b570      	push	{r4, r5, r6, lr}
 80090ce:	4d0d      	ldr	r5, [pc, #52]	@ (8009104 <__libc_init_array+0x38>)
 80090d0:	4c0d      	ldr	r4, [pc, #52]	@ (8009108 <__libc_init_array+0x3c>)
 80090d2:	1b64      	subs	r4, r4, r5
 80090d4:	10a4      	asrs	r4, r4, #2
 80090d6:	2600      	movs	r6, #0
 80090d8:	42a6      	cmp	r6, r4
 80090da:	d109      	bne.n	80090f0 <__libc_init_array+0x24>
 80090dc:	4d0b      	ldr	r5, [pc, #44]	@ (800910c <__libc_init_array+0x40>)
 80090de:	4c0c      	ldr	r4, [pc, #48]	@ (8009110 <__libc_init_array+0x44>)
 80090e0:	f000 fc74 	bl	80099cc <_init>
 80090e4:	1b64      	subs	r4, r4, r5
 80090e6:	10a4      	asrs	r4, r4, #2
 80090e8:	2600      	movs	r6, #0
 80090ea:	42a6      	cmp	r6, r4
 80090ec:	d105      	bne.n	80090fa <__libc_init_array+0x2e>
 80090ee:	bd70      	pop	{r4, r5, r6, pc}
 80090f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80090f4:	4798      	blx	r3
 80090f6:	3601      	adds	r6, #1
 80090f8:	e7ee      	b.n	80090d8 <__libc_init_array+0xc>
 80090fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80090fe:	4798      	blx	r3
 8009100:	3601      	adds	r6, #1
 8009102:	e7f2      	b.n	80090ea <__libc_init_array+0x1e>
 8009104:	08009d7c 	.word	0x08009d7c
 8009108:	08009d7c 	.word	0x08009d7c
 800910c:	08009d7c 	.word	0x08009d7c
 8009110:	08009d80 	.word	0x08009d80

08009114 <__retarget_lock_acquire_recursive>:
 8009114:	4770      	bx	lr

08009116 <__retarget_lock_release_recursive>:
 8009116:	4770      	bx	lr

08009118 <_free_r>:
 8009118:	b538      	push	{r3, r4, r5, lr}
 800911a:	4605      	mov	r5, r0
 800911c:	2900      	cmp	r1, #0
 800911e:	d041      	beq.n	80091a4 <_free_r+0x8c>
 8009120:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009124:	1f0c      	subs	r4, r1, #4
 8009126:	2b00      	cmp	r3, #0
 8009128:	bfb8      	it	lt
 800912a:	18e4      	addlt	r4, r4, r3
 800912c:	f000 f8e0 	bl	80092f0 <__malloc_lock>
 8009130:	4a1d      	ldr	r2, [pc, #116]	@ (80091a8 <_free_r+0x90>)
 8009132:	6813      	ldr	r3, [r2, #0]
 8009134:	b933      	cbnz	r3, 8009144 <_free_r+0x2c>
 8009136:	6063      	str	r3, [r4, #4]
 8009138:	6014      	str	r4, [r2, #0]
 800913a:	4628      	mov	r0, r5
 800913c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009140:	f000 b8dc 	b.w	80092fc <__malloc_unlock>
 8009144:	42a3      	cmp	r3, r4
 8009146:	d908      	bls.n	800915a <_free_r+0x42>
 8009148:	6820      	ldr	r0, [r4, #0]
 800914a:	1821      	adds	r1, r4, r0
 800914c:	428b      	cmp	r3, r1
 800914e:	bf01      	itttt	eq
 8009150:	6819      	ldreq	r1, [r3, #0]
 8009152:	685b      	ldreq	r3, [r3, #4]
 8009154:	1809      	addeq	r1, r1, r0
 8009156:	6021      	streq	r1, [r4, #0]
 8009158:	e7ed      	b.n	8009136 <_free_r+0x1e>
 800915a:	461a      	mov	r2, r3
 800915c:	685b      	ldr	r3, [r3, #4]
 800915e:	b10b      	cbz	r3, 8009164 <_free_r+0x4c>
 8009160:	42a3      	cmp	r3, r4
 8009162:	d9fa      	bls.n	800915a <_free_r+0x42>
 8009164:	6811      	ldr	r1, [r2, #0]
 8009166:	1850      	adds	r0, r2, r1
 8009168:	42a0      	cmp	r0, r4
 800916a:	d10b      	bne.n	8009184 <_free_r+0x6c>
 800916c:	6820      	ldr	r0, [r4, #0]
 800916e:	4401      	add	r1, r0
 8009170:	1850      	adds	r0, r2, r1
 8009172:	4283      	cmp	r3, r0
 8009174:	6011      	str	r1, [r2, #0]
 8009176:	d1e0      	bne.n	800913a <_free_r+0x22>
 8009178:	6818      	ldr	r0, [r3, #0]
 800917a:	685b      	ldr	r3, [r3, #4]
 800917c:	6053      	str	r3, [r2, #4]
 800917e:	4408      	add	r0, r1
 8009180:	6010      	str	r0, [r2, #0]
 8009182:	e7da      	b.n	800913a <_free_r+0x22>
 8009184:	d902      	bls.n	800918c <_free_r+0x74>
 8009186:	230c      	movs	r3, #12
 8009188:	602b      	str	r3, [r5, #0]
 800918a:	e7d6      	b.n	800913a <_free_r+0x22>
 800918c:	6820      	ldr	r0, [r4, #0]
 800918e:	1821      	adds	r1, r4, r0
 8009190:	428b      	cmp	r3, r1
 8009192:	bf04      	itt	eq
 8009194:	6819      	ldreq	r1, [r3, #0]
 8009196:	685b      	ldreq	r3, [r3, #4]
 8009198:	6063      	str	r3, [r4, #4]
 800919a:	bf04      	itt	eq
 800919c:	1809      	addeq	r1, r1, r0
 800919e:	6021      	streq	r1, [r4, #0]
 80091a0:	6054      	str	r4, [r2, #4]
 80091a2:	e7ca      	b.n	800913a <_free_r+0x22>
 80091a4:	bd38      	pop	{r3, r4, r5, pc}
 80091a6:	bf00      	nop
 80091a8:	200023cc 	.word	0x200023cc

080091ac <sbrk_aligned>:
 80091ac:	b570      	push	{r4, r5, r6, lr}
 80091ae:	4e0f      	ldr	r6, [pc, #60]	@ (80091ec <sbrk_aligned+0x40>)
 80091b0:	460c      	mov	r4, r1
 80091b2:	6831      	ldr	r1, [r6, #0]
 80091b4:	4605      	mov	r5, r0
 80091b6:	b911      	cbnz	r1, 80091be <sbrk_aligned+0x12>
 80091b8:	f000 fba6 	bl	8009908 <_sbrk_r>
 80091bc:	6030      	str	r0, [r6, #0]
 80091be:	4621      	mov	r1, r4
 80091c0:	4628      	mov	r0, r5
 80091c2:	f000 fba1 	bl	8009908 <_sbrk_r>
 80091c6:	1c43      	adds	r3, r0, #1
 80091c8:	d103      	bne.n	80091d2 <sbrk_aligned+0x26>
 80091ca:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80091ce:	4620      	mov	r0, r4
 80091d0:	bd70      	pop	{r4, r5, r6, pc}
 80091d2:	1cc4      	adds	r4, r0, #3
 80091d4:	f024 0403 	bic.w	r4, r4, #3
 80091d8:	42a0      	cmp	r0, r4
 80091da:	d0f8      	beq.n	80091ce <sbrk_aligned+0x22>
 80091dc:	1a21      	subs	r1, r4, r0
 80091de:	4628      	mov	r0, r5
 80091e0:	f000 fb92 	bl	8009908 <_sbrk_r>
 80091e4:	3001      	adds	r0, #1
 80091e6:	d1f2      	bne.n	80091ce <sbrk_aligned+0x22>
 80091e8:	e7ef      	b.n	80091ca <sbrk_aligned+0x1e>
 80091ea:	bf00      	nop
 80091ec:	200023c8 	.word	0x200023c8

080091f0 <_malloc_r>:
 80091f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091f4:	1ccd      	adds	r5, r1, #3
 80091f6:	f025 0503 	bic.w	r5, r5, #3
 80091fa:	3508      	adds	r5, #8
 80091fc:	2d0c      	cmp	r5, #12
 80091fe:	bf38      	it	cc
 8009200:	250c      	movcc	r5, #12
 8009202:	2d00      	cmp	r5, #0
 8009204:	4606      	mov	r6, r0
 8009206:	db01      	blt.n	800920c <_malloc_r+0x1c>
 8009208:	42a9      	cmp	r1, r5
 800920a:	d904      	bls.n	8009216 <_malloc_r+0x26>
 800920c:	230c      	movs	r3, #12
 800920e:	6033      	str	r3, [r6, #0]
 8009210:	2000      	movs	r0, #0
 8009212:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009216:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80092ec <_malloc_r+0xfc>
 800921a:	f000 f869 	bl	80092f0 <__malloc_lock>
 800921e:	f8d8 3000 	ldr.w	r3, [r8]
 8009222:	461c      	mov	r4, r3
 8009224:	bb44      	cbnz	r4, 8009278 <_malloc_r+0x88>
 8009226:	4629      	mov	r1, r5
 8009228:	4630      	mov	r0, r6
 800922a:	f7ff ffbf 	bl	80091ac <sbrk_aligned>
 800922e:	1c43      	adds	r3, r0, #1
 8009230:	4604      	mov	r4, r0
 8009232:	d158      	bne.n	80092e6 <_malloc_r+0xf6>
 8009234:	f8d8 4000 	ldr.w	r4, [r8]
 8009238:	4627      	mov	r7, r4
 800923a:	2f00      	cmp	r7, #0
 800923c:	d143      	bne.n	80092c6 <_malloc_r+0xd6>
 800923e:	2c00      	cmp	r4, #0
 8009240:	d04b      	beq.n	80092da <_malloc_r+0xea>
 8009242:	6823      	ldr	r3, [r4, #0]
 8009244:	4639      	mov	r1, r7
 8009246:	4630      	mov	r0, r6
 8009248:	eb04 0903 	add.w	r9, r4, r3
 800924c:	f000 fb5c 	bl	8009908 <_sbrk_r>
 8009250:	4581      	cmp	r9, r0
 8009252:	d142      	bne.n	80092da <_malloc_r+0xea>
 8009254:	6821      	ldr	r1, [r4, #0]
 8009256:	1a6d      	subs	r5, r5, r1
 8009258:	4629      	mov	r1, r5
 800925a:	4630      	mov	r0, r6
 800925c:	f7ff ffa6 	bl	80091ac <sbrk_aligned>
 8009260:	3001      	adds	r0, #1
 8009262:	d03a      	beq.n	80092da <_malloc_r+0xea>
 8009264:	6823      	ldr	r3, [r4, #0]
 8009266:	442b      	add	r3, r5
 8009268:	6023      	str	r3, [r4, #0]
 800926a:	f8d8 3000 	ldr.w	r3, [r8]
 800926e:	685a      	ldr	r2, [r3, #4]
 8009270:	bb62      	cbnz	r2, 80092cc <_malloc_r+0xdc>
 8009272:	f8c8 7000 	str.w	r7, [r8]
 8009276:	e00f      	b.n	8009298 <_malloc_r+0xa8>
 8009278:	6822      	ldr	r2, [r4, #0]
 800927a:	1b52      	subs	r2, r2, r5
 800927c:	d420      	bmi.n	80092c0 <_malloc_r+0xd0>
 800927e:	2a0b      	cmp	r2, #11
 8009280:	d917      	bls.n	80092b2 <_malloc_r+0xc2>
 8009282:	1961      	adds	r1, r4, r5
 8009284:	42a3      	cmp	r3, r4
 8009286:	6025      	str	r5, [r4, #0]
 8009288:	bf18      	it	ne
 800928a:	6059      	strne	r1, [r3, #4]
 800928c:	6863      	ldr	r3, [r4, #4]
 800928e:	bf08      	it	eq
 8009290:	f8c8 1000 	streq.w	r1, [r8]
 8009294:	5162      	str	r2, [r4, r5]
 8009296:	604b      	str	r3, [r1, #4]
 8009298:	4630      	mov	r0, r6
 800929a:	f000 f82f 	bl	80092fc <__malloc_unlock>
 800929e:	f104 000b 	add.w	r0, r4, #11
 80092a2:	1d23      	adds	r3, r4, #4
 80092a4:	f020 0007 	bic.w	r0, r0, #7
 80092a8:	1ac2      	subs	r2, r0, r3
 80092aa:	bf1c      	itt	ne
 80092ac:	1a1b      	subne	r3, r3, r0
 80092ae:	50a3      	strne	r3, [r4, r2]
 80092b0:	e7af      	b.n	8009212 <_malloc_r+0x22>
 80092b2:	6862      	ldr	r2, [r4, #4]
 80092b4:	42a3      	cmp	r3, r4
 80092b6:	bf0c      	ite	eq
 80092b8:	f8c8 2000 	streq.w	r2, [r8]
 80092bc:	605a      	strne	r2, [r3, #4]
 80092be:	e7eb      	b.n	8009298 <_malloc_r+0xa8>
 80092c0:	4623      	mov	r3, r4
 80092c2:	6864      	ldr	r4, [r4, #4]
 80092c4:	e7ae      	b.n	8009224 <_malloc_r+0x34>
 80092c6:	463c      	mov	r4, r7
 80092c8:	687f      	ldr	r7, [r7, #4]
 80092ca:	e7b6      	b.n	800923a <_malloc_r+0x4a>
 80092cc:	461a      	mov	r2, r3
 80092ce:	685b      	ldr	r3, [r3, #4]
 80092d0:	42a3      	cmp	r3, r4
 80092d2:	d1fb      	bne.n	80092cc <_malloc_r+0xdc>
 80092d4:	2300      	movs	r3, #0
 80092d6:	6053      	str	r3, [r2, #4]
 80092d8:	e7de      	b.n	8009298 <_malloc_r+0xa8>
 80092da:	230c      	movs	r3, #12
 80092dc:	6033      	str	r3, [r6, #0]
 80092de:	4630      	mov	r0, r6
 80092e0:	f000 f80c 	bl	80092fc <__malloc_unlock>
 80092e4:	e794      	b.n	8009210 <_malloc_r+0x20>
 80092e6:	6005      	str	r5, [r0, #0]
 80092e8:	e7d6      	b.n	8009298 <_malloc_r+0xa8>
 80092ea:	bf00      	nop
 80092ec:	200023cc 	.word	0x200023cc

080092f0 <__malloc_lock>:
 80092f0:	4801      	ldr	r0, [pc, #4]	@ (80092f8 <__malloc_lock+0x8>)
 80092f2:	f7ff bf0f 	b.w	8009114 <__retarget_lock_acquire_recursive>
 80092f6:	bf00      	nop
 80092f8:	200023c4 	.word	0x200023c4

080092fc <__malloc_unlock>:
 80092fc:	4801      	ldr	r0, [pc, #4]	@ (8009304 <__malloc_unlock+0x8>)
 80092fe:	f7ff bf0a 	b.w	8009116 <__retarget_lock_release_recursive>
 8009302:	bf00      	nop
 8009304:	200023c4 	.word	0x200023c4

08009308 <__ssputs_r>:
 8009308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800930c:	688e      	ldr	r6, [r1, #8]
 800930e:	461f      	mov	r7, r3
 8009310:	42be      	cmp	r6, r7
 8009312:	680b      	ldr	r3, [r1, #0]
 8009314:	4682      	mov	sl, r0
 8009316:	460c      	mov	r4, r1
 8009318:	4690      	mov	r8, r2
 800931a:	d82d      	bhi.n	8009378 <__ssputs_r+0x70>
 800931c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009320:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009324:	d026      	beq.n	8009374 <__ssputs_r+0x6c>
 8009326:	6965      	ldr	r5, [r4, #20]
 8009328:	6909      	ldr	r1, [r1, #16]
 800932a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800932e:	eba3 0901 	sub.w	r9, r3, r1
 8009332:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009336:	1c7b      	adds	r3, r7, #1
 8009338:	444b      	add	r3, r9
 800933a:	106d      	asrs	r5, r5, #1
 800933c:	429d      	cmp	r5, r3
 800933e:	bf38      	it	cc
 8009340:	461d      	movcc	r5, r3
 8009342:	0553      	lsls	r3, r2, #21
 8009344:	d527      	bpl.n	8009396 <__ssputs_r+0x8e>
 8009346:	4629      	mov	r1, r5
 8009348:	f7ff ff52 	bl	80091f0 <_malloc_r>
 800934c:	4606      	mov	r6, r0
 800934e:	b360      	cbz	r0, 80093aa <__ssputs_r+0xa2>
 8009350:	6921      	ldr	r1, [r4, #16]
 8009352:	464a      	mov	r2, r9
 8009354:	f000 fae8 	bl	8009928 <memcpy>
 8009358:	89a3      	ldrh	r3, [r4, #12]
 800935a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800935e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009362:	81a3      	strh	r3, [r4, #12]
 8009364:	6126      	str	r6, [r4, #16]
 8009366:	6165      	str	r5, [r4, #20]
 8009368:	444e      	add	r6, r9
 800936a:	eba5 0509 	sub.w	r5, r5, r9
 800936e:	6026      	str	r6, [r4, #0]
 8009370:	60a5      	str	r5, [r4, #8]
 8009372:	463e      	mov	r6, r7
 8009374:	42be      	cmp	r6, r7
 8009376:	d900      	bls.n	800937a <__ssputs_r+0x72>
 8009378:	463e      	mov	r6, r7
 800937a:	6820      	ldr	r0, [r4, #0]
 800937c:	4632      	mov	r2, r6
 800937e:	4641      	mov	r1, r8
 8009380:	f000 faa8 	bl	80098d4 <memmove>
 8009384:	68a3      	ldr	r3, [r4, #8]
 8009386:	1b9b      	subs	r3, r3, r6
 8009388:	60a3      	str	r3, [r4, #8]
 800938a:	6823      	ldr	r3, [r4, #0]
 800938c:	4433      	add	r3, r6
 800938e:	6023      	str	r3, [r4, #0]
 8009390:	2000      	movs	r0, #0
 8009392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009396:	462a      	mov	r2, r5
 8009398:	f000 fad4 	bl	8009944 <_realloc_r>
 800939c:	4606      	mov	r6, r0
 800939e:	2800      	cmp	r0, #0
 80093a0:	d1e0      	bne.n	8009364 <__ssputs_r+0x5c>
 80093a2:	6921      	ldr	r1, [r4, #16]
 80093a4:	4650      	mov	r0, sl
 80093a6:	f7ff feb7 	bl	8009118 <_free_r>
 80093aa:	230c      	movs	r3, #12
 80093ac:	f8ca 3000 	str.w	r3, [sl]
 80093b0:	89a3      	ldrh	r3, [r4, #12]
 80093b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80093b6:	81a3      	strh	r3, [r4, #12]
 80093b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80093bc:	e7e9      	b.n	8009392 <__ssputs_r+0x8a>
	...

080093c0 <_svfiprintf_r>:
 80093c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093c4:	4698      	mov	r8, r3
 80093c6:	898b      	ldrh	r3, [r1, #12]
 80093c8:	061b      	lsls	r3, r3, #24
 80093ca:	b09d      	sub	sp, #116	@ 0x74
 80093cc:	4607      	mov	r7, r0
 80093ce:	460d      	mov	r5, r1
 80093d0:	4614      	mov	r4, r2
 80093d2:	d510      	bpl.n	80093f6 <_svfiprintf_r+0x36>
 80093d4:	690b      	ldr	r3, [r1, #16]
 80093d6:	b973      	cbnz	r3, 80093f6 <_svfiprintf_r+0x36>
 80093d8:	2140      	movs	r1, #64	@ 0x40
 80093da:	f7ff ff09 	bl	80091f0 <_malloc_r>
 80093de:	6028      	str	r0, [r5, #0]
 80093e0:	6128      	str	r0, [r5, #16]
 80093e2:	b930      	cbnz	r0, 80093f2 <_svfiprintf_r+0x32>
 80093e4:	230c      	movs	r3, #12
 80093e6:	603b      	str	r3, [r7, #0]
 80093e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80093ec:	b01d      	add	sp, #116	@ 0x74
 80093ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093f2:	2340      	movs	r3, #64	@ 0x40
 80093f4:	616b      	str	r3, [r5, #20]
 80093f6:	2300      	movs	r3, #0
 80093f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80093fa:	2320      	movs	r3, #32
 80093fc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009400:	f8cd 800c 	str.w	r8, [sp, #12]
 8009404:	2330      	movs	r3, #48	@ 0x30
 8009406:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80095a4 <_svfiprintf_r+0x1e4>
 800940a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800940e:	f04f 0901 	mov.w	r9, #1
 8009412:	4623      	mov	r3, r4
 8009414:	469a      	mov	sl, r3
 8009416:	f813 2b01 	ldrb.w	r2, [r3], #1
 800941a:	b10a      	cbz	r2, 8009420 <_svfiprintf_r+0x60>
 800941c:	2a25      	cmp	r2, #37	@ 0x25
 800941e:	d1f9      	bne.n	8009414 <_svfiprintf_r+0x54>
 8009420:	ebba 0b04 	subs.w	fp, sl, r4
 8009424:	d00b      	beq.n	800943e <_svfiprintf_r+0x7e>
 8009426:	465b      	mov	r3, fp
 8009428:	4622      	mov	r2, r4
 800942a:	4629      	mov	r1, r5
 800942c:	4638      	mov	r0, r7
 800942e:	f7ff ff6b 	bl	8009308 <__ssputs_r>
 8009432:	3001      	adds	r0, #1
 8009434:	f000 80a7 	beq.w	8009586 <_svfiprintf_r+0x1c6>
 8009438:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800943a:	445a      	add	r2, fp
 800943c:	9209      	str	r2, [sp, #36]	@ 0x24
 800943e:	f89a 3000 	ldrb.w	r3, [sl]
 8009442:	2b00      	cmp	r3, #0
 8009444:	f000 809f 	beq.w	8009586 <_svfiprintf_r+0x1c6>
 8009448:	2300      	movs	r3, #0
 800944a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800944e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009452:	f10a 0a01 	add.w	sl, sl, #1
 8009456:	9304      	str	r3, [sp, #16]
 8009458:	9307      	str	r3, [sp, #28]
 800945a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800945e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009460:	4654      	mov	r4, sl
 8009462:	2205      	movs	r2, #5
 8009464:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009468:	484e      	ldr	r0, [pc, #312]	@ (80095a4 <_svfiprintf_r+0x1e4>)
 800946a:	f7f6 fec1 	bl	80001f0 <memchr>
 800946e:	9a04      	ldr	r2, [sp, #16]
 8009470:	b9d8      	cbnz	r0, 80094aa <_svfiprintf_r+0xea>
 8009472:	06d0      	lsls	r0, r2, #27
 8009474:	bf44      	itt	mi
 8009476:	2320      	movmi	r3, #32
 8009478:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800947c:	0711      	lsls	r1, r2, #28
 800947e:	bf44      	itt	mi
 8009480:	232b      	movmi	r3, #43	@ 0x2b
 8009482:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009486:	f89a 3000 	ldrb.w	r3, [sl]
 800948a:	2b2a      	cmp	r3, #42	@ 0x2a
 800948c:	d015      	beq.n	80094ba <_svfiprintf_r+0xfa>
 800948e:	9a07      	ldr	r2, [sp, #28]
 8009490:	4654      	mov	r4, sl
 8009492:	2000      	movs	r0, #0
 8009494:	f04f 0c0a 	mov.w	ip, #10
 8009498:	4621      	mov	r1, r4
 800949a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800949e:	3b30      	subs	r3, #48	@ 0x30
 80094a0:	2b09      	cmp	r3, #9
 80094a2:	d94b      	bls.n	800953c <_svfiprintf_r+0x17c>
 80094a4:	b1b0      	cbz	r0, 80094d4 <_svfiprintf_r+0x114>
 80094a6:	9207      	str	r2, [sp, #28]
 80094a8:	e014      	b.n	80094d4 <_svfiprintf_r+0x114>
 80094aa:	eba0 0308 	sub.w	r3, r0, r8
 80094ae:	fa09 f303 	lsl.w	r3, r9, r3
 80094b2:	4313      	orrs	r3, r2
 80094b4:	9304      	str	r3, [sp, #16]
 80094b6:	46a2      	mov	sl, r4
 80094b8:	e7d2      	b.n	8009460 <_svfiprintf_r+0xa0>
 80094ba:	9b03      	ldr	r3, [sp, #12]
 80094bc:	1d19      	adds	r1, r3, #4
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	9103      	str	r1, [sp, #12]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	bfbb      	ittet	lt
 80094c6:	425b      	neglt	r3, r3
 80094c8:	f042 0202 	orrlt.w	r2, r2, #2
 80094cc:	9307      	strge	r3, [sp, #28]
 80094ce:	9307      	strlt	r3, [sp, #28]
 80094d0:	bfb8      	it	lt
 80094d2:	9204      	strlt	r2, [sp, #16]
 80094d4:	7823      	ldrb	r3, [r4, #0]
 80094d6:	2b2e      	cmp	r3, #46	@ 0x2e
 80094d8:	d10a      	bne.n	80094f0 <_svfiprintf_r+0x130>
 80094da:	7863      	ldrb	r3, [r4, #1]
 80094dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80094de:	d132      	bne.n	8009546 <_svfiprintf_r+0x186>
 80094e0:	9b03      	ldr	r3, [sp, #12]
 80094e2:	1d1a      	adds	r2, r3, #4
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	9203      	str	r2, [sp, #12]
 80094e8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80094ec:	3402      	adds	r4, #2
 80094ee:	9305      	str	r3, [sp, #20]
 80094f0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80095b4 <_svfiprintf_r+0x1f4>
 80094f4:	7821      	ldrb	r1, [r4, #0]
 80094f6:	2203      	movs	r2, #3
 80094f8:	4650      	mov	r0, sl
 80094fa:	f7f6 fe79 	bl	80001f0 <memchr>
 80094fe:	b138      	cbz	r0, 8009510 <_svfiprintf_r+0x150>
 8009500:	9b04      	ldr	r3, [sp, #16]
 8009502:	eba0 000a 	sub.w	r0, r0, sl
 8009506:	2240      	movs	r2, #64	@ 0x40
 8009508:	4082      	lsls	r2, r0
 800950a:	4313      	orrs	r3, r2
 800950c:	3401      	adds	r4, #1
 800950e:	9304      	str	r3, [sp, #16]
 8009510:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009514:	4824      	ldr	r0, [pc, #144]	@ (80095a8 <_svfiprintf_r+0x1e8>)
 8009516:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800951a:	2206      	movs	r2, #6
 800951c:	f7f6 fe68 	bl	80001f0 <memchr>
 8009520:	2800      	cmp	r0, #0
 8009522:	d036      	beq.n	8009592 <_svfiprintf_r+0x1d2>
 8009524:	4b21      	ldr	r3, [pc, #132]	@ (80095ac <_svfiprintf_r+0x1ec>)
 8009526:	bb1b      	cbnz	r3, 8009570 <_svfiprintf_r+0x1b0>
 8009528:	9b03      	ldr	r3, [sp, #12]
 800952a:	3307      	adds	r3, #7
 800952c:	f023 0307 	bic.w	r3, r3, #7
 8009530:	3308      	adds	r3, #8
 8009532:	9303      	str	r3, [sp, #12]
 8009534:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009536:	4433      	add	r3, r6
 8009538:	9309      	str	r3, [sp, #36]	@ 0x24
 800953a:	e76a      	b.n	8009412 <_svfiprintf_r+0x52>
 800953c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009540:	460c      	mov	r4, r1
 8009542:	2001      	movs	r0, #1
 8009544:	e7a8      	b.n	8009498 <_svfiprintf_r+0xd8>
 8009546:	2300      	movs	r3, #0
 8009548:	3401      	adds	r4, #1
 800954a:	9305      	str	r3, [sp, #20]
 800954c:	4619      	mov	r1, r3
 800954e:	f04f 0c0a 	mov.w	ip, #10
 8009552:	4620      	mov	r0, r4
 8009554:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009558:	3a30      	subs	r2, #48	@ 0x30
 800955a:	2a09      	cmp	r2, #9
 800955c:	d903      	bls.n	8009566 <_svfiprintf_r+0x1a6>
 800955e:	2b00      	cmp	r3, #0
 8009560:	d0c6      	beq.n	80094f0 <_svfiprintf_r+0x130>
 8009562:	9105      	str	r1, [sp, #20]
 8009564:	e7c4      	b.n	80094f0 <_svfiprintf_r+0x130>
 8009566:	fb0c 2101 	mla	r1, ip, r1, r2
 800956a:	4604      	mov	r4, r0
 800956c:	2301      	movs	r3, #1
 800956e:	e7f0      	b.n	8009552 <_svfiprintf_r+0x192>
 8009570:	ab03      	add	r3, sp, #12
 8009572:	9300      	str	r3, [sp, #0]
 8009574:	462a      	mov	r2, r5
 8009576:	4b0e      	ldr	r3, [pc, #56]	@ (80095b0 <_svfiprintf_r+0x1f0>)
 8009578:	a904      	add	r1, sp, #16
 800957a:	4638      	mov	r0, r7
 800957c:	f3af 8000 	nop.w
 8009580:	1c42      	adds	r2, r0, #1
 8009582:	4606      	mov	r6, r0
 8009584:	d1d6      	bne.n	8009534 <_svfiprintf_r+0x174>
 8009586:	89ab      	ldrh	r3, [r5, #12]
 8009588:	065b      	lsls	r3, r3, #25
 800958a:	f53f af2d 	bmi.w	80093e8 <_svfiprintf_r+0x28>
 800958e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009590:	e72c      	b.n	80093ec <_svfiprintf_r+0x2c>
 8009592:	ab03      	add	r3, sp, #12
 8009594:	9300      	str	r3, [sp, #0]
 8009596:	462a      	mov	r2, r5
 8009598:	4b05      	ldr	r3, [pc, #20]	@ (80095b0 <_svfiprintf_r+0x1f0>)
 800959a:	a904      	add	r1, sp, #16
 800959c:	4638      	mov	r0, r7
 800959e:	f000 f879 	bl	8009694 <_printf_i>
 80095a2:	e7ed      	b.n	8009580 <_svfiprintf_r+0x1c0>
 80095a4:	08009d40 	.word	0x08009d40
 80095a8:	08009d4a 	.word	0x08009d4a
 80095ac:	00000000 	.word	0x00000000
 80095b0:	08009309 	.word	0x08009309
 80095b4:	08009d46 	.word	0x08009d46

080095b8 <_printf_common>:
 80095b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095bc:	4616      	mov	r6, r2
 80095be:	4698      	mov	r8, r3
 80095c0:	688a      	ldr	r2, [r1, #8]
 80095c2:	690b      	ldr	r3, [r1, #16]
 80095c4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80095c8:	4293      	cmp	r3, r2
 80095ca:	bfb8      	it	lt
 80095cc:	4613      	movlt	r3, r2
 80095ce:	6033      	str	r3, [r6, #0]
 80095d0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80095d4:	4607      	mov	r7, r0
 80095d6:	460c      	mov	r4, r1
 80095d8:	b10a      	cbz	r2, 80095de <_printf_common+0x26>
 80095da:	3301      	adds	r3, #1
 80095dc:	6033      	str	r3, [r6, #0]
 80095de:	6823      	ldr	r3, [r4, #0]
 80095e0:	0699      	lsls	r1, r3, #26
 80095e2:	bf42      	ittt	mi
 80095e4:	6833      	ldrmi	r3, [r6, #0]
 80095e6:	3302      	addmi	r3, #2
 80095e8:	6033      	strmi	r3, [r6, #0]
 80095ea:	6825      	ldr	r5, [r4, #0]
 80095ec:	f015 0506 	ands.w	r5, r5, #6
 80095f0:	d106      	bne.n	8009600 <_printf_common+0x48>
 80095f2:	f104 0a19 	add.w	sl, r4, #25
 80095f6:	68e3      	ldr	r3, [r4, #12]
 80095f8:	6832      	ldr	r2, [r6, #0]
 80095fa:	1a9b      	subs	r3, r3, r2
 80095fc:	42ab      	cmp	r3, r5
 80095fe:	dc26      	bgt.n	800964e <_printf_common+0x96>
 8009600:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009604:	6822      	ldr	r2, [r4, #0]
 8009606:	3b00      	subs	r3, #0
 8009608:	bf18      	it	ne
 800960a:	2301      	movne	r3, #1
 800960c:	0692      	lsls	r2, r2, #26
 800960e:	d42b      	bmi.n	8009668 <_printf_common+0xb0>
 8009610:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009614:	4641      	mov	r1, r8
 8009616:	4638      	mov	r0, r7
 8009618:	47c8      	blx	r9
 800961a:	3001      	adds	r0, #1
 800961c:	d01e      	beq.n	800965c <_printf_common+0xa4>
 800961e:	6823      	ldr	r3, [r4, #0]
 8009620:	6922      	ldr	r2, [r4, #16]
 8009622:	f003 0306 	and.w	r3, r3, #6
 8009626:	2b04      	cmp	r3, #4
 8009628:	bf02      	ittt	eq
 800962a:	68e5      	ldreq	r5, [r4, #12]
 800962c:	6833      	ldreq	r3, [r6, #0]
 800962e:	1aed      	subeq	r5, r5, r3
 8009630:	68a3      	ldr	r3, [r4, #8]
 8009632:	bf0c      	ite	eq
 8009634:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009638:	2500      	movne	r5, #0
 800963a:	4293      	cmp	r3, r2
 800963c:	bfc4      	itt	gt
 800963e:	1a9b      	subgt	r3, r3, r2
 8009640:	18ed      	addgt	r5, r5, r3
 8009642:	2600      	movs	r6, #0
 8009644:	341a      	adds	r4, #26
 8009646:	42b5      	cmp	r5, r6
 8009648:	d11a      	bne.n	8009680 <_printf_common+0xc8>
 800964a:	2000      	movs	r0, #0
 800964c:	e008      	b.n	8009660 <_printf_common+0xa8>
 800964e:	2301      	movs	r3, #1
 8009650:	4652      	mov	r2, sl
 8009652:	4641      	mov	r1, r8
 8009654:	4638      	mov	r0, r7
 8009656:	47c8      	blx	r9
 8009658:	3001      	adds	r0, #1
 800965a:	d103      	bne.n	8009664 <_printf_common+0xac>
 800965c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009660:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009664:	3501      	adds	r5, #1
 8009666:	e7c6      	b.n	80095f6 <_printf_common+0x3e>
 8009668:	18e1      	adds	r1, r4, r3
 800966a:	1c5a      	adds	r2, r3, #1
 800966c:	2030      	movs	r0, #48	@ 0x30
 800966e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009672:	4422      	add	r2, r4
 8009674:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009678:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800967c:	3302      	adds	r3, #2
 800967e:	e7c7      	b.n	8009610 <_printf_common+0x58>
 8009680:	2301      	movs	r3, #1
 8009682:	4622      	mov	r2, r4
 8009684:	4641      	mov	r1, r8
 8009686:	4638      	mov	r0, r7
 8009688:	47c8      	blx	r9
 800968a:	3001      	adds	r0, #1
 800968c:	d0e6      	beq.n	800965c <_printf_common+0xa4>
 800968e:	3601      	adds	r6, #1
 8009690:	e7d9      	b.n	8009646 <_printf_common+0x8e>
	...

08009694 <_printf_i>:
 8009694:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009698:	7e0f      	ldrb	r7, [r1, #24]
 800969a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800969c:	2f78      	cmp	r7, #120	@ 0x78
 800969e:	4691      	mov	r9, r2
 80096a0:	4680      	mov	r8, r0
 80096a2:	460c      	mov	r4, r1
 80096a4:	469a      	mov	sl, r3
 80096a6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80096aa:	d807      	bhi.n	80096bc <_printf_i+0x28>
 80096ac:	2f62      	cmp	r7, #98	@ 0x62
 80096ae:	d80a      	bhi.n	80096c6 <_printf_i+0x32>
 80096b0:	2f00      	cmp	r7, #0
 80096b2:	f000 80d2 	beq.w	800985a <_printf_i+0x1c6>
 80096b6:	2f58      	cmp	r7, #88	@ 0x58
 80096b8:	f000 80b9 	beq.w	800982e <_printf_i+0x19a>
 80096bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80096c0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80096c4:	e03a      	b.n	800973c <_printf_i+0xa8>
 80096c6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80096ca:	2b15      	cmp	r3, #21
 80096cc:	d8f6      	bhi.n	80096bc <_printf_i+0x28>
 80096ce:	a101      	add	r1, pc, #4	@ (adr r1, 80096d4 <_printf_i+0x40>)
 80096d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80096d4:	0800972d 	.word	0x0800972d
 80096d8:	08009741 	.word	0x08009741
 80096dc:	080096bd 	.word	0x080096bd
 80096e0:	080096bd 	.word	0x080096bd
 80096e4:	080096bd 	.word	0x080096bd
 80096e8:	080096bd 	.word	0x080096bd
 80096ec:	08009741 	.word	0x08009741
 80096f0:	080096bd 	.word	0x080096bd
 80096f4:	080096bd 	.word	0x080096bd
 80096f8:	080096bd 	.word	0x080096bd
 80096fc:	080096bd 	.word	0x080096bd
 8009700:	08009841 	.word	0x08009841
 8009704:	0800976b 	.word	0x0800976b
 8009708:	080097fb 	.word	0x080097fb
 800970c:	080096bd 	.word	0x080096bd
 8009710:	080096bd 	.word	0x080096bd
 8009714:	08009863 	.word	0x08009863
 8009718:	080096bd 	.word	0x080096bd
 800971c:	0800976b 	.word	0x0800976b
 8009720:	080096bd 	.word	0x080096bd
 8009724:	080096bd 	.word	0x080096bd
 8009728:	08009803 	.word	0x08009803
 800972c:	6833      	ldr	r3, [r6, #0]
 800972e:	1d1a      	adds	r2, r3, #4
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	6032      	str	r2, [r6, #0]
 8009734:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009738:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800973c:	2301      	movs	r3, #1
 800973e:	e09d      	b.n	800987c <_printf_i+0x1e8>
 8009740:	6833      	ldr	r3, [r6, #0]
 8009742:	6820      	ldr	r0, [r4, #0]
 8009744:	1d19      	adds	r1, r3, #4
 8009746:	6031      	str	r1, [r6, #0]
 8009748:	0606      	lsls	r6, r0, #24
 800974a:	d501      	bpl.n	8009750 <_printf_i+0xbc>
 800974c:	681d      	ldr	r5, [r3, #0]
 800974e:	e003      	b.n	8009758 <_printf_i+0xc4>
 8009750:	0645      	lsls	r5, r0, #25
 8009752:	d5fb      	bpl.n	800974c <_printf_i+0xb8>
 8009754:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009758:	2d00      	cmp	r5, #0
 800975a:	da03      	bge.n	8009764 <_printf_i+0xd0>
 800975c:	232d      	movs	r3, #45	@ 0x2d
 800975e:	426d      	negs	r5, r5
 8009760:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009764:	4859      	ldr	r0, [pc, #356]	@ (80098cc <_printf_i+0x238>)
 8009766:	230a      	movs	r3, #10
 8009768:	e011      	b.n	800978e <_printf_i+0xfa>
 800976a:	6821      	ldr	r1, [r4, #0]
 800976c:	6833      	ldr	r3, [r6, #0]
 800976e:	0608      	lsls	r0, r1, #24
 8009770:	f853 5b04 	ldr.w	r5, [r3], #4
 8009774:	d402      	bmi.n	800977c <_printf_i+0xe8>
 8009776:	0649      	lsls	r1, r1, #25
 8009778:	bf48      	it	mi
 800977a:	b2ad      	uxthmi	r5, r5
 800977c:	2f6f      	cmp	r7, #111	@ 0x6f
 800977e:	4853      	ldr	r0, [pc, #332]	@ (80098cc <_printf_i+0x238>)
 8009780:	6033      	str	r3, [r6, #0]
 8009782:	bf14      	ite	ne
 8009784:	230a      	movne	r3, #10
 8009786:	2308      	moveq	r3, #8
 8009788:	2100      	movs	r1, #0
 800978a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800978e:	6866      	ldr	r6, [r4, #4]
 8009790:	60a6      	str	r6, [r4, #8]
 8009792:	2e00      	cmp	r6, #0
 8009794:	bfa2      	ittt	ge
 8009796:	6821      	ldrge	r1, [r4, #0]
 8009798:	f021 0104 	bicge.w	r1, r1, #4
 800979c:	6021      	strge	r1, [r4, #0]
 800979e:	b90d      	cbnz	r5, 80097a4 <_printf_i+0x110>
 80097a0:	2e00      	cmp	r6, #0
 80097a2:	d04b      	beq.n	800983c <_printf_i+0x1a8>
 80097a4:	4616      	mov	r6, r2
 80097a6:	fbb5 f1f3 	udiv	r1, r5, r3
 80097aa:	fb03 5711 	mls	r7, r3, r1, r5
 80097ae:	5dc7      	ldrb	r7, [r0, r7]
 80097b0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80097b4:	462f      	mov	r7, r5
 80097b6:	42bb      	cmp	r3, r7
 80097b8:	460d      	mov	r5, r1
 80097ba:	d9f4      	bls.n	80097a6 <_printf_i+0x112>
 80097bc:	2b08      	cmp	r3, #8
 80097be:	d10b      	bne.n	80097d8 <_printf_i+0x144>
 80097c0:	6823      	ldr	r3, [r4, #0]
 80097c2:	07df      	lsls	r7, r3, #31
 80097c4:	d508      	bpl.n	80097d8 <_printf_i+0x144>
 80097c6:	6923      	ldr	r3, [r4, #16]
 80097c8:	6861      	ldr	r1, [r4, #4]
 80097ca:	4299      	cmp	r1, r3
 80097cc:	bfde      	ittt	le
 80097ce:	2330      	movle	r3, #48	@ 0x30
 80097d0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80097d4:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80097d8:	1b92      	subs	r2, r2, r6
 80097da:	6122      	str	r2, [r4, #16]
 80097dc:	f8cd a000 	str.w	sl, [sp]
 80097e0:	464b      	mov	r3, r9
 80097e2:	aa03      	add	r2, sp, #12
 80097e4:	4621      	mov	r1, r4
 80097e6:	4640      	mov	r0, r8
 80097e8:	f7ff fee6 	bl	80095b8 <_printf_common>
 80097ec:	3001      	adds	r0, #1
 80097ee:	d14a      	bne.n	8009886 <_printf_i+0x1f2>
 80097f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80097f4:	b004      	add	sp, #16
 80097f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097fa:	6823      	ldr	r3, [r4, #0]
 80097fc:	f043 0320 	orr.w	r3, r3, #32
 8009800:	6023      	str	r3, [r4, #0]
 8009802:	4833      	ldr	r0, [pc, #204]	@ (80098d0 <_printf_i+0x23c>)
 8009804:	2778      	movs	r7, #120	@ 0x78
 8009806:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800980a:	6823      	ldr	r3, [r4, #0]
 800980c:	6831      	ldr	r1, [r6, #0]
 800980e:	061f      	lsls	r7, r3, #24
 8009810:	f851 5b04 	ldr.w	r5, [r1], #4
 8009814:	d402      	bmi.n	800981c <_printf_i+0x188>
 8009816:	065f      	lsls	r7, r3, #25
 8009818:	bf48      	it	mi
 800981a:	b2ad      	uxthmi	r5, r5
 800981c:	6031      	str	r1, [r6, #0]
 800981e:	07d9      	lsls	r1, r3, #31
 8009820:	bf44      	itt	mi
 8009822:	f043 0320 	orrmi.w	r3, r3, #32
 8009826:	6023      	strmi	r3, [r4, #0]
 8009828:	b11d      	cbz	r5, 8009832 <_printf_i+0x19e>
 800982a:	2310      	movs	r3, #16
 800982c:	e7ac      	b.n	8009788 <_printf_i+0xf4>
 800982e:	4827      	ldr	r0, [pc, #156]	@ (80098cc <_printf_i+0x238>)
 8009830:	e7e9      	b.n	8009806 <_printf_i+0x172>
 8009832:	6823      	ldr	r3, [r4, #0]
 8009834:	f023 0320 	bic.w	r3, r3, #32
 8009838:	6023      	str	r3, [r4, #0]
 800983a:	e7f6      	b.n	800982a <_printf_i+0x196>
 800983c:	4616      	mov	r6, r2
 800983e:	e7bd      	b.n	80097bc <_printf_i+0x128>
 8009840:	6833      	ldr	r3, [r6, #0]
 8009842:	6825      	ldr	r5, [r4, #0]
 8009844:	6961      	ldr	r1, [r4, #20]
 8009846:	1d18      	adds	r0, r3, #4
 8009848:	6030      	str	r0, [r6, #0]
 800984a:	062e      	lsls	r6, r5, #24
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	d501      	bpl.n	8009854 <_printf_i+0x1c0>
 8009850:	6019      	str	r1, [r3, #0]
 8009852:	e002      	b.n	800985a <_printf_i+0x1c6>
 8009854:	0668      	lsls	r0, r5, #25
 8009856:	d5fb      	bpl.n	8009850 <_printf_i+0x1bc>
 8009858:	8019      	strh	r1, [r3, #0]
 800985a:	2300      	movs	r3, #0
 800985c:	6123      	str	r3, [r4, #16]
 800985e:	4616      	mov	r6, r2
 8009860:	e7bc      	b.n	80097dc <_printf_i+0x148>
 8009862:	6833      	ldr	r3, [r6, #0]
 8009864:	1d1a      	adds	r2, r3, #4
 8009866:	6032      	str	r2, [r6, #0]
 8009868:	681e      	ldr	r6, [r3, #0]
 800986a:	6862      	ldr	r2, [r4, #4]
 800986c:	2100      	movs	r1, #0
 800986e:	4630      	mov	r0, r6
 8009870:	f7f6 fcbe 	bl	80001f0 <memchr>
 8009874:	b108      	cbz	r0, 800987a <_printf_i+0x1e6>
 8009876:	1b80      	subs	r0, r0, r6
 8009878:	6060      	str	r0, [r4, #4]
 800987a:	6863      	ldr	r3, [r4, #4]
 800987c:	6123      	str	r3, [r4, #16]
 800987e:	2300      	movs	r3, #0
 8009880:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009884:	e7aa      	b.n	80097dc <_printf_i+0x148>
 8009886:	6923      	ldr	r3, [r4, #16]
 8009888:	4632      	mov	r2, r6
 800988a:	4649      	mov	r1, r9
 800988c:	4640      	mov	r0, r8
 800988e:	47d0      	blx	sl
 8009890:	3001      	adds	r0, #1
 8009892:	d0ad      	beq.n	80097f0 <_printf_i+0x15c>
 8009894:	6823      	ldr	r3, [r4, #0]
 8009896:	079b      	lsls	r3, r3, #30
 8009898:	d413      	bmi.n	80098c2 <_printf_i+0x22e>
 800989a:	68e0      	ldr	r0, [r4, #12]
 800989c:	9b03      	ldr	r3, [sp, #12]
 800989e:	4298      	cmp	r0, r3
 80098a0:	bfb8      	it	lt
 80098a2:	4618      	movlt	r0, r3
 80098a4:	e7a6      	b.n	80097f4 <_printf_i+0x160>
 80098a6:	2301      	movs	r3, #1
 80098a8:	4632      	mov	r2, r6
 80098aa:	4649      	mov	r1, r9
 80098ac:	4640      	mov	r0, r8
 80098ae:	47d0      	blx	sl
 80098b0:	3001      	adds	r0, #1
 80098b2:	d09d      	beq.n	80097f0 <_printf_i+0x15c>
 80098b4:	3501      	adds	r5, #1
 80098b6:	68e3      	ldr	r3, [r4, #12]
 80098b8:	9903      	ldr	r1, [sp, #12]
 80098ba:	1a5b      	subs	r3, r3, r1
 80098bc:	42ab      	cmp	r3, r5
 80098be:	dcf2      	bgt.n	80098a6 <_printf_i+0x212>
 80098c0:	e7eb      	b.n	800989a <_printf_i+0x206>
 80098c2:	2500      	movs	r5, #0
 80098c4:	f104 0619 	add.w	r6, r4, #25
 80098c8:	e7f5      	b.n	80098b6 <_printf_i+0x222>
 80098ca:	bf00      	nop
 80098cc:	08009d51 	.word	0x08009d51
 80098d0:	08009d62 	.word	0x08009d62

080098d4 <memmove>:
 80098d4:	4288      	cmp	r0, r1
 80098d6:	b510      	push	{r4, lr}
 80098d8:	eb01 0402 	add.w	r4, r1, r2
 80098dc:	d902      	bls.n	80098e4 <memmove+0x10>
 80098de:	4284      	cmp	r4, r0
 80098e0:	4623      	mov	r3, r4
 80098e2:	d807      	bhi.n	80098f4 <memmove+0x20>
 80098e4:	1e43      	subs	r3, r0, #1
 80098e6:	42a1      	cmp	r1, r4
 80098e8:	d008      	beq.n	80098fc <memmove+0x28>
 80098ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80098ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 80098f2:	e7f8      	b.n	80098e6 <memmove+0x12>
 80098f4:	4402      	add	r2, r0
 80098f6:	4601      	mov	r1, r0
 80098f8:	428a      	cmp	r2, r1
 80098fa:	d100      	bne.n	80098fe <memmove+0x2a>
 80098fc:	bd10      	pop	{r4, pc}
 80098fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009902:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009906:	e7f7      	b.n	80098f8 <memmove+0x24>

08009908 <_sbrk_r>:
 8009908:	b538      	push	{r3, r4, r5, lr}
 800990a:	4d06      	ldr	r5, [pc, #24]	@ (8009924 <_sbrk_r+0x1c>)
 800990c:	2300      	movs	r3, #0
 800990e:	4604      	mov	r4, r0
 8009910:	4608      	mov	r0, r1
 8009912:	602b      	str	r3, [r5, #0]
 8009914:	f000 f84c 	bl	80099b0 <_sbrk>
 8009918:	1c43      	adds	r3, r0, #1
 800991a:	d102      	bne.n	8009922 <_sbrk_r+0x1a>
 800991c:	682b      	ldr	r3, [r5, #0]
 800991e:	b103      	cbz	r3, 8009922 <_sbrk_r+0x1a>
 8009920:	6023      	str	r3, [r4, #0]
 8009922:	bd38      	pop	{r3, r4, r5, pc}
 8009924:	200023c0 	.word	0x200023c0

08009928 <memcpy>:
 8009928:	440a      	add	r2, r1
 800992a:	4291      	cmp	r1, r2
 800992c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009930:	d100      	bne.n	8009934 <memcpy+0xc>
 8009932:	4770      	bx	lr
 8009934:	b510      	push	{r4, lr}
 8009936:	f811 4b01 	ldrb.w	r4, [r1], #1
 800993a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800993e:	4291      	cmp	r1, r2
 8009940:	d1f9      	bne.n	8009936 <memcpy+0xe>
 8009942:	bd10      	pop	{r4, pc}

08009944 <_realloc_r>:
 8009944:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009948:	4680      	mov	r8, r0
 800994a:	4615      	mov	r5, r2
 800994c:	460c      	mov	r4, r1
 800994e:	b921      	cbnz	r1, 800995a <_realloc_r+0x16>
 8009950:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009954:	4611      	mov	r1, r2
 8009956:	f7ff bc4b 	b.w	80091f0 <_malloc_r>
 800995a:	b92a      	cbnz	r2, 8009968 <_realloc_r+0x24>
 800995c:	f7ff fbdc 	bl	8009118 <_free_r>
 8009960:	2400      	movs	r4, #0
 8009962:	4620      	mov	r0, r4
 8009964:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009968:	f000 f81a 	bl	80099a0 <_malloc_usable_size_r>
 800996c:	4285      	cmp	r5, r0
 800996e:	4606      	mov	r6, r0
 8009970:	d802      	bhi.n	8009978 <_realloc_r+0x34>
 8009972:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009976:	d8f4      	bhi.n	8009962 <_realloc_r+0x1e>
 8009978:	4629      	mov	r1, r5
 800997a:	4640      	mov	r0, r8
 800997c:	f7ff fc38 	bl	80091f0 <_malloc_r>
 8009980:	4607      	mov	r7, r0
 8009982:	2800      	cmp	r0, #0
 8009984:	d0ec      	beq.n	8009960 <_realloc_r+0x1c>
 8009986:	42b5      	cmp	r5, r6
 8009988:	462a      	mov	r2, r5
 800998a:	4621      	mov	r1, r4
 800998c:	bf28      	it	cs
 800998e:	4632      	movcs	r2, r6
 8009990:	f7ff ffca 	bl	8009928 <memcpy>
 8009994:	4621      	mov	r1, r4
 8009996:	4640      	mov	r0, r8
 8009998:	f7ff fbbe 	bl	8009118 <_free_r>
 800999c:	463c      	mov	r4, r7
 800999e:	e7e0      	b.n	8009962 <_realloc_r+0x1e>

080099a0 <_malloc_usable_size_r>:
 80099a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80099a4:	1f18      	subs	r0, r3, #4
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	bfbc      	itt	lt
 80099aa:	580b      	ldrlt	r3, [r1, r0]
 80099ac:	18c0      	addlt	r0, r0, r3
 80099ae:	4770      	bx	lr

080099b0 <_sbrk>:
 80099b0:	4a04      	ldr	r2, [pc, #16]	@ (80099c4 <_sbrk+0x14>)
 80099b2:	6811      	ldr	r1, [r2, #0]
 80099b4:	4603      	mov	r3, r0
 80099b6:	b909      	cbnz	r1, 80099bc <_sbrk+0xc>
 80099b8:	4903      	ldr	r1, [pc, #12]	@ (80099c8 <_sbrk+0x18>)
 80099ba:	6011      	str	r1, [r2, #0]
 80099bc:	6810      	ldr	r0, [r2, #0]
 80099be:	4403      	add	r3, r0
 80099c0:	6013      	str	r3, [r2, #0]
 80099c2:	4770      	bx	lr
 80099c4:	200023d0 	.word	0x200023d0
 80099c8:	200023d8 	.word	0x200023d8

080099cc <_init>:
 80099cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099ce:	bf00      	nop
 80099d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099d2:	bc08      	pop	{r3}
 80099d4:	469e      	mov	lr, r3
 80099d6:	4770      	bx	lr

080099d8 <_fini>:
 80099d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099da:	bf00      	nop
 80099dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099de:	bc08      	pop	{r3}
 80099e0:	469e      	mov	lr, r3
 80099e2:	4770      	bx	lr
