Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 11:33:05 2022
****************************************


  Startpoint: mprj/o_FF[161]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1341   1.0500   0.0000   1.5248 &   3.2839 r
  mprj/o_FF[161]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1902   1.0500            0.7300 &   4.0139 r
  mprj/o_q[161] (net)                                    2   0.0142 
  mprj/o_dly[161]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1902   1.0500   0.0000   0.0002 &   4.0142 r
  mprj/o_dly[161]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3387   1.0500            0.7092 &   4.7234 r
  mprj/o_q_dly[161] (net)                                2   0.0274 
  mprj/o_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0180   0.3387   1.0500   0.0073   0.0083 &   4.7317 r
  mprj/o_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.4792   1.0500            3.7967 &   8.5284 r
  mprj/io_oeb[24] (net)                                  1   0.5707 
  mprj/io_oeb[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.5284 r
  io_oeb[24] (net) 
  io_oeb[24] (out)                                                    8.3613   6.5053   1.0500   4.1233   4.6140 &  13.1424 r
  data arrival time                                                                                                 13.1424

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.1424
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.2424

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6258 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6258 

  slack (with derating applied) (VIOLATED)                                                               -5.2424 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.6166 



  Startpoint: mprj/o_FF[53]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0663   1.0500   0.0000   1.2008 &   2.9600 r
  mprj/o_FF[53]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1228   1.0500            0.6881 &   3.6481 r
  mprj/o_q[53] (net)                                     1   0.0077 
  mprj/o_dly[53]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1228   1.0500   0.0000   0.0001 &   3.6482 r
  mprj/o_dly[53]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3506   1.0500            0.7103 &   4.3586 r
  mprj/o_q_dly[53] (net)                                 2   0.0285 
  mprj/o_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1617   0.3506   1.0500   0.0647   0.0686 &   4.4272 r
  mprj/o_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.3599   1.0500            3.2014 &   7.6286 r
  mprj/la_data_out[21] (net)                             1   0.4737 
  mprj/la_data_out[21] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.6286 r
  la_data_out[21] (net) 
  la_data_out[21] (out)                                               5.6401   5.3751   1.0500   3.1005   3.4404 &  11.0690 r
  data arrival time                                                                                                 11.0690

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.0690
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1690

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5271 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5271 

  slack (with derating applied) (VIOLATED)                                                               -3.1690 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6419 



  Startpoint: mprj/o_FF[134]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1377   1.0500   0.0000   1.5691 &   3.3283 r
  mprj/o_FF[134]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2265   1.0500            0.7517 &   4.0800 r
  mprj/o_q[134] (net)                                    2   0.0176 
  mprj/o_dly[134]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0479   0.2265   1.0500   0.0186   0.0198 &   4.0998 r
  mprj/o_dly[134]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6502   1.0500            0.8968 &   4.9966 r
  mprj/o_q_dly[134] (net)                                2   0.0556 
  mprj/o_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.3113   0.6503   1.0500   0.1240   0.1347 &   5.1313 r
  mprj/o_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.5207   1.0500            3.7591 &   8.8904 r
  mprj/io_out[35] (net)                                  1   0.5709 
  mprj/io_out[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.8904 r
  io_out[35] (net) 
  io_out[35] (out)                                                    4.0255   6.5696   1.0500   1.6417   2.1354 &  11.0259 r
  data arrival time                                                                                                 11.0259

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.0259
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1259

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5250 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5250 

  slack (with derating applied) (VIOLATED)                                                               -3.1259 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6008 



  Startpoint: mprj/o_FF[139]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5541   1.0500   0.0000   0.4280 &   2.1872 r
  mprj/o_FF[139]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0931   1.0500            0.6594 &   2.8466 r
  mprj/o_q[139] (net)                                    1   0.0046 
  mprj/o_dly[139]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0931   1.0500   0.0000   0.0000 &   2.8466 r
  mprj/o_dly[139]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4077   1.0500            0.7419 &   3.5885 r
  mprj/o_q_dly[139] (net)                                2   0.0339 
  mprj/o_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0524   0.4077   1.0500   0.0208   0.0230 &   3.6115 r
  mprj/o_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.9063   1.0500            3.9781 &   7.5895 r
  mprj/io_oeb[2] (net)                                   1   0.6051 
  mprj/io_oeb[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.5895 r
  io_oeb[2] (net) 
  io_oeb[2] (out)                                                     6.8250   6.9565   1.0500   2.8383   3.3932 &  10.9828 r
  data arrival time                                                                                                 10.9828

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9828
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0828

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5230 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5230 

  slack (with derating applied) (VIOLATED)                                                               -3.0828 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5598 



  Startpoint: mprj/o_FF[160]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1336   1.0500   0.0000   1.5123 &   3.2715 r
  mprj/o_FF[160]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1998   1.0500            0.7357 &   4.0072 r
  mprj/o_q[160] (net)                                    2   0.0151 
  mprj/o_dly[160]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0466   0.1998   1.0500   0.0190   0.0201 &   4.0273 r
  mprj/o_dly[160]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3339   1.0500            0.7071 &   4.7344 r
  mprj/o_q_dly[160] (net)                                2   0.0269 
  mprj/o_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0377   0.3339   1.0500   0.0149   0.0162 &   4.7506 r
  mprj/o_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.3892   1.0500            3.1792 &   7.9298 r
  mprj/io_oeb[23] (net)                                  1   0.4744 
  mprj/io_oeb[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.9298 r
  io_oeb[23] (net) 
  io_oeb[23] (out)                                                    5.2534   5.4114   1.0500   2.1978   2.5495 &  10.4794 r
  data arrival time                                                                                                 10.4794

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4794
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5794

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4990 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4990 

  slack (with derating applied) (VIOLATED)                                                               -2.5794 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0803 



  Startpoint: mprj/o_FF[169]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1394   1.0500   0.0000   1.6126 &   3.3718 r
  mprj/o_FF[169]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1595   1.0500            0.7118 &   4.0835 r
  mprj/o_q[169] (net)                                    2   0.0112 
  mprj/o_dly[169]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0209   0.1595   1.0500   0.0083   0.0089 &   4.0924 r
  mprj/o_dly[169]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2979   1.0500            0.6816 &   4.7740 r
  mprj/o_q_dly[169] (net)                                2   0.0236 
  mprj/o_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0251   0.2979   1.0500   0.0097   0.0107 &   4.7847 r
  mprj/o_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.8742   1.0500            3.4151 &   8.1998 r
  mprj/io_oeb[32] (net)                                  1   0.5145 
  mprj/io_oeb[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.1998 r
  io_oeb[32] (net) 
  io_oeb[32] (out)                                                    4.6472   5.9112   1.0500   1.8350   2.2558 &  10.4556 r
  data arrival time                                                                                                 10.4556

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4556
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5556

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4979 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4979 

  slack (with derating applied) (VIOLATED)                                                               -2.5556 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0577 



  Startpoint: mprj/o_FF[133]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1385   1.0500   0.0000   1.5828 &   3.3420 r
  mprj/o_FF[133]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1879   1.0500            0.7287 &   4.0707 r
  mprj/o_q[133] (net)                                    2   0.0140 
  mprj/o_dly[133]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0208   0.1879   1.0500   0.0084   0.0090 &   4.0797 r
  mprj/o_dly[133]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5330   1.0500            0.8241 &   4.9038 r
  mprj/o_q_dly[133] (net)                                2   0.0449 
  mprj/o_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0873   0.5331   1.0500   0.0339   0.0389 &   4.9427 r
  mprj/o_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.0424   1.0500            3.4897 &   8.4324 r
  mprj/io_out[34] (net)                                  1   0.5288 
  mprj/io_out[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.4324 r
  io_out[34] (net) 
  io_out[34] (out)                                                    3.1149   6.0907   1.0500   1.2736   1.7198 &  10.1522 r
  data arrival time                                                                                                 10.1522

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1522
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2522

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4834 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4834 

  slack (with derating applied) (VIOLATED)                                                               -2.2522 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7688 



  Startpoint: mprj/o_FF[123]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1341   1.0500   0.0000   1.5247 &   3.2838 r
  mprj/o_FF[123]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1793   1.0500            0.7235 &   4.0073 r
  mprj/o_q[123] (net)                                    2   0.0131 
  mprj/o_dly[123]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0132   0.1793   1.0500   0.0053   0.0058 &   4.0131 r
  mprj/o_dly[123]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4344   1.0500            0.7664 &   4.7795 r
  mprj/o_q_dly[123] (net)                                2   0.0363 
  mprj/o_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1608   0.4344   1.0500   0.0641   0.0682 &   4.8477 r
  mprj/o_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.9861   1.0500            2.9391 &   7.7868 r
  mprj/io_out[24] (net)                                  1   0.4384 
  mprj/io_out[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.7868 r
  io_out[24] (net) 
  io_out[24] (out)                                                    4.1603   5.0105   1.0500   1.7087   2.0306 &   9.8174 r
  data arrival time                                                                                                  9.8174

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.8174
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9174

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4675 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4675 

  slack (with derating applied) (VIOLATED)                                                               -1.9174 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4499 



  Startpoint: mprj/o_FF[168]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1380   1.0500   0.0000   1.5722 &   3.3314 r
  mprj/o_FF[168]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1541   1.0500            0.7085 &   4.0399 r
  mprj/o_q[168] (net)                                    2   0.0107 
  mprj/o_dly[168]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1541   1.0500   0.0000   0.0001 &   4.0400 r
  mprj/o_dly[168]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3025   1.0500            0.6839 &   4.7239 r
  mprj/o_q_dly[168] (net)                                2   0.0240 
  mprj/o_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0240   0.3025   1.0500   0.0095   0.0104 &   4.7343 r
  mprj/o_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.6389   1.0500            3.2856 &   8.0199 r
  mprj/io_oeb[31] (net)                                  1   0.4943 
  mprj/io_oeb[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.0199 r
  io_oeb[31] (net) 
  io_oeb[31] (out)                                                    3.4011   5.6723   1.0500   1.3538   1.7318 &   9.7516 r
  data arrival time                                                                                                  9.7516

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7516
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8516

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4644 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4644 

  slack (with derating applied) (VIOLATED)                                                               -1.8516 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3873 



  Startpoint: mprj/o_FF[136]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1394   1.0500   0.0000   1.6126 &   3.3717 r
  mprj/o_FF[136]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2338   1.0500            0.7561 &   4.1278 r
  mprj/o_q[136] (net)                                    2   0.0183 
  mprj/o_dly[136]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0408   0.2338   1.0500   0.0162   0.0173 &   4.1451 r
  mprj/o_dly[136]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6407   1.0500            0.8918 &   5.0369 r
  mprj/o_q_dly[136] (net)                                2   0.0547 
  mprj/o_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2490   0.6408   1.0500   0.1017   0.1108 &   5.1477 r
  mprj/o_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.9354   1.0500            3.3618 &   8.5095 r
  mprj/io_out[37] (net)                                  1   0.5147 
  mprj/io_out[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.5095 r
  io_out[37] (net) 
  io_out[37] (out)                                                    1.7726   5.9798   1.0500   0.7189   1.2013 &   9.7108 r
  data arrival time                                                                                                  9.7108

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7108
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8108

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4624 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4624 

  slack (with derating applied) (VIOLATED)                                                               -1.8108 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3483 



  Startpoint: mprj/o_FF[9]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.3869   1.0500   0.0000   0.2816 &   2.0407 r
  mprj/o_FF[9]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2465   1.0500            0.7524 &   2.7931 r
  mprj/o_q[9] (net)                                      2   0.0195 
  mprj/o_dly[9]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.2465   1.0500   0.0000   0.0003 &   2.7935 r
  mprj/o_dly[9]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3445   1.0500            0.7159 &   3.5094 r
  mprj/o_q_dly[9] (net)                                  2   0.0279 
  mprj/o_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1817   0.3446   1.0500   0.0742   0.0784 &   3.5878 r
  mprj/o_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             5.5051   1.0500            3.2274 &   6.8152 r
  mprj/wbs_dat_o[9] (net)                                1   0.4839 
  mprj/wbs_dat_o[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &   6.8152 r
  wbs_dat_o[9] (net) 
  wbs_dat_o[9] (out)                                                  5.4578   5.5335   1.0500   2.3413   2.7237 &   9.5389 r
  data arrival time                                                                                                  9.5389

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.5389
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6389

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4542 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4542 

  slack (with derating applied) (VIOLATED)                                                               -1.6389 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1847 



  Startpoint: mprj/o_FF[170]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1377   1.0500   0.0000   1.5695 &   3.3286 r
  mprj/o_FF[170]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1561   1.0500            0.7097 &   4.0383 r
  mprj/o_q[170] (net)                                    2   0.0109 
  mprj/o_dly[170]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0187   0.1561   1.0500   0.0074   0.0079 &   4.0462 r
  mprj/o_dly[170]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4035   1.0500            0.7456 &   4.7917 r
  mprj/o_q_dly[170] (net)                                2   0.0335 
  mprj/o_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0931   0.4035   1.0500   0.0361   0.0389 &   4.8306 r
  mprj/o_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.4903   1.0500            3.2107 &   8.0414 r
  mprj/io_oeb[33] (net)                                  1   0.4817 
  mprj/io_oeb[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.0414 r
  io_oeb[33] (net) 
  io_oeb[33] (out)                                                    2.1907   5.5250   1.0500   0.8850   1.2431 &   9.2845 r
  data arrival time                                                                                                  9.2845

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.2845
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3845

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4421 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4421 

  slack (with derating applied) (VIOLATED)                                                               -1.3845 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9423 



  Startpoint: mprj/o_FF[93]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[61]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1395   1.0500   0.0000   1.6534 &   3.4125 r
  mprj/o_FF[93]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2980   1.0500            0.7944 &   4.2069 r
  mprj/o_q[93] (net)                                     2   0.0243 
  mprj/o_dly[93]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0984   0.2980   1.0500   0.0372   0.0396 &   4.2465 r
  mprj/o_dly[93]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1928   1.0500            0.6234 &   4.8699 r
  mprj/o_q_dly[93] (net)                                 2   0.0135 
  mprj/o_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0400   0.1928   1.0500   0.0162   0.0172 &   4.8871 r
  mprj/o_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6916   1.0500            2.7893 &   7.6764 r
  mprj/la_data_out[61] (net)                             1   0.4131 
  mprj/la_data_out[61] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.6764 r
  la_data_out[61] (net) 
  la_data_out[61] (out)                                               3.1821   4.7093   1.0500   1.2860   1.5549 &   9.2313 r
  data arrival time                                                                                                  9.2313

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.2313
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3313

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4396 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4396 

  slack (with derating applied) (VIOLATED)                                                               -1.3313 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8917 



  Startpoint: mprj/o_FF[173]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1390   1.0500   0.0000   1.5949 &   3.3540 r
  mprj/o_FF[173]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1778   1.0500            0.7227 &   4.0767 r
  mprj/o_q[173] (net)                                    2   0.0130 
  mprj/o_dly[173]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1778   1.0500   0.0000   0.0002 &   4.0769 r
  mprj/o_dly[173]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4828   1.0500            0.7953 &   4.8723 r
  mprj/o_q_dly[173] (net)                                2   0.0408 
  mprj/o_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0653   0.4828   1.0500   0.0247   0.0273 &   4.8996 r
  mprj/o_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.5010   1.0500            3.1281 &   8.0277 r
  mprj/io_oeb[36] (net)                                  1   0.4771 
  mprj/io_oeb[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.0277 r
  io_oeb[36] (net) 
  io_oeb[36] (out)                                                    1.5834   5.5424   1.0500   0.6431   1.0826 &   9.1103 r
  data arrival time                                                                                                  9.1103

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.1103
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2103

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4338 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4338 

  slack (with derating applied) (VIOLATED)                                                               -1.2103 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7765 



  Startpoint: mprj/o_FF[96]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1396   1.0500   0.0000   1.6482 &   3.4073 r
  mprj/o_FF[96]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2459   1.0500            0.7634 &   4.1707 r
  mprj/o_q[96] (net)                                     2   0.0195 
  mprj/o_dly[96]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1148   0.2459   1.0500   0.0458   0.0484 &   4.2191 r
  mprj/o_dly[96]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1976   1.0500            0.6253 &   4.8444 r
  mprj/o_q_dly[96] (net)                                 2   0.0140 
  mprj/o_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1976   1.0500   0.0000   0.0002 &   4.8446 r
  mprj/o_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6904   1.0500            2.7616 &   7.6061 r
  mprj/irq[0] (net)                                      1   0.4116 
  mprj/irq[0] (user_proj_example)                                              0.0000   1.0500            0.0000 &   7.6061 r
  user_irq[0] (net) 
  user_irq[0] (out)                                                   2.8986   4.7129   1.0500   1.1899   1.4761 &   9.0822 r
  data arrival time                                                                                                  9.0822

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.0822
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1822

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4325 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4325 

  slack (with derating applied) (VIOLATED)                                                               -1.1822 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7497 



  Startpoint: mprj/o_FF[37]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0020   1.0500   0.0000   1.0553 &   2.8144 r
  mprj/o_FF[37]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2006   1.0500            0.7342 &   3.5486 r
  mprj/o_q[37] (net)                                     2   0.0152 
  mprj/o_dly[37]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0552   0.2006   1.0500   0.0224   0.0238 &   3.5724 r
  mprj/o_dly[37]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2837   1.0500            0.6766 &   4.2490 r
  mprj/o_q_dly[37] (net)                                 2   0.0222 
  mprj/o_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0522   0.2837   1.0500   0.0211   0.0225 &   4.2715 r
  mprj/o_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5197   1.0500            2.7004 &   6.9719 r
  mprj/la_data_out[5] (net)                              1   0.3981 
  mprj/la_data_out[5] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.9719 r
  la_data_out[5] (net) 
  la_data_out[5] (out)                                                4.2166   4.5355   1.0500   1.8318   2.0999 &   9.0718 r
  data arrival time                                                                                                  9.0718

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.0718
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1718

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4320 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4320 

  slack (with derating applied) (VIOLATED)                                                               -1.1718 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7398 



  Startpoint: mprj/o_FF[172]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1377   1.0500   0.0000   1.5690 &   3.3282 r
  mprj/o_FF[172]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1756   1.0500            0.7214 &   4.0495 r
  mprj/o_q[172] (net)                                    2   0.0128 
  mprj/o_dly[172]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1756   1.0500   0.0000   0.0002 &   4.0497 r
  mprj/o_dly[172]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6139   1.0500            0.8711 &   4.9208 r
  mprj/o_q_dly[172] (net)                                2   0.0523 
  mprj/o_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.4549   0.6140   1.0500   0.1805   0.1935 &   5.1143 r
  mprj/o_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.1440   1.0500            2.9584 &   8.0727 r
  mprj/io_oeb[35] (net)                                  1   0.4484 
  mprj/io_oeb[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.0727 r
  io_oeb[35] (net) 
  io_oeb[35] (out)                                                    1.2885   5.1987   1.0500   0.5261   0.9160 &   8.9887 r
  data arrival time                                                                                                  8.9887

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.9887
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0887

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4280 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4280 

  slack (with derating applied) (VIOLATED)                                                               -1.0887 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6607 



  Startpoint: mprj/o_FF[59]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1331   1.0500   0.0000   1.5065 &   3.2657 r
  mprj/o_FF[59]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3210   1.0500            0.8081 &   4.0738 r
  mprj/o_q[59] (net)                                     2   0.0264 
  mprj/o_dly[59]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2002   0.3210   1.0500   0.0807   0.0854 &   4.1592 r
  mprj/o_dly[59]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1610   1.0500            0.6037 &   4.7629 r
  mprj/o_q_dly[59] (net)                                 2   0.0105 
  mprj/o_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1610   1.0500   0.0000   0.0001 &   4.7631 r
  mprj/o_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.2147   1.0500            2.5220 &   7.2850 r
  mprj/la_data_out[27] (net)                             1   0.3714 
  mprj/la_data_out[27] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.2850 r
  la_data_out[27] (net) 
  la_data_out[27] (out)                                               3.3434   4.2282   1.0500   1.4611   1.6926 &   8.9776 r
  data arrival time                                                                                                  8.9776

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.9776
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0776

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4275 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4275 

  slack (with derating applied) (VIOLATED)                                                               -1.0776 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6501 



  Startpoint: mprj/o_FF[101]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5539   1.0500   0.0000   0.4283 &   2.1875 r
  mprj/o_FF[101]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0888   1.0500            0.6563 &   2.8438 r
  mprj/o_q[101] (net)                                    1   0.0041 
  mprj/o_dly[101]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0888   1.0500   0.0000   0.0000 &   2.8438 r
  mprj/o_dly[101]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4042   1.0500            0.7391 &   3.5829 r
  mprj/o_q_dly[101] (net)                                2   0.0336 
  mprj/o_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0477   0.4042   1.0500   0.0190   0.0209 &   3.6038 r
  mprj/o_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.8296   1.0500            3.3886 &   6.9924 r
  mprj/io_out[2] (net)                                   1   0.5110 
  mprj/io_out[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.9924 r
  io_out[2] (net) 
  io_out[2] (out)                                                     3.4913   5.8703   1.0500   1.4156   1.8356 &   8.8280 r
  data arrival time                                                                                                  8.8280

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.8280
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9280

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4204 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4204 

  slack (with derating applied) (VIOLATED)                                                               -0.9280 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5077 



  Startpoint: mprj/o_FF[132]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1392   1.0500   0.0000   1.6018 &   3.3609 r
  mprj/o_FF[132]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1473   1.0500            0.7045 &   4.0654 r
  mprj/o_q[132] (net)                                    2   0.0101 
  mprj/o_dly[132]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0266   0.1473   1.0500   0.0107   0.0114 &   4.0768 r
  mprj/o_dly[132]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4497   1.0500            0.7727 &   4.8495 r
  mprj/o_q_dly[132] (net)                                2   0.0378 
  mprj/o_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0905   0.4498   1.0500   0.0360   0.0390 &   4.8885 r
  mprj/o_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.0107   1.0500            2.9087 &   7.7972 r
  mprj/io_out[33] (net)                                  1   0.4378 
  mprj/io_out[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.7972 r
  io_out[33] (net) 
  io_out[33] (out)                                                    1.5742   5.0527   1.0500   0.6373   0.9855 &   8.7828 r
  data arrival time                                                                                                  8.7828

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.7828
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8828

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4182 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4182 

  slack (with derating applied) (VIOLATED)                                                               -0.8828 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4645 



  Startpoint: mprj/o_FF[89]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[57]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1398   1.0500   0.0000   1.6388 &   3.3980 r
  mprj/o_FF[89]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3780   1.0500            0.8421 &   4.2401 r
  mprj/o_q[89] (net)                                     2   0.0317 
  mprj/o_dly[89]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3805   0.3780   1.0500   0.1631   0.1719 &   4.4121 r
  mprj/o_dly[89]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3779   1.0500            0.7391 &   5.1512 r
  mprj/o_q_dly[89] (net)                                 2   0.0311 
  mprj/o_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1282   0.3779   1.0500   0.0518   0.0549 &   5.2062 r
  mprj/o_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0767   1.0500            2.4580 &   7.6641 r
  mprj/la_data_out[57] (net)                             1   0.3596 
  mprj/la_data_out[57] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.6641 r
  la_data_out[57] (net) 
  la_data_out[57] (out)                                               2.1945   4.0909   1.0500   0.8967   1.1091 &   8.7733 r
  data arrival time                                                                                                  8.7733

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.7733
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8733

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4178 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4178 

  slack (with derating applied) (VIOLATED)                                                               -0.8733 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4555 



  Startpoint: mprj/o_FF[105]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5508   1.0500   0.0000   0.4323 &   2.1915 r
  mprj/o_FF[105]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2126   1.0500            0.7346 &   2.9261 r
  mprj/o_q[105] (net)                                    2   0.0163 
  mprj/o_dly[105]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0407   0.2126   1.0500   0.0165   0.0176 &   2.9436 r
  mprj/o_dly[105]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3009   1.0500            0.6882 &   3.6318 r
  mprj/o_q_dly[105] (net)                                2   0.0238 
  mprj/o_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0421   0.3009   1.0500   0.0168   0.0181 &   3.6500 r
  mprj/o_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.3488   1.0500            3.1589 &   6.8089 r
  mprj/io_out[6] (net)                                   1   0.4709 
  mprj/io_out[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.8089 r
  io_out[6] (net) 
  io_out[6] (out)                                                     3.8598   5.3707   1.0500   1.5792   1.9068 &   8.7157 r
  data arrival time                                                                                                  8.7157

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.7157
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8157

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4150 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4150 

  slack (with derating applied) (VIOLATED)                                                               -0.8157 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4006 



  Startpoint: mprj/o_FF[66]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[34]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1341   1.0500   0.0000   1.5184 &   3.2776 r
  mprj/o_FF[66]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3186   1.0500            0.8066 &   4.0842 r
  mprj/o_q[66] (net)                                     2   0.0262 
  mprj/o_dly[66]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1315   0.3186   1.0500   0.0498   0.0530 &   4.1372 r
  mprj/o_dly[66]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1417   1.0500            0.5914 &   4.7286 r
  mprj/o_q_dly[66] (net)                                 1   0.0086 
  mprj/o_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0251   0.1417   1.0500   0.0103   0.0109 &   4.7395 r
  mprj/o_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1667   1.0500            2.4897 &   7.2292 r
  mprj/la_data_out[34] (net)                             1   0.3671 
  mprj/la_data_out[34] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.2292 r
  la_data_out[34] (net) 
  la_data_out[34] (out)                                               3.0040   4.1807   1.0500   1.2526   1.4757 &   8.7049 r
  data arrival time                                                                                                  8.7049

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.7049
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8049

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4145 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4145 

  slack (with derating applied) (VIOLATED)                                                               -0.8049 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3903 



  Startpoint: mprj/o_FF[167]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1377   1.0500   0.0000   1.5686 &   3.3278 r
  mprj/o_FF[167]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1806   1.0500            0.7243 &   4.0521 r
  mprj/o_q[167] (net)                                    2   0.0132 
  mprj/o_dly[167]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1806   1.0500   0.0000   0.0001 &   4.0522 r
  mprj/o_dly[167]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3291   1.0500            0.7025 &   4.7547 r
  mprj/o_q_dly[167] (net)                                2   0.0265 
  mprj/o_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0148   0.3291   1.0500   0.0056   0.0065 &   4.7612 r
  mprj/o_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.7019   1.0500            2.7814 &   7.5426 r
  mprj/io_oeb[30] (net)                                  1   0.4133 
  mprj/io_oeb[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.5426 r
  io_oeb[30] (net) 
  io_oeb[30] (out)                                                    2.1016   4.7248   1.0500   0.8504   1.1290 &   8.6716 r
  data arrival time                                                                                                  8.6716

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6716
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7716

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4129 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4129 

  slack (with derating applied) (VIOLATED)                                                               -0.7716 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3587 



  Startpoint: mprj/o_FF[65]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[33]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1331   1.0500   0.0000   1.5064 &   3.2656 r
  mprj/o_FF[65]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3502   1.0500            0.8255 &   4.0911 r
  mprj/o_q[65] (net)                                     2   0.0291 
  mprj/o_dly[65]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0231   0.3502   1.0500   0.0091   0.0103 &   4.1014 r
  mprj/o_dly[65]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1145   1.0500            0.5728 &   4.6742 r
  mprj/o_q_dly[65] (net)                                 1   0.0058 
  mprj/o_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0071   0.1145   1.0500   0.0029   0.0031 &   4.6773 r
  mprj/o_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1748   1.0500            2.4909 &   7.1682 r
  mprj/la_data_out[33] (net)                             1   0.3680 
  mprj/la_data_out[33] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.1682 r
  la_data_out[33] (net) 
  la_data_out[33] (out)                                               3.0198   4.1890   1.0500   1.2617   1.4856 &   8.6538 r
  data arrival time                                                                                                  8.6538

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6538
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7538

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4121 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4121 

  slack (with derating applied) (VIOLATED)                                                               -0.7538 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3417 



  Startpoint: mprj/o_FF[122]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1331   1.0500   0.0000   1.5065 &   3.2657 r
  mprj/o_FF[122]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1933   1.0500            0.7318 &   3.9975 r
  mprj/o_q[122] (net)                                    2   0.0145 
  mprj/o_dly[122]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0419   0.1933   1.0500   0.0170   0.0181 &   4.0156 r
  mprj/o_dly[122]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3397   1.0500            0.7101 &   4.7257 r
  mprj/o_q_dly[122] (net)                                2   0.0275 
  mprj/o_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0381   0.3397   1.0500   0.0150   0.0164 &   4.7421 r
  mprj/o_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2872   1.0500            2.5619 &   7.3040 r
  mprj/io_out[23] (net)                                  1   0.3774 
  mprj/io_out[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.3040 r
  io_out[23] (net) 
  io_out[23] (out)                                                    2.7612   4.3046   1.0500   1.0814   1.3230 &   8.6269 r
  data arrival time                                                                                                  8.6269

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6269
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7269

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4108 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4108 

  slack (with derating applied) (VIOLATED)                                                               -0.7269 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3161 



  Startpoint: mprj/o_FF[63]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1274   1.0500   0.0000   1.4486 &   3.2077 r
  mprj/o_FF[63]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2751   1.0500            0.7806 &   3.9883 r
  mprj/o_q[63] (net)                                     2   0.0222 
  mprj/o_dly[63]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1647   0.2751   1.0500   0.0655   0.0692 &   4.0575 r
  mprj/o_dly[63]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2156   1.0500            0.6373 &   4.6949 r
  mprj/o_q_dly[63] (net)                                 2   0.0157 
  mprj/o_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2156   1.0500   0.0000   0.0002 &   4.6951 r
  mprj/o_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1510   1.0500            2.4731 &   7.1682 r
  mprj/la_data_out[31] (net)                             1   0.3646 
  mprj/la_data_out[31] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.1682 r
  la_data_out[31] (net) 
  la_data_out[31] (out)                                               2.9779   4.1681   1.0500   1.2230   1.4541 &   8.6223 r
  data arrival time                                                                                                  8.6223

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6223
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7223

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4106 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4106 

  slack (with derating applied) (VIOLATED)                                                               -0.7223 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3117 



  Startpoint: mprj/o_FF[42]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0684   1.0500   0.0000   1.2080 &   2.9671 r
  mprj/o_FF[42]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1214   1.0500            0.6871 &   3.6543 r
  mprj/o_q[42] (net)                                     1   0.0075 
  mprj/o_dly[42]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0343   0.1214   1.0500   0.0133   0.0141 &   3.6683 r
  mprj/o_dly[42]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2806   1.0500            0.6677 &   4.3360 r
  mprj/o_q_dly[42] (net)                                 2   0.0220 
  mprj/o_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0931   0.2806   1.0500   0.0373   0.0395 &   4.3755 r
  mprj/o_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.2728   1.0500            2.5603 &   6.9358 r
  mprj/la_data_out[10] (net)                             1   0.3763 
  mprj/la_data_out[10] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.9358 r
  la_data_out[10] (net) 
  la_data_out[10] (out)                                               3.3503   4.2874   1.0500   1.4141   1.6478 &   8.5836 r
  data arrival time                                                                                                  8.5836

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.5836
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6836

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4087 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4087 

  slack (with derating applied) (VIOLATED)                                                               -0.6836 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2749 



  Startpoint: mprj/o_FF[152]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0684   1.0500   0.0000   1.2109 &   2.9700 r
  mprj/o_FF[152]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1266   1.0500            0.6908 &   3.6608 r
  mprj/o_q[152] (net)                                    1   0.0081 
  mprj/o_dly[152]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1266   1.0500   0.0000   0.0001 &   3.6610 r
  mprj/o_dly[152]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2959   1.0500            0.6774 &   4.3384 r
  mprj/o_q_dly[152] (net)                                2   0.0234 
  mprj/o_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2959   1.0500   0.0000   0.0004 &   4.3388 r
  mprj/o_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2427   1.0500            2.5096 &   6.8484 r
  mprj/io_oeb[15] (net)                                  1   0.3719 
  mprj/io_oeb[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.8484 r
  io_oeb[15] (net) 
  io_oeb[15] (out)                                                    3.5030   4.2640   1.0500   1.4732   1.7348 &   8.5832 r
  data arrival time                                                                                                  8.5832

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.5832
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6832

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4087 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4087 

  slack (with derating applied) (VIOLATED)                                                               -0.6832 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2745 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.7036   1.0500   0.0000   0.5999 &   2.3591 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2049   1.0500            0.7322 &   3.0913 r
  mprj/o_q[49] (net)                                     2   0.0156 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0392   0.2049   1.0500   0.0159   0.0169 &   3.1082 r
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1317   1.0500            0.5812 &   3.6894 r
  mprj/o_q_dly[49] (net)                                 1   0.0076 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1317   1.0500   0.0000   0.0001 &   3.6895 r
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3365   1.0500            2.5833 &   6.2729 r
  mprj/la_data_out[17] (net)                             1   0.3821 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.2729 r
  la_data_out[17] (net) 
  la_data_out[17] (out)                                               4.4597   4.3515   1.0500   2.0350   2.3020 &   8.5749 r
  data arrival time                                                                                                  8.5749

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.5749
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6749

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4083 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4083 

  slack (with derating applied) (VIOLATED)                                                               -0.6749 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2666 



  Startpoint: mprj/o_FF[138]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5126   1.0500   0.0000   0.3839 &   2.1430 r
  mprj/o_FF[138]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0948   1.0500            0.6599 &   2.8029 r
  mprj/o_q[138] (net)                                    1   0.0047 
  mprj/o_dly[138]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0948   1.0500   0.0000   0.0001 &   2.8030 r
  mprj/o_dly[138]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3349   1.0500            0.6979 &   3.5009 r
  mprj/o_q_dly[138] (net)                                2   0.0271 
  mprj/o_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0748   0.3349   1.0500   0.0304   0.0326 &   3.5335 r
  mprj/o_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.8802   1.0500            3.4112 &   6.9447 r
  mprj/io_oeb[1] (net)                                   1   0.5149 
  mprj/io_oeb[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.9447 r
  io_oeb[1] (net) 
  io_oeb[1] (out)                                                     2.9358   5.9226   1.0500   1.2008   1.6198 &   8.5646 r
  data arrival time                                                                                                  8.5646

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.5646
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6646

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4078 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4078 

  slack (with derating applied) (VIOLATED)                                                               -0.6646 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2567 



  Startpoint: mprj/o_FF[174]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1394   1.0500   0.0000   1.6126 &   3.3717 r
  mprj/o_FF[174]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2037   1.0500            0.7382 &   4.1099 r
  mprj/o_q[174] (net)                                    2   0.0155 
  mprj/o_dly[174]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0451   0.2037   1.0500   0.0179   0.0191 &   4.1290 r
  mprj/o_dly[174]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5861   1.0500            0.8573 &   4.9863 r
  mprj/o_q_dly[174] (net)                                2   0.0498 
  mprj/o_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.4192   0.5862   1.0500   0.1715   0.1837 &   5.1700 r
  mprj/o_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.2277   1.0500            2.9527 &   8.1226 r
  mprj/io_oeb[37] (net)                                  1   0.4523 
  mprj/io_oeb[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.1226 r
  io_oeb[37] (net) 
  io_oeb[37] (out)                                                    0.0000   5.2742   1.0500   0.0000   0.4130 &   8.5356 r
  data arrival time                                                                                                  8.5356

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.5356
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6356

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4065 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4065 

  slack (with derating applied) (VIOLATED)                                                               -0.6356 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2292 



  Startpoint: mprj/o_FF[58]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1246   1.0500   0.0000   1.4274 &   3.1866 r
  mprj/o_FF[58]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3094   1.0500            0.8010 &   3.9876 r
  mprj/o_q[58] (net)                                     2   0.0254 
  mprj/o_dly[58]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0717   0.3094   1.0500   0.0292   0.0313 &   4.0189 r
  mprj/o_dly[58]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1181   1.0500            0.5745 &   4.5934 r
  mprj/o_q_dly[58] (net)                                 1   0.0062 
  mprj/o_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1181   1.0500   0.0000   0.0001 &   4.5935 r
  mprj/o_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1831   1.0500            2.4898 &   7.0833 r
  mprj/la_data_out[26] (net)                             1   0.3684 
  mprj/la_data_out[26] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.0833 r
  la_data_out[26] (net) 
  la_data_out[26] (out)                                               2.8925   4.1983   1.0500   1.2066   1.4314 &   8.5146 r
  data arrival time                                                                                                  8.5146

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.5146
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6146

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4055 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4055 

  slack (with derating applied) (VIOLATED)                                                               -0.6146 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2092 



  Startpoint: mprj/o_FF[64]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[32]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1281   1.0500   0.0000   1.4549 &   3.2140 r
  mprj/o_FF[64]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2881   1.0500            0.7884 &   4.0024 r
  mprj/o_q[64] (net)                                     2   0.0234 
  mprj/o_dly[64]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1525   0.2881   1.0500   0.0613   0.0649 &   4.0673 r
  mprj/o_dly[64]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1717   1.0500            0.6098 &   4.6772 r
  mprj/o_q_dly[64] (net)                                 1   0.0115 
  mprj/o_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0636   0.1717   1.0500   0.0256   0.0271 &   4.7042 r
  mprj/o_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0397   1.0500            2.4196 &   7.1238 r
  mprj/la_data_out[32] (net)                             1   0.3557 
  mprj/la_data_out[32] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.1238 r
  la_data_out[32] (net) 
  la_data_out[32] (out)                                               2.7773   4.0532   1.0500   1.1507   1.3634 &   8.4873 r
  data arrival time                                                                                                  8.4873

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.4873
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5873

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4042 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4042 

  slack (with derating applied) (VIOLATED)                                                               -0.5873 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1831 



  Startpoint: mprj/o_FF[61]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1004   1.0500   0.0000   1.3668 &   3.1259 r
  mprj/o_FF[61]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3200   1.0500            0.8070 &   3.9329 r
  mprj/o_q[61] (net)                                     2   0.0263 
  mprj/o_dly[61]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0708   0.3200   1.0500   0.0272   0.0293 &   3.9622 r
  mprj/o_dly[61]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1462   1.0500            0.5943 &   4.5565 r
  mprj/o_q_dly[61] (net)                                 1   0.0090 
  mprj/o_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1462   1.0500   0.0000   0.0001 &   4.5566 r
  mprj/o_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1099   1.0500            2.4457 &   7.0023 r
  mprj/la_data_out[29] (net)                             1   0.3614 
  mprj/la_data_out[29] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.0023 r
  la_data_out[29] (net) 
  la_data_out[29] (out)                                               2.9707   4.1259   1.0500   1.2324   1.4590 &   8.4613 r
  data arrival time                                                                                                  8.4613

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.4613
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5613

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4029 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4029 

  slack (with derating applied) (VIOLATED)                                                               -0.5613 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1583 



  Startpoint: mprj/o_FF[44]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0666   1.0500   0.0000   1.2015 &   2.9606 r
  mprj/o_FF[44]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1130   1.0500            0.6812 &   3.6418 r
  mprj/o_q[44] (net)                                     1   0.0066 
  mprj/o_dly[44]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1130   1.0500   0.0000   0.0001 &   3.6419 r
  mprj/o_dly[44]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2340   1.0500            0.6381 &   4.2800 r
  mprj/o_q_dly[44] (net)                                 2   0.0175 
  mprj/o_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0306   0.2340   1.0500   0.0123   0.0132 &   4.2932 r
  mprj/o_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1528   1.0500            2.4927 &   6.7859 r
  mprj/la_data_out[12] (net)                             1   0.3656 
  mprj/la_data_out[12] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.7859 r
  la_data_out[12] (net) 
  la_data_out[12] (out)                                               3.2824   4.1661   1.0500   1.3863   1.6104 &   8.3963 r
  data arrival time                                                                                                  8.3963

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.3963
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4963

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3998 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3998 

  slack (with derating applied) (VIOLATED)                                                               -0.4963 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0964 



  Startpoint: mprj/o_FF[126]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1341   1.0500   0.0000   1.5203 &   3.2795 r
  mprj/o_FF[126]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1300   1.0500            0.6940 &   3.9735 r
  mprj/o_q[126] (net)                                    1   0.0084 
  mprj/o_dly[126]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1300   1.0500   0.0000   0.0001 &   3.9736 r
  mprj/o_dly[126]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3637   1.0500            0.7189 &   4.6925 r
  mprj/o_q_dly[126] (net)                                2   0.0297 
  mprj/o_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0262   0.3637   1.0500   0.0103   0.0117 &   4.7042 r
  mprj/o_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.1735   1.0500            2.5166 &   7.2208 r
  mprj/io_out[27] (net)                                  1   0.3682 
  mprj/io_out[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.2208 r
  io_out[27] (net) 
  io_out[27] (out)                                                    2.3727   4.1858   1.0500   0.9680   1.1738 &   8.3945 r
  data arrival time                                                                                                  8.3945

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.3945
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4945

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3997 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3997 

  slack (with derating applied) (VIOLATED)                                                               -0.4945 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0948 



  Startpoint: mprj/o_FF[73]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[41]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1330   1.0500   0.0000   1.5046 &   3.2638 r
  mprj/o_FF[73]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3050   1.0500            0.7985 &   4.0623 r
  mprj/o_q[73] (net)                                     2   0.0250 
  mprj/o_dly[73]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1823   0.3050   1.0500   0.0717   0.0758 &   4.1381 r
  mprj/o_dly[73]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2117   1.0500            0.6355 &   4.7736 r
  mprj/o_q_dly[73] (net)                                 2   0.0154 
  mprj/o_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0143   0.2117   1.0500   0.0058   0.0063 &   4.7799 r
  mprj/o_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0846   1.0500            2.4409 &   7.2208 r
  mprj/la_data_out[41] (net)                             1   0.3590 
  mprj/la_data_out[41] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.2208 r
  la_data_out[41] (net) 
  la_data_out[41] (out)                                               2.1805   4.0997   1.0500   0.8831   1.0937 &   8.3145 r
  data arrival time                                                                                                  8.3145

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.3145
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4145

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3959 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3959 

  slack (with derating applied) (VIOLATED)                                                               -0.4145 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0186 



  Startpoint: mprj/o_FF[131]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1394   1.0500   0.0000   1.6127 &   3.3718 r
  mprj/o_FF[131]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1729   1.0500            0.7198 &   4.0916 r
  mprj/o_q[131] (net)                                    2   0.0125 
  mprj/o_dly[131]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0600   0.1729   1.0500   0.0231   0.0244 &   4.1160 r
  mprj/o_dly[131]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3319   1.0500            0.7035 &   4.8194 r
  mprj/o_q_dly[131] (net)                                2   0.0267 
  mprj/o_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3319   1.0500   0.0000   0.0006 &   4.8200 r
  mprj/o_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.6000   1.0500            2.6879 &   7.5079 r
  mprj/io_out[32] (net)                                  1   0.4019 
  mprj/io_out[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.5079 r
  io_out[32] (net) 
  io_out[32] (out)                                                    1.2156   4.6351   1.0500   0.4954   0.7945 &   8.3024 r
  data arrival time                                                                                                  8.3024

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.3024
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4024

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3954 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3954 

  slack (with derating applied) (VIOLATED)                                                               -0.4024 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0070 



  Startpoint: mprj/o_FF[128]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1373   1.0500   0.0000   1.5601 &   3.3193 r
  mprj/o_FF[128]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1760   1.0500            0.7215 &   4.0408 r
  mprj/o_q[128] (net)                                    2   0.0128 
  mprj/o_dly[128]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1760   1.0500   0.0000   0.0002 &   4.0410 r
  mprj/o_dly[128]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3266   1.0500            0.7005 &   4.7415 r
  mprj/o_q_dly[128] (net)                                2   0.0262 
  mprj/o_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3266   1.0500   0.0000   0.0006 &   4.7421 r
  mprj/o_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3311   1.0500            2.5904 &   7.3325 r
  mprj/io_out[29] (net)                                  1   0.3814 
  mprj/io_out[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.3325 r
  io_out[29] (net) 
  io_out[29] (out)                                                    1.6985   4.3475   1.0500   0.6905   0.9143 &   8.2468 r
  data arrival time                                                                                                  8.2468

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.2468
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3468

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3927 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3927 

  slack (with derating applied) (VIOLATED)                                                               -0.3468 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0459 



  Startpoint: mprj/o_FF[141]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7051   1.0500   0.0000   0.5951 &   2.3542 r
  mprj/o_FF[141]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1344   1.0500            0.6900 &   3.0443 r
  mprj/o_q[141] (net)                                    1   0.0088 
  mprj/o_dly[141]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0233   0.1344   1.0500   0.0094   0.0100 &   3.0543 r
  mprj/o_dly[141]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3876   1.0500            0.7339 &   3.7882 r
  mprj/o_q_dly[141] (net)                                2   0.0320 
  mprj/o_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0208   0.3876   1.0500   0.0078   0.0091 &   3.7972 r
  mprj/o_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.2111   1.0500            3.0617 &   6.8589 r
  mprj/io_oeb[4] (net)                                   1   0.4577 
  mprj/io_oeb[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.8589 r
  io_oeb[4] (net) 
  io_oeb[4] (out)                                                     2.5059   5.2400   1.0500   1.0228   1.3558 &   8.2147 r
  data arrival time                                                                                                  8.2147

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.2147
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3147

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3912 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3912 

  slack (with derating applied) (VIOLATED)                                                               -0.3147 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0765 



  Startpoint: mprj/o_FF[104]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6387   1.0500   0.0000   0.5121 &   2.2713 r
  mprj/o_FF[104]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0981   1.0500            0.6641 &   2.9354 r
  mprj/o_q[104] (net)                                    1   0.0051 
  mprj/o_dly[104]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0201   0.0981   1.0500   0.0082   0.0086 &   2.9440 r
  mprj/o_dly[104]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3511   1.0500            0.7083 &   3.6523 r
  mprj/o_q_dly[104] (net)                                2   0.0286 
  mprj/o_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0983   0.3511   1.0500   0.0399   0.0425 &   3.6948 r
  mprj/o_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.1833   1.0500            3.0616 &   6.7565 r
  mprj/io_out[5] (net)                                   1   0.4563 
  mprj/io_out[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.7565 r
  io_out[5] (net) 
  io_out[5] (out)                                                     2.7827   5.2071   1.0500   1.1371   1.4500 &   8.2065 r
  data arrival time                                                                                                  8.2065

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.2065
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3065

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3908 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3908 

  slack (with derating applied) (VIOLATED)                                                               -0.3065 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0843 



  Startpoint: mprj/o_FF[143]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7058   1.0500   0.0000   0.5924 &   2.3515 r
  mprj/o_FF[143]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1250   1.0500            0.6841 &   3.0356 r
  mprj/o_q[143] (net)                                    1   0.0079 
  mprj/o_dly[143]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1250   1.0500   0.0000   0.0001 &   3.0357 r
  mprj/o_dly[143]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3580   1.0500            0.7150 &   3.7507 r
  mprj/o_q_dly[143] (net)                                2   0.0292 
  mprj/o_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1860   0.3580   1.0500   0.0760   0.0804 &   3.8312 r
  mprj/o_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.8821   1.0500            2.9126 &   6.7437 r
  mprj/io_oeb[6] (net)                                   1   0.4307 
  mprj/io_oeb[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.7437 r
  io_oeb[6] (net) 
  io_oeb[6] (out)                                                     2.7788   4.8991   1.0500   1.1259   1.3921 &   8.1358 r
  data arrival time                                                                                                  8.1358

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.1358
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2358

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3874 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3874 

  slack (with derating applied) (VIOLATED)                                                               -0.2358 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1516 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.9780   1.0500   0.0000   0.9940 &   2.7531 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2319   1.0500            0.7525 &   3.5057 r
  mprj/o_q[48] (net)                                     2   0.0182 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0553   0.2319   1.0500   0.0216   0.0230 &   3.5286 r
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1149   1.0500            0.5706 &   4.0992 r
  mprj/o_q_dly[48] (net)                                 1   0.0059 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0174   0.1149   1.0500   0.0070   0.0074 &   4.1066 r
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1071   1.0500            2.4444 &   6.5510 r
  mprj/la_data_out[16] (net)                             1   0.3615 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.5510 r
  la_data_out[16] (net) 
  la_data_out[16] (out)                                               3.1622   4.1223   1.0500   1.3199   1.5465 &   8.0975 r
  data arrival time                                                                                                  8.0975

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.0975
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1975

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3856 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3856 

  slack (with derating applied) (VIOLATED)                                                               -0.1975 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1881 



  Startpoint: mprj/o_FF[129]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1373   1.0500   0.0000   1.5601 &   3.3193 r
  mprj/o_FF[129]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1854   1.0500            0.7272 &   4.0465 r
  mprj/o_q[129] (net)                                    2   0.0137 
  mprj/o_dly[129]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0492   0.1854   1.0500   0.0201   0.0212 &   4.0677 r
  mprj/o_dly[129]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3333   1.0500            0.7055 &   4.7732 r
  mprj/o_q_dly[129] (net)                                2   0.0269 
  mprj/o_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3333   1.0500   0.0000   0.0007 &   4.7738 r
  mprj/o_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.4270   1.0500            2.6151 &   7.3889 r
  mprj/io_out[30] (net)                                  1   0.3882 
  mprj/io_out[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.3889 r
  io_out[30] (net) 
  io_out[30] (out)                                                    1.0989   4.4516   1.0500   0.4486   0.7024 &   8.0913 r
  data arrival time                                                                                                  8.0913

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.0913
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1913

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3853 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3853 

  slack (with derating applied) (VIOLATED)                                                               -0.1913 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1940 



  Startpoint: mprj/o_FF[94]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[62]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1398   1.0500   0.0000   1.6289 &   3.3881 r
  mprj/o_FF[94]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2674   1.0500            0.7761 &   4.1642 r
  mprj/o_q[94] (net)                                     2   0.0215 
  mprj/o_dly[94]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2362   0.2674   1.0500   0.0958   0.1010 &   4.2652 r
  mprj/o_dly[94]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2126   1.0500            0.6352 &   4.9004 r
  mprj/o_q_dly[94] (net)                                 2   0.0154 
  mprj/o_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0386   0.2126   1.0500   0.0150   0.0160 &   4.9164 r
  mprj/o_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0737   1.0500            2.4206 &   7.3370 r
  mprj/la_data_out[62] (net)                             1   0.3575 
  mprj/la_data_out[62] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.3370 r
  la_data_out[62] (net) 
  la_data_out[62] (out)                                               1.3104   4.0936   1.0500   0.5299   0.7513 &   8.0882 r
  data arrival time                                                                                                  8.0882

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.0882
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1882

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3852 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3852 

  slack (with derating applied) (VIOLATED)                                                               -0.1882 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1969 



  Startpoint: mprj/o_FF[130]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1385   1.0500   0.0000   1.5828 &   3.3419 r
  mprj/o_FF[130]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1437   1.0500            0.7023 &   4.0442 r
  mprj/o_q[130] (net)                                    2   0.0097 
  mprj/o_dly[130]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1437   1.0500   0.0000   0.0001 &   4.0443 r
  mprj/o_dly[130]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2982   1.0500            0.6803 &   4.7247 r
  mprj/o_q_dly[130] (net)                                2   0.0236 
  mprj/o_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2982   1.0500   0.0000   0.0004 &   4.7251 r
  mprj/o_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3989   1.0500            2.5889 &   7.3140 r
  mprj/io_out[31] (net)                                  1   0.3849 
  mprj/io_out[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.3140 r
  io_out[31] (net) 
  io_out[31] (out)                                                    1.2532   4.4278   1.0500   0.5026   0.7722 &   8.0862 r
  data arrival time                                                                                                  8.0862

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.0862
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1862

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3851 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3851 

  slack (with derating applied) (VIOLATED)                                                               -0.1862 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1989 



  Startpoint: mprj/o_FF[67]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[35]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1331   1.0500   0.0000   1.5061 &   3.2653 r
  mprj/o_FF[67]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3194   1.0500            0.8071 &   4.0724 r
  mprj/o_q[67] (net)                                     2   0.0263 
  mprj/o_dly[67]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0530   0.3194   1.0500   0.0207   0.0224 &   4.0947 r
  mprj/o_dly[67]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1073   1.0500            0.5669 &   4.6616 r
  mprj/o_q_dly[67] (net)                                 1   0.0051 
  mprj/o_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1073   1.0500   0.0000   0.0001 &   4.6617 r
  mprj/o_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.9070   1.0500            2.3363 &   6.9980 r
  mprj/la_data_out[35] (net)                             1   0.3442 
  mprj/la_data_out[35] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.9980 r
  la_data_out[35] (net) 
  la_data_out[35] (out)                                               2.1759   3.9203   1.0500   0.8892   1.0855 &   8.0835 r
  data arrival time                                                                                                  8.0835

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.0835
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1835

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3849 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3849 

  slack (with derating applied) (VIOLATED)                                                               -0.1835 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2015 



  Startpoint: mprj/o_FF[102]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5976   1.0500   0.0000   0.4689 &   2.2281 r
  mprj/o_FF[102]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0947   1.0500            0.6611 &   2.8892 r
  mprj/o_q[102] (net)                                    1   0.0047 
  mprj/o_dly[102]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0947   1.0500   0.0000   0.0000 &   2.8893 r
  mprj/o_dly[102]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3861   1.0500            0.7290 &   3.6183 r
  mprj/o_q_dly[102] (net)                                2   0.0319 
  mprj/o_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0269   0.3861   1.0500   0.0102   0.0116 &   3.6298 r
  mprj/o_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.2131   1.0500            3.0398 &   6.6696 r
  mprj/io_out[3] (net)                                   1   0.4565 
  mprj/io_out[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.6696 r
  io_out[3] (net) 
  io_out[3] (out)                                                     2.5091   5.2511   1.0500   1.0240   1.3876 &   8.0572 r
  data arrival time                                                                                                  8.0572

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.0572
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1572

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3837 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3837 

  slack (with derating applied) (VIOLATED)                                                               -0.1572 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2265 



  Startpoint: mprj/o_FF[164]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1341   1.0500   0.0000   1.5205 &   3.2797 r
  mprj/o_FF[164]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1210   1.0500            0.6878 &   3.9676 r
  mprj/o_q[164] (net)                                    1   0.0075 
  mprj/o_dly[164]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1210   1.0500   0.0000   0.0001 &   3.9677 r
  mprj/o_dly[164]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3877   1.0500            0.7327 &   4.7004 r
  mprj/o_q_dly[164] (net)                                2   0.0320 
  mprj/o_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0384   0.3877   1.0500   0.0150   0.0166 &   4.7169 r
  mprj/o_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8805   1.0500            2.3529 &   7.0699 r
  mprj/io_oeb[27] (net)                                  1   0.3425 
  mprj/io_oeb[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.0699 r
  io_oeb[27] (net) 
  io_oeb[27] (out)                                                    1.9884   3.8922   1.0500   0.7950   0.9826 &   8.0525 r
  data arrival time                                                                                                  8.0525

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.0525
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1525

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3835 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3835 

  slack (with derating applied) (VIOLATED)                                                               -0.1525 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2309 



  Startpoint: mprj/o_FF[142]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6415   1.0500   0.0000   0.5151 &   2.2742 r
  mprj/o_FF[142]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0826   1.0500            0.6533 &   2.9275 r
  mprj/o_q[142] (net)                                    1   0.0035 
  mprj/o_dly[142]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0826   1.0500   0.0000   0.0000 &   2.9275 r
  mprj/o_dly[142]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3649   1.0500            0.7142 &   3.6417 r
  mprj/o_q_dly[142] (net)                                2   0.0299 
  mprj/o_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1273   0.3649   1.0500   0.0513   0.0545 &   3.6963 r
  mprj/o_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.9877   1.0500            2.9428 &   6.6391 r
  mprj/io_oeb[5] (net)                                   1   0.4386 
  mprj/io_oeb[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.6391 r
  io_oeb[5] (net) 
  io_oeb[5] (out)                                                     2.7064   5.0123   1.0500   1.1057   1.4128 &   8.0519 r
  data arrival time                                                                                                  8.0519

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.0519
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1519

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3834 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3834 

  slack (with derating applied) (VIOLATED)                                                               -0.1519 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2315 



  Startpoint: mprj/o_FF[135]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1395   1.0500   0.0000   1.6117 &   3.3709 r
  mprj/o_FF[135]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2233   1.0500            0.7498 &   4.1207 r
  mprj/o_q[135] (net)                                    2   0.0173 
  mprj/o_dly[135]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0085   0.2233   1.0500   0.0033   0.0037 &   4.1244 r
  mprj/o_dly[135]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4577   1.0500            0.7818 &   4.9062 r
  mprj/o_q_dly[135] (net)                                2   0.0381 
  mprj/o_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0388   0.4578   1.0500   0.0155   0.0194 &   4.9257 r
  mprj/o_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.8228   1.0500            2.7191 &   7.6448 r
  mprj/io_out[36] (net)                                  1   0.4158 
  mprj/io_out[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.6448 r
  io_out[36] (net) 
  io_out[36] (out)                                                    0.0000   4.8694   1.0500   0.0000   0.3853 &   8.0301 r
  data arrival time                                                                                                  8.0301

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.0301
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1301

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3824 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3824 

  slack (with derating applied) (VIOLATED)                                                               -0.1301 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2523 



  Startpoint: mprj/o_FF[144]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7211   1.0500   0.0000   0.6090 &   2.3681 r
  mprj/o_FF[144]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1872   1.0500            0.7219 &   3.0901 r
  mprj/o_q[144] (net)                                    2   0.0139 
  mprj/o_dly[144]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1872   1.0500   0.0000   0.0002 &   3.0903 r
  mprj/o_dly[144]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3102   1.0500            0.6916 &   3.7818 r
  mprj/o_q_dly[144] (net)                                2   0.0247 
  mprj/o_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0178   0.3102   1.0500   0.0067   0.0076 &   3.7894 r
  mprj/o_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.6447   1.0500            2.7814 &   6.5708 r
  mprj/io_oeb[7] (net)                                   1   0.4097 
  mprj/io_oeb[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.5708 r
  io_oeb[7] (net) 
  io_oeb[7] (out)                                                     2.9539   4.6601   1.0500   1.2042   1.4539 &   8.0247 r
  data arrival time                                                                                                  8.0247

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.0247
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1247

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3821 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3821 

  slack (with derating applied) (VIOLATED)                                                               -0.1247 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2574 



  Startpoint: mprj/o_FF[74]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[42]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1377   1.0500   0.0000   1.5702 &   3.3294 r
  mprj/o_FF[74]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3041   1.0500            0.7980 &   4.1274 r
  mprj/o_q[74] (net)                                     2   0.0249 
  mprj/o_dly[74]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2776   0.3041   1.0500   0.1087   0.1147 &   4.2420 r
  mprj/o_dly[74]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2363   1.0500            0.6511 &   4.8931 r
  mprj/o_q_dly[74] (net)                                 2   0.0178 
  mprj/o_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0931   0.2363   1.0500   0.0366   0.0387 &   4.9318 r
  mprj/o_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6787   1.0500            2.2198 &   7.1515 r
  mprj/la_data_out[42] (net)                             1   0.3236 
  mprj/la_data_out[42] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.1515 r
  la_data_out[42] (net) 
  la_data_out[42] (out)                                               1.6246   3.6910   1.0500   0.6637   0.8430 &   7.9946 r
  data arrival time                                                                                                  7.9946

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9946
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0946

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3807 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3807 

  slack (with derating applied) (VIOLATED)                                                               -0.0946 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2861 



  Startpoint: mprj/o_FF[92]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[60]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1395   1.0500   0.0000   1.6525 &   3.4116 r
  mprj/o_FF[92]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2378   1.0500            0.7585 &   4.1702 r
  mprj/o_q[92] (net)                                     2   0.0187 
  mprj/o_dly[92]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0407   0.2378   1.0500   0.0164   0.0176 &   4.1877 r
  mprj/o_dly[92]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2182   1.0500            0.6381 &   4.8258 r
  mprj/o_q_dly[92] (net)                                 2   0.0160 
  mprj/o_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0519   0.2182   1.0500   0.0207   0.0220 &   4.8478 r
  mprj/o_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.9637   1.0500            2.3714 &   7.2192 r
  mprj/la_data_out[60] (net)                             1   0.3484 
  mprj/la_data_out[60] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.2192 r
  la_data_out[60] (net) 
  la_data_out[60] (out)                                               1.4051   3.9807   1.0500   0.5664   0.7733 &   7.9925 r
  data arrival time                                                                                                  7.9925

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9925
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0925

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3806 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3806 

  slack (with derating applied) (VIOLATED)                                                               -0.0925 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2881 



  Startpoint: mprj/o_FF[84]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[52]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1377   1.0500   0.0000   1.5702 &   3.3294 r
  mprj/o_FF[84]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3173   1.0500            0.8059 &   4.1353 r
  mprj/o_q[84] (net)                                     2   0.0261 
  mprj/o_dly[84]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2916   0.3173   1.0500   0.1214   0.1280 &   4.2633 r
  mprj/o_dly[84]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3080   1.0500            0.6953 &   4.9586 r
  mprj/o_q_dly[84] (net)                                 2   0.0245 
  mprj/o_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3080   1.0500   0.0000   0.0005 &   4.9590 r
  mprj/o_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7298   1.0500            2.2614 &   7.2204 r
  mprj/la_data_out[52] (net)                             1   0.3289 
  mprj/la_data_out[52] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.2204 r
  la_data_out[52] (net) 
  la_data_out[52] (out)                                               1.3961   3.7419   1.0500   0.5670   0.7414 &   7.9618 r
  data arrival time                                                                                                  7.9618

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9618
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0618

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3791 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3791 

  slack (with derating applied) (VIOLATED)                                                               -0.0618 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3173 



  Startpoint: mprj/o_FF[165]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1348   1.0500   0.0000   1.5260 &   3.2851 r
  mprj/o_FF[165]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1711   1.0500            0.7186 &   4.0037 r
  mprj/o_q[165] (net)                                    2   0.0123 
  mprj/o_dly[165]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0246   0.1711   1.0500   0.0099   0.0105 &   4.0142 r
  mprj/o_dly[165]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3815   1.0500            0.7335 &   4.7477 r
  mprj/o_q_dly[165] (net)                                2   0.0314 
  mprj/o_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1190   0.3815   1.0500   0.0486   0.0519 &   4.7996 r
  mprj/o_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9445   1.0500            2.3566 &   7.1562 r
  mprj/io_oeb[28] (net)                                  1   0.3466 
  mprj/io_oeb[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.1562 r
  io_oeb[28] (net) 
  io_oeb[28] (out)                                                    1.4085   3.9630   1.0500   0.5676   0.7818 &   7.9379 r
  data arrival time                                                                                                  7.9379

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9379
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0379

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3780 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3780 

  slack (with derating applied) (VIOLATED)                                                               -0.0379 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3401 



  Startpoint: mprj/o_FF[171]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1395   1.0500   0.0000   1.6121 &   3.3712 r
  mprj/o_FF[171]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1811   1.0500            0.7247 &   4.0959 r
  mprj/o_q[171] (net)                                    2   0.0133 
  mprj/o_dly[171]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0375   0.1811   1.0500   0.0145   0.0154 &   4.1113 r
  mprj/o_dly[171]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4946   1.0500            0.8027 &   4.9140 r
  mprj/o_q_dly[171] (net)                                2   0.0419 
  mprj/o_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1538   0.4946   1.0500   0.0607   0.0651 &   4.9791 r
  mprj/o_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5825   1.0500            2.6163 &   7.5954 r
  mprj/io_oeb[34] (net)                                  1   0.3965 
  mprj/io_oeb[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.5954 r
  io_oeb[34] (net) 
  io_oeb[34] (out)                                                    0.0000   4.6205   1.0500   0.0000   0.3379 &   7.9334 r
  data arrival time                                                                                                  7.9334

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9334
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0334

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3778 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3778 

  slack (with derating applied) (VIOLATED)                                                               -0.0334 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3444 



  Startpoint: mprj/o_FF[51]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.7037   1.0500   0.0000   0.5997 &   2.3589 r
  mprj/o_FF[51]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2368   1.0500            0.7513 &   3.1102 r
  mprj/o_q[51] (net)                                     2   0.0186 
  mprj/o_dly[51]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0485   0.2368   1.0500   0.0197   0.0210 &   3.1312 r
  mprj/o_dly[51]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3099   1.0500            0.6946 &   3.8258 r
  mprj/o_q_dly[51] (net)                                 2   0.0247 
  mprj/o_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1494   0.3099   1.0500   0.0610   0.0645 &   3.8903 r
  mprj/o_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0524   1.0500            2.4368 &   6.3271 r
  mprj/la_data_out[19] (net)                             1   0.3569 
  mprj/la_data_out[19] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.3271 r
  la_data_out[19] (net) 
  la_data_out[19] (out)                                               3.2351   4.0660   1.0500   1.3579   1.5768 &   7.9039 r
  data arrival time                                                                                                  7.9039

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9039
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0039

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3764 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3764 

  slack (with derating applied) (VIOLATED)                                                               -0.0039 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3725 



  Startpoint: mprj/o_FF[88]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[56]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1381   1.0500   0.0000   1.6786 &   3.4377 r
  mprj/o_FF[88]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3469   1.0500            0.8235 &   4.2613 r
  mprj/o_q[88] (net)                                     2   0.0288 
  mprj/o_dly[88]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3131   0.3469   1.0500   0.1291   0.1362 &   4.3974 r
  mprj/o_dly[88]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3056   1.0500            0.6945 &   5.0920 r
  mprj/o_q_dly[88] (net)                                 2   0.0243 
  mprj/o_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0478   0.3056   1.0500   0.0183   0.0197 &   5.1117 r
  mprj/o_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6414   1.0500            2.1863 &   7.2980 r
  mprj/la_data_out[56] (net)                             1   0.3198 
  mprj/la_data_out[56] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.2980 r
  la_data_out[56] (net) 
  la_data_out[56] (out)                                               0.9943   3.6581   1.0500   0.4046   0.5894 &   7.8875 r
  data arrival time                                                                                                  7.8875

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.8875
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0125

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3756 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3756 

  slack (with derating applied) (MET)                                                                     0.0125 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3881 



  Startpoint: mprj/o_FF[166]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1367   1.0500   0.0000   1.5499 &   3.3090 r
  mprj/o_FF[166]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2070   1.0500            0.7401 &   4.0491 r
  mprj/o_q[166] (net)                                    2   0.0158 
  mprj/o_dly[166]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0489   0.2070   1.0500   0.0199   0.0211 &   4.0703 r
  mprj/o_dly[166]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3341   1.0500            0.7079 &   4.7782 r
  mprj/o_q_dly[166] (net)                                2   0.0269 
  mprj/o_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3342   1.0500   0.0000   0.0006 &   4.7788 r
  mprj/o_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9797   1.0500            2.3613 &   7.1401 r
  mprj/io_oeb[29] (net)                                  1   0.3489 
  mprj/io_oeb[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.1401 r
  io_oeb[29] (net) 
  io_oeb[29] (out)                                                    1.0727   4.0015   1.0500   0.4351   0.6590 &   7.7991 r
  data arrival time                                                                                                  7.7991

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.7991
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1009

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3714 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3714 

  slack (with derating applied) (MET)                                                                     0.1009 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4723 



  Startpoint: mprj/o_FF[30]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8466   1.0500   0.0000   0.7734 &   2.5325 r
  mprj/o_FF[30]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0865   1.0500            0.6591 &   3.1916 r
  mprj/o_q[30] (net)                                     1   0.0039 
  mprj/o_dly[30]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0865   1.0500   0.0000   0.0000 &   3.1916 r
  mprj/o_dly[30]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3774   1.0500            0.7224 &   3.9141 r
  mprj/o_q_dly[30] (net)                                 2   0.0310 
  mprj/o_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3029   0.3774   1.0500   0.1243   0.1312 &   4.0453 r
  mprj/o_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0646   1.0500            2.4500 &   6.4953 r
  mprj/wbs_dat_o[30] (net)                               1   0.3584 
  mprj/wbs_dat_o[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.4953 r
  wbs_dat_o[30] (net) 
  wbs_dat_o[30] (out)                                                 2.6026   4.0775   1.0500   1.0620   1.2731 &   7.7684 r
  data arrival time                                                                                                  7.7684

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.7684
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1316

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3699 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3699 

  slack (with derating applied) (MET)                                                                     0.1316 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5015 



  Startpoint: mprj/o_FF[68]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[36]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1331   1.0500   0.0000   1.5062 &   3.2653 r
  mprj/o_FF[68]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3512   1.0500            0.8261 &   4.0914 r
  mprj/o_q[68] (net)                                     2   0.0292 
  mprj/o_dly[68]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1547   0.3512   1.0500   0.0604   0.0642 &   4.1556 r
  mprj/o_dly[68]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1072   1.0500            0.5675 &   4.7231 r
  mprj/o_q_dly[68] (net)                                 1   0.0051 
  mprj/o_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0162   0.1072   1.0500   0.0066   0.0070 &   4.7301 r
  mprj/o_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6169   1.0500            2.1694 &   6.8995 r
  mprj/la_data_out[36] (net)                             1   0.3182 
  mprj/la_data_out[36] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.8995 r
  la_data_out[36] (net) 
  la_data_out[36] (out)                                               1.6444   3.6288   1.0500   0.6714   0.8459 &   7.7454 r
  data arrival time                                                                                                  7.7454

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.7454
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1546

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3688 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3688 

  slack (with derating applied) (MET)                                                                     0.1546 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5234 



  Startpoint: mprj/o_FF[82]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[50]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1377   1.0500   0.0000   1.5695 &   3.3287 r
  mprj/o_FF[82]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2247   1.0500            0.7507 &   4.0794 r
  mprj/o_q[82] (net)                                     2   0.0175 
  mprj/o_dly[82]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0373   0.2247   1.0500   0.0150   0.0161 &   4.0955 r
  mprj/o_dly[82]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3616   1.0500            0.7259 &   4.8214 r
  mprj/o_q_dly[82] (net)                                 2   0.0295 
  mprj/o_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0610   0.3616   1.0500   0.0239   0.0258 &   4.8471 r
  mprj/o_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6159   1.0500            2.1963 &   7.0435 r
  mprj/la_data_out[50] (net)                             1   0.3186 
  mprj/la_data_out[50] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.0435 r
  la_data_out[50] (net) 
  la_data_out[50] (out)                                               1.3157   3.6277   1.0500   0.5315   0.6989 &   7.7423 r
  data arrival time                                                                                                  7.7423

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.7423
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1577

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3687 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3687 

  slack (with derating applied) (MET)                                                                     0.1577 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5263 



  Startpoint: mprj/o_FF[91]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[59]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1395   1.0500   0.0000   1.6525 &   3.4117 r
  mprj/o_FF[91]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2775   1.0500            0.7822 &   4.1939 r
  mprj/o_q[91] (net)                                     2   0.0224 
  mprj/o_dly[91]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1930   0.2775   1.0500   0.0781   0.0824 &   4.2763 r
  mprj/o_dly[91]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2498   1.0500            0.6590 &   4.9353 r
  mprj/o_q_dly[91] (net)                                 2   0.0191 
  mprj/o_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0342   0.2498   1.0500   0.0136   0.0146 &   4.9499 r
  mprj/o_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7003   1.0500            2.2151 &   7.1650 r
  mprj/la_data_out[59] (net)                             1   0.3248 
  mprj/la_data_out[59] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.1650 r
  la_data_out[59] (net) 
  la_data_out[59] (out)                                               0.9238   3.7179   1.0500   0.3772   0.5688 &   7.7338 r
  data arrival time                                                                                                  7.7338

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.7338
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1662

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3683 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3683 

  slack (with derating applied) (MET)                                                                     0.1662 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5345 



  Startpoint: mprj/o_FF[83]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[51]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1377   1.0500   0.0000   1.5697 &   3.3288 r
  mprj/o_FF[83]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2888   1.0500            0.7889 &   4.1178 r
  mprj/o_q[83] (net)                                     2   0.0235 
  mprj/o_dly[83]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1520   0.2888   1.0500   0.0621   0.0658 &   4.1835 r
  mprj/o_dly[83]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3300   1.0500            0.7080 &   4.8916 r
  mprj/o_q_dly[83] (net)                                 2   0.0266 
  mprj/o_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0496   0.3300   1.0500   0.0202   0.0217 &   4.9133 r
  mprj/o_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5299   1.0500            2.1345 &   7.0478 r
  mprj/la_data_out[51] (net)                             1   0.3103 
  mprj/la_data_out[51] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.0478 r
  la_data_out[51] (net) 
  la_data_out[51] (out)                                               1.1700   3.5435   1.0500   0.4723   0.6425 &   7.6902 r
  data arrival time                                                                                                  7.6902

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6902
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2098

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3662 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3662 

  slack (with derating applied) (MET)                                                                     0.2098 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5760 



  Startpoint: mprj/o_FF[106]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.8303   1.0500   0.0000   0.7494 &   2.5086 r
  mprj/o_FF[106]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2755   1.0500            0.7763 &   3.2849 r
  mprj/o_q[106] (net)                                    2   0.0222 
  mprj/o_dly[106]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0639   0.2755   1.0500   0.0260   0.0277 &   3.3126 r
  mprj/o_dly[106]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4060   1.0500            0.7540 &   4.0666 r
  mprj/o_q_dly[106] (net)                                2   0.0337 
  mprj/o_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.4344   0.4060   1.0500   0.1916   0.2019 &   4.2685 r
  mprj/o_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2837   1.0500            2.5503 &   6.8188 r
  mprj/io_out[7] (net)                                   1   0.3767 
  mprj/io_out[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.8188 r
  io_out[7] (net) 
  io_out[7] (out)                                                     1.5738   4.3035   1.0500   0.6337   0.8682 &   7.6870 r
  data arrival time                                                                                                  7.6870

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6870
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2130

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3660 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3660 

  slack (with derating applied) (MET)                                                                     0.2130 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5790 



  Startpoint: mprj/o_FF[98]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1396   1.0500   0.0000   1.6484 &   3.4076 r
  mprj/o_FF[98]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2401   1.0500            0.7599 &   4.1675 r
  mprj/o_q[98] (net)                                     2   0.0190 
  mprj/o_dly[98]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0506   0.2401   1.0500   0.0206   0.0220 &   4.1895 r
  mprj/o_dly[98]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2390   1.0500            0.6513 &   4.8408 r
  mprj/o_q_dly[98] (net)                                 2   0.0180 
  mprj/o_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0566   0.2390   1.0500   0.0227   0.0241 &   4.8649 r
  mprj/o_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7299   1.0500            2.2216 &   7.0866 r
  mprj/irq[2] (net)                                      1   0.3269 
  mprj/irq[2] (user_proj_example)                                              0.0000   1.0500            0.0000 &   7.0866 r
  user_irq[2] (net) 
  user_irq[2] (out)                                                   0.9620   3.7503   1.0500   0.3868   0.5921 &   7.6787 r
  data arrival time                                                                                                  7.6787

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6787
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2213

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3657 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3657 

  slack (with derating applied) (MET)                                                                     0.2213 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5869 



  Startpoint: mprj/o_FF[97]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1396   1.0500   0.0000   1.6484 &   3.4076 r
  mprj/o_FF[97]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2627   1.0500            0.7734 &   4.1810 r
  mprj/o_q[97] (net)                                     2   0.0210 
  mprj/o_dly[97]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1481   0.2627   1.0500   0.0604   0.0638 &   4.2447 r
  mprj/o_dly[97]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2111   1.0500            0.6342 &   4.8789 r
  mprj/o_q_dly[97] (net)                                 2   0.0153 
  mprj/o_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0276   0.2111   1.0500   0.0103   0.0110 &   4.8899 r
  mprj/o_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7128   1.0500            2.2070 &   7.0969 r
  mprj/irq[1] (net)                                      1   0.3253 
  mprj/irq[1] (user_proj_example)                                              0.0000   1.0500            0.0000 &   7.0969 r
  user_irq[1] (net) 
  user_irq[1] (out)                                                   0.7841   3.7337   1.0500   0.3186   0.5219 &   7.6188 r
  data arrival time                                                                                                  7.6188

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6188
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2812

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3628 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3628 

  slack (with derating applied) (MET)                                                                     0.2812 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6440 



  Startpoint: mprj/o_FF[100]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5750   1.0500   0.0000   0.4463 &   2.2054 r
  mprj/o_FF[100]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1127   1.0500            0.6735 &   2.8789 r
  mprj/o_q[100] (net)                                    1   0.0066 
  mprj/o_dly[100]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1127   1.0500   0.0000   0.0001 &   2.8790 r
  mprj/o_dly[100]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3910   1.0500            0.7340 &   3.6130 r
  mprj/o_q_dly[100] (net)                                2   0.0323 
  mprj/o_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3910   1.0500   0.0000   0.0009 &   3.6139 r
  mprj/o_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.4153   1.0500            3.1133 &   6.7271 r
  mprj/io_out[1] (net)                                   1   0.4724 
  mprj/io_out[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.7271 r
  io_out[1] (net) 
  io_out[1] (out)                                                     1.2089   5.4687   1.0500   0.4920   0.8866 &   7.6137 r
  data arrival time                                                                                                  7.6137

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6137
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2863

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3626 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3626 

  slack (with derating applied) (MET)                                                                     0.2863 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6488 



  Startpoint: mprj/o_FF[76]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[44]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1377   1.0500   0.0000   1.5699 &   3.3291 r
  mprj/o_FF[76]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3147   1.0500            0.8043 &   4.1334 r
  mprj/o_q[76] (net)                                     2   0.0258 
  mprj/o_dly[76]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3014   0.3147   1.0500   0.1224   0.1290 &   4.2625 r
  mprj/o_dly[76]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2802   1.0500            0.6784 &   4.9408 r
  mprj/o_q_dly[76] (net)                                 2   0.0219 
  mprj/o_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1709   0.2802   1.0500   0.0641   0.0677 &   5.0085 r
  mprj/o_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3987   1.0500            2.0601 &   7.0687 r
  mprj/la_data_out[44] (net)                             1   0.2987 
  mprj/la_data_out[44] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.0687 r
  la_data_out[44] (net) 
  la_data_out[44] (out)                                               0.9597   3.4110   1.0500   0.3871   0.5428 &   7.6114 r
  data arrival time                                                                                                  7.6114

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6114
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2886

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3624 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3624 

  slack (with derating applied) (MET)                                                                     0.2886 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6510 



  Startpoint: mprj/o_FF[75]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[43]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1377   1.0500   0.0000   1.5700 &   3.3292 r
  mprj/o_FF[75]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2797   1.0500            0.7835 &   4.1126 r
  mprj/o_q[75] (net)                                     2   0.0226 
  mprj/o_dly[75]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1644   0.2797   1.0500   0.0651   0.0688 &   4.1815 r
  mprj/o_dly[75]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2339   1.0500            0.6490 &   4.8305 r
  mprj/o_q_dly[75] (net)                                 2   0.0175 
  mprj/o_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0301   0.2339   1.0500   0.0121   0.0129 &   4.8434 r
  mprj/o_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5043   1.0500            2.1185 &   6.9619 r
  mprj/la_data_out[43] (net)                             1   0.3081 
  mprj/la_data_out[43] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.9619 r
  la_data_out[43] (net) 
  la_data_out[43] (out)                                               1.1880   3.5166   1.0500   0.4819   0.6473 &   7.6093 r
  data arrival time                                                                                                  7.6093

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6093
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2907

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3623 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3623 

  slack (with derating applied) (MET)                                                                     0.2907 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6531 



  Startpoint: mprj/o_FF[70]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[38]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1321   1.0500   0.0000   1.4944 &   3.2536 r
  mprj/o_FF[70]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3668   1.0500            0.8354 &   4.0889 r
  mprj/o_q[70] (net)                                     2   0.0307 
  mprj/o_dly[70]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3280   0.3668   1.0500   0.1317   0.1390 &   4.2279 r
  mprj/o_dly[70]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1038   1.0500            0.5654 &   4.7933 r
  mprj/o_q_dly[70] (net)                                 1   0.0047 
  mprj/o_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1038   1.0500   0.0000   0.0000 &   4.7934 r
  mprj/o_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5115   1.0500            2.1084 &   6.9018 r
  mprj/la_data_out[38] (net)                             1   0.3089 
  mprj/la_data_out[38] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.9018 r
  la_data_out[38] (net) 
  la_data_out[38] (out)                                               1.2610   3.5236   1.0500   0.5128   0.6775 &   7.5793 r
  data arrival time                                                                                                  7.5793

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.5793
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3207

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3609 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3609 

  slack (with derating applied) (MET)                                                                     0.3207 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6816 



  Startpoint: mprj/o_FF[145]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7427   1.0500   0.0000   0.6346 &   2.3937 r
  mprj/o_FF[145]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1845   1.0500            0.7206 &   3.1143 r
  mprj/o_q[145] (net)                                    2   0.0136 
  mprj/o_dly[145]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0261   0.1845   1.0500   0.0104   0.0112 &   3.1255 r
  mprj/o_dly[145]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3111   1.0500            0.6918 &   3.8173 r
  mprj/o_q_dly[145] (net)                                2   0.0248 
  mprj/o_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0382   0.3111   1.0500   0.0151   0.0164 &   3.8337 r
  mprj/o_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3681   1.0500            2.6347 &   6.4684 r
  mprj/io_oeb[8] (net)                                   1   0.3858 
  mprj/io_oeb[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.4684 r
  io_oeb[8] (net) 
  io_oeb[8] (out)                                                     2.1689   4.3800   1.0500   0.8870   1.0929 &   7.5613 r
  data arrival time                                                                                                  7.5613

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.5613
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3387

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3601 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3601 

  slack (with derating applied) (MET)                                                                     0.3387 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6988 



  Startpoint: mprj/o_FF[103]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6701   1.0500   0.0000   0.5471 &   2.3063 r
  mprj/o_FF[103]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0938   1.0500            0.6616 &   2.9679 r
  mprj/o_q[103] (net)                                    1   0.0046 
  mprj/o_dly[103]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0938   1.0500   0.0000   0.0000 &   2.9679 r
  mprj/o_dly[103]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3497   1.0500            0.7067 &   3.6747 r
  mprj/o_q_dly[103] (net)                                2   0.0284 
  mprj/o_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0273   0.3497   1.0500   0.0105   0.0117 &   3.6864 r
  mprj/o_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.9402   1.0500            2.8997 &   6.5861 r
  mprj/io_out[4] (net)                                   1   0.4329 
  mprj/io_out[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.5861 r
  io_out[4] (net) 
  io_out[4] (out)                                                     1.5853   4.9707   1.0500   0.6412   0.9425 &   7.5286 r
  data arrival time                                                                                                  7.5286

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.5286
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3714

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3585 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3585 

  slack (with derating applied) (MET)                                                                     0.3714 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7299 



  Startpoint: mprj/o_FF[72]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[40]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1330   1.0500   0.0000   1.5046 &   3.2638 r
  mprj/o_FF[72]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3765   1.0500            0.8412 &   4.1050 r
  mprj/o_q[72] (net)                                     2   0.0316 
  mprj/o_dly[72]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2888   0.3765   1.0500   0.1185   0.1251 &   4.2301 r
  mprj/o_dly[72]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1633   1.0500            0.6063 &   4.8364 r
  mprj/o_q_dly[72] (net)                                 2   0.0107 
  mprj/o_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0337   0.1633   1.0500   0.0137   0.0145 &   4.8508 r
  mprj/o_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3997   1.0500            2.0485 &   6.8994 r
  mprj/la_data_out[40] (net)                             1   0.2987 
  mprj/la_data_out[40] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.8994 r
  la_data_out[40] (net) 
  la_data_out[40] (out)                                               1.1075   3.4123   1.0500   0.4459   0.6061 &   7.5054 r
  data arrival time                                                                                                  7.5054

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.5054
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3946

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3574 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3574 

  slack (with derating applied) (MET)                                                                     0.3946 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7520 



  Startpoint: mprj/o_FF[77]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[45]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1381   1.0500   0.0000   1.6784 &   3.4376 r
  mprj/o_FF[77]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2276   1.0500            0.7524 &   4.1900 r
  mprj/o_q[77] (net)                                     2   0.0178 
  mprj/o_dly[77]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0974   0.2276   1.0500   0.0396   0.0418 &   4.2318 r
  mprj/o_dly[77]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2817   1.0500            0.6773 &   4.9091 r
  mprj/o_q_dly[77] (net)                                 2   0.0220 
  mprj/o_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0992   0.2817   1.0500   0.0392   0.0415 &   4.9505 r
  mprj/o_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3958   1.0500            2.0508 &   7.0013 r
  mprj/la_data_out[45] (net)                             1   0.2980 
  mprj/la_data_out[45] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.0013 r
  la_data_out[45] (net) 
  la_data_out[45] (out)                                               0.6981   3.4095   1.0500   0.2850   0.4409 &   7.4422 r
  data arrival time                                                                                                  7.4422

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4422
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4578

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3544 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3544 

  slack (with derating applied) (MET)                                                                     0.4578 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8121 



  Startpoint: mprj/o_FF[81]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[49]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1392   1.0500   0.0000   1.6020 &   3.3612 r
  mprj/o_FF[81]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2363   1.0500            0.7576 &   4.1188 r
  mprj/o_q[81] (net)                                     2   0.0186 
  mprj/o_dly[81]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0776   0.2363   1.0500   0.0314   0.0333 &   4.1521 r
  mprj/o_dly[81]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3411   1.0500            0.7136 &   4.8657 r
  mprj/o_q_dly[81] (net)                                 2   0.0276 
  mprj/o_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0185   0.3411   1.0500   0.0070   0.0080 &   4.8737 r
  mprj/o_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4554   1.0500            2.0807 &   6.9544 r
  mprj/la_data_out[49] (net)                             1   0.3031 
  mprj/la_data_out[49] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.9544 r
  la_data_out[49] (net) 
  la_data_out[49] (out)                                               0.7653   3.4709   1.0500   0.3114   0.4789 &   7.4333 r
  data arrival time                                                                                                  7.4333

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4333
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4667

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3540 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3540 

  slack (with derating applied) (MET)                                                                     0.4667 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8207 



  Startpoint: mprj/o_FF[15]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5507   1.0500   0.0000   0.4324 &   2.1916 r
  mprj/o_FF[15]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0830   1.0500            0.6522 &   2.8438 r
  mprj/o_q[15] (net)                                     1   0.0035 
  mprj/o_dly[15]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0830   1.0500   0.0000   0.0000 &   2.8438 r
  mprj/o_dly[15]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2603   1.0500            0.6507 &   3.4945 r
  mprj/o_q_dly[15] (net)                                 2   0.0200 
  mprj/o_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0319   0.2603   1.0500   0.0126   0.0136 &   3.5081 r
  mprj/o_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1548   1.0500            2.4854 &   5.9935 r
  mprj/wbs_dat_o[15] (net)                               1   0.3655 
  mprj/wbs_dat_o[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.9935 r
  wbs_dat_o[15] (net) 
  wbs_dat_o[15] (out)                                                 2.8646   4.1703   1.0500   1.1755   1.4104 &   7.4039 r
  data arrival time                                                                                                  7.4039

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4039
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4961

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3526 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3526 

  slack (with derating applied) (MET)                                                                     0.4961 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8487 



  Startpoint: mprj/o_FF[79]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[47]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1398   1.0500   0.0000   1.6315 &   3.3907 r
  mprj/o_FF[79]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1754   1.0500            0.7213 &   4.1119 r
  mprj/o_q[79] (net)                                     2   0.0128 
  mprj/o_dly[79]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0586   0.1754   1.0500   0.0237   0.0250 &   4.1370 r
  mprj/o_dly[79]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3577   1.0500            0.7194 &   4.8563 r
  mprj/o_q_dly[79] (net)                                 2   0.0292 
  mprj/o_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1634   0.3577   1.0500   0.0651   0.0689 &   4.9253 r
  mprj/o_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2821   1.0500            1.9921 &   6.9174 r
  mprj/la_data_out[47] (net)                             1   0.2883 
  mprj/la_data_out[47] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.9174 r
  la_data_out[47] (net) 
  la_data_out[47] (out)                                               0.8045   3.2950   1.0500   0.3284   0.4804 &   7.3977 r
  data arrival time                                                                                                  7.3977

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3977
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5023

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3523 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3523 

  slack (with derating applied) (MET)                                                                     0.5023 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8546 



  Startpoint: mprj/o_FF[127]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1362   1.0500   0.0000   1.5434 &   3.3025 r
  mprj/o_FF[127]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1888   1.0500            0.7292 &   4.0318 r
  mprj/o_q[127] (net)                                    2   0.0140 
  mprj/o_dly[127]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1888   1.0500   0.0000   0.0002 &   4.0320 r
  mprj/o_dly[127]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3349   1.0500            0.7067 &   4.7387 r
  mprj/o_q_dly[127] (net)                                2   0.0270 
  mprj/o_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0248   0.3349   1.0500   0.0099   0.0112 &   4.7499 r
  mprj/o_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.4528   1.0500            2.0775 &   6.8274 r
  mprj/io_out[28] (net)                                  1   0.3028 
  mprj/io_out[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.8274 r
  io_out[28] (net) 
  io_out[28] (out)                                                    0.9530   3.4683   1.0500   0.3873   0.5618 &   7.3892 r
  data arrival time                                                                                                  7.3892

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3892
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5108

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3519 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3519 

  slack (with derating applied) (MET)                                                                     0.5108 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8626 



  Startpoint: mprj/o_FF[87]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[55]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1381   1.0500   0.0000   1.6785 &   3.4377 r
  mprj/o_FF[87]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3050   1.0500            0.7986 &   4.2362 r
  mprj/o_q[87] (net)                                     2   0.0249 
  mprj/o_dly[87]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2195   0.3050   1.0500   0.0877   0.0926 &   4.3289 r
  mprj/o_dly[87]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3464   1.0500            0.7184 &   5.0472 r
  mprj/o_q_dly[87] (net)                                 2   0.0281 
  mprj/o_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1436   0.3464   1.0500   0.0576   0.0610 &   5.1082 r
  mprj/o_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1701   1.0500            1.9048 &   7.0130 r
  mprj/la_data_out[55] (net)                             1   0.2773 
  mprj/la_data_out[55] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.0130 r
  la_data_out[55] (net) 
  la_data_out[55] (out)                                               0.2704   3.1881   1.0500   0.1066   0.2664 &   7.2794 r
  data arrival time                                                                                                  7.2794

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2794
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6206

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3466 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3466 

  slack (with derating applied) (MET)                                                                     0.6206 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9673 



  Startpoint: mprj/o_FF[38]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0815   1.0500   0.0000   1.2445 &   3.0037 r
  mprj/o_FF[38]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1545   1.0500            0.7079 &   3.7116 r
  mprj/o_q[38] (net)                                     2   0.0108 
  mprj/o_dly[38]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0213   0.1545   1.0500   0.0085   0.0091 &   3.7206 r
  mprj/o_dly[38]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2710   1.0500            0.6648 &   4.3854 r
  mprj/o_q_dly[38] (net)                                 2   0.0210 
  mprj/o_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2710   1.0500   0.0000   0.0004 &   4.3858 r
  mprj/o_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3086   1.0500            1.9932 &   6.3790 r
  mprj/la_data_out[6] (net)                              1   0.2899 
  mprj/la_data_out[6] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.3790 r
  la_data_out[6] (net) 
  la_data_out[6] (out)                                                1.7093   3.3232   1.0500   0.6913   0.8646 &   7.2436 r
  data arrival time                                                                                                  7.2436

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2436
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6564

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3449 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3449 

  slack (with derating applied) (MET)                                                                     0.6564 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0013 



  Startpoint: mprj/o_FF[95]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[63]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1398   1.0500   0.0000   1.6361 &   3.3953 r
  mprj/o_FF[95]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2000   1.0500            0.7360 &   4.1312 r
  mprj/o_q[95] (net)                                     2   0.0151 
  mprj/o_dly[95]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0701   0.2000   1.0500   0.0278   0.0294 &   4.1606 r
  mprj/o_dly[95]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2584   1.0500            0.6612 &   4.8218 r
  mprj/o_q_dly[95] (net)                                 2   0.0198 
  mprj/o_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0641   0.2584   1.0500   0.0256   0.0272 &   4.8489 r
  mprj/o_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4875   1.0500            2.0747 &   6.9236 r
  mprj/la_data_out[63] (net)                             1   0.3046 
  mprj/la_data_out[63] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.9236 r
  la_data_out[63] (net) 
  la_data_out[63] (out)                                               0.2882   3.5090   1.0500   0.1112   0.2981 &   7.2217 r
  data arrival time                                                                                                  7.2217

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2217
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6783

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3439 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3439 

  slack (with derating applied) (MET)                                                                     0.6783 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0222 



  Startpoint: mprj/o_FF[86]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[54]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1381   1.0500   0.0000   1.6784 &   3.4376 r
  mprj/o_FF[86]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3006   1.0500            0.7960 &   4.2335 r
  mprj/o_q[86] (net)                                     2   0.0246 
  mprj/o_dly[86]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1442   0.3006   1.0500   0.0582   0.0617 &   4.2952 r
  mprj/o_dly[86]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3474   1.0500            0.7189 &   5.0141 r
  mprj/o_q_dly[86] (net)                                 2   0.0282 
  mprj/o_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1005   0.3474   1.0500   0.0391   0.0416 &   5.0557 r
  mprj/o_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1330   1.0500            1.8907 &   6.9464 r
  mprj/la_data_out[54] (net)                             1   0.2743 
  mprj/la_data_out[54] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.9464 r
  la_data_out[54] (net) 
  la_data_out[54] (out)                                               0.2572   3.1494   1.0500   0.1012   0.2523 &   7.1987 r
  data arrival time                                                                                                  7.1987

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1987
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7013

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3428 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3428 

  slack (with derating applied) (MET)                                                                     0.7013 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0441 



  Startpoint: mprj/o_FF[163]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1341   1.0500   0.0000   1.5223 &   3.2814 r
  mprj/o_FF[163]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1032   1.0500            0.6752 &   3.9566 r
  mprj/o_q[163] (net)                                    1   0.0056 
  mprj/o_dly[163]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1032   1.0500   0.0000   0.0000 &   3.9567 r
  mprj/o_dly[163]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4673   1.0500            0.7792 &   4.7358 r
  mprj/o_q_dly[163] (net)                                2   0.0394 
  mprj/o_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1302   0.4673   1.0500   0.0530   0.0568 &   4.7927 r
  mprj/o_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2072   1.0500            1.9483 &   6.7410 r
  mprj/io_oeb[26] (net)                                  1   0.2815 
  mprj/io_oeb[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.7410 r
  io_oeb[26] (net) 
  io_oeb[26] (out)                                                    0.6909   3.2198   1.0500   0.2809   0.4270 &   7.1680 r
  data arrival time                                                                                                  7.1680

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1680
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7320

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3413 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3413 

  slack (with derating applied) (MET)                                                                     0.7320 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0733 



  Startpoint: mprj/o_FF[109]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7051   1.0500   0.0000   0.5952 &   2.3543 r
  mprj/o_FF[109]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1526   1.0500            0.7009 &   3.0553 r
  mprj/o_q[109] (net)                                    2   0.0106 
  mprj/o_dly[109]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0508   0.1526   1.0500   0.0205   0.0217 &   3.0769 r
  mprj/o_dly[109]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3389   1.0500            0.7059 &   3.7828 r
  mprj/o_q_dly[109] (net)                                2   0.0274 
  mprj/o_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0294   0.3389   1.0500   0.0114   0.0127 &   3.7955 r
  mprj/o_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8132   1.0500            2.3167 &   6.1123 r
  mprj/io_out[10] (net)                                  1   0.3366 
  mprj/io_out[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.1123 r
  io_out[10] (net) 
  io_out[10] (out)                                                    2.0663   3.8232   1.0500   0.8442   1.0209 &   7.1332 r
  data arrival time                                                                                                  7.1332

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1332
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7668

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3397 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3397 

  slack (with derating applied) (MET)                                                                     0.7668 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1065 



  Startpoint: mprj/o_FF[34]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.7046   1.0500   0.0000   0.5968 &   2.3559 r
  mprj/o_FF[34]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1152   1.0500            0.6772 &   3.0331 r
  mprj/o_q[34] (net)                                     1   0.0069 
  mprj/o_dly[34]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0248   0.1152   1.0500   0.0101   0.0107 &   3.0438 r
  mprj/o_dly[34]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3424   1.0500            0.7047 &   3.7485 r
  mprj/o_q_dly[34] (net)                                 2   0.0277 
  mprj/o_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1182   0.3424   1.0500   0.0470   0.0500 &   3.7984 r
  mprj/o_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7455   1.0500            2.2681 &   6.0666 r
  mprj/la_data_out[2] (net)                              1   0.3301 
  mprj/la_data_out[2] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.0666 r
  la_data_out[2] (net) 
  la_data_out[2] (out)                                                2.1227   3.7571   1.0500   0.8658   1.0516 &   7.1182 r
  data arrival time                                                                                                  7.1182

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1182
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7818

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3390 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3390 

  slack (with derating applied) (MET)                                                                     0.7818 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1208 



  Startpoint: mprj/o_FF[40]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0761   1.0500   0.0000   1.2282 &   2.9874 r
  mprj/o_FF[40]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1068   1.0500            0.6769 &   3.6643 r
  mprj/o_q[40] (net)                                     1   0.0060 
  mprj/o_dly[40]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1068   1.0500   0.0000   0.0001 &   3.6643 r
  mprj/o_dly[40]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3226   1.0500            0.6919 &   4.3562 r
  mprj/o_q_dly[40] (net)                                 2   0.0259 
  mprj/o_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1230   0.3226   1.0500   0.0495   0.0524 &   4.4086 r
  mprj/o_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2043   1.0500            1.9401 &   6.3487 r
  mprj/la_data_out[8] (net)                              1   0.2810 
  mprj/la_data_out[8] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.3487 r
  la_data_out[8] (net) 
  la_data_out[8] (out)                                                1.4653   3.2178   1.0500   0.5986   0.7587 &   7.1074 r
  data arrival time                                                                                                  7.1074

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1074
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7926

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3384 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3384 

  slack (with derating applied) (MET)                                                                     0.7926 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1310 



  Startpoint: mprj/o_FF[107]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7367   1.0500   0.0000   0.6273 &   2.3864 r
  mprj/o_FF[107]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1812   1.0500            0.7185 &   3.1050 r
  mprj/o_q[107] (net)                                    2   0.0133 
  mprj/o_dly[107]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0387   0.1812   1.0500   0.0157   0.0166 &   3.1216 r
  mprj/o_dly[107]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3229   1.0500            0.6987 &   3.8203 r
  mprj/o_q_dly[107] (net)                                2   0.0259 
  mprj/o_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0421   0.3229   1.0500   0.0167   0.0182 &   3.8385 r
  mprj/o_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9326   1.0500            2.3798 &   6.2184 r
  mprj/io_out[8] (net)                                   1   0.3470 
  mprj/io_out[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.2184 r
  io_out[8] (net) 
  io_out[8] (out)                                                     1.7230   3.9446   1.0500   0.6999   0.8874 &   7.1057 r
  data arrival time                                                                                                  7.1057

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1057
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7943

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3384 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3384 

  slack (with derating applied) (MET)                                                                     0.7943 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1326 



  Startpoint: mprj/o_FF[140]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5508   1.0500   0.0000   0.4323 &   2.1915 r
  mprj/o_FF[140]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0825   1.0500            0.6518 &   2.8433 r
  mprj/o_q[140] (net)                                    1   0.0034 
  mprj/o_dly[140]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0825   1.0500   0.0000   0.0000 &   2.8433 r
  mprj/o_dly[140]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4522   1.0500            0.7671 &   3.6105 r
  mprj/o_q_dly[140] (net)                                2   0.0380 
  mprj/o_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1833   0.4522   1.0500   0.0741   0.0789 &   3.6894 r
  mprj/o_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.6093   1.0500            2.6953 &   6.3847 r
  mprj/io_oeb[3] (net)                                   1   0.4030 
  mprj/io_oeb[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.3847 r
  io_oeb[3] (net) 
  io_oeb[3] (out)                                                     0.9995   4.6458   1.0500   0.4064   0.7060 &   7.0907 r
  data arrival time                                                                                                  7.0907

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0907
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8093

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3377 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3377 

  slack (with derating applied) (MET)                                                                     0.8093 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1469 



  Startpoint: mprj/o_FF[78]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[46]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1381   1.0500   0.0000   1.6786 &   3.4378 r
  mprj/o_FF[78]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2636   1.0500            0.7739 &   4.2116 r
  mprj/o_q[78] (net)                                     2   0.0211 
  mprj/o_dly[78]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2121   0.2636   1.0500   0.0856   0.0902 &   4.3018 r
  mprj/o_dly[78]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2643   1.0500            0.6675 &   4.9693 r
  mprj/o_q_dly[78] (net)                                 2   0.0204 
  mprj/o_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0147   0.2643   1.0500   0.0060   0.0066 &   4.9759 r
  mprj/o_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1151   1.0500            1.8793 &   6.8552 r
  mprj/la_data_out[46] (net)                             1   0.2727 
  mprj/la_data_out[46] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.8552 r
  la_data_out[46] (net) 
  la_data_out[46] (out)                                               0.2196   3.1302   1.0500   0.0856   0.2305 &   7.0857 r
  data arrival time                                                                                                  7.0857

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0857
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8143

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3374 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3374 

  slack (with derating applied) (MET)                                                                     0.8143 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1517 



  Startpoint: mprj/o_FF[19]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8303   1.0500   0.0000   0.7493 &   2.5085 r
  mprj/o_FF[19]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1951   1.0500            0.7283 &   3.2368 r
  mprj/o_q[19] (net)                                     2   0.0146 
  mprj/o_dly[19]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1951   1.0500   0.0000   0.0002 &   3.2370 r
  mprj/o_dly[19]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2043   1.0500            0.6267 &   3.8637 r
  mprj/o_q_dly[19] (net)                                 2   0.0146 
  mprj/o_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0543   0.2043   1.0500   0.0221   0.0234 &   3.8871 r
  mprj/o_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.8039   1.0500            2.2989 &   6.1860 r
  mprj/wbs_dat_o[19] (net)                               1   0.3353 
  mprj/wbs_dat_o[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.1860 r
  wbs_dat_o[19] (net) 
  wbs_dat_o[19] (out)                                                 1.7512   3.8161   1.0500   0.7148   0.8989 &   7.0849 r
  data arrival time                                                                                                  7.0849

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0849
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8151

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3374 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3374 

  slack (with derating applied) (MET)                                                                     0.8151 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1525 



  Startpoint: mprj/o_FF[27]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8785   1.0500   0.0000   0.8238 &   2.5830 r
  mprj/o_FF[27]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1976   1.0500            0.7305 &   3.3135 r
  mprj/o_q[27] (net)                                     2   0.0149 
  mprj/o_dly[27]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0365   0.1976   1.0500   0.0147   0.0157 &   3.3292 r
  mprj/o_dly[27]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4132   1.0500            0.7552 &   4.0844 r
  mprj/o_q_dly[27] (net)                                 2   0.0344 
  mprj/o_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1403   0.4132   1.0500   0.0557   0.0593 &   4.1437 r
  mprj/o_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6862   1.0500            2.2224 &   6.3662 r
  mprj/wbs_dat_o[27] (net)                               1   0.3241 
  mprj/wbs_dat_o[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.3662 r
  wbs_dat_o[27] (net) 
  wbs_dat_o[27] (out)                                                 1.3053   3.7003   1.0500   0.5262   0.7054 &   7.0716 r
  data arrival time                                                                                                  7.0716

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0716
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8284

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3367 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3367 

  slack (with derating applied) (MET)                                                                     0.8284 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1652 



  Startpoint: mprj/o_FF[85]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[53]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1377   1.0500   0.0000   1.5702 &   3.3294 r
  mprj/o_FF[85]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3354   1.0500            0.8167 &   4.1461 r
  mprj/o_q[85] (net)                                     2   0.0278 
  mprj/o_dly[85]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2842   0.3354   1.0500   0.1156   0.1220 &   4.2681 r
  mprj/o_dly[85]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3917   1.0500            0.7466 &   5.0146 r
  mprj/o_q_dly[85] (net)                                 2   0.0324 
  mprj/o_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0556   0.3917   1.0500   0.0222   0.0239 &   5.0385 r
  mprj/o_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0025   1.0500            1.8162 &   6.8547 r
  mprj/la_data_out[53] (net)                             1   0.2627 
  mprj/la_data_out[53] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.8547 r
  la_data_out[53] (net) 
  la_data_out[53] (out)                                               0.1427   3.0187   1.0500   0.0539   0.1974 &   7.0521 r
  data arrival time                                                                                                  7.0521

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0521
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8479

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3358 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3358 

  slack (with derating applied) (MET)                                                                     0.8479 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1837 



  Startpoint: mprj/o_FF[90]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[58]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1396   1.0500   0.0000   1.6488 &   3.4079 r
  mprj/o_FF[90]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2578   1.0500            0.7704 &   4.1784 r
  mprj/o_q[90] (net)                                     2   0.0206 
  mprj/o_dly[90]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2096   0.2578   1.0500   0.0828   0.0873 &   4.2657 r
  mprj/o_dly[90]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1840   1.0500            0.6170 &   4.8827 r
  mprj/o_q_dly[90] (net)                                 2   0.0127 
  mprj/o_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1840   1.0500   0.0000   0.0002 &   4.8829 r
  mprj/o_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2380   1.0500            1.9318 &   6.8147 r
  mprj/la_data_out[58] (net)                             1   0.2828 
  mprj/la_data_out[58] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.8147 r
  la_data_out[58] (net) 
  la_data_out[58] (out)                                               0.1736   3.2571   1.0500   0.0656   0.2305 &   7.0452 r
  data arrival time                                                                                                  7.0452

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0452
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8548

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3355 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3355 

  slack (with derating applied) (MET)                                                                     0.8548 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1903 



  Startpoint: mprj/o_FF[39]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0760   1.0500   0.0000   1.2509 &   3.0101 r
  mprj/o_FF[39]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1277   1.0500            0.6917 &   3.7018 r
  mprj/o_q[39] (net)                                     1   0.0082 
  mprj/o_dly[39]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0398   0.1277   1.0500   0.0159   0.0168 &   3.7186 r
  mprj/o_dly[39]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3023   1.0500            0.6814 &   4.3999 r
  mprj/o_q_dly[39] (net)                                 2   0.0240 
  mprj/o_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0116   0.3023   1.0500   0.0044   0.0050 &   4.4050 r
  mprj/o_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1434   1.0500            1.9025 &   6.3075 r
  mprj/la_data_out[7] (net)                              1   0.2755 
  mprj/la_data_out[7] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.3075 r
  la_data_out[7] (net) 
  la_data_out[7] (out)                                                1.4216   3.1570   1.0500   0.5760   0.7343 &   7.0418 r
  data arrival time                                                                                                  7.0418

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0418
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8582

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3353 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3353 

  slack (with derating applied) (MET)                                                                     0.8582 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1935 



  Startpoint: mprj/o_FF[71]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[39]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1330   1.0500   0.0000   1.5045 &   3.2637 r
  mprj/o_FF[71]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4184   1.0500            0.8661 &   4.1298 r
  mprj/o_q[71] (net)                                     2   0.0354 
  mprj/o_dly[71]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3282   0.4184   1.0500   0.1347   0.1423 &   4.2721 r
  mprj/o_dly[71]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1186   1.0500            0.5765 &   4.8487 r
  mprj/o_q_dly[71] (net)                                 1   0.0062 
  mprj/o_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0236   0.1186   1.0500   0.0096   0.0101 &   4.8588 r
  mprj/o_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0858   1.0500            1.8568 &   6.7156 r
  mprj/la_data_out[39] (net)                             1   0.2706 
  mprj/la_data_out[39] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.7156 r
  la_data_out[39] (net) 
  la_data_out[39] (out)                                               0.3823   3.0988   1.0500   0.1518   0.2898 &   7.0054 r
  data arrival time                                                                                                  7.0054

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0054
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8946

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3336 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3336 

  slack (with derating applied) (MET)                                                                     0.8946 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2282 



  Startpoint: mprj/o_FF[80]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[48]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1397   1.0500   0.0000   1.6221 &   3.3813 r
  mprj/o_FF[80]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1571   1.0500            0.7103 &   4.0916 r
  mprj/o_q[80] (net)                                     2   0.0110 
  mprj/o_dly[80]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1571   1.0500   0.0000   0.0002 &   4.0918 r
  mprj/o_dly[80]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3787   1.0500            0.7305 &   4.8223 r
  mprj/o_q_dly[80] (net)                                 2   0.0311 
  mprj/o_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2658   0.3787   1.0500   0.1070   0.1130 &   4.9352 r
  mprj/o_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9937   1.0500            1.8151 &   6.7504 r
  mprj/la_data_out[48] (net)                             1   0.2622 
  mprj/la_data_out[48] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.7504 r
  la_data_out[48] (net) 
  la_data_out[48] (out)                                               0.2426   3.0088   1.0500   0.0952   0.2361 &   6.9865 r
  data arrival time                                                                                                  6.9865

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.9865
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9135

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3327 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3327 

  slack (with derating applied) (MET)                                                                     0.9135 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2462 



  Startpoint: mprj/o_FF[41]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0736   1.0500   0.0000   1.2211 &   2.9802 r
  mprj/o_FF[41]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0941   1.0500            0.6678 &   3.6480 r
  mprj/o_q[41] (net)                                     1   0.0046 
  mprj/o_dly[41]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0941   1.0500   0.0000   0.0001 &   3.6481 r
  mprj/o_dly[41]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2635   1.0500            0.6544 &   4.3025 r
  mprj/o_q_dly[41] (net)                                 2   0.0203 
  mprj/o_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0350   0.2635   1.0500   0.0140   0.0150 &   4.3175 r
  mprj/o_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1806   1.0500            1.9287 &   6.2461 r
  mprj/la_data_out[9] (net)                              1   0.2790 
  mprj/la_data_out[9] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.2461 r
  la_data_out[9] (net) 
  la_data_out[9] (out)                                                1.3567   3.1928   1.0500   0.5508   0.7037 &   6.9498 r
  data arrival time                                                                                                  6.9498

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.9498
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9502

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3309 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3309 

  slack (with derating applied) (MET)                                                                     0.9502 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2811 



  Startpoint: mprj/o_FF[16]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5506   1.0500   0.0000   0.4325 &   2.1917 r
  mprj/o_FF[16]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1077   1.0500            0.6696 &   2.8612 r
  mprj/o_q[16] (net)                                     1   0.0061 
  mprj/o_dly[16]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1077   1.0500   0.0000   0.0001 &   2.8613 r
  mprj/o_dly[16]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2520   1.0500            0.6490 &   3.5104 r
  mprj/o_q_dly[16] (net)                                 2   0.0193 
  mprj/o_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2520   1.0500   0.0000   0.0003 &   3.5107 r
  mprj/o_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.9290   1.0500            2.3631 &   5.8738 r
  mprj/wbs_dat_o[16] (net)                               1   0.3459 
  mprj/wbs_dat_o[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.8738 r
  wbs_dat_o[16] (net) 
  wbs_dat_o[16] (out)                                                 2.0127   3.9434   1.0500   0.8228   1.0287 &   6.9025 r
  data arrival time                                                                                                  6.9025

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.9025
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9975

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3287 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3287 

  slack (with derating applied) (MET)                                                                     0.9975 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3262 



  Startpoint: mprj/o_FF[35]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.9549   1.0500   0.0000   0.9506 &   2.7098 r
  mprj/o_FF[35]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1633   1.0500            0.7112 &   3.4210 r
  mprj/o_q[35] (net)                                     2   0.0116 
  mprj/o_dly[35]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0343   0.1633   1.0500   0.0136   0.0145 &   3.4355 r
  mprj/o_dly[35]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3250   1.0500            0.6984 &   4.1338 r
  mprj/o_q_dly[35] (net)                                 2   0.0261 
  mprj/o_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0450   0.3250   1.0500   0.0180   0.0194 &   4.1533 r
  mprj/o_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2224   1.0500            1.9527 &   6.1060 r
  mprj/la_data_out[3] (net)                              1   0.2827 
  mprj/la_data_out[3] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.1060 r
  la_data_out[3] (net) 
  la_data_out[3] (out)                                                1.3708   3.2356   1.0500   0.5527   0.7127 &   6.8187 r
  data arrival time                                                                                                  6.8187

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.8187
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0813

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3247 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3247 

  slack (with derating applied) (MET)                                                                     1.0813 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4060 



  Startpoint: mprj/o_FF[159]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1341   1.0500   0.0000   1.5217 &   3.2809 r
  mprj/o_FF[159]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1745   1.0500            0.7206 &   4.0015 r
  mprj/o_q[159] (net)                                    2   0.0127 
  mprj/o_dly[159]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0397   0.1745   1.0500   0.0162   0.0171 &   4.0187 r
  mprj/o_dly[159]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3592   1.0500            0.7202 &   4.7389 r
  mprj/o_q_dly[159] (net)                                2   0.0293 
  mprj/o_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0974   0.3592   1.0500   0.0392   0.0418 &   4.7807 r
  mprj/o_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9432   1.0500            1.7876 &   6.5683 r
  mprj/io_oeb[22] (net)                                  1   0.2577 
  mprj/io_oeb[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.5683 r
  io_oeb[22] (net) 
  io_oeb[22] (out)                                                    0.2829   2.9572   1.0500   0.1132   0.2500 &   6.8183 r
  data arrival time                                                                                                  6.8183

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.8183
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0817

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3247 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3247 

  slack (with derating applied) (MET)                                                                     1.0817 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4064 



  Startpoint: mprj/o_FF[50]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.7037   1.0500   0.0000   0.5997 &   2.3589 r
  mprj/o_FF[50]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2093   1.0500            0.7349 &   3.0938 r
  mprj/o_q[50] (net)                                     2   0.0160 
  mprj/o_dly[50]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2093   1.0500   0.0000   0.0003 &   3.0941 r
  mprj/o_dly[50]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2016   1.0500            0.6263 &   3.7204 r
  mprj/o_q_dly[50] (net)                                 2   0.0144 
  mprj/o_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0204   0.2016   1.0500   0.0080   0.0086 &   3.7290 r
  mprj/o_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2972   1.0500            1.9992 &   5.7282 r
  mprj/la_data_out[18] (net)                             1   0.2897 
  mprj/la_data_out[18] (user_proj_example)                                     0.0000   1.0500            0.0000 &   5.7282 r
  la_data_out[18] (net) 
  la_data_out[18] (out)                                               2.2056   3.3083   1.0500   0.8993   1.0659 &   6.7940 r
  data arrival time                                                                                                  6.7940

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7940
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1060

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3235 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3235 

  slack (with derating applied) (MET)                                                                     1.1060 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4295 



  Startpoint: mprj/o_FF[28]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8698   1.0500   0.0000   0.8092 &   2.5684 r
  mprj/o_FF[28]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1860   1.0500            0.7235 &   3.2918 r
  mprj/o_q[28] (net)                                     2   0.0138 
  mprj/o_dly[28]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0282   0.1860   1.0500   0.0113   0.0120 &   3.3039 r
  mprj/o_dly[28]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3731   1.0500            0.7297 &   4.0336 r
  mprj/o_q_dly[28] (net)                                 2   0.0306 
  mprj/o_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1619   0.3731   1.0500   0.0629   0.0667 &   4.1003 r
  mprj/o_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4400   1.0500            2.0904 &   6.1907 r
  mprj/wbs_dat_o[28] (net)                               1   0.3027 
  mprj/wbs_dat_o[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.1907 r
  wbs_dat_o[28] (net) 
  wbs_dat_o[28] (out)                                                 1.0475   3.4517   1.0500   0.4229   0.5803 &   6.7710 r
  data arrival time                                                                                                  6.7710

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7710
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1290

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3224 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3224 

  slack (with derating applied) (MET)                                                                     1.1290 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4515 



  Startpoint: mprj/o_FF[124]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1341   1.0500   0.0000   1.5236 &   3.2827 r
  mprj/o_FF[124]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1262   1.0500            0.6916 &   3.9743 r
  mprj/o_q[124] (net)                                    1   0.0080 
  mprj/o_dly[124]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1262   1.0500   0.0000   0.0001 &   3.9745 r
  mprj/o_dly[124]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4659   1.0500            0.7805 &   4.7549 r
  mprj/o_q_dly[124] (net)                                2   0.0392 
  mprj/o_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0203   0.4659   1.0500   0.0085   0.0099 &   4.7649 r
  mprj/o_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0422   1.0500            1.8337 &   6.5986 r
  mprj/io_out[25] (net)                                  1   0.2657 
  mprj/io_out[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.5986 r
  io_out[25] (net) 
  io_out[25] (out)                                                    0.0000   3.0598   1.0500   0.0000   0.1476 &   6.7461 r
  data arrival time                                                                                                  6.7461

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7461
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1539

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3212 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3212 

  slack (with derating applied) (MET)                                                                     1.1539 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4751 



  Startpoint: mprj/o_FF[99]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4760   1.0500   0.0000   0.3490 &   2.1082 r
  mprj/o_FF[99]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1655   1.0500            0.7051 &   2.8133 r
  mprj/o_q[99] (net)                                     2   0.0118 
  mprj/o_dly[99]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0305   0.1655   1.0500   0.0123   0.0131 &   2.8264 r
  mprj/o_dly[99]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2846   1.0500            0.6740 &   3.5005 r
  mprj/o_q_dly[99] (net)                                 2   0.0223 
  mprj/o_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2846   1.0500   0.0000   0.0005 &   3.5009 r
  mprj/o_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.0468   1.0500            2.8283 &   6.3292 r
  mprj/io_out[0] (net)                                   1   0.4346 
  mprj/io_out[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.3292 r
  io_out[0] (net) 
  io_out[0] (out)                                                     0.0000   5.0960   1.0500   0.0000   0.4036 &   6.7328 r
  data arrival time                                                                                                  6.7328

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7328
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1672

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3206 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3206 

  slack (with derating applied) (MET)                                                                     1.1672 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4878 



  Startpoint: mprj/o_FF[69]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[37]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1331   1.0500   0.0000   1.5062 &   3.2654 r
  mprj/o_FF[69]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4050   1.0500            0.8582 &   4.1235 r
  mprj/o_q[69] (net)                                     2   0.0342 
  mprj/o_dly[69]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3834   0.4050   1.0500   0.1598   0.1686 &   4.2922 r
  mprj/o_dly[69]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.0926   1.0500            0.5582 &   4.8503 r
  mprj/o_q_dly[69] (net)                                 1   0.0035 
  mprj/o_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.0926   1.0500   0.0000   0.0000 &   4.8504 r
  mprj/o_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8212   1.0500            1.6955 &   6.5458 r
  mprj/la_data_out[37] (net)                             1   0.2468 
  mprj/la_data_out[37] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.5458 r
  la_data_out[37] (net) 
  la_data_out[37] (out)                                               0.0000   2.8347   1.0500   0.0000   0.1243 &   6.6701 r
  data arrival time                                                                                                  6.6701

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6701
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2299

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3176 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3176 

  slack (with derating applied) (MET)                                                                     1.2299 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5475 



  Startpoint: mprj/o_FF[125]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1341   1.0500   0.0000   1.5216 &   3.2807 r
  mprj/o_FF[125]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1227   1.0500            0.6891 &   3.9698 r
  mprj/o_q[125] (net)                                    1   0.0076 
  mprj/o_dly[125]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0505   0.1227   1.0500   0.0205   0.0215 &   3.9913 r
  mprj/o_dly[125]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3923   1.0500            0.7357 &   4.7270 r
  mprj/o_q_dly[125] (net)                                2   0.0324 
  mprj/o_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3923   1.0500   0.0000   0.0009 &   4.7279 r
  mprj/o_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8993   1.0500            1.7601 &   6.4880 r
  mprj/io_out[26] (net)                                  1   0.2537 
  mprj/io_out[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.4880 r
  io_out[26] (net) 
  io_out[26] (out)                                                    0.1100   2.9142   1.0500   0.0415   0.1751 &   6.6631 r
  data arrival time                                                                                                  6.6631

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6631
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2369

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3173 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3173 

  slack (with derating applied) (MET)                                                                     1.2369 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5542 



  Startpoint: mprj/o_FF[121]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1341   1.0500   0.0000   1.5177 &   3.2769 r
  mprj/o_FF[121]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1865   1.0500            0.7278 &   4.0047 r
  mprj/o_q[121] (net)                                    2   0.0138 
  mprj/o_dly[121]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0560   0.1865   1.0500   0.0227   0.0240 &   4.0287 r
  mprj/o_dly[121]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3867   1.0500            0.7381 &   4.7668 r
  mprj/o_q_dly[121] (net)                                2   0.0319 
  mprj/o_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0278   0.3867   1.0500   0.0113   0.0126 &   4.7794 r
  mprj/o_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7452   1.0500            1.6743 &   6.4537 r
  mprj/io_out[22] (net)                                  1   0.2401 
  mprj/io_out[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.4537 r
  io_out[22] (net) 
  io_out[22] (out)                                                    0.1091   2.7586   1.0500   0.0412   0.1651 &   6.6187 r
  data arrival time                                                                                                  6.6187

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6187
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2813

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3152 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3152 

  slack (with derating applied) (MET)                                                                     1.2813 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5964 



  Startpoint: mprj/o_FF[1]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.5526   1.0500   0.0000   0.4301 &   2.1893 r
  mprj/o_FF[1]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1563   1.0500            0.7008 &   2.8901 r
  mprj/o_q[1] (net)                                      2   0.0109 
  mprj/o_dly[1]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.1563   1.0500   0.0000   0.0001 &   2.8903 r
  mprj/o_dly[1]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.1874   1.0500            0.6126 &   3.5028 r
  mprj/o_q_dly[1] (net)                                  2   0.0130 
  mprj/o_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0111   0.1874   1.0500   0.0045   0.0048 &   3.5076 r
  mprj/o_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.0227   1.0500            2.3937 &   5.9014 r
  mprj/wbs_dat_o[1] (net)                                1   0.3534 
  mprj/wbs_dat_o[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &   5.9014 r
  wbs_dat_o[1] (net) 
  wbs_dat_o[1] (out)                                                  1.2341   4.0419   1.0500   0.4996   0.7155 &   6.6169 r
  data arrival time                                                                                                  6.6169

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6169
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2831

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3151 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3151 

  slack (with derating applied) (MET)                                                                     1.2831 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5982 



  Startpoint: mprj/o_FF[56]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1246   1.0500   0.0000   1.4275 &   3.1866 r
  mprj/o_FF[56]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1312   1.0500            0.6946 &   3.8813 r
  mprj/o_q[56] (net)                                     2   0.0085 
  mprj/o_dly[56]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1312   1.0500   0.0000   0.0001 &   3.8814 r
  mprj/o_dly[56]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3310   1.0500            0.6992 &   4.5805 r
  mprj/o_q_dly[56] (net)                                 2   0.0267 
  mprj/o_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3027   0.3310   1.0500   0.1253   0.1320 &   4.7125 r
  mprj/o_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6384   1.0500            1.6220 &   6.3345 r
  mprj/la_data_out[24] (net)                             1   0.2311 
  mprj/la_data_out[24] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.3345 r
  la_data_out[24] (net) 
  la_data_out[24] (out)                                               0.4185   2.6489   1.0500   0.1692   0.2803 &   6.6149 r
  data arrival time                                                                                                  6.6149

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6149
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2851

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3150 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3150 

  slack (with derating applied) (MET)                                                                     1.2851 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6001 



  Startpoint: mprj/o_FF[57]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1048   1.0500   0.0000   1.4077 &   3.1669 r
  mprj/o_FF[57]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1023   1.0500            0.6741 &   3.8410 r
  mprj/o_q[57] (net)                                     1   0.0055 
  mprj/o_dly[57]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1023   1.0500   0.0000   0.0001 &   3.8411 r
  mprj/o_dly[57]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3610   1.0500            0.7148 &   4.5559 r
  mprj/o_q_dly[57] (net)                                 2   0.0295 
  mprj/o_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3107   0.3610   1.0500   0.1269   0.1338 &   4.6898 r
  mprj/o_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6776   1.0500            1.6477 &   6.3374 r
  mprj/la_data_out[25] (net)                             1   0.2348 
  mprj/la_data_out[25] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.3374 r
  la_data_out[25] (net) 
  la_data_out[25] (out)                                               0.4029   2.6880   1.0500   0.1625   0.2733 &   6.6107 r
  data arrival time                                                                                                  6.6107

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6107
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2893

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3148 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3148 

  slack (with derating applied) (MET)                                                                     1.2893 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6041 



  Startpoint: mprj/o_FF[162]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1341   1.0500   0.0000   1.5240 &   3.2831 r
  mprj/o_FF[162]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1439   1.0500            0.7024 &   3.9855 r
  mprj/o_q[162] (net)                                    2   0.0097 
  mprj/o_dly[162]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0265   0.1440   1.0500   0.0107   0.0114 &   3.9969 r
  mprj/o_dly[162]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3706   1.0500            0.7244 &   4.7213 r
  mprj/o_q_dly[162] (net)                                2   0.0304 
  mprj/o_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0355   0.3706   1.0500   0.0139   0.0153 &   4.7366 r
  mprj/o_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8587   1.0500            1.7317 &   6.4683 r
  mprj/io_oeb[25] (net)                                  1   0.2499 
  mprj/io_oeb[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.4683 r
  io_oeb[25] (net) 
  io_oeb[25] (out)                                                    0.0000   2.8743   1.0500   0.0000   0.1340 &   6.6023 r
  data arrival time                                                                                                  6.6023

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6023
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2977

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3144 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3144 

  slack (with derating applied) (MET)                                                                     1.2977 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6121 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.9970   1.0500   0.0000   1.0461 &   2.8052 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1889   1.0500            0.7271 &   3.5324 r
  mprj/o_q[47] (net)                                     2   0.0140 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1889   1.0500   0.0000   0.0002 &   3.5326 r
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1428   1.0500            0.5874 &   4.1200 r
  mprj/o_q_dly[47] (net)                                 1   0.0087 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0143   0.1428   1.0500   0.0056   0.0060 &   4.1260 r
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0814   1.0500            1.8532 &   5.9792 r
  mprj/la_data_out[15] (net)                             1   0.2700 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   1.0500            0.0000 &   5.9792 r
  la_data_out[15] (net) 
  la_data_out[15] (out)                                               1.1475   3.0951   1.0500   0.4576   0.6071 &   6.5862 r
  data arrival time                                                                                                  6.5862

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.5862
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3138

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3136 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3136 

  slack (with derating applied) (MET)                                                                     1.3138 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6274 



  Startpoint: mprj/o_FF[60]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1042   1.0500   0.0000   1.3881 &   3.1473 r
  mprj/o_FF[60]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3530   1.0500            0.8267 &   3.9740 r
  mprj/o_q[60] (net)                                     2   0.0294 
  mprj/o_dly[60]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2849   0.3530   1.0500   0.1141   0.1206 &   4.0945 r
  mprj/o_dly[60]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1263   1.0500            0.5813 &   4.6759 r
  mprj/o_q_dly[60] (net)                                 1   0.0070 
  mprj/o_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1263   1.0500   0.0000   0.0001 &   4.6760 r
  mprj/o_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8589   1.0500            1.7296 &   6.4055 r
  mprj/la_data_out[28] (net)                             1   0.2506 
  mprj/la_data_out[28] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.4055 r
  la_data_out[28] (net) 
  la_data_out[28] (out)                                               0.1101   2.8709   1.0500   0.0416   0.1611 &   6.5666 r
  data arrival time                                                                                                  6.5666

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.5666
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3334

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3127 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3127 

  slack (with derating applied) (MET)                                                                     1.3334 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6461 



  Startpoint: mprj/o_FF[137]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3936   1.0500   0.0000   0.2860 &   2.0452 r
  mprj/o_FF[137]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1888   1.0500            0.7179 &   2.7630 r
  mprj/o_q[137] (net)                                    2   0.0140 
  mprj/o_dly[137]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0232   0.1888   1.0500   0.0092   0.0099 &   2.7729 r
  mprj/o_dly[137]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2353   1.0500            0.6458 &   3.4187 r
  mprj/o_q_dly[137] (net)                                2   0.0176 
  mprj/o_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2353   1.0500   0.0000   0.0003 &   3.4190 r
  mprj/o_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.7064   1.0500            2.6603 &   6.0793 r
  mprj/io_oeb[0] (net)                                   1   0.4057 
  mprj/io_oeb[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.0793 r
  io_oeb[0] (net) 
  io_oeb[0] (out)                                                     0.2453   4.7481   1.0500   0.0927   0.4573 &   6.5366 r
  data arrival time                                                                                                  6.5366

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.5366
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3634

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3113 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3113 

  slack (with derating applied) (MET)                                                                     1.3634 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6747 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[0] (in)                                                                7.3405                     4.0073 &  26.0073 r
  io_in[0] (net)                                         2   0.6391 
  mprj/io_in[0] (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.0073 r
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.6104   7.3916   1.0500   3.8192   4.5240 &  30.5312 r
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1903   1.0500           -0.1112 &  30.4200 r
  mprj/buf_i[192] (net)                                  2   0.0371 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1903   1.0500   0.0000   0.0012 &  30.4212 r
  data arrival time                                                                                                 30.4212

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.3662 &  31.9578 r
  clock reconvergence pessimism                                                                           0.0000    31.9578
  clock uncertainty                                                                                      -0.1000    31.8578
  library setup time                                                                    1.0000           -0.0576    31.8001
  data required time                                                                                                31.8001
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8001
  data arrival time                                                                                                -30.4212
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3789

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1030 
  total derate : arrival time                                                                            -0.2213 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3244 

  slack (with derating applied) (MET)                                                                     1.3789 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7033 



  Startpoint: mprj/o_FF[62]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1035   1.0500   0.0000   1.3836 &   3.1428 r
  mprj/o_FF[62]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3199   1.0500            0.8070 &   3.9497 r
  mprj/o_q[62] (net)                                     2   0.0263 
  mprj/o_dly[62]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1103   0.3199   1.0500   0.0425   0.0453 &   3.9950 r
  mprj/o_dly[62]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2238   1.0500            0.6435 &   4.6386 r
  mprj/o_q_dly[62] (net)                                 2   0.0166 
  mprj/o_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0948   0.2238   1.0500   0.0386   0.0408 &   4.6793 r
  mprj/o_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7065   1.0500            1.6542 &   6.3335 r
  mprj/la_data_out[30] (net)                             1   0.2369 
  mprj/la_data_out[30] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.3335 r
  la_data_out[30] (net) 
  la_data_out[30] (out)                                               0.1895   2.7176   1.0500   0.0734   0.1859 &   6.5194 r
  data arrival time                                                                                                  6.5194

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.5194
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3806

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3104 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3104 

  slack (with derating applied) (MET)                                                                     1.3806 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6910 



  Startpoint: mprj/o_FF[12]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5532   1.0500   0.0000   0.4293 &   2.1885 r
  mprj/o_FF[12]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1368   1.0500            0.6891 &   2.8776 r
  mprj/o_q[12] (net)                                     1   0.0091 
  mprj/o_dly[12]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1368   1.0500   0.0000   0.0001 &   2.8777 r
  mprj/o_dly[12]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2912   1.0500            0.6754 &   3.5532 r
  mprj/o_q_dly[12] (net)                                 2   0.0229 
  mprj/o_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0458   0.2912   1.0500   0.0184   0.0197 &   3.5729 r
  mprj/o_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5696   1.0500            2.1265 &   5.6993 r
  mprj/wbs_dat_o[12] (net)                               1   0.3124 
  mprj/wbs_dat_o[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.6993 r
  wbs_dat_o[12] (net) 
  wbs_dat_o[12] (out)                                                 1.5202   3.5889   1.0500   0.6165   0.8199 &   6.5192 r
  data arrival time                                                                                                  6.5192

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.5192
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3808

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3104 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3104 

  slack (with derating applied) (MET)                                                                     1.3808 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6912 



  Startpoint: mprj/o_FF[151]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7044   1.0500   0.0000   0.5976 &   2.3567 r
  mprj/o_FF[151]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2046   1.0500            0.7321 &   3.0888 r
  mprj/o_q[151] (net)                                    2   0.0155 
  mprj/o_dly[151]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2046   1.0500   0.0000   0.0003 &   3.0891 r
  mprj/o_dly[151]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2949   1.0500            0.6838 &   3.7729 r
  mprj/o_q_dly[151] (net)                                2   0.0233 
  mprj/o_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2949   1.0500   0.0000   0.0004 &   3.7733 r
  mprj/o_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.4438   1.0500            2.0582 &   5.8315 r
  mprj/io_oeb[14] (net)                                  1   0.3014 
  mprj/io_oeb[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.8315 r
  io_oeb[14] (net) 
  io_oeb[14] (out)                                                    1.2399   3.4626   1.0500   0.4991   0.6854 &   6.5168 r
  data arrival time                                                                                                  6.5168

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.5168
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3832

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3103 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3103 

  slack (with derating applied) (MET)                                                                     1.3832 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6935 



  Startpoint: mprj/o_FF[55]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1041   1.0500   0.0000   1.3884 &   3.1476 r
  mprj/o_FF[55]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1040   1.0500            0.6753 &   3.8229 r
  mprj/o_q[55] (net)                                     1   0.0057 
  mprj/o_dly[55]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1040   1.0500   0.0000   0.0001 &   3.8230 r
  mprj/o_dly[55]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2945   1.0500            0.6746 &   4.4976 r
  mprj/o_q_dly[55] (net)                                 2   0.0233 
  mprj/o_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1311   0.2945   1.0500   0.0528   0.0559 &   4.5534 r
  mprj/o_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6637   1.0500            1.6360 &   6.1895 r
  mprj/la_data_out[23] (net)                             1   0.2334 
  mprj/la_data_out[23] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.1895 r
  la_data_out[23] (net) 
  la_data_out[23] (out)                                               0.4101   2.6740   1.0500   0.1656   0.2765 &   6.4659 r
  data arrival time                                                                                                  6.4659

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.4659
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4341

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3079 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3079 

  slack (with derating applied) (MET)                                                                     1.4341 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7420 



  Startpoint: mprj/o_FF[8]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.3869   1.0500   0.0000   0.2815 &   2.0407 r
  mprj/o_FF[8]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2292   1.0500            0.7420 &   2.7827 r
  mprj/o_q[8] (net)                                      2   0.0179 
  mprj/o_dly[8]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.2292   1.0500   0.0000   0.0003 &   2.7830 r
  mprj/o_dly[8]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3015   1.0500            0.6894 &   3.4724 r
  mprj/o_q_dly[8] (net)                                  2   0.0239 
  mprj/o_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0819   0.3015   1.0500   0.0325   0.0345 &   3.5069 r
  mprj/o_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.8222   1.0500            2.2890 &   5.7959 r
  mprj/wbs_dat_o[8] (net)                                1   0.3358 
  mprj/wbs_dat_o[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &   5.7959 r
  wbs_dat_o[8] (net) 
  wbs_dat_o[8] (out)                                                  1.1377   3.8398   1.0500   0.4614   0.6618 &   6.4578 r
  data arrival time                                                                                                  6.4578

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.4578
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4422

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3075 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3075 

  slack (with derating applied) (MET)                                                                     1.4422 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7497 



  Startpoint: mprj/o_FF[26]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8783   1.0500   0.0000   0.8263 &   2.5854 r
  mprj/o_FF[26]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2037   1.0500            0.7342 &   3.3196 r
  mprj/o_q[26] (net)                                     2   0.0155 
  mprj/o_dly[26]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2037   1.0500   0.0000   0.0002 &   3.3198 r
  mprj/o_dly[26]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3252   1.0500            0.7022 &   4.0220 r
  mprj/o_q_dly[26] (net)                                 2   0.0261 
  mprj/o_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3252   1.0500   0.0000   0.0006 &   4.0226 r
  mprj/o_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2736   1.0500            1.9857 &   6.0083 r
  mprj/wbs_dat_o[26] (net)                               1   0.2875 
  mprj/wbs_dat_o[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.0083 r
  wbs_dat_o[26] (net) 
  wbs_dat_o[26] (out)                                                 0.7300   3.2863   1.0500   0.2981   0.4494 &   6.4577 r
  data arrival time                                                                                                  6.4577

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.4577
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4423

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3075 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3075 

  slack (with derating applied) (MET)                                                                     1.4423 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7498 



  Startpoint: mprj/o_FF[114]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1341   1.0500   0.0000   1.5250 &   3.2841 r
  mprj/o_FF[114]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0922   1.0500            0.6674 &   3.9516 r
  mprj/o_q[114] (net)                                    1   0.0044 
  mprj/o_dly[114]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0922   1.0500   0.0000   0.0000 &   3.9516 r
  mprj/o_dly[114]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3732   1.0500            0.7208 &   4.6724 r
  mprj/o_q_dly[114] (net)                                2   0.0306 
  mprj/o_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3732   1.0500   0.0000   0.0009 &   4.6732 r
  mprj/o_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7277   1.0500            1.6599 &   6.3332 r
  mprj/io_out[15] (net)                                  1   0.2384 
  mprj/io_out[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.3332 r
  io_out[15] (net) 
  io_out[15] (out)                                                    0.0000   2.7418   1.0500   0.0000   0.1237 &   6.4569 r
  data arrival time                                                                                                  6.4569

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.4569
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4431

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3075 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3075 

  slack (with derating applied) (MET)                                                                     1.4431 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7506 



  Startpoint: mprj/o_FF[20]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.7980   1.0500   0.0000   0.7027 &   2.4619 r
  mprj/o_FF[20]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2255   1.0500            0.7460 &   3.2079 r
  mprj/o_q[20] (net)                                     2   0.0175 
  mprj/o_dly[20]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0570   0.2255   1.0500   0.0228   0.0242 &   3.2321 r
  mprj/o_dly[20]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2245   1.0500            0.6418 &   3.8739 r
  mprj/o_q_dly[20] (net)                                 2   0.0166 
  mprj/o_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0877   0.2245   1.0500   0.0351   0.0371 &   3.9110 r
  mprj/o_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3619   1.0500            2.0108 &   5.9218 r
  mprj/wbs_dat_o[20] (net)                               1   0.2941 
  mprj/wbs_dat_o[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.9218 r
  wbs_dat_o[20] (net) 
  wbs_dat_o[20] (out)                                                 0.8745   3.3795   1.0500   0.3565   0.5303 &   6.4522 r
  data arrival time                                                                                                  6.4522

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.4522
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4478

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3072 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3072 

  slack (with derating applied) (MET)                                                                     1.4478 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7551 



  Startpoint: mprj/o_FF[36]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.9663   1.0500   0.0000   0.9717 &   2.7309 r
  mprj/o_FF[36]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1713   1.0500            0.7161 &   3.4470 r
  mprj/o_q[36] (net)                                     2   0.0124 
  mprj/o_dly[36]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1713   1.0500   0.0000   0.0002 &   3.4472 r
  mprj/o_dly[36]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3262   1.0500            0.6999 &   4.1470 r
  mprj/o_q_dly[36] (net)                                 2   0.0262 
  mprj/o_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1083   0.3262   1.0500   0.0436   0.0463 &   4.1933 r
  mprj/o_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0592   1.0500            1.8609 &   6.0542 r
  mprj/la_data_out[4] (net)                              1   0.2683 
  mprj/la_data_out[4] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.0542 r
  la_data_out[4] (net) 
  la_data_out[4] (out)                                                0.6206   3.0716   1.0500   0.2525   0.3905 &   6.4447 r
  data arrival time                                                                                                  6.4447

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.4447
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4553

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3069 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3069 

  slack (with derating applied) (MET)                                                                     1.4553 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7621 



  Startpoint: mprj/o_FF[17]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8303   1.0500   0.0000   0.7494 &   2.5086 r
  mprj/o_FF[17]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1803   1.0500            0.7195 &   3.2280 r
  mprj/o_q[17] (net)                                     2   0.0132 
  mprj/o_dly[17]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0634   0.1804   1.0500   0.0256   0.0270 &   3.2550 r
  mprj/o_dly[17]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2768   1.0500            0.6706 &   3.9256 r
  mprj/o_q_dly[17] (net)                                 2   0.0216 
  mprj/o_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1073   0.2768   1.0500   0.0406   0.0430 &   3.9686 r
  mprj/o_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4799   1.0500            2.0823 &   6.0509 r
  mprj/wbs_dat_o[17] (net)                               1   0.3048 
  mprj/wbs_dat_o[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.0509 r
  wbs_dat_o[17] (net) 
  wbs_dat_o[17] (out)                                                 0.4434   3.4973   1.0500   0.1768   0.3472 &   6.3981 r
  data arrival time                                                                                                  6.3981

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.3981
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5019

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3047 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3047 

  slack (with derating applied) (MET)                                                                     1.5019 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8066 



  Startpoint: mprj/o_FF[115]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0684   1.0500   0.0000   1.2107 &   2.9699 r
  mprj/o_FF[115]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1011   1.0500            0.6727 &   3.6426 r
  mprj/o_q[115] (net)                                    1   0.0054 
  mprj/o_dly[115]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1011   1.0500   0.0000   0.0000 &   3.6426 r
  mprj/o_dly[115]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3619   1.0500            0.7153 &   4.3579 r
  mprj/o_q_dly[115] (net)                                2   0.0296 
  mprj/o_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0464   0.3619   1.0500   0.0184   0.0200 &   4.3779 r
  mprj/o_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8480   1.0500            1.7558 &   6.1336 r
  mprj/io_out[16] (net)                                  1   0.2504 
  mprj/io_out[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.1336 r
  io_out[16] (net) 
  io_out[16] (out)                                                    0.3889   2.8565   1.0500   0.1552   0.2625 &   6.3961 r
  data arrival time                                                                                                  6.3961

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.3961
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5039

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3046 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3046 

  slack (with derating applied) (MET)                                                                     1.5039 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8085 



  Startpoint: mprj/o_FF[6]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.3397   1.0500   0.0000   0.2471 &   2.0063 r
  mprj/o_FF[6]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1594   1.0500            0.6994 &   2.7056 r
  mprj/o_q[6] (net)                                      2   0.0112 
  mprj/o_dly[6]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0097   0.1594   1.0500   0.0039   0.0042 &   2.7098 r
  mprj/o_dly[6]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3469   1.0500            0.7114 &   3.4212 r
  mprj/o_q_dly[6] (net)                                  2   0.0282 
  mprj/o_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1498   0.3469   1.0500   0.0595   0.0631 &   3.4842 r
  mprj/o_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.8345   1.0500            2.2936 &   5.7779 r
  mprj/wbs_dat_o[6] (net)                                1   0.3369 
  mprj/wbs_dat_o[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &   5.7779 r
  wbs_dat_o[6] (net) 
  wbs_dat_o[6] (out)                                                  1.0118   3.8537   1.0500   0.4124   0.6169 &   6.3947 r
  data arrival time                                                                                                  6.3947

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.3947
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5053

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3045 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3045 

  slack (with derating applied) (MET)                                                                     1.5053 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8098 



  Startpoint: mprj/o_FF[45]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0768   1.0500   0.0000   1.2304 &   2.9895 r
  mprj/o_FF[45]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1134   1.0500            0.6816 &   3.6711 r
  mprj/o_q[45] (net)                                     1   0.0067 
  mprj/o_dly[45]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1134   1.0500   0.0000   0.0001 &   3.6711 r
  mprj/o_dly[45]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2457   1.0500            0.6456 &   4.3168 r
  mprj/o_q_dly[45] (net)                                 2   0.0187 
  mprj/o_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0975   0.2457   1.0500   0.0395   0.0418 &   4.3585 r
  mprj/o_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7605   1.0500            1.6825 &   6.0410 r
  mprj/la_data_out[13] (net)                             1   0.2416 
  mprj/la_data_out[13] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.0410 r
  la_data_out[13] (net) 
  la_data_out[13] (out)                                               0.5480   2.7726   1.0500   0.2232   0.3472 &   6.3882 r
  data arrival time                                                                                                  6.3882

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.3882
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5118

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3042 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3042 

  slack (with derating applied) (MET)                                                                     1.5118 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8160 



  Startpoint: mprj/o_FF[147]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7055   1.0500   0.0000   0.5937 &   2.3528 r
  mprj/o_FF[147]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1213   1.0500            0.6815 &   3.0343 r
  mprj/o_q[147] (net)                                    1   0.0075 
  mprj/o_dly[147]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1213   1.0500   0.0000   0.0001 &   3.0344 r
  mprj/o_dly[147]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3522   1.0500            0.7112 &   3.7456 r
  mprj/o_q_dly[147] (net)                                2   0.0287 
  mprj/o_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0556   0.3522   1.0500   0.0217   0.0235 &   3.7692 r
  mprj/o_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2481   1.0500            1.9837 &   5.7528 r
  mprj/io_oeb[10] (net)                                  1   0.2858 
  mprj/io_oeb[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.7528 r
  io_oeb[10] (net) 
  io_oeb[10] (out)                                                    1.1683   3.2577   1.0500   0.4707   0.6112 &   6.3640 r
  data arrival time                                                                                                  6.3640

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.3640
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5360

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3030 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3030 

  slack (with derating applied) (MET)                                                                     1.5360 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8390 



  Startpoint: mprj/o_FF[54]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1041   1.0500   0.0000   1.3884 &   3.1476 r
  mprj/o_FF[54]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0837   1.0500            0.6609 &   3.8085 r
  mprj/o_q[54] (net)                                     1   0.0035 
  mprj/o_dly[54]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0837   1.0500   0.0000   0.0000 &   3.8085 r
  mprj/o_dly[54]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2177   1.0500            0.6241 &   4.4326 r
  mprj/o_q_dly[54] (net)                                 2   0.0160 
  mprj/o_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0020   0.2177   1.0500   0.0008   0.0011 &   4.4337 r
  mprj/o_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6572   1.0500            1.6281 &   6.0618 r
  mprj/la_data_out[22] (net)                             1   0.2327 
  mprj/la_data_out[22] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.0618 r
  la_data_out[22] (net) 
  la_data_out[22] (out)                                               0.4383   2.6675   1.0500   0.1774   0.2886 &   6.3503 r
  data arrival time                                                                                                  6.3503

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.3503
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5497

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3024 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3024 

  slack (with derating applied) (MET)                                                                     1.5497 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8521 



  Startpoint: mprj/o_FF[108]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7062   1.0500   0.0000   0.5910 &   2.3501 r
  mprj/o_FF[108]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1329   1.0500            0.6892 &   3.0393 r
  mprj/o_q[108] (net)                                    1   0.0087 
  mprj/o_dly[108]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0383   0.1329   1.0500   0.0156   0.0165 &   3.0558 r
  mprj/o_dly[108]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3428   1.0500            0.7065 &   3.7623 r
  mprj/o_q_dly[108] (net)                                2   0.0278 
  mprj/o_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0439   0.3428   1.0500   0.0174   0.0191 &   3.7814 r
  mprj/o_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.3912   1.0500            2.0536 &   5.8350 r
  mprj/io_out[9] (net)                                   1   0.2979 
  mprj/io_out[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &   5.8350 r
  io_out[9] (net) 
  io_out[9] (out)                                                     0.8225   3.4044   1.0500   0.3358   0.4932 &   6.3282 r
  data arrival time                                                                                                  6.3282

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.3282
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5718

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3013 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3013 

  slack (with derating applied) (MET)                                                                     1.5718 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8731 



  Startpoint: mprj/o_FF[43]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0684   1.0500   0.0000   1.2069 &   2.9660 r
  mprj/o_FF[43]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1065   1.0500            0.6766 &   3.6426 r
  mprj/o_q[43] (net)                                     1   0.0059 
  mprj/o_dly[43]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1065   1.0500   0.0000   0.0001 &   3.6427 r
  mprj/o_dly[43]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2798   1.0500            0.6658 &   4.3085 r
  mprj/o_q_dly[43] (net)                                 2   0.0219 
  mprj/o_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1080   0.2798   1.0500   0.0435   0.0461 &   4.3546 r
  mprj/o_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7540   1.0500            1.6837 &   6.0383 r
  mprj/la_data_out[11] (net)                             1   0.2412 
  mprj/la_data_out[11] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.0383 r
  la_data_out[11] (net) 
  la_data_out[11] (out)                                               0.3749   2.7654   1.0500   0.1497   0.2679 &   6.3062 r
  data arrival time                                                                                                  6.3062

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.3062
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5938

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3003 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3003 

  slack (with derating applied) (MET)                                                                     1.5938 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8941 



  Startpoint: mprj/o_FF[4]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.5529   1.0500   0.0000   0.4297 &   2.1888 r
  mprj/o_FF[4]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1861   1.0500            0.7187 &   2.9075 r
  mprj/o_q[4] (net)                                      2   0.0138 
  mprj/o_dly[4]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0186   0.1861   1.0500   0.0073   0.0078 &   2.9153 r
  mprj/o_dly[4]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2163   1.0500            0.6335 &   3.5488 r
  mprj/o_q_dly[4] (net)                                  2   0.0158 
  mprj/o_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0635   0.2163   1.0500   0.0258   0.0273 &   3.5760 r
  mprj/o_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.5458   1.0500            2.1141 &   5.6901 r
  mprj/wbs_dat_o[4] (net)                                1   0.3106 
  mprj/wbs_dat_o[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &   5.6901 r
  wbs_dat_o[4] (net) 
  wbs_dat_o[4] (out)                                                  1.0220   3.5655   1.0500   0.4146   0.6122 &   6.3024 r
  data arrival time                                                                                                  6.3024

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.3024
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5976

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3001 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3001 

  slack (with derating applied) (MET)                                                                     1.5976 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8978 



  Startpoint: mprj/o_FF[46]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0214   1.0500   0.0000   1.0938 &   2.8530 r
  mprj/o_FF[46]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1919   1.0500            0.7293 &   3.5823 r
  mprj/o_q[46] (net)                                     2   0.0143 
  mprj/o_dly[46]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0196   0.1919   1.0500   0.0077   0.0083 &   3.5905 r
  mprj/o_dly[46]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1129   1.0500            0.5663 &   4.1569 r
  mprj/o_q_dly[46] (net)                                 1   0.0056 
  mprj/o_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1129   1.0500   0.0000   0.0001 &   4.1569 r
  mprj/o_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8963   1.0500            1.7430 &   5.9000 r
  mprj/la_data_out[14] (net)                             1   0.2536 
  mprj/la_data_out[14] (user_proj_example)                                     0.0000   1.0500            0.0000 &   5.9000 r
  la_data_out[14] (net) 
  la_data_out[14] (out)                                               0.6597   2.9098   1.0500   0.2652   0.3998 &   6.2998 r
  data arrival time                                                                                                  6.2998

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.2998
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6002

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3000 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3000 

  slack (with derating applied) (MET)                                                                     1.6002 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9002 



  Startpoint: mprj/o_FF[32]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.7980   1.0500   0.0000   0.7029 &   2.4620 r
  mprj/o_FF[32]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1058   1.0500            0.6720 &   3.1340 r
  mprj/o_q[32] (net)                                     1   0.0059 
  mprj/o_dly[32]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1058   1.0500   0.0000   0.0001 &   3.1341 r
  mprj/o_dly[32]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2948   1.0500            0.6749 &   3.8089 r
  mprj/o_q_dly[32] (net)                                 2   0.0233 
  mprj/o_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2948   1.0500   0.0000   0.0004 &   3.8094 r
  mprj/o_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2450   1.0500            1.9669 &   5.7763 r
  mprj/la_data_out[0] (net)                              1   0.2848 
  mprj/la_data_out[0] (user_proj_example)                                      0.0000   1.0500            0.0000 &   5.7763 r
  la_data_out[0] (net) 
  la_data_out[0] (out)                                                0.8838   3.2579   1.0500   0.3597   0.5123 &   6.2885 r
  data arrival time                                                                                                  6.2885

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.2885
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6115

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2995 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2995 

  slack (with derating applied) (MET)                                                                     1.6115 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9109 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[1] (in)                                                                7.4441                     4.1149 &  26.1149 r
  io_in[1] (net)                                         2   0.6524 
  mprj/io_in[1] (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.1149 r
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.2276   7.5121   1.0500   3.5678   4.2282 &  30.3431 r
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1910   1.0500           -0.1176 &  30.2256 r
  mprj/buf_i[193] (net)                                  2   0.0363 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0198   0.1911   1.0500   0.0078   0.0094 &  30.2349 r
  data arrival time                                                                                                 30.2349

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.4167 &  32.0084 r
  clock reconvergence pessimism                                                                           0.0000    32.0084
  clock uncertainty                                                                                      -0.1000    31.9084
  library setup time                                                                    1.0000           -0.0585    31.8498
  data required time                                                                                                31.8498
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8498
  data arrival time                                                                                                -30.2349
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6149

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1057 
  total derate : arrival time                                                                            -0.2080 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3137 

  slack (with derating applied) (MET)                                                                     1.6149 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9286 



  Startpoint: mprj/o_FF[110]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7049   1.0500   0.0000   0.5960 &   2.3551 r
  mprj/o_FF[110]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1676   1.0500            0.7099 &   3.0651 r
  mprj/o_q[110] (net)                                    2   0.0120 
  mprj/o_dly[110]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0478   0.1676   1.0500   0.0191   0.0202 &   3.0853 r
  mprj/o_dly[110]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3494   1.0500            0.7137 &   3.7990 r
  mprj/o_q_dly[110] (net)                                2   0.0284 
  mprj/o_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1444   0.3495   1.0500   0.0589   0.0625 &   3.8615 r
  mprj/o_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9753   1.0500            1.8325 &   5.6940 r
  mprj/io_out[11] (net)                                  1   0.2618 
  mprj/io_out[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.6940 r
  io_out[11] (net) 
  io_out[11] (out)                                                    1.1545   2.9832   1.0500   0.4685   0.5905 &   6.2846 r
  data arrival time                                                                                                  6.2846

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.2846
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6154

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2993 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2993 

  slack (with derating applied) (MET)                                                                     1.6154 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9147 



  Startpoint: mprj/o_FF[24]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8434   1.0500   0.0000   0.7684 &   2.5276 r
  mprj/o_FF[24]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0999   1.0500            0.6685 &   3.1961 r
  mprj/o_q[24] (net)                                     1   0.0053 
  mprj/o_dly[24]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0159   0.0999   1.0500   0.0064   0.0068 &   3.2029 r
  mprj/o_dly[24]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3195   1.0500            0.6893 &   3.8922 r
  mprj/o_q_dly[24] (net)                                 2   0.0256 
  mprj/o_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0735   0.3195   1.0500   0.0291   0.0310 &   3.9232 r
  mprj/o_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1145   1.0500            1.8874 &   5.8106 r
  mprj/wbs_dat_o[24] (net)                               1   0.2731 
  mprj/wbs_dat_o[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.8106 r
  wbs_dat_o[24] (net) 
  wbs_dat_o[24] (out)                                                 0.7876   3.1283   1.0500   0.3210   0.4727 &   6.2833 r
  data arrival time                                                                                                  6.2833

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.2833
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6167

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2992 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2992 

  slack (with derating applied) (MET)                                                                     1.6167 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9159 



  Startpoint: mprj/o_FF[116]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0684   1.0500   0.0000   1.2092 &   2.9684 r
  mprj/o_FF[116]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1851   1.0500            0.7260 &   3.6944 r
  mprj/o_q[116] (net)                                    2   0.0137 
  mprj/o_dly[116]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1851   1.0500   0.0000   0.0002 &   3.6945 r
  mprj/o_dly[116]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3564   1.0500            0.7195 &   4.4140 r
  mprj/o_q_dly[116] (net)                                2   0.0290 
  mprj/o_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0695   0.3564   1.0500   0.0281   0.0302 &   4.4443 r
  mprj/o_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4454   1.0500            1.5284 &   5.9726 r
  mprj/io_out[17] (net)                                  1   0.2148 
  mprj/io_out[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.9726 r
  io_out[17] (net) 
  io_out[17] (out)                                                    0.5029   2.4515   1.0500   0.2051   0.2908 &   6.2634 r
  data arrival time                                                                                                  6.2634

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.2634
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6366

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2983 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2983 

  slack (with derating applied) (MET)                                                                     1.6366 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9349 



  Startpoint: mprj/o_FF[113]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0497   1.0500   0.0000   1.1583 &   2.9175 r
  mprj/o_FF[113]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1616   1.0500            0.7116 &   3.6291 r
  mprj/o_q[113] (net)                                    2   0.0114 
  mprj/o_dly[113]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0152   0.1616   1.0500   0.0060   0.0065 &   3.6356 r
  mprj/o_dly[113]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2950   1.0500            0.6800 &   4.3156 r
  mprj/o_q_dly[113] (net)                                2   0.0233 
  mprj/o_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2950   1.0500   0.0000   0.0005 &   4.3161 r
  mprj/o_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8966   1.0500            1.7584 &   6.0745 r
  mprj/io_out[14] (net)                                  1   0.2535 
  mprj/io_out[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.0745 r
  io_out[14] (net) 
  io_out[14] (out)                                                    0.1539   2.9103   1.0500   0.0582   0.1888 &   6.2632 r
  data arrival time                                                                                                  6.2632

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.2632
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6368

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2982 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2982 

  slack (with derating applied) (MET)                                                                     1.6368 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9350 



  Startpoint: mprj/o_FF[23]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.7980   1.0500   0.0000   0.7028 &   2.4619 r
  mprj/o_FF[23]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1483   1.0500            0.6998 &   3.1617 r
  mprj/o_q[23] (net)                                     1   0.0102 
  mprj/o_dly[23]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0136   0.1483   1.0500   0.0055   0.0059 &   3.1677 r
  mprj/o_dly[23]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2989   1.0500            0.6811 &   3.8488 r
  mprj/o_q_dly[23] (net)                                 2   0.0236 
  mprj/o_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1397   0.2989   1.0500   0.0570   0.0602 &   3.9090 r
  mprj/o_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2095   1.0500            1.9398 &   5.8488 r
  mprj/wbs_dat_o[23] (net)                               1   0.2813 
  mprj/wbs_dat_o[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.8488 r
  wbs_dat_o[23] (net) 
  wbs_dat_o[23] (out)                                                 0.5709   3.2238   1.0500   0.2305   0.3830 &   6.2318 r
  data arrival time                                                                                                  6.2318

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.2318
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6682

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2968 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2968 

  slack (with derating applied) (MET)                                                                     1.6682 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9649 



  Startpoint: mprj/o_FF[25]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8783   1.0500   0.0000   0.8267 &   2.5858 r
  mprj/o_FF[25]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2273   1.0500            0.7483 &   3.3342 r
  mprj/o_q[25] (net)                                     2   0.0177 
  mprj/o_dly[25]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1411   0.2273   1.0500   0.0575   0.0607 &   3.3948 r
  mprj/o_dly[25]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3754   1.0500            0.7343 &   4.1291 r
  mprj/o_q_dly[25] (net)                                 2   0.0308 
  mprj/o_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0666   0.3754   1.0500   0.0271   0.0292 &   4.1583 r
  mprj/o_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9902   1.0500            1.8164 &   5.9747 r
  mprj/wbs_dat_o[25] (net)                               1   0.2620 
  mprj/wbs_dat_o[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.9747 r
  wbs_dat_o[25] (net) 
  wbs_dat_o[25] (out)                                                 0.2890   3.0045   1.0500   0.1136   0.2519 &   6.2265 r
  data arrival time                                                                                                  6.2265

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.2265
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6735

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2965 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2965 

  slack (with derating applied) (MET)                                                                     1.6735 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9700 



  Startpoint: mprj/o_FF[148]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7048   1.0500   0.0000   0.5962 &   2.3553 r
  mprj/o_FF[148]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1657   1.0500            0.7088 &   3.0641 r
  mprj/o_q[148] (net)                                    2   0.0118 
  mprj/o_dly[148]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1657   1.0500   0.0000   0.0001 &   3.0643 r
  mprj/o_dly[148]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3355   1.0500            0.7050 &   3.7693 r
  mprj/o_q_dly[148] (net)                                2   0.0271 
  mprj/o_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0311   0.3355   1.0500   0.0121   0.0133 &   3.7826 r
  mprj/o_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1012   1.0500            1.8964 &   5.6791 r
  mprj/io_oeb[11] (net)                                  1   0.2726 
  mprj/io_oeb[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.6791 r
  io_oeb[11] (net) 
  io_oeb[11] (out)                                                    0.9457   3.1107   1.0500   0.3832   0.5142 &   6.1932 r
  data arrival time                                                                                                  6.1932

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.1932
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.7068

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2949 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2949 

  slack (with derating applied) (MET)                                                                     1.7068 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.0017 



  Startpoint: mprj/o_FF[11]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5526   1.0500   0.0000   0.4302 &   2.1893 r
  mprj/o_FF[11]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1887   1.0500            0.7202 &   2.9096 r
  mprj/o_q[11] (net)                                     2   0.0140 
  mprj/o_dly[11]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0107   0.1887   1.0500   0.0042   0.0046 &   2.9142 r
  mprj/o_dly[11]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3233   1.0500            0.6996 &   3.6138 r
  mprj/o_q_dly[11] (net)                                 2   0.0259 
  mprj/o_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1372   0.3233   1.0500   0.0551   0.0584 &   3.6722 r
  mprj/o_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5096   1.0500            2.0932 &   5.7654 r
  mprj/wbs_dat_o[11] (net)                               1   0.3068 
  mprj/wbs_dat_o[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.7654 r
  wbs_dat_o[11] (net) 
  wbs_dat_o[11] (out)                                                 0.5113   3.5299   1.0500   0.2047   0.3891 &   6.1544 r
  data arrival time                                                                                                  6.1544

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.1544
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.7456

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2931 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2931 

  slack (with derating applied) (MET)                                                                     1.7456 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.0386 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[2] (in)                                                            6.0548                     3.4404 &  25.4404 r
  wbs_sel_i[2] (net)                                     2   0.5355 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.4404 r
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.8132   6.0781   1.0500   4.0111   4.4802 &  29.9206 r
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1394   1.0500           -0.0877 &  29.8329 r
  mprj/buf_i[232] (net)                                  2   0.0101 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0070   0.1394   1.0500   0.0026   0.0029 &  29.8358 r
  data arrival time                                                                                                 29.8358

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.1438 &  31.7354 r
  clock reconvergence pessimism                                                                           0.0000    31.7354
  clock uncertainty                                                                                      -0.1000    31.6354
  library setup time                                                                    1.0000           -0.0455    31.5899
  data required time                                                                                                31.5899
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5899
  data arrival time                                                                                                -29.8358
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.7541

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0913 
  total derate : arrival time                                                                            -0.2181 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3094 

  slack (with derating applied) (MET)                                                                     1.7541 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.0635 



  Startpoint: mprj/o_FF[52]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0497   1.0500   0.0000   1.1579 &   2.9171 r
  mprj/o_FF[52]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1773   1.0500            0.7210 &   3.6381 r
  mprj/o_q[52] (net)                                     2   0.0129 
  mprj/o_dly[52]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1773   1.0500   0.0000   0.0002 &   3.6383 r
  mprj/o_dly[52]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3262   1.0500            0.7004 &   4.3386 r
  mprj/o_q_dly[52] (net)                                 2   0.0262 
  mprj/o_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0255   0.3262   1.0500   0.0098   0.0109 &   4.3495 r
  mprj/o_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5451   1.0500            1.5695 &   5.9190 r
  mprj/la_data_out[20] (net)                             1   0.2229 
  mprj/la_data_out[20] (user_proj_example)                                     0.0000   1.0500            0.0000 &   5.9190 r
  la_data_out[20] (net) 
  la_data_out[20] (out)                                               0.2639   2.5550   1.0500   0.1051   0.2080 &   6.1270 r
  data arrival time                                                                                                  6.1270

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.1270
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.7730

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2918 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2918 

  slack (with derating applied) (MET)                                                                     1.7730 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.0648 



  Startpoint: mprj/o_FF[29]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8833   1.0500   0.0000   0.8306 &   2.5898 r
  mprj/o_FF[29]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1074   1.0500            0.6744 &   3.2642 r
  mprj/o_q[29] (net)                                     1   0.0060 
  mprj/o_dly[29]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1074   1.0500   0.0000   0.0001 &   3.2643 r
  mprj/o_dly[29]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3584   1.0500            0.7137 &   3.9779 r
  mprj/o_q_dly[29] (net)                                 2   0.0292 
  mprj/o_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1701   0.3584   1.0500   0.0694   0.0735 &   4.0514 r
  mprj/o_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9241   1.0500            1.7736 &   5.8250 r
  mprj/wbs_dat_o[29] (net)                               1   0.2559 
  mprj/wbs_dat_o[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.8250 r
  wbs_dat_o[29] (net) 
  wbs_dat_o[29] (out)                                                 0.3833   2.9387   1.0500   0.1527   0.2914 &   6.1164 r
  data arrival time                                                                                                  6.1164

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.1164
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.7836

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2913 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2913 

  slack (with derating applied) (MET)                                                                     1.7836 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.0748 



  Startpoint: mprj/o_FF[153]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0684   1.0500   0.0000   1.2106 &   2.9698 r
  mprj/o_FF[153]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1149   1.0500            0.6826 &   3.6523 r
  mprj/o_q[153] (net)                                    1   0.0068 
  mprj/o_dly[153]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1149   1.0500   0.0000   0.0001 &   3.6524 r
  mprj/o_dly[153]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3998   1.0500            0.7395 &   4.3920 r
  mprj/o_q_dly[153] (net)                                2   0.0331 
  mprj/o_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1354   0.3998   1.0500   0.0546   0.0581 &   4.4501 r
  mprj/o_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4380   1.0500            1.5138 &   5.9639 r
  mprj/io_oeb[16] (net)                                  1   0.2135 
  mprj/io_oeb[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.9639 r
  io_oeb[16] (net) 
  io_oeb[16] (out)                                                    0.1441   2.4463   1.0500   0.0544   0.1464 &   6.1103 r
  data arrival time                                                                                                  6.1103

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.1103
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.7897

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2910 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2910 

  slack (with derating applied) (MET)                                                                     1.7897 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.0806 



  Startpoint: mprj/o_FF[119]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7038   1.0500   0.0000   0.5993 &   2.3584 r
  mprj/o_FF[119]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4074   1.0500            0.8532 &   3.2116 r
  mprj/o_q[119] (net)                                    2   0.0344 
  mprj/o_dly[119]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0506   0.4074   1.0500   0.0203   0.0224 &   3.2340 r
  mprj/o_dly[119]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3159   1.0500            0.7021 &   3.9361 r
  mprj/o_q_dly[119] (net)                                2   0.0253 
  mprj/o_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3159   1.0500   0.0000   0.0006 &   3.9367 r
  mprj/o_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7182   1.0500            1.6973 &   5.6340 r
  mprj/io_out[20] (net)                                  1   0.2378 
  mprj/io_out[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.6340 r
  io_out[20] (net) 
  io_out[20] (out)                                                    0.8748   2.7235   1.0500   0.3536   0.4480 &   6.0820 r
  data arrival time                                                                                                  6.0820

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.0820
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8180

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2896 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2896 

  slack (with derating applied) (MET)                                                                     1.8180 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.1077 



  Startpoint: mprj/o_FF[158]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0497   1.0500   0.0000   1.1581 &   2.9173 r
  mprj/o_FF[158]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2962   1.0500            0.7920 &   3.7093 r
  mprj/o_q[158] (net)                                    2   0.0241 
  mprj/o_dly[158]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2962   1.0500   0.0000   0.0006 &   3.7099 r
  mprj/o_dly[158]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3405   1.0500            0.7146 &   4.4245 r
  mprj/o_q_dly[158] (net)                                2   0.0276 
  mprj/o_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3405   1.0500   0.0000   0.0006 &   4.4252 r
  mprj/o_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4795   1.0500            1.5277 &   5.9529 r
  mprj/io_oeb[21] (net)                                  1   0.2168 
  mprj/io_oeb[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.9529 r
  io_oeb[21] (net) 
  io_oeb[21] (out)                                                    0.0000   2.4897   1.0500   0.0000   0.0991 &   6.0520 r
  data arrival time                                                                                                  6.0520

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.0520
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8480

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2882 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2882 

  slack (with derating applied) (MET)                                                                     1.8480 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.1362 



  Startpoint: mprj/o_FF[120]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0684   1.0500   0.0000   1.2104 &   2.9696 r
  mprj/o_FF[120]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1690   1.0500            0.7164 &   3.6859 r
  mprj/o_q[120] (net)                                    2   0.0121 
  mprj/o_dly[120]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1690   1.0500   0.0000   0.0002 &   3.6861 r
  mprj/o_dly[120]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3534   1.0500            0.7162 &   4.4023 r
  mprj/o_q_dly[120] (net)                                2   0.0288 
  mprj/o_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0939   0.3534   1.0500   0.0382   0.0407 &   4.4430 r
  mprj/o_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4036   1.0500            1.4879 &   5.9309 r
  mprj/io_out[21] (net)                                  1   0.2103 
  mprj/io_out[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.9309 r
  io_out[21] (net) 
  io_out[21] (out)                                                    0.0000   2.4133   1.0500   0.0000   0.0933 &   6.0242 r
  data arrival time                                                                                                  6.0242

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.0242
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8758

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2869 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2869 

  slack (with derating applied) (MET)                                                                     1.8758 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.1626 



  Startpoint: mprj/o_FF[2]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.5526   1.0500   0.0000   0.4302 &   2.1893 r
  mprj/o_FF[2]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1645   1.0500            0.7057 &   2.8951 r
  mprj/o_q[2] (net)                                      2   0.0117 
  mprj/o_dly[2]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0234   0.1645   1.0500   0.0094   0.0100 &   2.9050 r
  mprj/o_dly[2]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2322   1.0500            0.6416 &   3.5466 r
  mprj/o_q_dly[2] (net)                                  2   0.0173 
  mprj/o_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0753   0.2322   1.0500   0.0299   0.0317 &   3.5783 r
  mprj/o_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.6019   1.0500            2.1432 &   5.7215 r
  mprj/wbs_dat_o[2] (net)                                1   0.3150 
  mprj/wbs_dat_o[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &   5.7215 r
  wbs_dat_o[2] (net) 
  wbs_dat_o[2] (out)                                                  0.2547   3.6232   1.0500   0.0968   0.2862 &   6.0078 r
  data arrival time                                                                                                  6.0078

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.0078
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8922

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2861 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2861 

  slack (with derating applied) (MET)                                                                     1.8922 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.1783 



  Startpoint: mprj/o_FF[31]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.7980   1.0500   0.0000   0.7029 &   2.4620 r
  mprj/o_FF[31]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0924   1.0500            0.6625 &   3.1245 r
  mprj/o_q[31] (net)                                     1   0.0045 
  mprj/o_dly[31]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0924   1.0500   0.0000   0.0000 &   3.1246 r
  mprj/o_dly[31]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2996   1.0500            0.6761 &   3.8006 r
  mprj/o_q_dly[31] (net)                                 2   0.0237 
  mprj/o_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2996   1.0500   0.0000   0.0005 &   3.8011 r
  mprj/o_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0032   1.0500            1.8249 &   5.6260 r
  mprj/wbs_dat_o[31] (net)                               1   0.2632 
  mprj/wbs_dat_o[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.6260 r
  wbs_dat_o[31] (net) 
  wbs_dat_o[31] (out)                                                 0.5727   3.0161   1.0500   0.2319   0.3708 &   5.9969 r
  data arrival time                                                                                                  5.9969

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.9969
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.9031

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2856 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2856 

  slack (with derating applied) (MET)                                                                     1.9031 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.1887 



  Startpoint: mprj/o_FF[22]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8401   1.0500   0.0000   0.7635 &   2.5227 r
  mprj/o_FF[22]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1518   1.0500            0.7025 &   3.2252 r
  mprj/o_q[22] (net)                                     2   0.0105 
  mprj/o_dly[22]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1518   1.0500   0.0000   0.0001 &   3.2253 r
  mprj/o_dly[22]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2202   1.0500            0.6329 &   3.8583 r
  mprj/o_q_dly[22] (net)                                 2   0.0162 
  mprj/o_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0345   0.2202   1.0500   0.0139   0.0148 &   3.8731 r
  mprj/o_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0177   1.0500            1.8223 &   5.6953 r
  mprj/wbs_dat_o[22] (net)                               1   0.2641 
  mprj/wbs_dat_o[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.6953 r
  wbs_dat_o[22] (net) 
  wbs_dat_o[22] (out)                                                 0.2834   3.0324   1.0500   0.1109   0.2527 &   5.9480 r
  data arrival time                                                                                                  5.9480

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.9480
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.9520

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2832 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2832 

  slack (with derating applied) (MET)                                                                     1.9520 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.2353 



  Startpoint: mprj/o_FF[7]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.3870   1.0500   0.0000   0.2813 &   2.0405 r
  mprj/o_FF[7]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1838   1.0500            0.7147 &   2.7553 r
  mprj/o_q[7] (net)                                      2   0.0135 
  mprj/o_dly[7]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0539   0.1838   1.0500   0.0200   0.0212 &   2.7764 r
  mprj/o_dly[7]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3324   1.0500            0.7047 &   3.4811 r
  mprj/o_q_dly[7] (net)                                  2   0.0268 
  mprj/o_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1990   0.3324   1.0500   0.0751   0.0794 &   3.5605 r
  mprj/o_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.4409   1.0500            2.0468 &   5.6073 r
  mprj/wbs_dat_o[7] (net)                                1   0.3002 
  mprj/wbs_dat_o[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &   5.6073 r
  wbs_dat_o[7] (net) 
  wbs_dat_o[7] (out)                                                  0.3761   3.4640   1.0500   0.1482   0.3337 &   5.9410 r
  data arrival time                                                                                                  5.9410

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.9410
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.9590

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2829 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2829 

  slack (with derating applied) (MET)                                                                     1.9590 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.2420 



  Startpoint: mprj/o_FF[18]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5506   1.0500   0.0000   0.4325 &   2.1917 r
  mprj/o_FF[18]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2021   1.0500            0.7282 &   2.9199 r
  mprj/o_q[18] (net)                                     2   0.0153 
  mprj/o_dly[18]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0518   0.2021   1.0500   0.0210   0.0223 &   2.9422 r
  mprj/o_dly[18]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2886   1.0500            0.6797 &   3.6219 r
  mprj/o_q_dly[18] (net)                                 2   0.0227 
  mprj/o_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0661   0.2886   1.0500   0.0254   0.0270 &   3.6488 r
  mprj/o_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1768   1.0500            1.9137 &   5.5625 r
  mprj/wbs_dat_o[18] (net)                               1   0.2782 
  mprj/wbs_dat_o[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.5625 r
  wbs_dat_o[18] (net) 
  wbs_dat_o[18] (out)                                                 0.5255   3.1926   1.0500   0.2118   0.3688 &   5.9314 r
  data arrival time                                                                                                  5.9314

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.9314
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.9686

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2824 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2824 

  slack (with derating applied) (MET)                                                                     1.9686 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.2511 



  Startpoint: mprj/o_FF[117]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0497   1.0500   0.0000   1.1583 &   2.9175 r
  mprj/o_FF[117]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1700   1.0500            0.7167 &   3.6341 r
  mprj/o_q[117] (net)                                    2   0.0122 
  mprj/o_dly[117]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1700   1.0500   0.0000   0.0002 &   3.6343 r
  mprj/o_dly[117]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4941   1.0500            0.8014 &   4.4357 r
  mprj/o_q_dly[117] (net)                                2   0.0418 
  mprj/o_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.3137   0.4941   1.0500   0.1278   0.1355 &   4.5712 r
  mprj/o_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.9293   1.0500            1.2449 &   5.8161 r
  mprj/io_out[18] (net)                                  1   0.1682 
  mprj/io_out[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.8161 r
  io_out[18] (net) 
  io_out[18] (out)                                                    0.0559   1.9330   1.0500   0.0211   0.0704 &   5.8866 r
  data arrival time                                                                                                  5.8866

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.8866
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.0134

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2803 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2803 

  slack (with derating applied) (MET)                                                                     2.0134 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.2937 



  Startpoint: mprj/o_FF[14]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5509   1.0500   0.0000   0.4321 &   2.1913 r
  mprj/o_FF[14]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1008   1.0500            0.6647 &   2.8560 r
  mprj/o_q[14] (net)                                     1   0.0054 
  mprj/o_dly[14]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1008   1.0500   0.0000   0.0001 &   2.8561 r
  mprj/o_dly[14]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3036   1.0500            0.6798 &   3.5359 r
  mprj/o_q_dly[14] (net)                                 2   0.0241 
  mprj/o_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2176   0.3036   1.0500   0.0885   0.0933 &   3.6292 r
  mprj/o_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1893   1.0500            1.9140 &   5.5432 r
  mprj/wbs_dat_o[14] (net)                               1   0.2789 
  mprj/wbs_dat_o[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.5432 r
  wbs_dat_o[14] (net) 
  wbs_dat_o[14] (out)                                                 0.3918   3.2070   1.0500   0.1555   0.3173 &   5.8605 r
  data arrival time                                                                                                  5.8605

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.8605
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.0395

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2791 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2791 

  slack (with derating applied) (MET)                                                                     2.0395 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.3186 



  Startpoint: mprj/o_FF[21]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8101   1.0500   0.0000   0.7196 &   2.4787 r
  mprj/o_FF[21]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1562   1.0500            0.7047 &   3.1834 r
  mprj/o_q[21] (net)                                     2   0.0109 
  mprj/o_dly[21]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1562   1.0500   0.0000   0.0002 &   3.1836 r
  mprj/o_dly[21]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2045   1.0500            0.6234 &   3.8069 r
  mprj/o_q_dly[21] (net)                                 2   0.0147 
  mprj/o_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0371   0.2045   1.0500   0.0150   0.0160 &   3.8229 r
  mprj/o_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9522   1.0500            1.7717 &   5.5946 r
  mprj/wbs_dat_o[21] (net)                               1   0.2575 
  mprj/wbs_dat_o[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.5946 r
  wbs_dat_o[21] (net) 
  wbs_dat_o[21] (out)                                                 0.2530   2.9693   1.0500   0.0986   0.2457 &   5.8404 r
  data arrival time                                                                                                  5.8404

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.8404
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.0596

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2781 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2781 

  slack (with derating applied) (MET)                                                                     2.0596 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.3377 



  Startpoint: mprj/o_FF[33]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.7047   1.0500   0.0000   0.5967 &   2.3558 r
  mprj/o_FF[33]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0826   1.0500            0.6542 &   3.0101 r
  mprj/o_q[33] (net)                                     1   0.0034 
  mprj/o_dly[33]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0826   1.0500   0.0000   0.0000 &   3.0101 r
  mprj/o_dly[33]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3119   1.0500            0.6820 &   3.6921 r
  mprj/o_q_dly[33] (net)                                 2   0.0249 
  mprj/o_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0751   0.3119   1.0500   0.0291   0.0311 &   3.7233 r
  mprj/o_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0409   1.0500            1.8454 &   5.5686 r
  mprj/la_data_out[1] (net)                              1   0.2665 
  mprj/la_data_out[1] (user_proj_example)                                      0.0000   1.0500            0.0000 &   5.5686 r
  la_data_out[1] (net) 
  la_data_out[1] (out)                                                0.3254   3.0542   1.0500   0.1280   0.2638 &   5.8324 r
  data arrival time                                                                                                  5.8324

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.8324
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.0676

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2777 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2777 

  slack (with derating applied) (MET)                                                                     2.0676 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.3453 



  Startpoint: mprj/o_FF[112]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7045   1.0500   0.0000   0.5971 &   2.3563 r
  mprj/o_FF[112]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2141   1.0500            0.7378 &   3.0940 r
  mprj/o_q[112] (net)                                    2   0.0165 
  mprj/o_dly[112]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2141   1.0500   0.0000   0.0003 &   3.0943 r
  mprj/o_dly[112]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3057   1.0500            0.6912 &   3.7855 r
  mprj/o_q_dly[112] (net)                                2   0.0243 
  mprj/o_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3057   1.0500   0.0000   0.0006 &   3.7861 r
  mprj/o_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8815   1.0500            1.7585 &   5.5446 r
  mprj/io_out[13] (net)                                  1   0.2526 
  mprj/io_out[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.5446 r
  io_out[13] (net) 
  io_out[13] (out)                                                    0.3988   2.8932   1.0500   0.1600   0.2856 &   5.8303 r
  data arrival time                                                                                                  5.8303

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.8303
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.0697

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2776 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2776 

  slack (with derating applied) (MET)                                                                     2.0697 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.3473 



  Startpoint: mprj/o_FF[3]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.5530   1.0500   0.0000   0.4296 &   2.1888 r
  mprj/o_FF[3]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1994   1.0500            0.7267 &   2.9155 r
  mprj/o_q[3] (net)                                      2   0.0150 
  mprj/o_dly[3]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0184   0.1994   1.0500   0.0074   0.0080 &   2.9235 r
  mprj/o_dly[3]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.1782   1.0500            0.6107 &   3.5342 r
  mprj/o_q_dly[3] (net)                                  2   0.0121 
  mprj/o_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.1782   1.0500   0.0000   0.0001 &   3.5343 r
  mprj/o_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.3501   1.0500            1.9889 &   5.5232 r
  mprj/wbs_dat_o[3] (net)                                1   0.2924 
  mprj/wbs_dat_o[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &   5.5232 r
  wbs_dat_o[3] (net) 
  wbs_dat_o[3] (out)                                                  0.2854   3.3715   1.0500   0.1104   0.2919 &   5.8151 r
  data arrival time                                                                                                  5.8151

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.8151
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.0849

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2769 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2769 

  slack (with derating applied) (MET)                                                                     2.0849 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.3618 



  Startpoint: mprj/o_FF[154]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0684   1.0500   0.0000   1.2098 &   2.9689 r
  mprj/o_FF[154]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2115   1.0500            0.7418 &   3.7107 r
  mprj/o_q[154] (net)                                    2   0.0162 
  mprj/o_dly[154]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2115   1.0500   0.0000   0.0002 &   3.7109 r
  mprj/o_dly[154]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3022   1.0500            0.6889 &   4.3998 r
  mprj/o_q_dly[154] (net)                                2   0.0239 
  mprj/o_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0408   0.3022   1.0500   0.0162   0.0176 &   4.4174 r
  mprj/o_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.0506   1.0500            1.3043 &   5.7217 r
  mprj/io_oeb[17] (net)                                  1   0.1784 
  mprj/io_oeb[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.7217 r
  io_oeb[17] (net) 
  io_oeb[17] (out)                                                    0.0000   2.0557   1.0500   0.0000   0.0593 &   5.7810 r
  data arrival time                                                                                                  5.7810

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.7810
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.1190

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2753 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2753 

  slack (with derating applied) (MET)                                                                     2.1190 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.3943 



  Startpoint: mprj/o_FF[10]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3846   1.0500   0.0000   0.2794 &   2.0386 r
  mprj/o_FF[10]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2777   1.0500            0.7709 &   2.8095 r
  mprj/o_q[10] (net)                                     2   0.0224 
  mprj/o_dly[10]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2777   1.0500   0.0000   0.0005 &   2.8100 r
  mprj/o_dly[10]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2423   1.0500            0.6543 &   3.4643 r
  mprj/o_q_dly[10] (net)                                 2   0.0183 
  mprj/o_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0464   0.2423   1.0500   0.0185   0.0197 &   3.4840 r
  mprj/o_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2659   1.0500            1.9551 &   5.4391 r
  mprj/wbs_dat_o[10] (net)                               1   0.2853 
  mprj/wbs_dat_o[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.4391 r
  wbs_dat_o[10] (net) 
  wbs_dat_o[10] (out)                                                 0.3296   3.2843   1.0500   0.1292   0.2964 &   5.7355 r
  data arrival time                                                                                                  5.7355

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.7355
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.1645

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2731 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2731 

  slack (with derating applied) (MET)                                                                     2.1645 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.4376 



  Startpoint: mprj/o_FF[155]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0684   1.0500   0.0000   1.2089 &   2.9680 r
  mprj/o_FF[155]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1764   1.0500            0.7208 &   3.6888 r
  mprj/o_q[155] (net)                                    2   0.0128 
  mprj/o_dly[155]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0278   0.1764   1.0500   0.0112   0.0120 &   3.7008 r
  mprj/o_dly[155]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4329   1.0500            0.7652 &   4.4660 r
  mprj/o_q_dly[155] (net)                                2   0.0362 
  mprj/o_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1375   0.4329   1.0500   0.0558   0.0596 &   4.5255 r
  mprj/o_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7908   1.0500            1.1664 &   5.6919 r
  mprj/io_oeb[18] (net)                                  1   0.1562 
  mprj/io_oeb[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.6919 r
  io_oeb[18] (net) 
  io_oeb[18] (out)                                                    0.0000   1.7935   1.0500   0.0000   0.0399 &   5.7319 r
  data arrival time                                                                                                  5.7319

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.7319
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.1681

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2729 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2729 

  slack (with derating applied) (MET)                                                                     2.1681 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.4411 



  Startpoint: mprj/o_FF[5]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.3391   1.0500   0.0000   0.2467 &   2.0058 r
  mprj/o_FF[5]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1848   1.0500            0.7146 &   2.7205 r
  mprj/o_q[5] (net)                                      2   0.0136 
  mprj/o_dly[5]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0286   0.1848   1.0500   0.0114   0.0122 &   2.7326 r
  mprj/o_dly[5]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2595   1.0500            0.6604 &   3.3930 r
  mprj/o_q_dly[5] (net)                                  2   0.0199 
  mprj/o_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0381   0.2595   1.0500   0.0148   0.0159 &   3.4089 r
  mprj/o_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.3339   1.0500            1.9869 &   5.3959 r
  mprj/wbs_dat_o[5] (net)                                1   0.2910 
  mprj/wbs_dat_o[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &   5.3959 r
  wbs_dat_o[5] (net) 
  wbs_dat_o[5] (out)                                                  0.2336   3.3547   1.0500   0.0887   0.2663 &   5.6622 r
  data arrival time                                                                                                  5.6622

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.6622
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.2378

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2696 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2696 

  slack (with derating applied) (MET)                                                                     2.2378 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.5074 



  Startpoint: mprj/o_FF[146]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6846   1.0500   0.0000   0.5640 &   2.3231 r
  mprj/o_FF[146]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1104   1.0500            0.6735 &   2.9966 r
  mprj/o_q[146] (net)                                    1   0.0064 
  mprj/o_dly[146]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0209   0.1104   1.0500   0.0085   0.0090 &   3.0056 r
  mprj/o_dly[146]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3731   1.0500            0.7229 &   3.7285 r
  mprj/o_q_dly[146] (net)                                2   0.0306 
  mprj/o_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1922   0.3731   1.0500   0.0785   0.0832 &   3.8117 r
  mprj/o_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6932   1.0500            1.6482 &   5.4599 r
  mprj/io_oeb[9] (net)                                   1   0.2357 
  mprj/io_oeb[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &   5.4599 r
  io_oeb[9] (net) 
  io_oeb[9] (out)                                                     0.2016   2.7054   1.0500   0.0771   0.1955 &   5.6554 r
  data arrival time                                                                                                  5.6554

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.6554
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.2446

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2693 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2693 

  slack (with derating applied) (MET)                                                                     2.2446 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.5139 



  Startpoint: mprj/o_FF[13]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5512   1.0500   0.0000   0.4319 &   2.1910 r
  mprj/o_FF[13]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1145   1.0500            0.6743 &   2.8653 r
  mprj/o_q[13] (net)                                     1   0.0068 
  mprj/o_dly[13]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1145   1.0500   0.0000   0.0001 &   2.8654 r
  mprj/o_dly[13]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2480   1.0500            0.6472 &   3.5125 r
  mprj/o_q_dly[13] (net)                                 2   0.0189 
  mprj/o_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2480   1.0500   0.0000   0.0003 &   3.5129 r
  mprj/o_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0979   1.0500            1.8625 &   5.3753 r
  mprj/wbs_dat_o[13] (net)                               1   0.2709 
  mprj/wbs_dat_o[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.3753 r
  wbs_dat_o[13] (net) 
  wbs_dat_o[13] (out)                                                 0.2363   3.1147   1.0500   0.0905   0.2433 &   5.6186 r
  data arrival time                                                                                                  5.6186

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.6186
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.2814

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2676 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2676 

  slack (with derating applied) (MET)                                                                     2.2814 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.5489 



  Startpoint: mprj/o_FF[150]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7049   1.0500   0.0000   0.5959 &   2.3550 r
  mprj/o_FF[150]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1790   1.0500            0.7168 &   3.0718 r
  mprj/o_q[150] (net)                                    2   0.0131 
  mprj/o_dly[150]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0490   0.1790   1.0500   0.0199   0.0211 &   3.0929 r
  mprj/o_dly[150]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3724   1.0500            0.7287 &   3.8216 r
  mprj/o_q_dly[150] (net)                                2   0.0306 
  mprj/o_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3724   1.0500   0.0000   0.0009 &   3.8225 r
  mprj/o_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7400   1.0500            1.6674 &   5.4900 r
  mprj/io_oeb[13] (net)                                  1   0.2395 
  mprj/io_oeb[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.4900 r
  io_oeb[13] (net) 
  io_oeb[13] (out)                                                    0.0000   2.7541   1.0500   0.0000   0.1230 &   5.6130 r
  data arrival time                                                                                                  5.6130

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.6130
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.2870

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2673 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2673 

  slack (with derating applied) (MET)                                                                     2.2870 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.5543 



  Startpoint: mprj/o_FF[149]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7058   1.0500   0.0000   0.5924 &   2.3515 r
  mprj/o_FF[149]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1085   1.0500            0.6725 &   3.0240 r
  mprj/o_q[149] (net)                                    1   0.0062 
  mprj/o_dly[149]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0176   0.1085   1.0500   0.0069   0.0073 &   3.0313 r
  mprj/o_dly[149]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3664   1.0500            0.7186 &   3.7499 r
  mprj/o_q_dly[149] (net)                                2   0.0300 
  mprj/o_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3664   1.0500   0.0000   0.0008 &   3.7508 r
  mprj/o_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6565   1.0500            1.6308 &   5.3815 r
  mprj/io_oeb[12] (net)                                  1   0.2326 
  mprj/io_oeb[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.3815 r
  io_oeb[12] (net) 
  io_oeb[12] (out)                                                    0.1803   2.6678   1.0500   0.0683   0.1806 &   5.5622 r
  data arrival time                                                                                                  5.5622

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.5622
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.3378

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2649 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2649 

  slack (with derating applied) (MET)                                                                     2.3378 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.6027 



  Startpoint: mprj/o_FF[0]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.3349   1.0500   0.0000   0.2329 &   1.9921 r
  mprj/o_FF[0]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1189   1.0500            0.6741 &   2.6661 r
  mprj/o_q[0] (net)                                      1   0.0073 
  mprj/o_dly[0]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.1189   1.0500   0.0000   0.0001 &   2.6662 r
  mprj/o_dly[0]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2597   1.0500            0.6547 &   3.3210 r
  mprj/o_q_dly[0] (net)                                  2   0.0200 
  mprj/o_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1929   0.2597   1.0500   0.0752   0.0793 &   3.4002 r
  mprj/o_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.3088   1.0500            1.9659 &   5.3661 r
  mprj/wbs_dat_o[0] (net)                                1   0.2882 
  mprj/wbs_dat_o[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &   5.3661 r
  wbs_dat_o[0] (net) 
  wbs_dat_o[0] (out)                                                  0.0000   3.3328   1.0500   0.0000   0.1784 &   5.5445 r
  data arrival time                                                                                                  5.5445

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.5445
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.3555

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2640 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2640 

  slack (with derating applied) (MET)                                                                     2.3555 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.6195 



  Startpoint: mprj/o_FF[111]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7051   1.0500   0.0000   0.5950 &   2.3542 r
  mprj/o_FF[111]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1297   1.0500            0.6872 &   3.0414 r
  mprj/o_q[111] (net)                                    1   0.0084 
  mprj/o_dly[111]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0474   0.1297   1.0500   0.0191   0.0202 &   3.0616 r
  mprj/o_dly[111]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3765   1.0500            0.7267 &   3.7883 r
  mprj/o_q_dly[111] (net)                                2   0.0310 
  mprj/o_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3765   1.0500   0.0000   0.0009 &   3.7892 r
  mprj/o_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6751   1.0500            1.6414 &   5.4306 r
  mprj/io_out[12] (net)                                  1   0.2342 
  mprj/io_out[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.4306 r
  io_out[12] (net) 
  io_out[12] (out)                                                    0.0000   2.6864   1.0500   0.0000   0.1081 &   5.5387 r
  data arrival time                                                                                                  5.5387

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.5387
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.3613

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2637 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2637 

  slack (with derating applied) (MET)                                                                     2.3613 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.6250 



  Startpoint: mprj/o_FF[175]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_ack_o (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3349   1.0500   0.0000   0.2329 &   1.9921 r
  mprj/o_FF[175]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0926   1.0500            0.6557 &   2.6478 r
  mprj/o_q[175] (net)                                    1   0.0045 
  mprj/o_dly[175]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0926   1.0500   0.0000   0.0001 &   2.6479 r
  mprj/o_dly[175]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2338   1.0500            0.6357 &   3.2836 r
  mprj/o_q_dly[175] (net)                                2   0.0175 
  mprj/o_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0507   0.2338   1.0500   0.0206   0.0218 &   3.3054 r
  mprj/o_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.4253   1.0500            2.0279 &   5.3333 r
  mprj/wbs_ack_o (net)                                   1   0.2983 
  mprj/wbs_ack_o (user_proj_example)                                           0.0000   1.0500            0.0000 &   5.3333 r
  wbs_ack_o (net) 
  wbs_ack_o (out)                                                     0.0000   3.4508   1.0500   0.0000   0.1890 &   5.5223 r
  data arrival time                                                                                                  5.5223

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.5223
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.3777

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2630 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2630 

  slack (with derating applied) (MET)                                                                     2.3777 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.6407 



  Startpoint: mprj/o_FF[157]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7042   1.0500   0.0000   0.5980 &   2.3572 r
  mprj/o_FF[157]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3467   1.0500            0.8169 &   3.1741 r
  mprj/o_q[157] (net)                                    2   0.0288 
  mprj/o_dly[157]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0267   0.3467   1.0500   0.0105   0.0119 &   3.1860 r
  mprj/o_dly[157]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3280   1.0500            0.7081 &   3.8941 r
  mprj/o_q_dly[157] (net)                                2   0.0264 
  mprj/o_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3280   1.0500   0.0000   0.0006 &   3.8947 r
  mprj/o_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3340   1.0500            1.4566 &   5.3513 r
  mprj/io_oeb[20] (net)                                  1   0.2045 
  mprj/io_oeb[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.3513 r
  io_oeb[20] (net) 
  io_oeb[20] (out)                                                    0.0000   2.3407   1.0500   0.0000   0.0773 &   5.4286 r
  data arrival time                                                                                                  5.4286

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.4286
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.4714

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2585 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2585 

  slack (with derating applied) (MET)                                                                     2.4714 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.7299 



  Startpoint: mprj/o_FF[118]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7043   1.0500   0.0000   0.5978 &   2.3570 r
  mprj/o_FF[118]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2516   1.0500            0.7602 &   3.1172 r
  mprj/o_q[118] (net)                                    2   0.0200 
  mprj/o_dly[118]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2516   1.0500   0.0000   0.0004 &   3.1176 r
  mprj/o_dly[118]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3770   1.0500            0.7358 &   3.8534 r
  mprj/o_q_dly[118] (net)                                2   0.0310 
  mprj/o_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0389   0.3770   1.0500   0.0152   0.0169 &   3.8704 r
  mprj/o_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.9746   1.0500            1.2715 &   5.1418 r
  mprj/io_out[19] (net)                                  1   0.1724 
  mprj/io_out[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.1418 r
  io_out[19] (net) 
  io_out[19] (out)                                                    0.2483   1.9779   1.0500   0.0998   0.1520 &   5.2938 r
  data arrival time                                                                                                  5.2938

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.2938
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.6062

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2521 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2521 

  slack (with derating applied) (MET)                                                                     2.6062 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.8583 



  Startpoint: mprj/o_FF[156]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7044   1.0500   0.0000   0.5975 &   2.3566 r
  mprj/o_FF[156]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2302   1.0500            0.7474 &   3.1040 r
  mprj/o_q[156] (net)                                    2   0.0180 
  mprj/o_dly[156]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0605   0.2302   1.0500   0.0247   0.0262 &   3.1302 r
  mprj/o_dly[156]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4198   1.0500            0.7614 &   3.8917 r
  mprj/o_q_dly[156] (net)                                2   0.0350 
  mprj/o_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0504   0.4198   1.0500   0.0199   0.0220 &   3.9137 r
  mprj/o_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.9386   1.0500            1.2482 &   5.1618 r
  mprj/io_oeb[19] (net)                                  1   0.1689 
  mprj/io_oeb[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.1618 r
  io_oeb[19] (net) 
  io_oeb[19] (out)                                                    0.0000   1.9427   1.0500   0.0000   0.0505 &   5.2123 r
  data arrival time                                                                                                  5.2123

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.2123
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.6877

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2482 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2482 

  slack (with derating applied) (MET)                                                                     2.6877 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.9359 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[0] (in)                                                            4.7320                     2.7226 &  24.7226 r
  wbs_sel_i[0] (net)                                     2   0.4194 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.7226 r
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.1195   4.7427   1.0500   2.2141   2.5020 &  27.2246 r
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1173   1.0500           -0.0303 &  27.1943 r
  mprj/buf_i[230] (net)                                  1   0.0078 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0151   0.1173   1.0500   0.0060   0.0064 &  27.2007 r
  data arrival time                                                                                                 27.2007

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.1625 &  31.7541 r
  clock reconvergence pessimism                                                                           0.0000    31.7541
  clock uncertainty                                                                                      -0.1000    31.6541
  library setup time                                                                    1.0000           -0.0426    31.6115
  data required time                                                                                                31.6115
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6115
  data arrival time                                                                                                -27.2007
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.4108

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0923 
  total derate : arrival time                                                                            -0.1210 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2134 

  slack (with derating applied) (MET)                                                                     4.4108 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.6241 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[1] (in)                                                            4.6453                     2.6755 &  24.6755 r
  wbs_sel_i[1] (net)                                     2   0.4118 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.6755 r
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.0135   4.6553   1.0500   1.6395   1.8924 &  26.5679 r
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1125   1.0500           -0.0303 &  26.5376 r
  mprj/buf_i[231] (net)                                  1   0.0054 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0179   0.1125   1.0500   0.0072   0.0076 &  26.5453 r
  data arrival time                                                                                                 26.5453

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.1438 &  31.7354 r
  clock reconvergence pessimism                                                                           0.0000    31.7354
  clock uncertainty                                                                                      -0.1000    31.6354
  library setup time                                                                    1.0000           -0.0414    31.5940
  data required time                                                                                                31.5940
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5940
  data arrival time                                                                                                -26.5453
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.0487

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0913 
  total derate : arrival time                                                                            -0.0921 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1834 

  slack (with derating applied) (MET)                                                                     5.0487 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.2321 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[2] (in)                                                            4.3224                     2.3868 &  24.3868 r
  wbs_adr_i[2] (net)                                     2   0.3772 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.3868 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.6150   4.3593   1.0500   1.4847   1.8037 &  26.1905 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1169   1.0500           -0.0072 &  26.1833 r
  mprj/buf_i[34] (net)                                   2   0.0113 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0344   0.1169   1.0500   0.0138   0.0146 &  26.1979 r
  data arrival time                                                                                                 26.1979

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.1503 &  31.7419 r
  clock reconvergence pessimism                                                                           0.0000    31.7419
  clock uncertainty                                                                                      -0.1000    31.6419
  library setup time                                                                    1.0000           -0.0423    31.5997
  data required time                                                                                                31.5997
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5997
  data arrival time                                                                                                -26.1979
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.4018

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0917 
  total derate : arrival time                                                                            -0.0870 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1786 

  slack (with derating applied) (MET)                                                                     5.4018 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.5804 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[55] (in)                                                             4.6140                     2.6325 &  24.6325 r
  la_oenb[55] (net)                                      2   0.4077 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.6325 r
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.1224   4.6283   1.0500   2.2721   2.5683 &  27.2008 r
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1818   1.0500            0.0379 &  27.2387 r
  mprj/buf_i[119] (net)                                  2   0.0635 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1667   0.1821   1.0500   0.0690   0.0768 &  27.3155 r
  data arrival time                                                                                                 27.3155

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3398 &  32.9314 r
  clock reconvergence pessimism                                                                           0.0000    32.9314
  clock uncertainty                                                                                      -0.1000    32.8314
  library setup time                                                                    1.0000           -0.0645    32.7669
  data required time                                                                                                32.7669
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7669
  data arrival time                                                                                                -27.3155
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.4514

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1543 
  total derate : arrival time                                                                            -0.1278 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2821 

  slack (with derating applied) (MET)                                                                     5.4514 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.7335 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[10] (in)                                                           4.1528                     2.3195 &  24.3195 r
  wbs_dat_i[10] (net)                                    2   0.3638 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3195 r
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.3966   4.1766   1.0500   1.3948   1.6708 &  25.9903 r
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1101   1.0500           -0.0034 &  25.9869 r
  mprj/buf_i[10] (net)                                   1   0.0084 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0024   0.1101   1.0500   0.0009   0.0011 &  25.9880 r
  data arrival time                                                                                                 25.9880

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.0531 &  31.6447 r
  clock reconvergence pessimism                                                                           0.0000    31.6447
  clock uncertainty                                                                                      -0.1000    31.5447
  library setup time                                                                    1.0000           -0.0386    31.5061
  data required time                                                                                                31.5061
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5061
  data arrival time                                                                                                -25.9880
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5181

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0866 
  total derate : arrival time                                                                            -0.0798 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1664 

  slack (with derating applied) (MET)                                                                     5.5181 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.6845 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[2] (in)                                                                4.8898                     2.6530 &  24.6530 r
  io_in[2] (net)                                         2   0.4237 
  mprj/io_in[2] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.6530 r
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.1621   4.9215   1.0500   1.2888   1.6845 &  26.3375 r
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1525   1.0500           -0.0053 &  26.3322 r
  mprj/buf_i[194] (net)                                  2   0.0356 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0074   0.1525   1.0500   0.0028   0.0041 &  26.3363 r
  data arrival time                                                                                                 26.3363

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.4697 &  32.0613 r
  clock reconvergence pessimism                                                                           0.0000    32.0613
  clock uncertainty                                                                                      -0.1000    31.9613
  library setup time                                                                    1.0000           -0.0531    31.9081
  data required time                                                                                                31.9081
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9081
  data arrival time                                                                                                -26.3363
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5719

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1085 
  total derate : arrival time                                                                            -0.0807 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1892 

  slack (with derating applied) (MET)                                                                     5.5719 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.7610 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[8] (in)                                                            3.8387                     2.1286 &  24.1286 r
  wbs_adr_i[8] (net)                                     2   0.3351 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.1286 r
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.0799   3.8682   1.0500   1.7911   2.0869 &  26.2155 r
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1176   1.0500            0.0251 &  26.2406 r
  mprj/buf_i[40] (net)                                   2   0.0175 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1176   1.0500   0.0000   0.0003 &  26.2409 r
  data arrival time                                                                                                 26.2409

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.3903 &  31.9819 r
  clock reconvergence pessimism                                                                           0.0000    31.9819
  clock uncertainty                                                                                      -0.1000    31.8819
  library setup time                                                                    1.0000           -0.0464    31.8355
  data required time                                                                                                31.8355
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8355
  data arrival time                                                                                                -26.2409
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5946

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1043 
  total derate : arrival time                                                                            -0.1006 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2049 

  slack (with derating applied) (MET)                                                                     5.5946 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.7995 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[3] (in)                                                           4.3686                     2.4755 &  24.4755 r
  la_data_in[3] (net)                                    2   0.3850 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4755 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.0324   4.3859   1.0500   2.2358   2.5288 &  27.0043 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1181   1.0500           -0.0075 &  26.9968 r
  mprj/buf_i[131] (net)                                  2   0.0119 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0075   0.1181   1.0500   0.0028   0.0031 &  26.9999 r
  data arrival time                                                                                                 26.9999

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.1953 &  32.7869 r
  clock reconvergence pessimism                                                                           0.0000    32.7869
  clock uncertainty                                                                                      -0.1000    32.6869
  library setup time                                                                    1.0000           -0.0532    32.6337
  data required time                                                                                                32.6337
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6337
  data arrival time                                                                                                -26.9999
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6338

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1467 
  total derate : arrival time                                                                            -0.1210 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2676 

  slack (with derating applied) (MET)                                                                     5.6338 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9014 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[11] (in)                                                           4.0088                     2.2235 &  24.2235 r
  wbs_adr_i[11] (net)                                    2   0.3501 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2235 r
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.2279   4.0395   1.0500   1.3252   1.6045 &  25.8280 r
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1056   1.0500            0.0001 &  25.8280 r
  mprj/buf_i[43] (net)                                   1   0.0065 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0051   0.1056   1.0500   0.0019   0.0021 &  25.8301 r
  data arrival time                                                                                                 25.8301

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.0239 &  31.6155 r
  clock reconvergence pessimism                                                                           0.0000    31.6155
  clock uncertainty                                                                                      -0.1000    31.5155
  library setup time                                                                    1.0000           -0.0371    31.4784
  data required time                                                                                                31.4784
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.4784
  data arrival time                                                                                                -25.8301
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6483

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0850 
  total derate : arrival time                                                                            -0.0765 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1615 

  slack (with derating applied) (MET)                                                                     5.6483 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8098 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[37] (in)                                                               5.6987                     3.0453 &  25.0453 r
  io_in[37] (net)                                        2   0.4920 
  mprj/io_in[37] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.0453 r
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.8244   5.7490   1.0500   1.5580   2.0772 &  27.1225 r
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2040   1.0500           -0.0115 &  27.1110 r
  mprj/buf_i[229] (net)                                  2   0.0678 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0261   0.2050   1.0500   0.0104   0.0190 &  27.1300 r
  data arrival time                                                                                                 27.1300

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3762 &  32.9679 r
  clock reconvergence pessimism                                                                           0.0000    32.9679
  clock uncertainty                                                                                      -0.1000    32.8679
  library setup time                                                                    1.0000           -0.0684    32.7994
  data required time                                                                                                32.7994
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7994
  data arrival time                                                                                                -27.1300
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6694

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1562 
  total derate : arrival time                                                                            -0.1004 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2566 

  slack (with derating applied) (MET)                                                                     5.6694 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9260 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[60] (in)                                                             4.4093                     2.5381 &  24.5381 r
  la_oenb[60] (net)                                      2   0.3907 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.5381 r
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.0201   4.4193   1.0500   1.6038   1.8443 &  26.3824 r
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2067   1.0500            0.0671 &  26.4494 r
  mprj/buf_i[124] (net)                                  2   0.0875 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2178   0.2074   1.0500   0.0949   0.1073 &  26.5567 r
  data arrival time                                                                                                 26.5567

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.2294 &  32.8210 r
  clock reconvergence pessimism                                                                           0.0000    32.8210
  clock uncertainty                                                                                      -0.1000    32.7210
  library setup time                                                                    1.0000           -0.0683    32.6527
  data required time                                                                                                32.6527
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6527
  data arrival time                                                                                                -26.5567
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0960

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1485 
  total derate : arrival time                                                                            -0.0961 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2446 

  slack (with derating applied) (MET)                                                                     6.0960 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3406 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[3] (in)                                                                4.8458                     2.6132 &  24.6132 r
  io_in[3] (net)                                         2   0.4190 
  mprj/io_in[3] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.6132 r
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9639   4.8864   1.0500   0.8024   1.1827 &  25.7959 r
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1546   1.0500           -0.0012 &  25.7947 r
  mprj/buf_i[195] (net)                                  2   0.0380 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1546   1.0500   0.0000   0.0013 &  25.7960 r
  data arrival time                                                                                                 25.7960

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.4799 &  32.0715 r
  clock reconvergence pessimism                                                                           0.0000    32.0715
  clock uncertainty                                                                                      -0.1000    31.9715
  library setup time                                                                    1.0000           -0.0536    31.9179
  data required time                                                                                                31.9179
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9179
  data arrival time                                                                                                -25.7960
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1219

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1090 
  total derate : arrival time                                                                            -0.0564 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1655 

  slack (with derating applied) (MET)                                                                     6.1219 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2874 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[1] (in)                                                            3.8273                     2.1248 &  24.1248 r
  wbs_adr_i[1] (net)                                     2   0.3343 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.1248 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.4795   3.8559   1.0500   1.0033   1.2604 &  25.3852 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1121   1.0500            0.0202 &  25.4054 r
  mprj/buf_i[33] (net)                                   2   0.0130 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0297   0.1121   1.0500   0.0121   0.0129 &  25.4182 r
  data arrival time                                                                                                 25.4182

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.1608 &  31.7524 r
  clock reconvergence pessimism                                                                           0.0000    31.7524
  clock uncertainty                                                                                      -0.1000    31.6524
  library setup time                                                                    1.0000           -0.0418    31.6106
  data required time                                                                                                31.6106
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6106
  data arrival time                                                                                                -25.4182
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1924

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0922 
  total derate : arrival time                                                                            -0.0616 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1538 

  slack (with derating applied) (MET)                                                                     6.1924 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3462 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[4] (in)                                                              3.7734                     2.1554 &  24.1554 r
  la_oenb[4] (net)                                       2   0.3330 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.1554 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.8987   3.7845   1.0500   1.6887   1.9110 &  26.0664 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0983   1.0500            0.0088 &  26.0751 r
  mprj/buf_i[68] (net)                                   1   0.0038 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0983   1.0500   0.0000   0.0000 &  26.0752 r
  data arrival time                                                                                                 26.0752

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.9465 &  32.5382 r
  clock reconvergence pessimism                                                                           0.0000    32.5382
  clock uncertainty                                                                                      -0.1000    32.4381
  library setup time                                                                    1.0000           -0.0488    32.3894
  data required time                                                                                                32.3894
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3894
  data arrival time                                                                                                -26.0752
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3142

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1336 
  total derate : arrival time                                                                            -0.0914 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2250 

  slack (with derating applied) (MET)                                                                     6.3142 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5392 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_we_i (in)                                                                3.9144                     2.2370 &  24.2370 r
  wbs_we_i (net)                                         2   0.3457 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.2370 r
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9099   3.9260   1.0500   0.7803   0.9796 &  25.2166 r
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1225   1.0500            0.0264 &  25.2430 r
  mprj/buf_i[234] (net)                                  2   0.0213 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0990   0.1225   1.0500   0.0407   0.0430 &  25.2860 r
  data arrival time                                                                                                 25.2860

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.1825 &  31.7741 r
  clock reconvergence pessimism                                                                           0.0000    31.7741
  clock uncertainty                                                                                      -0.1000    31.6741
  library setup time                                                                    1.0000           -0.0438    31.6303
  data required time                                                                                                31.6303
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6303
  data arrival time                                                                                                -25.2860
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3443

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0934 
  total derate : arrival time                                                                            -0.0500 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1433 

  slack (with derating applied) (MET)                                                                     6.3443 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4876 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[4] (in)                                                                4.5065                     2.4499 &  24.4499 r
  io_in[4] (net)                                         2   0.3905 
  mprj/io_in[4] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.4499 r
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9552   4.5395   1.0500   0.7790   1.1110 &  25.5609 r
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1525   1.0500            0.0184 &  25.5794 r
  mprj/buf_i[196] (net)                                  2   0.0407 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0261   0.1525   1.0500   0.0105   0.0125 &  25.5918 r
  data arrival time                                                                                                 25.5918

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5509 &  32.1425 r
  clock reconvergence pessimism                                                                           0.0000    32.1425
  clock uncertainty                                                                                      -0.1000    32.0425
  library setup time                                                                    1.0000           -0.0541    31.9884
  data required time                                                                                                31.9884
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9884
  data arrival time                                                                                                -25.5918
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3965

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1128 
  total derate : arrival time                                                                            -0.0544 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1671 

  slack (with derating applied) (MET)                                                                     6.3965 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5637 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[5] (in)                                                                4.3694                     2.3978 &  24.3978 r
  io_in[5] (net)                                         2   0.3806 
  mprj/io_in[5] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.3978 r
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.0722   4.4129   1.0500   0.8333   1.1413 &  25.5391 r
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1474   1.0500            0.0211 &  25.5602 r
  mprj/buf_i[197] (net)                                  2   0.0377 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0093   0.1474   1.0500   0.0035   0.0048 &  25.5650 r
  data arrival time                                                                                                 25.5650

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5348 &  32.1264 r
  clock reconvergence pessimism                                                                           0.0000    32.1264
  clock uncertainty                                                                                      -0.1000    32.0264
  library setup time                                                                    1.0000           -0.0531    31.9733
  data required time                                                                                                31.9733
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9733
  data arrival time                                                                                                -25.5650
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4083

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1119 
  total derate : arrival time                                                                            -0.0556 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1675 

  slack (with derating applied) (MET)                                                                     6.4083 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5758 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[12] (in)                                                           3.4837                     1.9451 &  23.9451 r
  wbs_adr_i[12] (net)                                    2   0.3046 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9451 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0901   3.5063   1.0500   0.8527   1.0692 &  25.0143 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0975   1.0500            0.0266 &  25.0409 r
  mprj/buf_i[44] (net)                                   1   0.0060 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0080   0.0975   1.0500   0.0031   0.0033 &  25.0442 r
  data arrival time                                                                                                 25.0442

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.0553 &  31.6469 r
  clock reconvergence pessimism                                                                           0.0000    31.6469
  clock uncertainty                                                                                      -0.1000    31.5469
  library setup time                                                                    1.0000           -0.0370    31.5099
  data required time                                                                                                31.5099
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5099
  data arrival time                                                                                                -25.0442
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4657

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0867 
  total derate : arrival time                                                                            -0.0523 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1390 

  slack (with derating applied) (MET)                                                                     6.4657 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6047 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[31] (in)                                                          3.9507                     2.2618 &  24.2618 r
  la_data_in[31] (net)                                   2   0.3491 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2618 r
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.3458   3.9620   1.0500   1.9313   2.1687 &  26.4305 r
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1068   1.0500            0.0067 &  26.4373 r
  mprj/buf_i[159] (net)                                  1   0.0081 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1068   1.0500   0.0000   0.0001 &  26.4374 r
  data arrival time                                                                                                 26.4374

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.5074 &  33.0990 r
  clock reconvergence pessimism                                                                           0.0000    33.0990
  clock uncertainty                                                                                      -0.1000    32.9990
  library setup time                                                                    1.0000           -0.0517    32.9474
  data required time                                                                                                32.9474
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9474
  data arrival time                                                                                                -26.4374
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5100

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1631 
  total derate : arrival time                                                                            -0.1036 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2667 

  slack (with derating applied) (MET)                                                                     6.5100 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7767 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[31] (in)                                                           3.8526                     2.1924 &  24.1924 r
  wbs_dat_i[31] (net)                                    2   0.3396 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1924 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.5553   3.8654   1.0500   1.4897   1.7139 &  25.9063 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1139   1.0500            0.0217 &  25.9279 r
  mprj/buf_i[31] (net)                                   2   0.0143 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0318   0.1139   1.0500   0.0128   0.0137 &  25.9416 r
  data arrival time                                                                                                 25.9416

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.0132 &  32.6049 r
  clock reconvergence pessimism                                                                           0.0000    32.6049
  clock uncertainty                                                                                      -0.1000    32.5049
  library setup time                                                                    1.0000           -0.0516    32.4532
  data required time                                                                                                32.4532
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4532
  data arrival time                                                                                                -25.9416
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5116

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1371 
  total derate : arrival time                                                                            -0.0833 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2204 

  slack (with derating applied) (MET)                                                                     6.5116 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7320 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[11] (in)                                                             3.6311                     2.0821 &  24.0821 r
  la_oenb[11] (net)                                      2   0.3207 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0821 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.2805   3.6403   1.0500   1.9228   2.1417 &  26.2238 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1180   1.0500            0.0401 &  26.2639 r
  mprj/buf_i[75] (net)                                   2   0.0209 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0357   0.1180   1.0500   0.0142   0.0152 &  26.2791 r
  data arrival time                                                                                                 26.2791

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.3638 &  32.9554 r
  clock reconvergence pessimism                                                                           0.0000    32.9554
  clock uncertainty                                                                                      -0.1000    32.8554
  library setup time                                                                    1.0000           -0.0535    32.8020
  data required time                                                                                                32.8020
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8020
  data arrival time                                                                                                -26.2791
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5228

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1556 
  total derate : arrival time                                                                            -0.1046 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2602 

  slack (with derating applied) (MET)                                                                     6.5228 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7830 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[21] (in)                                                             3.3972                     1.9745 &  23.9745 r
  la_oenb[21] (net)                                      2   0.2992 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9745 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.3103   3.4027   1.0500   2.0416   2.2391 &  26.2136 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1074   1.0500            0.0449 &  26.2585 r
  mprj/buf_i[85] (net)                                   2   0.0144 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0339   0.1074   1.0500   0.0136   0.0144 &  26.2729 r
  data arrival time                                                                                                 26.2729

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.3588 &  32.9505 r
  clock reconvergence pessimism                                                                           0.0000    32.9505
  clock uncertainty                                                                                      -0.1000    32.8505
  library setup time                                                                    1.0000           -0.0517    32.7988
  data required time                                                                                                32.7988
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7988
  data arrival time                                                                                                -26.2729
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5258

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1553 
  total derate : arrival time                                                                            -0.1094 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2647 

  slack (with derating applied) (MET)                                                                     6.5258 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7906 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[6] (in)                                                                4.2069                     2.3262 &  24.3262 r
  io_in[6] (net)                                         2   0.3672 
  mprj/io_in[6] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.3262 r
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.0217   4.2420   1.0500   0.8094   1.0884 &  25.4146 r
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1435   1.0500            0.0279 &  25.4425 r
  mprj/buf_i[198] (net)                                  2   0.0365 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0081   0.1436   1.0500   0.0031   0.0044 &  25.4469 r
  data arrival time                                                                                                 25.4469

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5509 &  32.1425 r
  clock reconvergence pessimism                                                                           0.0000    32.1425
  clock uncertainty                                                                                      -0.1000    32.0425
  library setup time                                                                    1.0000           -0.0527    31.9898
  data required time                                                                                                31.9898
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9898
  data arrival time                                                                                                -25.4469
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5430

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1128 
  total derate : arrival time                                                                            -0.0534 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1661 

  slack (with derating applied) (MET)                                                                     6.5430 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7091 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[24] (in)                                                          3.4566                     1.9925 &  23.9925 r
  la_data_in[24] (net)                                   2   0.3058 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9925 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.3939   3.4637   1.0500   2.0826   2.2926 &  26.2850 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1067   1.0500            0.0400 &  26.3251 r
  mprj/buf_i[152] (net)                                  2   0.0131 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1067   1.0500   0.0000   0.0002 &  26.3253 r
  data arrival time                                                                                                 26.3253

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.5089 &  33.1005 r
  clock reconvergence pessimism                                                                           0.0000    33.1005
  clock uncertainty                                                                                      -0.1000    33.0005
  library setup time                                                                    1.0000           -0.0517    32.9488
  data required time                                                                                                32.9488
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9488
  data arrival time                                                                                                -26.3253
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6235

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1632 
  total derate : arrival time                                                                            -0.1111 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2743 

  slack (with derating applied) (MET)                                                                     6.6236 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8978 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[0] (in)                                                              3.6881                     2.1140 &  24.1140 r
  la_oenb[0] (net)                                       2   0.3258 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.1140 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.3646   3.6972   1.0500   1.4054   1.6043 &  25.7183 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1029   1.0500            0.0200 &  25.7383 r
  mprj/buf_i[64] (net)                                   1   0.0080 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0108   0.1029   1.0500   0.0042   0.0046 &  25.7429 r
  data arrival time                                                                                                 25.7429

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.9249 &  32.5165 r
  clock reconvergence pessimism                                                                           0.0000    32.5165
  clock uncertainty                                                                                      -0.1000    32.4165
  library setup time                                                                    1.0000           -0.0492    32.3673
  data required time                                                                                                32.3673
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3673
  data arrival time                                                                                                -25.7429
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6245

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1325 
  total derate : arrival time                                                                            -0.0776 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2100 

  slack (with derating applied) (MET)                                                                     6.6245 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8345 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[43] (in)                                                             3.9310                     2.2302 &  24.2302 r
  la_oenb[43] (net)                                      2   0.3462 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2302 r
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.9826   3.9453   1.0500   1.7518   1.9983 &  26.2284 r
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1339   1.0500            0.0367 &  26.2652 r
  mprj/buf_i[107] (net)                                  2   0.0314 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0700   0.1339   1.0500   0.0283   0.0304 &  26.2956 r
  data arrival time                                                                                                 26.2956

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4966 &  33.0882 r
  clock reconvergence pessimism                                                                           0.0000    33.0882
  clock uncertainty                                                                                      -0.1000    32.9883
  library setup time                                                                    1.0000           -0.0563    32.9319
  data required time                                                                                                32.9319
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9319
  data arrival time                                                                                                -26.2956
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6363

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1625 
  total derate : arrival time                                                                            -0.0984 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2609 

  slack (with derating applied) (MET)                                                                     6.6363 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8972 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[13] (in)                                                             3.5426                     2.0354 &  24.0354 r
  la_oenb[13] (net)                                      2   0.3131 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0354 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.0954   3.5510   1.0500   1.8465   2.0551 &  26.0904 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1195   1.0500            0.0473 &  26.1377 r
  mprj/buf_i[77] (net)                                   2   0.0235 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0121   0.1195   1.0500   0.0047   0.0054 &  26.1431 r
  data arrival time                                                                                                 26.1431

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.3583 &  32.9499 r
  clock reconvergence pessimism                                                                           0.0000    32.9499
  clock uncertainty                                                                                      -0.1000    32.8499
  library setup time                                                                    1.0000           -0.0538    32.7962
  data required time                                                                                                32.7962
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7962
  data arrival time                                                                                                -26.1431
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6531

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1553 
  total derate : arrival time                                                                            -0.1004 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2556 

  slack (with derating applied) (MET)                                                                     6.6531 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9087 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[16] (in)                                                           3.7627                     2.0998 &  24.0998 r
  wbs_dat_i[16] (net)                                    2   0.3291 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0998 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.8449   3.7875   1.0500   1.1672   1.4120 &  25.5118 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0998   1.0500            0.0103 &  25.5220 r
  mprj/buf_i[16] (net)                                   1   0.0048 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0998   1.0500   0.0000   0.0001 &  25.5221 r
  data arrival time                                                                                                 25.5221

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.7470 &  32.3386 r
  clock reconvergence pessimism                                                                           0.0000    32.3386
  clock uncertainty                                                                                      -0.1000    32.2386
  library setup time                                                                    1.0000           -0.0475    32.1911
  data required time                                                                                                32.1911
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1911
  data arrival time                                                                                                -25.5221
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6691

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1231 
  total derate : arrival time                                                                            -0.0677 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1908 

  slack (with derating applied) (MET)                                                                     6.6691 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8599 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[25] (in)                                                          3.4332                     1.9770 &  23.9770 r
  la_data_in[25] (net)                                   2   0.3036 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9770 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.3137   3.4406   1.0500   2.0340   2.2424 &  26.2194 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1033   1.0500            0.0377 &  26.2571 r
  mprj/buf_i[153] (net)                                  2   0.0109 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0269   0.1033   1.0500   0.0108   0.0115 &  26.2686 r
  data arrival time                                                                                                 26.2686

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.5145 &  33.1061 r
  clock reconvergence pessimism                                                                           0.0000    33.1061
  clock uncertainty                                                                                      -0.1000    33.0061
  library setup time                                                                    1.0000           -0.0511    32.9550
  data required time                                                                                                32.9550
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9550
  data arrival time                                                                                                -26.2686
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6864

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1635 
  total derate : arrival time                                                                            -0.1091 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2726 

  slack (with derating applied) (MET)                                                                     6.6864 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9590 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[4] (in)                                                            3.5568                     1.9750 &  23.9750 r
  wbs_dat_i[4] (net)                                     2   0.3105 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.9750 r
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.5152   3.5841   1.0500   0.5907   0.8142 &  24.7892 r
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1246   1.0500            0.0503 &  24.8395 r
  mprj/buf_i[4] (net)                                    2   0.0278 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0131   0.1246   1.0500   0.0051   0.0060 &  24.8455 r
  data arrival time                                                                                                 24.8455

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8642   0.9500   0.0000   0.1034 &  31.6950 r
  clock reconvergence pessimism                                                                           0.0000    31.6950
  clock uncertainty                                                                                      -0.1000    31.5950
  library setup time                                                                    1.0000           -0.0422    31.5528
  data required time                                                                                                31.5528
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5528
  data arrival time                                                                                                -24.8455
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7073

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0892 
  total derate : arrival time                                                                            -0.0415 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1307 

  slack (with derating applied) (MET)                                                                     6.7073 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8380 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[35] (in)                                                               4.7733                     2.5847 &  24.5847 r
  io_in[35] (net)                                        2   0.4132 
  mprj/io_in[35] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.5847 r
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.7360   4.8077   1.0500   1.1170   1.5038 &  26.0885 r
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1875   1.0500            0.0297 &  26.1182 r
  mprj/buf_i[227] (net)                                  2   0.0655 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0320   0.1882   1.0500   0.0129   0.0204 &  26.1386 r
  data arrival time                                                                                                 26.1386

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4262 &  33.0178 r
  clock reconvergence pessimism                                                                           0.0000    33.0178
  clock uncertainty                                                                                      -0.1000    32.9178
  library setup time                                                                    1.0000           -0.0656    32.8522
  data required time                                                                                                32.8522
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8522
  data arrival time                                                                                                -26.1386
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7136

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1588 
  total derate : arrival time                                                                            -0.0740 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2328 

  slack (with derating applied) (MET)                                                                     6.7136 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9464 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[12] (in)                                                             3.5331                     2.0232 &  24.0232 r
  la_oenb[12] (net)                                      2   0.3118 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0232 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.9209   3.5423   1.0500   1.7498   1.9584 &  25.9816 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1159   1.0500            0.0443 &  26.0259 r
  mprj/buf_i[76] (net)                                   2   0.0203 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0354   0.1159   1.0500   0.0143   0.0155 &  26.0414 r
  data arrival time                                                                                                 26.0414

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.3635 &  32.9551 r
  clock reconvergence pessimism                                                                           0.0000    32.9551
  clock uncertainty                                                                                      -0.1000    32.8551
  library setup time                                                                    1.0000           -0.0531    32.8020
  data required time                                                                                                32.8020
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8020
  data arrival time                                                                                                -26.0414
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7606

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1555 
  total derate : arrival time                                                                            -0.0961 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2516 

  slack (with derating applied) (MET)                                                                     6.7606 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0122 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[19] (in)                                                          3.4644                     2.0096 &  24.0096 r
  la_data_in[19] (net)                                   2   0.3049 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0096 r
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.6770   3.4709   1.0500   1.6165   1.8004 &  25.8101 r
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1109   1.0500            0.0439 &  25.8540 r
  mprj/buf_i[147] (net)                                  2   0.0166 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0413   0.1109   1.0500   0.0166   0.0177 &  25.8716 r
  data arrival time                                                                                                 25.8716

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.2327 &  32.8243 r
  clock reconvergence pessimism                                                                           0.0000    32.8243
  clock uncertainty                                                                                      -0.1000    32.7243
  library setup time                                                                    1.0000           -0.0519    32.6724
  data required time                                                                                                32.6724
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6724
  data arrival time                                                                                                -25.8716
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8007

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1487 
  total derate : arrival time                                                                            -0.0887 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2373 

  slack (with derating applied) (MET)                                                                     6.8007 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0380 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[0] (in)                                                            3.6429                     2.0356 &  24.0356 r
  wbs_adr_i[0] (net)                                     2   0.3190 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.0356 r
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3312   3.6654   1.0500   0.5362   0.7534 &  24.7890 r
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1119   1.0500            0.0325 &  24.8215 r
  mprj/buf_i[32] (net)                                   2   0.0151 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0224   0.1119   1.0500   0.0090   0.0097 &  24.8312 r
  data arrival time                                                                                                 24.8312

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.1837 &  31.7753 r
  clock reconvergence pessimism                                                                           0.0000    31.7753
  clock uncertainty                                                                                      -0.1000    31.6753
  library setup time                                                                    1.0000           -0.0423    31.6329
  data required time                                                                                                31.6329
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6329
  data arrival time                                                                                                -24.8312
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8017

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0934 
  total derate : arrival time                                                                            -0.0379 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1313 

  slack (with derating applied) (MET)                                                                     6.8017 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9330 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[56] (in)                                                             3.9881                     2.3147 &  24.3147 r
  la_oenb[56] (net)                                      2   0.3514 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.3147 r
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.3280   3.9958   1.0500   1.3044   1.5053 &  25.8200 r
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1754   1.0500            0.0696 &  25.8896 r
  mprj/buf_i[120] (net)                                  2   0.0657 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1423   0.1758   1.0500   0.0584   0.0661 &  25.9557 r
  data arrival time                                                                                                 25.9557

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3319 &  32.9235 r
  clock reconvergence pessimism                                                                           0.0000    32.9235
  clock uncertainty                                                                                      -0.1000    32.8235
  library setup time                                                                    1.0000           -0.0634    32.7601
  data required time                                                                                                32.7601
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7601
  data arrival time                                                                                                -25.9557
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8044

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1539 
  total derate : arrival time                                                                            -0.0781 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2320 

  slack (with derating applied) (MET)                                                                     6.8044 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0364 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[6] (in)                                                           3.7816                     2.1685 &  24.1685 r
  la_data_in[6] (net)                                    2   0.3342 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1685 r
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.9299   3.7914   1.0500   1.2024   1.3943 &  25.5629 r
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1005   1.0500            0.0109 &  25.5737 r
  mprj/buf_i[134] (net)                                  1   0.0053 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0154   0.1005   1.0500   0.0062   0.0066 &  25.5803 r
  data arrival time                                                                                                 25.5803

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.9465 &  32.5381 r
  clock reconvergence pessimism                                                                           0.0000    32.5381
  clock uncertainty                                                                                      -0.1000    32.4381
  library setup time                                                                    1.0000           -0.0489    32.3891
  data required time                                                                                                32.3891
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3891
  data arrival time                                                                                                -25.5803
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8088

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1336 
  total derate : arrival time                                                                            -0.0672 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2008 

  slack (with derating applied) (MET)                                                                     6.8088 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0096 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[5] (in)                                                            3.3760                     1.8807 &  23.8807 r
  wbs_adr_i[5] (net)                                     2   0.2949 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.8807 r
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3496   3.3999   1.0500   0.5425   0.7484 &  24.6291 r
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1137   1.0500            0.0512 &  24.6803 r
  mprj/buf_i[37] (net)                                   2   0.0202 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1137   1.0500   0.0000   0.0003 &  24.6806 r
  data arrival time                                                                                                 24.6806

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.0772 &  31.6688 r
  clock reconvergence pessimism                                                                           0.0000    31.6688
  clock uncertainty                                                                                      -0.1000    31.5688
  library setup time                                                                    1.0000           -0.0398    31.5290
  data required time                                                                                                31.5290
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5290
  data arrival time                                                                                                -24.6806
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8484

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0878 
  total derate : arrival time                                                                            -0.0381 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1259 

  slack (with derating applied) (MET)                                                                     6.8484 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9743 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[33] (in)                                                               4.7170                     2.5531 &  24.5531 r
  io_in[33] (net)                                        2   0.4086 
  mprj/io_in[33] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.5531 r
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.7339   4.7533   1.0500   1.1056   1.4786 &  26.0317 r
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1577   1.0500            0.0066 &  26.0383 r
  mprj/buf_i[225] (net)                                  2   0.0406 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1578   1.0500   0.0000   0.0031 &  26.0414 r
  data arrival time                                                                                                 26.0414

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4586 &  33.0502 r
  clock reconvergence pessimism                                                                           0.0000    33.0502
  clock uncertainty                                                                                      -0.1000    32.9502
  library setup time                                                                    1.0000           -0.0604    32.8898
  data required time                                                                                                32.8898
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8898
  data arrival time                                                                                                -26.0414
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8484

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1605 
  total derate : arrival time                                                                            -0.0709 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2314 

  slack (with derating applied) (MET)                                                                     6.8484 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0798 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[6] (in)                                                            3.3636                     1.8735 &  23.8735 r
  wbs_dat_i[6] (net)                                     2   0.2938 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.8735 r
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.3822   3.3875   1.0500   0.5533   0.7590 &  24.6325 r
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1081   1.0500            0.0465 &  24.6791 r
  mprj/buf_i[6] (net)                                    2   0.0153 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1081   1.0500   0.0000   0.0003 &  24.6794 r
  data arrival time                                                                                                 24.6794

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8642   0.9500   0.0000   0.1145 &  31.7062 r
  clock reconvergence pessimism                                                                           0.0000    31.7062
  clock uncertainty                                                                                      -0.1000    31.6062
  library setup time                                                                    1.0000           -0.0400    31.5661
  data required time                                                                                                31.5661
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5661
  data arrival time                                                                                                -24.6794
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8868

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0898 
  total derate : arrival time                                                                            -0.0384 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1282 

  slack (with derating applied) (MET)                                                                     6.8868 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0150 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[18] (in)                                                           3.5855                     1.9998 &  23.9998 r
  wbs_adr_i[18] (net)                                    2   0.3134 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9998 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5268   3.6094   1.0500   1.0244   1.2538 &  25.2536 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1083   1.0500            0.0323 &  25.2858 r
  mprj/buf_i[50] (net)                                   2   0.0128 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0078   0.1083   1.0500   0.0032   0.0035 &  25.2894 r
  data arrival time                                                                                                 25.2894

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.7487 &  32.3403 r
  clock reconvergence pessimism                                                                           0.0000    32.3403
  clock uncertainty                                                                                      -0.1000    32.2403
  library setup time                                                                    1.0000           -0.0488    32.1915
  data required time                                                                                                32.1915
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1915
  data arrival time                                                                                                -25.2894
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9021

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1232 
  total derate : arrival time                                                                            -0.0614 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1846 

  slack (with derating applied) (MET)                                                                     6.9021 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0867 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[13] (in)                                                           3.5856                     2.0005 &  24.0005 r
  wbs_adr_i[13] (net)                                    2   0.3135 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0005 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5407   3.6100   1.0500   1.0322   1.2639 &  25.2644 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1016   1.0500            0.0244 &  25.2888 r
  mprj/buf_i[45] (net)                                   1   0.0079 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0033   0.1016   1.0500   0.0013   0.0014 &  25.2902 r
  data arrival time                                                                                                 25.2902

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.7500 &  32.3416 r
  clock reconvergence pessimism                                                                           0.0000    32.3416
  clock uncertainty                                                                                      -0.1000    32.2416
  library setup time                                                                    1.0000           -0.0477    32.1939
  data required time                                                                                                32.1939
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1939
  data arrival time                                                                                                -25.2902
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9037

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1232 
  total derate : arrival time                                                                            -0.0614 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1847 

  slack (with derating applied) (MET)                                                                     6.9037 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0884 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[15] (in)                                                          3.4356                     1.9743 &  23.9743 r
  la_data_in[15] (net)                                   2   0.3036 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9743 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.6759   3.4436   1.0500   1.6373   1.8298 &  25.8042 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1214   1.0500            0.0560 &  25.8601 r
  mprj/buf_i[143] (net)                                  2   0.0266 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0253   0.1214   1.0500   0.0103   0.0113 &  25.8714 r
  data arrival time                                                                                                 25.8714

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3622 &  32.9538 r
  clock reconvergence pessimism                                                                           0.0000    32.9538
  clock uncertainty                                                                                      -0.1000    32.8538
  library setup time                                                                    1.0000           -0.0541    32.7997
  data required time                                                                                                32.7997
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7997
  data arrival time                                                                                                -25.8714
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9284

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1555 
  total derate : arrival time                                                                            -0.0903 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2458 

  slack (with derating applied) (MET)                                                                     6.9284 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1742 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[2] (in)                                                            3.4473                     1.9139 &  23.9139 r
  wbs_dat_i[2] (net)                                     2   0.3008 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.9139 r
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.2307   3.4736   1.0500   0.4961   0.7095 &  24.6234 r
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1082   1.0500            0.0411 &  24.6645 r
  mprj/buf_i[2] (net)                                    2   0.0141 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0191   0.1082   1.0500   0.0075   0.0081 &  24.6726 r
  data arrival time                                                                                                 24.6726

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8642   0.9500   0.0000   0.1541 &  31.7457 r
  clock reconvergence pessimism                                                                           0.0000    31.7457
  clock uncertainty                                                                                      -0.1000    31.6457
  library setup time                                                                    1.0000           -0.0410    31.6047
  data required time                                                                                                31.6047
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6047
  data arrival time                                                                                                -24.6726
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9321

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0919 
  total derate : arrival time                                                                            -0.0361 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1280 

  slack (with derating applied) (MET)                                                                     6.9321 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0601 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_cyc_i (in)                                                               3.3822                     1.8821 &  23.8821 r
  wbs_cyc_i (net)                                        2   0.2953 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.8821 r
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3277   3.4064   1.0500   0.5359   0.7437 &  24.6258 r
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1100   1.0500            0.0472 &  24.6730 r
  mprj/buf_i[236] (net)                                  2   0.0167 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1100   1.0500   0.0000   0.0003 &  24.6733 r
  data arrival time                                                                                                 24.6733

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.1828 &  31.7744 r
  clock reconvergence pessimism                                                                           0.0000    31.7744
  clock uncertainty                                                                                      -0.1000    31.6744
  library setup time                                                                    1.0000           -0.0420    31.6325
  data required time                                                                                                31.6325
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6325
  data arrival time                                                                                                -24.6733
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9592

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0934 
  total derate : arrival time                                                                            -0.0377 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1311 

  slack (with derating applied) (MET)                                                                     6.9592 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0902 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[15] (in)                                                           3.5172                     1.9624 &  23.9624 r
  wbs_dat_i[15] (net)                                    2   0.3077 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9624 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.4596   3.5396   1.0500   1.0039   1.2295 &  25.1919 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0963   1.0500            0.0230 &  25.2150 r
  mprj/buf_i[15] (net)                                   1   0.0048 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0963   1.0500   0.0000   0.0001 &  25.2150 r
  data arrival time                                                                                                 25.2150

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.7471 &  32.3387 r
  clock reconvergence pessimism                                                                           0.0000    32.3387
  clock uncertainty                                                                                      -0.1000    32.2387
  library setup time                                                                    1.0000           -0.0473    32.1914
  data required time                                                                                                32.1914
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1914
  data arrival time                                                                                                -25.2150
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9764

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1231 
  total derate : arrival time                                                                            -0.0596 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1827 

  slack (with derating applied) (MET)                                                                     6.9764 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1591 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[20] (in)                                                           3.0971                     1.7346 &  23.7346 r
  wbs_dat_i[20] (net)                                    2   0.2709 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7346 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3501   3.1149   1.0500   0.5427   0.7171 &  24.4517 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1111   1.0500            0.0667 &  24.5184 r
  mprj/buf_i[20] (net)                                   2   0.0216 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0164   0.1111   1.0500   0.0066   0.0073 &  24.5257 r
  data arrival time                                                                                                 24.5257

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.0548 &  31.6464 r
  clock reconvergence pessimism                                                                           0.0000    31.6464
  clock uncertainty                                                                                      -0.1000    31.5464
  library setup time                                                                    1.0000           -0.0388    31.5076
  data required time                                                                                                31.5076
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5076
  data arrival time                                                                                                -24.5257
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9819

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0867 
  total derate : arrival time                                                                            -0.0377 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1243 

  slack (with derating applied) (MET)                                                                     6.9819 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1062 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[58] (in)                                                             3.8103                     2.2138 &  24.2138 r
  la_oenb[58] (net)                                      2   0.3359 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2138 r
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.1276   3.8170   1.0500   1.2345   1.4225 &  25.6363 r
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1715   1.0500            0.0766 &  25.7129 r
  mprj/buf_i[122] (net)                                  2   0.0644 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1040   0.1718   1.0500   0.0424   0.0496 &  25.7625 r
  data arrival time                                                                                                 25.7625

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3266 &  32.9182 r
  clock reconvergence pessimism                                                                           0.0000    32.9182
  clock uncertainty                                                                                      -0.1000    32.8182
  library setup time                                                                    1.0000           -0.0627    32.7555
  data required time                                                                                                32.7555
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7555
  data arrival time                                                                                                -25.7625
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9931

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1536 
  total derate : arrival time                                                                            -0.0737 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2273 

  slack (with derating applied) (MET)                                                                     6.9931 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2204 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[21] (in)                                                          3.2679                     1.8986 &  23.8986 r
  la_data_in[21] (net)                                   2   0.2877 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8986 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.6939   3.2734   1.0500   1.6593   1.8346 &  25.7332 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1079   1.0500            0.0535 &  25.7867 r
  mprj/buf_i[149] (net)                                  2   0.0165 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0286   0.1079   1.0500   0.0115   0.0123 &  25.7990 r
  data arrival time                                                                                                 25.7990

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3582 &  32.9498 r
  clock reconvergence pessimism                                                                           0.0000    32.9498
  clock uncertainty                                                                                      -0.1000    32.8498
  library setup time                                                                    1.0000           -0.0518    32.7981
  data required time                                                                                                32.7981
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7981
  data arrival time                                                                                                -25.7990
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9991

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1553 
  total derate : arrival time                                                                            -0.0905 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2458 

  slack (with derating applied) (MET)                                                                     6.9991 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2448 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[20] (in)                                                             3.2531                     1.8857 &  23.8857 r
  la_oenb[20] (net)                                      2   0.2860 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8857 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.6917   3.2594   1.0500   1.6609   1.8397 &  25.7253 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1091   1.0500            0.0556 &  25.7809 r
  mprj/buf_i[84] (net)                                   2   0.0178 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0447   0.1091   1.0500   0.0179   0.0191 &  25.8000 r
  data arrival time                                                                                                 25.8000

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.3622 &  32.9538 r
  clock reconvergence pessimism                                                                           0.0000    32.9538
  clock uncertainty                                                                                      -0.1000    32.8538
  library setup time                                                                    1.0000           -0.0520    32.8019
  data required time                                                                                                32.8019
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8019
  data arrival time                                                                                                -25.8000
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0019

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1555 
  total derate : arrival time                                                                            -0.0912 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2466 

  slack (with derating applied) (MET)                                                                     7.0019 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2485 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[24] (in)                                                             3.4183                     1.9723 &  23.9723 r
  la_oenb[24] (net)                                      2   0.3025 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9723 r
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.8520   3.4250   1.0500   1.7279   1.9182 &  25.8905 r
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1021   1.0500            0.0374 &  25.9279 r
  mprj/buf_i[88] (net)                                   2   0.0102 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0111   0.1021   1.0500   0.0044   0.0047 &  25.9326 r
  data arrival time                                                                                                 25.9326

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.5114 &  33.1030 r
  clock reconvergence pessimism                                                                           0.0000    33.1030
  clock uncertainty                                                                                      -0.1000    33.0030
  library setup time                                                                    1.0000           -0.0509    32.9521
  data required time                                                                                                32.9521
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9521
  data arrival time                                                                                                -25.9326
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0195

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1633 
  total derate : arrival time                                                                            -0.0934 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2567 

  slack (with derating applied) (MET)                                                                     7.0195 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2761 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[16] (in)                                                             3.4291                     1.9793 &  23.9793 r
  la_oenb[16] (net)                                      2   0.3035 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9793 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.5605   3.4358   1.0500   1.5540   1.7352 &  25.7145 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1065   1.0500            0.0418 &  25.7562 r
  mprj/buf_i[80] (net)                                   2   0.0133 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0043   0.1066   1.0500   0.0016   0.0019 &  25.7582 r
  data arrival time                                                                                                 25.7582

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.3636 &  32.9552 r
  clock reconvergence pessimism                                                                           0.0000    32.9552
  clock uncertainty                                                                                      -0.1000    32.8552
  library setup time                                                                    1.0000           -0.0515    32.8037
  data required time                                                                                                32.8037
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8037
  data arrival time                                                                                                -25.7582
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0455

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1555 
  total derate : arrival time                                                                            -0.0847 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2402 

  slack (with derating applied) (MET)                                                                     7.0455 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2858 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[10] (in)                                                           3.1760                     1.7759 &  23.7759 r
  wbs_adr_i[10] (net)                                    2   0.2776 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7759 r
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1768   3.1963   1.0500   0.4738   0.6573 &  24.4332 r
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1082   1.0500            0.0587 &  24.4919 r
  mprj/buf_i[42] (net)                                   2   0.0177 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0192   0.1082   1.0500   0.0078   0.0084 &  24.5003 r
  data arrival time                                                                                                 24.5003

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.1145 &  31.7061 r
  clock reconvergence pessimism                                                                           0.0000    31.7061
  clock uncertainty                                                                                      -0.1000    31.6061
  library setup time                                                                    1.0000           -0.0400    31.5661
  data required time                                                                                                31.5661
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5661
  data arrival time                                                                                                -24.5003
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0658

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0898 
  total derate : arrival time                                                                            -0.0345 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1243 

  slack (with derating applied) (MET)                                                                     7.0658 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1901 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[7] (in)                                                            3.3311                     1.8607 &  23.8607 r
  wbs_dat_i[7] (net)                                     2   0.2912 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.8607 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.5461   3.3524   1.0500   0.6300   0.8295 &  24.6903 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0949   1.0500            0.0339 &  24.7242 r
  mprj/buf_i[7] (net)                                    1   0.0056 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0159   0.0949   1.0500   0.0064   0.0068 &  24.7310 r
  data arrival time                                                                                                 24.7310

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8642   0.9500   0.0000   0.3902 &  31.9819 r
  clock reconvergence pessimism                                                                           0.0000    31.9819
  clock uncertainty                                                                                      -0.1000    31.8819
  library setup time                                                                    1.0000           -0.0433    31.8385
  data required time                                                                                                31.8385
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8385
  data arrival time                                                                                                -24.7310
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1075

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1043 
  total derate : arrival time                                                                            -0.0414 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1458 

  slack (with derating applied) (MET)                                                                     7.1075 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2533 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[31] (in)                                                               4.2332                     2.3391 &  24.3391 r
  io_in[31] (net)                                        2   0.3694 
  mprj/io_in[31] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.3391 r
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8176   4.2679   1.0500   1.1017   1.3969 &  25.7360 r
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1435   1.0500            0.0262 &  25.7622 r
  mprj/buf_i[223] (net)                                  2   0.0361 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1435   1.0500   0.0000   0.0011 &  25.7633 r
  data arrival time                                                                                                 25.7633

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4557 &  33.0473 r
  clock reconvergence pessimism                                                                           0.0000    33.0473
  clock uncertainty                                                                                      -0.1000    32.9473
  library setup time                                                                    1.0000           -0.0580    32.8894
  data required time                                                                                                32.8894
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8894
  data arrival time                                                                                                -25.7633
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1261

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1604 
  total derate : arrival time                                                                            -0.0678 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2282 

  slack (with derating applied) (MET)                                                                     7.1261 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3543 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[22] (in)                                                             3.3215                     1.9148 &  23.9148 r
  la_oenb[22] (net)                                      2   0.2937 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9148 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.6764   3.3283   1.0500   1.6379   1.8210 &  25.7358 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1173   1.0500            0.0592 &  25.7950 r
  mprj/buf_i[86] (net)                                   2   0.0244 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0325   0.1173   1.0500   0.0132   0.0144 &  25.8094 r
  data arrival time                                                                                                 25.8094

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.5154 &  33.1071 r
  clock reconvergence pessimism                                                                           0.0000    33.1071
  clock uncertainty                                                                                      -0.1000    33.0071
  library setup time                                                                    1.0000           -0.0535    32.9536
  data required time                                                                                                32.9536
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9536
  data arrival time                                                                                                -25.8094
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1442

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1635 
  total derate : arrival time                                                                            -0.0902 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2537 

  slack (with derating applied) (MET)                                                                     7.1442 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3979 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[19] (in)                                                           2.9617                     1.6632 &  23.6632 r
  wbs_adr_i[19] (net)                                    2   0.2594 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6632 r
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1428   2.9772   1.0500   0.4608   0.6200 &  24.2832 r
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1060   1.0500            0.0705 &  24.3538 r
  mprj/buf_i[51] (net)                                   2   0.0187 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0234   0.1060   1.0500   0.0095   0.0103 &  24.3641 r
  data arrival time                                                                                                 24.3641

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.0554 &  31.6470 r
  clock reconvergence pessimism                                                                           0.0000    31.6470
  clock uncertainty                                                                                      -0.1000    31.5470
  library setup time                                                                    1.0000           -0.0380    31.5089
  data required time                                                                                                31.5089
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5089
  data arrival time                                                                                                -24.3641
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1448

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0867 
  total derate : arrival time                                                                            -0.0334 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1201 

  slack (with derating applied) (MET)                                                                     7.1448 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2649 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[1] (in)                                                              3.4669                     1.9652 &  23.9652 r
  la_oenb[1] (net)                                       2   0.3049 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.9652 r
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.0960   3.4797   1.0500   1.2884   1.4909 &  25.4562 r
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1007   1.0500            0.0320 &  25.4882 r
  mprj/buf_i[65] (net)                                   2   0.0086 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1007   1.0500   0.0000   0.0001 &  25.4883 r
  data arrival time                                                                                                 25.4883

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.1956 &  32.7872 r
  clock reconvergence pessimism                                                                           0.0000    32.7872
  clock uncertainty                                                                                      -0.1000    32.6872
  library setup time                                                                    1.0000           -0.0502    32.6371
  data required time                                                                                                32.6371
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6371
  data arrival time                                                                                                -25.4883
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1487

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1467 
  total derate : arrival time                                                                            -0.0725 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2192 

  slack (with derating applied) (MET)                                                                     7.1487 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3680 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[27] (in)                                                             3.3936                     1.9590 &  23.9590 r
  la_oenb[27] (net)                                      2   0.3003 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9590 r
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.3157   3.4003   1.0500   1.4166   1.5898 &  25.5489 r
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1113   1.0500            0.0488 &  25.5977 r
  mprj/buf_i[91] (net)                                   2   0.0180 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0593   0.1113   1.0500   0.0240   0.0254 &  25.6231 r
  data arrival time                                                                                                 25.6231

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.3516 &  32.9432 r
  clock reconvergence pessimism                                                                           0.0000    32.9432
  clock uncertainty                                                                                      -0.1000    32.8432
  library setup time                                                                    1.0000           -0.0524    32.7908
  data required time                                                                                                32.7908
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7908
  data arrival time                                                                                                -25.6231
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1677

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1549 
  total derate : arrival time                                                                            -0.0792 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2341 

  slack (with derating applied) (MET)                                                                     7.1677 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4019 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[23] (in)                                                             3.3203                     1.9143 &  23.9143 r
  la_oenb[23] (net)                                      2   0.2936 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9143 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.6592   3.3270   1.0500   1.6281   1.8105 &  25.7248 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1106   1.0500            0.0528 &  25.7776 r
  mprj/buf_i[87] (net)                                   2   0.0183 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1106   1.0500   0.0000   0.0003 &  25.7779 r
  data arrival time                                                                                                 25.7779

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.5097 &  33.1013 r
  clock reconvergence pessimism                                                                           0.0000    33.1013
  clock uncertainty                                                                                      -0.1000    33.0013
  library setup time                                                                    1.0000           -0.0523    32.9490
  data required time                                                                                                32.9490
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9490
  data arrival time                                                                                                -25.7779
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1711

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1632 
  total derate : arrival time                                                                            -0.0887 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2520 

  slack (with derating applied) (MET)                                                                     7.1711 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4230 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[17] (in)                                                           3.4534                     1.9282 &  23.9282 r
  wbs_adr_i[17] (net)                                    2   0.3019 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9282 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0606   3.4760   1.0500   0.8407   1.0539 &  24.9821 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0985   1.0500            0.0298 &  25.0119 r
  mprj/buf_i[49] (net)                                   1   0.0070 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0985   1.0500   0.0000   0.0001 &  25.0120 r
  data arrival time                                                                                                 25.0120

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.7470 &  32.3386 r
  clock reconvergence pessimism                                                                           0.0000    32.3386
  clock uncertainty                                                                                      -0.1000    32.2386
  library setup time                                                                    1.0000           -0.0474    32.1912
  data required time                                                                                                32.1912
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1912
  data arrival time                                                                                                -25.0120
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1793

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1231 
  total derate : arrival time                                                                            -0.0516 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1747 

  slack (with derating applied) (MET)                                                                     7.1793 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3540 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[6] (in)                                                            3.2822                     1.8324 &  23.8324 r
  wbs_adr_i[6] (net)                                     2   0.2868 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.8324 r
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7185   3.3040   1.0500   0.2900   0.4736 &  24.3060 r
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1142   1.0500            0.0578 &  24.3638 r
  mprj/buf_i[38] (net)                                   2   0.0219 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1142   1.0500   0.0000   0.0004 &  24.3642 r
  data arrival time                                                                                                 24.3642

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.1061 &  31.6977 r
  clock reconvergence pessimism                                                                           0.0000    31.6977
  clock uncertainty                                                                                      -0.1000    31.5977
  library setup time                                                                    1.0000           -0.0407    31.5570
  data required time                                                                                                31.5570
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5570
  data arrival time                                                                                                -24.3642
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1928

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0894 
  total derate : arrival time                                                                            -0.0253 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1147 

  slack (with derating applied) (MET)                                                                     7.1928 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3075 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[20] (in)                                                           2.9196                     1.6434 &  23.6434 r
  wbs_adr_i[20] (net)                                    2   0.2527 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6434 r
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0637   2.9345   1.0500   0.4284   0.5818 &  24.2253 r
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1080   1.0500            0.0751 &  24.3004 r
  mprj/buf_i[52] (net)                                   2   0.0211 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0128   0.1080   1.0500   0.0051   0.0057 &  24.3061 r
  data arrival time                                                                                                 24.3061

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.0547 &  31.6463 r
  clock reconvergence pessimism                                                                           0.0000    31.6463
  clock uncertainty                                                                                      -0.1000    31.5463
  library setup time                                                                    1.0000           -0.0383    31.5080
  data required time                                                                                                31.5080
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5080
  data arrival time                                                                                                -24.3061
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2019

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0866 
  total derate : arrival time                                                                            -0.0316 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1182 

  slack (with derating applied) (MET)                                                                     7.2019 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3201 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[21] (in)                                                           2.9140                     1.6387 &  23.6387 r
  wbs_dat_i[21] (net)                                    2   0.2522 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6387 r
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0488   2.9288   1.0500   0.4226   0.5759 &  24.2147 r
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1031   1.0500            0.0708 &  24.2855 r
  mprj/buf_i[21] (net)                                   2   0.0166 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0102   0.1031   1.0500   0.0040   0.0045 &  24.2899 r
  data arrival time                                                                                                 24.2899

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.0552 &  31.6468 r
  clock reconvergence pessimism                                                                           0.0000    31.6468
  clock uncertainty                                                                                      -0.1000    31.5468
  library setup time                                                                    1.0000           -0.0376    31.5092
  data required time                                                                                                31.5092
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5092
  data arrival time                                                                                                -24.2899
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2193

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0867 
  total derate : arrival time                                                                            -0.0310 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1177 

  slack (with derating applied) (MET)                                                                     7.2193 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3370 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[8] (in)                                                            3.2855                     1.8344 &  23.8344 r
  wbs_dat_i[8] (net)                                     2   0.2871 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.8344 r
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.2751   3.3074   1.0500   0.5142   0.7073 &  24.5417 r
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1118   1.0500            0.0552 &  24.5969 r
  mprj/buf_i[8] (net)                                    2   0.0196 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0448   0.1118   1.0500   0.0181   0.0193 &  24.6161 r
  data arrival time                                                                                                 24.6161

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8642   0.9500   0.0000   0.3907 &  31.9824 r
  clock reconvergence pessimism                                                                           0.0000    31.9824
  clock uncertainty                                                                                      -0.1000    31.8824
  library setup time                                                                    1.0000           -0.0455    31.8369
  data required time                                                                                                31.8369
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8369
  data arrival time                                                                                                -24.6161
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2207

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1043 
  total derate : arrival time                                                                            -0.0372 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1416 

  slack (with derating applied) (MET)                                                                     7.2207 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3623 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[4] (in)                                                            3.1761                     1.7726 &  23.7726 r
  wbs_adr_i[4] (net)                                     2   0.2775 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.7726 r
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7463   3.1976   1.0500   0.3041   0.4854 &  24.2580 r
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1187   1.0500            0.0689 &  24.3269 r
  mprj/buf_i[36] (net)                                   2   0.0275 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0350   0.1187   1.0500   0.0142   0.0155 &  24.3423 r
  data arrival time                                                                                                 24.3423

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.1410 &  31.7326 r
  clock reconvergence pessimism                                                                           0.0000    31.7326
  clock uncertainty                                                                                      -0.1000    31.6326
  library setup time                                                                    1.0000           -0.0423    31.5903
  data required time                                                                                                31.5903
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5903
  data arrival time                                                                                                -24.3423
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2479

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0912 
  total derate : arrival time                                                                            -0.0271 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1183 

  slack (with derating applied) (MET)                                                                     7.2479 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3663 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[2] (in)                                                              3.5051                     1.9958 &  23.9958 r
  la_oenb[2] (net)                                       2   0.3088 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.9958 r
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.8263   3.5161   1.0500   1.1604   1.3490 &  25.3448 r
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1022   1.0500            0.0314 &  25.3762 r
  mprj/buf_i[66] (net)                                   2   0.0093 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0081   0.1022   1.0500   0.0031   0.0034 &  25.3796 r
  data arrival time                                                                                                 25.3796

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.1955 &  32.7871 r
  clock reconvergence pessimism                                                                           0.0000    32.7871
  clock uncertainty                                                                                      -0.1000    32.6871
  library setup time                                                                    1.0000           -0.0505    32.6366
  data required time                                                                                                32.6366
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6366
  data arrival time                                                                                                -25.3796
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2570

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1467 
  total derate : arrival time                                                                            -0.0659 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2126 

  slack (with derating applied) (MET)                                                                     7.2570 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4696 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[34] (in)                                                          3.5953                     2.0712 &  24.0712 r
  la_data_in[34] (net)                                   2   0.3181 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0712 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.2501   3.6030   1.0500   1.3939   1.5789 &  25.6501 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1074   1.0500            0.0316 &  25.6817 r
  mprj/buf_i[162] (net)                                  2   0.0122 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1074   1.0500   0.0000   0.0002 &  25.6819 r
  data arrival time                                                                                                 25.6819

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.5016 &  33.0932 r
  clock reconvergence pessimism                                                                           0.0000    33.0932
  clock uncertainty                                                                                      -0.1000    32.9932
  library setup time                                                                    1.0000           -0.0518    32.9414
  data required time                                                                                                32.9414
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9414
  data arrival time                                                                                                -25.6819
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2596

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1628 
  total derate : arrival time                                                                            -0.0767 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2395 

  slack (with derating applied) (MET)                                                                     7.2596 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4991 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[1] (in)                                                            3.1558                     1.7624 &  23.7624 r
  wbs_dat_i[1] (net)                                     2   0.2757 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.7624 r
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.8484   3.1768   1.0500   0.3454   0.5268 &  24.2891 r
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1004   1.0500            0.0520 &  24.3411 r
  mprj/buf_i[1] (net)                                    2   0.0115 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0109   0.1004   1.0500   0.0043   0.0047 &  24.3458 r
  data arrival time                                                                                                 24.3458

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8642   0.9500   0.0000   0.1576 &  31.7493 r
  clock reconvergence pessimism                                                                           0.0000    31.7493
  clock uncertainty                                                                                      -0.1000    31.6493
  library setup time                                                                    1.0000           -0.0400    31.6093
  data required time                                                                                                31.6093
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6093
  data arrival time                                                                                                -24.3458
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2635

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0921 
  total derate : arrival time                                                                            -0.0278 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1198 

  slack (with derating applied) (MET)                                                                     7.2635 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3834 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[16] (in)                                                           3.3748                     1.8834 &  23.8834 r
  wbs_adr_i[16] (net)                                    2   0.2951 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8834 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.9337   3.3963   1.0500   0.7894   0.9980 &  24.8814 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1010   1.0500            0.0379 &  24.9193 r
  mprj/buf_i[48] (net)                                   2   0.0096 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0078   0.1010   1.0500   0.0030   0.0032 &  24.9226 r
  data arrival time                                                                                                 24.9226

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.7453 &  32.3369 r
  clock reconvergence pessimism                                                                           0.0000    32.3369
  clock uncertainty                                                                                      -0.1000    32.2369
  library setup time                                                                    1.0000           -0.0476    32.1893
  data required time                                                                                                32.1893
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1893
  data arrival time                                                                                                -24.9226
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2667

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1230 
  total derate : arrival time                                                                            -0.0495 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1725 

  slack (with derating applied) (MET)                                                                     7.2667 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4392 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[9] (in)                                                              3.5815                     2.0517 &  24.0517 r
  la_oenb[9] (net)                                       2   0.3162 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.0517 r
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5148   3.5908   1.0500   1.0796   1.2567 &  25.3084 r
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1117   1.0500            0.0370 &  25.3454 r
  mprj/buf_i[73] (net)                                   2   0.0158 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0051   0.1117   1.0500   0.0019   0.0023 &  25.3477 r
  data arrival time                                                                                                 25.3477

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.1933 &  32.7849 r
  clock reconvergence pessimism                                                                           0.0000    32.7849
  clock uncertainty                                                                                      -0.1000    32.6849
  library setup time                                                                    1.0000           -0.0521    32.6328
  data required time                                                                                                32.6328
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6328
  data arrival time                                                                                                -25.3477
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2851

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1466 
  total derate : arrival time                                                                            -0.0617 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2083 

  slack (with derating applied) (MET)                                                                     7.2851 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4934 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[22] (in)                                                           3.2093                     1.7958 &  23.7958 r
  wbs_adr_i[22] (net)                                    2   0.2808 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7958 r
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.9918   3.2282   1.0500   0.8073   1.0006 &  24.7963 r
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1054   1.0500            0.0541 &  24.8504 r
  mprj/buf_i[54] (net)                                   2   0.0148 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0143   0.1054   1.0500   0.0057   0.0062 &  24.8566 r
  data arrival time                                                                                                 24.8566

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.7499 &  32.3415 r
  clock reconvergence pessimism                                                                           0.0000    32.3415
  clock uncertainty                                                                                      -0.1000    32.2415
  library setup time                                                                    1.0000           -0.0484    32.1932
  data required time                                                                                                32.1932
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1932
  data arrival time                                                                                                -24.8566
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3365

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1232 
  total derate : arrival time                                                                            -0.0505 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1738 

  slack (with derating applied) (MET)                                                                     7.3365 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5103 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[36] (in)                                                             3.8653                     2.2165 &  24.2165 r
  la_oenb[36] (net)                                      2   0.3416 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2165 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8101   3.8754   1.0500   1.1449   1.3360 &  25.5525 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1169   1.0500            0.0240 &  25.5765 r
  mprj/buf_i[100] (net)                                  2   0.0168 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0506   0.1169   1.0500   0.0204   0.0216 &  25.5981 r
  data arrival time                                                                                                 25.5981

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.5032 &  33.0948 r
  clock reconvergence pessimism                                                                           0.0000    33.0948
  clock uncertainty                                                                                      -0.1000    32.9948
  library setup time                                                                    1.0000           -0.0534    32.9414
  data required time                                                                                                32.9414
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9414
  data arrival time                                                                                                -25.5981
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3433

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1629 
  total derate : arrival time                                                                            -0.0658 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2287 

  slack (with derating applied) (MET)                                                                     7.3433 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5719 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[13] (in)                                                          3.2781                     1.8726 &  23.8726 r
  la_data_in[13] (net)                                   2   0.2889 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8726 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.1170   3.2876   1.0500   1.3178   1.4988 &  25.3714 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1093   1.0500            0.0541 &  25.4254 r
  mprj/buf_i[141] (net)                                  2   0.0176 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0083   0.1093   1.0500   0.0032   0.0036 &  25.4291 r
  data arrival time                                                                                                 25.4291

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3635 &  32.9551 r
  clock reconvergence pessimism                                                                           0.0000    32.9551
  clock uncertainty                                                                                      -0.1000    32.8551
  library setup time                                                                    1.0000           -0.0520    32.8031
  data required time                                                                                                32.8031
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8031
  data arrival time                                                                                                -25.4291
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3741

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1555 
  total derate : arrival time                                                                            -0.0741 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2296 

  slack (with derating applied) (MET)                                                                     7.3741 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6037 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[15] (in)                                                               3.5746                     2.0512 &  24.0512 r
  io_in[15] (net)                                        2   0.3158 
  mprj/io_in[15] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.0512 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8162   3.5825   1.0500   0.3349   0.4737 &  24.5249 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1495   1.0500            0.0705 &  24.5954 r
  mprj/buf_i[207] (net)                                  2   0.0477 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0001   0.1499   1.0500   0.0000   0.0042 &  24.5997 r
  data arrival time                                                                                                 24.5997

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5421 &  32.1337 r
  clock reconvergence pessimism                                                                           0.0000    32.1337
  clock uncertainty                                                                                      -0.1000    32.0337
  library setup time                                                                    1.0000           -0.0535    31.9802
  data required time                                                                                                31.9802
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9802
  data arrival time                                                                                                -24.5997
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3806

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1123 
  total derate : arrival time                                                                            -0.0261 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1384 

  slack (with derating applied) (MET)                                                                     7.3806 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5190 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[3] (in)                                                            3.0174                     1.6850 &  23.6850 r
  wbs_dat_i[3] (net)                                     2   0.2637 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.6850 r
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.6902   3.0364   1.0500   0.2810   0.4519 &  24.1369 r
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0991   1.0500            0.0598 &  24.1967 r
  mprj/buf_i[3] (net)                                    2   0.0120 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0113   0.0991   1.0500   0.0045   0.0049 &  24.2016 r
  data arrival time                                                                                                 24.2016

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8642   0.9500   0.0000   0.1335 &  31.7251 r
  clock reconvergence pessimism                                                                           0.0000    31.7251
  clock uncertainty                                                                                      -0.1000    31.6251
  library setup time                                                                    1.0000           -0.0393    31.5859
  data required time                                                                                                31.5859
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5859
  data arrival time                                                                                                -24.2016
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3843

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0908 
  total derate : arrival time                                                                            -0.0246 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1154 

  slack (with derating applied) (MET)                                                                     7.3843 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4997 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[24] (in)                                                           3.2378                     1.8205 &  23.8205 r
  wbs_dat_i[24] (net)                                    2   0.2840 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8205 r
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.8064   3.2544   1.0500   0.7322   0.9138 &  24.7343 r
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0906   1.0500            0.0356 &  24.7699 r
  mprj/buf_i[24] (net)                                   1   0.0035 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0906   1.0500   0.0000   0.0000 &  24.7700 r
  data arrival time                                                                                                 24.7700

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.7513 &  32.3430 r
  clock reconvergence pessimism                                                                           0.0000    32.3430
  clock uncertainty                                                                                      -0.1000    32.2430
  library setup time                                                                    1.0000           -0.0469    32.1960
  data required time                                                                                                32.1960
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1960
  data arrival time                                                                                                -24.7700
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4261

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1233 
  total derate : arrival time                                                                            -0.0452 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1685 

  slack (with derating applied) (MET)                                                                     7.4261 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5946 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[10] (in)                                                          3.2599                     1.8697 &  23.8697 r
  la_data_in[10] (net)                                   2   0.2877 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8697 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.6697   3.2679   1.0500   1.0963   1.2595 &  25.1293 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1110   1.0500            0.0569 &  25.1862 r
  mprj/buf_i[138] (net)                                  2   0.0194 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0138   0.1110   1.0500   0.0056   0.0062 &  25.1923 r
  data arrival time                                                                                                 25.1923

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.1941 &  32.7857 r
  clock reconvergence pessimism                                                                           0.0000    32.7857
  clock uncertainty                                                                                      -0.1000    32.6857
  library setup time                                                                    1.0000           -0.0520    32.6337
  data required time                                                                                                32.6337
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6337
  data arrival time                                                                                                -25.1923
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4414

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1466 
  total derate : arrival time                                                                            -0.0630 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2096 

  slack (with derating applied) (MET)                                                                     7.4414 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6510 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[32] (in)                                                               4.2973                     2.3555 &  24.3555 r
  io_in[32] (net)                                        2   0.3742 
  mprj/io_in[32] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.3555 r
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8697   4.3407   1.0500   0.7580   1.0643 &  25.4198 r
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1467   1.0500            0.0249 &  25.4447 r
  mprj/buf_i[224] (net)                                  2   0.0380 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0055   0.1467   1.0500   0.0021   0.0033 &  25.4480 r
  data arrival time                                                                                                 25.4480

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4590 &  33.0506 r
  clock reconvergence pessimism                                                                           0.0000    33.0506
  clock uncertainty                                                                                      -0.1000    32.9506
  library setup time                                                                    1.0000           -0.0585    32.8920
  data required time                                                                                                32.8920
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8920
  data arrival time                                                                                                -25.4480
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4440

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1606 
  total derate : arrival time                                                                            -0.0520 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2126 

  slack (with derating applied) (MET)                                                                     7.4440 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6566 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[8] (in)                                                           3.5343                     1.9956 &  23.9956 r
  la_data_in[8] (net)                                    2   0.3106 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9956 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.5907   3.5499   1.0500   0.9833   1.1858 &  25.1814 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1000   1.0500            0.0265 &  25.2079 r
  mprj/buf_i[136] (net)                                  1   0.0073 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0266   0.1000   1.0500   0.0108   0.0115 &  25.2194 r
  data arrival time                                                                                                 25.2194

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.2294 &  32.8210 r
  clock reconvergence pessimism                                                                           0.0000    32.8210
  clock uncertainty                                                                                      -0.1000    32.7210
  library setup time                                                                    1.0000           -0.0501    32.6709
  data required time                                                                                                32.6709
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6709
  data arrival time                                                                                                -25.2194
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4515

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1485 
  total derate : arrival time                                                                            -0.0583 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2068 

  slack (with derating applied) (MET)                                                                     7.4515 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6583 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[3] (in)                                                            2.9405                     1.6503 &  23.6503 r
  wbs_sel_i[3] (net)                                     2   0.2562 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.6503 r
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5407   2.9587   1.0500   0.2185   0.3786 &  24.0289 r
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1047   1.0500            0.0705 &  24.0994 r
  mprj/buf_i[233] (net)                                  2   0.0178 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1048   1.0500   0.0000   0.0003 &  24.0997 r
  data arrival time                                                                                                 24.0997

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.1360 &  31.7276 r
  clock reconvergence pessimism                                                                           0.0000    31.7276
  clock uncertainty                                                                                      -0.1000    31.6276
  library setup time                                                                    1.0000           -0.0401    31.5875
  data required time                                                                                                31.5875
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5875
  data arrival time                                                                                                -24.0997
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4878

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0909 
  total derate : arrival time                                                                            -0.0214 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1123 

  slack (with derating applied) (MET)                                                                     7.4878 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6002 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[5] (in)                                                            2.9461                     1.6519 &  23.6519 r
  wbs_dat_i[5] (net)                                     2   0.2566 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.6519 r
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.3442   2.9646   1.0500   0.1394   0.2957 &  23.9476 r
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1041   1.0500            0.0695 &  24.0171 r
  mprj/buf_i[5] (net)                                    2   0.0171 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0042   0.1041   1.0500   0.0016   0.0020 &  24.0190 r
  data arrival time                                                                                                 24.0190

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8642   0.9500   0.0000   0.0730 &  31.6646 r
  clock reconvergence pessimism                                                                           0.0000    31.6646
  clock uncertainty                                                                                      -0.1000    31.5646
  library setup time                                                                    1.0000           -0.0383    31.5263
  data required time                                                                                                31.5263
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5263
  data arrival time                                                                                                -24.0190
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5073

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0876 
  total derate : arrival time                                                                            -0.0175 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1051 

  slack (with derating applied) (MET)                                                                     7.5073 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6123 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[17] (in)                                                           3.1944                     1.7877 &  23.7877 r
  wbs_dat_i[17] (net)                                    2   0.2795 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7877 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5508   3.2128   1.0500   0.6154   0.8035 &  24.5912 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1082   1.0500            0.0577 &  24.6489 r
  mprj/buf_i[17] (net)                                   2   0.0176 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0266   0.1082   1.0500   0.0109   0.0117 &  24.6606 r
  data arrival time                                                                                                 24.6606

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.7648 &  32.3564 r
  clock reconvergence pessimism                                                                           0.0000    32.3564
  clock uncertainty                                                                                      -0.1000    32.2564
  library setup time                                                                    1.0000           -0.0490    32.2074
  data required time                                                                                                32.2074
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2074
  data arrival time                                                                                                -24.6606
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5468

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1240 
  total derate : arrival time                                                                            -0.0416 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1656 

  slack (with derating applied) (MET)                                                                     7.5468 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7124 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[34] (in)                                                               4.3426                     2.3544 &  24.3544 r
  io_in[34] (net)                                        2   0.3762 
  mprj/io_in[34] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.3544 r
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1933   4.3757   1.0500   0.4854   0.8053 &  25.1597 r
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1771   1.0500            0.0461 &  25.2058 r
  mprj/buf_i[226] (net)                                  2   0.0615 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0333   0.1778   1.0500   0.0135   0.0205 &  25.2263 r
  data arrival time                                                                                                 25.2263

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4275 &  33.0191 r
  clock reconvergence pessimism                                                                           0.0000    33.0191
  clock uncertainty                                                                                      -0.1000    32.9191
  library setup time                                                                    1.0000           -0.0638    32.8553
  data required time                                                                                                32.8553
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8553
  data arrival time                                                                                                -25.2263
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6290

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1589 
  total derate : arrival time                                                                            -0.0415 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2004 

  slack (with derating applied) (MET)                                                                     7.6290 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8294 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[14] (in)                                                           3.0435                     1.7049 &  23.7049 r
  wbs_adr_i[14] (net)                                    2   0.2662 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7049 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3250   3.0610   1.0500   0.5396   0.7136 &  24.4185 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1059   1.0500            0.0652 &  24.4836 r
  mprj/buf_i[46] (net)                                   2   0.0175 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0083   0.1059   1.0500   0.0032   0.0036 &  24.4872 r
  data arrival time                                                                                                 24.4872

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.6908 &  32.2824 r
  clock reconvergence pessimism                                                                           0.0000    32.2824
  clock uncertainty                                                                                      -0.1000    32.1824
  library setup time                                                                    1.0000           -0.0480    32.1344
  data required time                                                                                                32.1344
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1344
  data arrival time                                                                                                -24.4872
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6472

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1201 
  total derate : arrival time                                                                            -0.0373 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1574 

  slack (with derating applied) (MET)                                                                     7.6472 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8046 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[11] (in)                                                           2.7743                     1.5590 &  23.5590 r
  wbs_dat_i[11] (net)                                    2   0.2419 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5590 r
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.1222   2.7901   1.0500   0.0483   0.1842 &  23.7432 r
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0927   1.0500            0.0690 &  23.8122 r
  mprj/buf_i[11] (net)                                   2   0.0099 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0927   1.0500   0.0000   0.0001 &  23.8123 r
  data arrival time                                                                                                 23.8123

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.0109 &  31.6025 r
  clock reconvergence pessimism                                                                           0.0000    31.6025
  clock uncertainty                                                                                      -0.1000    31.5025
  library setup time                                                                    1.0000           -0.0355    31.4671
  data required time                                                                                                31.4671
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.4671
  data arrival time                                                                                                -23.8123
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6547

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0843 
  total derate : arrival time                                                                            -0.0121 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.0964 

  slack (with derating applied) (MET)                                                                     7.6547 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7512 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_stb_i (in)                                                               2.9061                     1.6314 &  23.6314 r
  wbs_stb_i (net)                                        2   0.2510 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.6314 r
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2394   2.9233   1.0500   0.0923   0.2409 &  23.8723 r
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1080   1.0500            0.0759 &  23.9482 r
  mprj/buf_i[235] (net)                                  2   0.0213 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0553   0.1080   1.0500   0.0226   0.0240 &  23.9722 r
  data arrival time                                                                                                 23.9722

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.1774 &  31.7690 r
  clock reconvergence pessimism                                                                           0.0000    31.7690
  clock uncertainty                                                                                      -0.1000    31.6690
  library setup time                                                                    1.0000           -0.0416    31.6274
  data required time                                                                                                31.6274
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6274
  data arrival time                                                                                                -23.9722
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6552

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0931 
  total derate : arrival time                                                                            -0.0162 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1093 

  slack (with derating applied) (MET)                                                                     7.6552 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7646 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[28] (in)                                                           3.3799                     1.8966 &  23.8966 r
  wbs_dat_i[28] (net)                                    2   0.2964 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8966 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3113   3.3979   1.0500   0.5103   0.6910 &  24.5876 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0918   1.0500            0.0274 &  24.6150 r
  mprj/buf_i[28] (net)                                   1   0.0030 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0918   1.0500   0.0000   0.0000 &  24.6150 r
  data arrival time                                                                                                 24.6150

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.8601 &  32.4517 r
  clock reconvergence pessimism                                                                           0.0000    32.4517
  clock uncertainty                                                                                      -0.1000    32.3517
  library setup time                                                                    1.0000           -0.0479    32.3038
  data required time                                                                                                32.3038
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3038
  data arrival time                                                                                                -24.6150
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6888

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1290 
  total derate : arrival time                                                                            -0.0342 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1632 

  slack (with derating applied) (MET)                                                                     7.6888 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8520 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[35] (in)                                                          3.3061                     1.8781 &  23.8781 r
  la_data_in[35] (net)                                   2   0.2909 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8781 r
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.7590   3.3174   1.0500   1.1196   1.3011 &  25.1793 r
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0984   1.0500            0.0404 &  25.2196 r
  mprj/buf_i[163] (net)                                  2   0.0086 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0984   1.0500   0.0000   0.0001 &  25.2197 r
  data arrival time                                                                                                 25.2197

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.5016 &  33.0932 r
  clock reconvergence pessimism                                                                           0.0000    33.0932
  clock uncertainty                                                                                      -0.1000    32.9932
  library setup time                                                                    1.0000           -0.0505    32.9428
  data required time                                                                                                32.9428
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9428
  data arrival time                                                                                                -25.2197
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7230

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1628 
  total derate : arrival time                                                                            -0.0639 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2267 

  slack (with derating applied) (MET)                                                                     7.7230 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9497 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[61] (in)                                                             3.3551                     1.9243 &  23.9243 r
  la_oenb[61] (net)                                      2   0.2963 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9243 r
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6336   3.3639   1.0500   0.6621   0.8223 &  24.7466 r
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1672   1.0500            0.0976 &  24.8442 r
  mprj/buf_i[125] (net)                                  2   0.0654 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1677   1.0500   0.0000   0.0064 &  24.8506 r
  data arrival time                                                                                                 24.8506

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.1945 &  32.7861 r
  clock reconvergence pessimism                                                                           0.0000    32.7861
  clock uncertainty                                                                                      -0.1000    32.6861
  library setup time                                                                    1.0000           -0.0616    32.6245
  data required time                                                                                                32.6245
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6245
  data arrival time                                                                                                -24.8506
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7739

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1466 
  total derate : arrival time                                                                            -0.0441 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1908 

  slack (with derating applied) (MET)                                                                     7.7739 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9646 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[3] (in)                                                            2.7928                     1.5710 &  23.5710 r
  wbs_adr_i[3] (net)                                     2   0.2436 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.5710 r
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0905   2.8086   1.0500   0.0354   0.1721 &  23.7431 r
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0932   1.0500            0.0683 &  23.8114 r
  mprj/buf_i[35] (net)                                   2   0.0100 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0117   0.0932   1.0500   0.0047   0.0050 &  23.8164 r
  data arrival time                                                                                                 23.8164

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.1385 &  31.7301 r
  clock reconvergence pessimism                                                                           0.0000    31.7301
  clock uncertainty                                                                                      -0.1000    31.6301
  library setup time                                                                    1.0000           -0.0391    31.5910
  data required time                                                                                                31.5910
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5910
  data arrival time                                                                                                -23.8164
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7746

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0911 
  total derate : arrival time                                                                            -0.0117 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1027 

  slack (with derating applied) (MET)                                                                     7.7746 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8774 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[28] (in)                                                           3.0100                     1.6853 &  23.6853 r
  wbs_adr_i[28] (net)                                    2   0.2635 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6853 r
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5059   3.0271   1.0500   0.6059   0.7776 &  24.4629 r
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0903   1.0500            0.0506 &  24.5135 r
  mprj/buf_i[60] (net)                                   1   0.0056 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0053   0.0903   1.0500   0.0020   0.0022 &  24.5157 r
  data arrival time                                                                                                 24.5157

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.8607 &  32.4523 r
  clock reconvergence pessimism                                                                           0.0000    32.4523
  clock uncertainty                                                                                      -0.1000    32.3523
  library setup time                                                                    1.0000           -0.0478    32.3045
  data required time                                                                                                32.3045
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3045
  data arrival time                                                                                                -24.5157
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7887

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1291 
  total derate : arrival time                                                                            -0.0395 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1686 

  slack (with derating applied) (MET)                                                                     7.7888 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9574 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[0] (in)                                                            2.8705                     1.6155 &  23.6155 r
  wbs_dat_i[0] (net)                                     2   0.2475 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.6155 r
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   2.8867   1.0500   0.0000   0.1406 &  23.7561 r
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1033   1.0500            0.0737 &  23.8298 r
  mprj/buf_i[0] (net)                                    2   0.0174 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0074   0.1033   1.0500   0.0029   0.0033 &  23.8331 r
  data arrival time                                                                                                 23.8331

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8642   0.9500   0.0000   0.1879 &  31.7795 r
  clock reconvergence pessimism                                                                           0.0000    31.7795
  clock uncertainty                                                                                      -0.1000    31.6795
  library setup time                                                                    1.0000           -0.0411    31.6384
  data required time                                                                                                31.6384
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6384
  data arrival time                                                                                                -23.8331
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8054

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0937 
  total derate : arrival time                                                                            -0.0104 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1040 

  slack (with derating applied) (MET)                                                                     7.8054 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9094 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[7] (in)                                                                3.1940                     1.7817 &  23.7817 r
  io_in[7] (net)                                         2   0.2791 
  mprj/io_in[7] (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.7817 r
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4328   3.2133   1.0500   0.1747   0.3454 &  24.1271 r
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1458   1.0500            0.0895 &  24.2166 r
  mprj/buf_i[199] (net)                                  2   0.0491 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0160   0.1462   1.0500   0.0063   0.0111 &  24.2276 r
  data arrival time                                                                                                 24.2276

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5995 &  32.1911 r
  clock reconvergence pessimism                                                                           0.0000    32.1911
  clock uncertainty                                                                                      -0.1000    32.0911
  library setup time                                                                    1.0000           -0.0537    32.0374
  data required time                                                                                                32.0374
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0374
  data arrival time                                                                                                -24.2276
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8098

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1153 
  total derate : arrival time                                                                            -0.0212 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1366 

  slack (with derating applied) (MET)                                                                     7.8098 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9464 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[8] (in)                                                                2.9408                     1.6545 &  23.6545 r
  io_in[8] (net)                                         2   0.2568 
  mprj/io_in[8] (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.6545 r
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8487   2.9568   1.0500   0.3446   0.4998 &  24.1543 r
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1362   1.0500            0.0978 &  24.2521 r
  mprj/buf_i[200] (net)                                  2   0.0445 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0217   0.1364   1.0500   0.0082   0.0118 &  24.2639 r
  data arrival time                                                                                                 24.2639

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.6358 &  32.2274 r
  clock reconvergence pessimism                                                                           0.0000    32.2274
  clock uncertainty                                                                                      -0.1000    32.1274
  library setup time                                                                    1.0000           -0.0525    32.0750
  data required time                                                                                                32.0750
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0750
  data arrival time                                                                                                -24.2639
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8111

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1172 
  total derate : arrival time                                                                            -0.0290 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1462 

  slack (with derating applied) (MET)                                                                     7.8111 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9574 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[19] (in)                                                           2.4795                     1.4069 &  23.4069 r
  wbs_dat_i[19] (net)                                    2   0.2175 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4069 r
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0538   2.4908   1.0500   0.0215   0.1265 &  23.5334 r
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0966   1.0500            0.0925 &  23.6258 r
  mprj/buf_i[19] (net)                                   2   0.0165 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0075   0.0966   1.0500   0.0029   0.0033 &  23.6292 r
  data arrival time                                                                                                 23.6292

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.0552 &  31.6468 r
  clock reconvergence pessimism                                                                           0.0000    31.6468
  clock uncertainty                                                                                      -0.1000    31.5468
  library setup time                                                                    1.0000           -0.0370    31.5098
  data required time                                                                                                31.5098
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5098
  data arrival time                                                                                                -23.6292
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8807

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0867 
  total derate : arrival time                                                                            -0.0106 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.0973 

  slack (with derating applied) (MET)                                                                     7.8807 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9779 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[7] (in)                                                            2.8878                     1.6193 &  23.6193 r
  wbs_adr_i[7] (net)                                     2   0.2493 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.6193 r
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2974   2.9051   1.0500   0.1166   0.2654 &  23.8847 r
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0977   1.0500            0.0669 &  23.9515 r
  mprj/buf_i[39] (net)                                   2   0.0124 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0977   1.0500   0.0000   0.0002 &  23.9517 r
  data arrival time                                                                                                 23.9517

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.3912 &  31.9828 r
  clock reconvergence pessimism                                                                           0.0000    31.9828
  clock uncertainty                                                                                      -0.1000    31.8828
  library setup time                                                                    1.0000           -0.0435    31.8393
  data required time                                                                                                31.8393
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8393
  data arrival time                                                                                                -23.9517
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8876

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1044 
  total derate : arrival time                                                                            -0.0158 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1202 

  slack (with derating applied) (MET)                                                                     7.8876 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0078 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[21] (in)                                                           2.9527                     1.6592 &  23.6592 r
  wbs_adr_i[21] (net)                                    2   0.2587 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6592 r
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0113   2.9679   1.0500   0.4098   0.5647 &  24.2239 r
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1041   1.0500            0.0693 &  24.2931 r
  mprj/buf_i[53] (net)                                   2   0.0170 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0266   0.1041   1.0500   0.0106   0.0114 &  24.3046 r
  data arrival time                                                                                                 24.3046

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.7500 &  32.3417 r
  clock reconvergence pessimism                                                                           0.0000    32.3417
  clock uncertainty                                                                                      -0.1000    32.2417
  library setup time                                                                    1.0000           -0.0481    32.1935
  data required time                                                                                                32.1935
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1935
  data arrival time                                                                                                -24.3046
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8890

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1232 
  total derate : arrival time                                                                            -0.0307 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1540 

  slack (with derating applied) (MET)                                                                     7.8890 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0429 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[1] (in)                                                           2.9144                     1.6484 &  23.6484 r
  la_data_in[1] (net)                                    2   0.2548 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6484 r
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4939   2.9279   1.0500   0.5888   0.7434 &  24.3918 r
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0914   1.0500            0.0584 &  24.4502 r
  mprj/buf_i[129] (net)                                  1   0.0075 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0914   1.0500   0.0000   0.0001 &  24.4503 r
  data arrival time                                                                                                 24.4503

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.9066 &  32.4982 r
  clock reconvergence pessimism                                                                           0.0000    32.4982
  clock uncertainty                                                                                      -0.1000    32.3982
  library setup time                                                                    1.0000           -0.0482    32.3500
  data required time                                                                                                32.3500
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3500
  data arrival time                                                                                                -24.4503
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8997

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1315 
  total derate : arrival time                                                                            -0.0382 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1697 

  slack (with derating applied) (MET)                                                                     7.8997 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0694 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[10] (in)                                                               2.5973                     1.4808 &  23.4808 r
  io_in[10] (net)                                        2   0.2283 
  mprj/io_in[10] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.4808 r
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8755   2.6068   1.0500   0.3482   0.4601 &  23.9410 r
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1351   1.0500            0.1179 &  24.0589 r
  mprj/buf_i[202] (net)                                  2   0.0479 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0143   0.1354   1.0500   0.0056   0.0093 &  24.0682 r
  data arrival time                                                                                                 24.0682

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5397 &  32.1313 r
  clock reconvergence pessimism                                                                           0.0000    32.1313
  clock uncertainty                                                                                      -0.1000    32.0313
  library setup time                                                                    1.0000           -0.0511    31.9802
  data required time                                                                                                31.9802
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9802
  data arrival time                                                                                                -24.0682
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9121

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1122 
  total derate : arrival time                                                                            -0.0280 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1401 

  slack (with derating applied) (MET)                                                                     7.9121 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0522 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[15] (in)                                                           3.0279                     1.6993 &  23.6993 r
  wbs_adr_i[15] (net)                                    2   0.2653 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6993 r
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8499   3.0443   1.0500   0.3439   0.5051 &  24.2045 r
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0896   1.0500            0.0487 &  24.2531 r
  mprj/buf_i[47] (net)                                   1   0.0049 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0896   1.0500   0.0000   0.0001 &  24.2532 r
  data arrival time                                                                                                 24.2532

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.7209 &  32.3125 r
  clock reconvergence pessimism                                                                           0.0000    32.3125
  clock uncertainty                                                                                      -0.1000    32.2126
  library setup time                                                                    1.0000           -0.0467    32.1659
  data required time                                                                                                32.1659
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1659
  data arrival time                                                                                                -24.2532
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9127

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1217 
  total derate : arrival time                                                                            -0.0264 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1481 

  slack (with derating applied) (MET)                                                                     7.9127 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0607 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[11] (in)                                                               2.7236                     1.5505 &  23.5505 r
  io_in[11] (net)                                        2   0.2385 
  mprj/io_in[11] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.5505 r
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6917   2.7323   1.0500   0.2820   0.3916 &  23.9421 r
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1304   1.0500            0.1064 &  24.0485 r
  mprj/buf_i[203] (net)                                  2   0.0424 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1305   1.0500   0.0000   0.0028 &  24.0513 r
  data arrival time                                                                                                 24.0513

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5397 &  32.1314 r
  clock reconvergence pessimism                                                                           0.0000    32.1314
  clock uncertainty                                                                                      -0.1000    32.0314
  library setup time                                                                    1.0000           -0.0503    31.9810
  data required time                                                                                                31.9810
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9810
  data arrival time                                                                                                -24.0513
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9297

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1122 
  total derate : arrival time                                                                            -0.0238 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1360 

  slack (with derating applied) (MET)                                                                     7.9297 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0657 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[13] (in)                                                           3.1418                     1.7604 &  23.7604 r
  wbs_dat_i[13] (net)                                    2   0.2752 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7604 r
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6425   3.1590   1.0500   0.2590   0.4212 &  24.1816 r
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1077   1.0500            0.0606 &  24.2422 r
  mprj/buf_i[13] (net)                                   2   0.0178 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0177   0.1077   1.0500   0.0072   0.0078 &  24.2500 r
  data arrival time                                                                                                 24.2500

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.7478 &  32.3394 r
  clock reconvergence pessimism                                                                           0.0000    32.3394
  clock uncertainty                                                                                      -0.1000    32.2394
  library setup time                                                                    1.0000           -0.0487    32.1907
  data required time                                                                                                32.1907
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1907
  data arrival time                                                                                                -24.2500
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9407

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1231 
  total derate : arrival time                                                                            -0.0233 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1464 

  slack (with derating applied) (MET)                                                                     7.9407 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0871 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[14] (in)                                                           3.1306                     1.7528 &  23.7528 r
  wbs_dat_i[14] (net)                                    2   0.2739 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7528 r
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4668   3.1485   1.0500   0.1885   0.3506 &  24.1034 r
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0946   1.0500            0.0473 &  24.1507 r
  mprj/buf_i[14] (net)                                   1   0.0075 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0946   1.0500   0.0000   0.0001 &  24.1508 r
  data arrival time                                                                                                 24.1508

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.6778 &  32.2694 r
  clock reconvergence pessimism                                                                           0.0000    32.2694
  clock uncertainty                                                                                      -0.1000    32.1694
  library setup time                                                                    1.0000           -0.0466    32.1228
  data required time                                                                                                32.1228
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1228
  data arrival time                                                                                                -24.1508
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9720

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1194 
  total derate : arrival time                                                                            -0.0190 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1384 

  slack (with derating applied) (MET)                                                                     7.9720 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1104 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[7] (in)                                                              3.2464                     1.8590 &  23.8590 r
  la_oenb[7] (net)                                       2   0.2864 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.8590 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4782   3.2553   1.0500   0.6193   0.7655 &  24.6244 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0958   1.0500            0.0415 &  24.6659 r
  mprj/buf_i[71] (net)                                   1   0.0073 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0958   1.0500   0.0000   0.0001 &  24.6660 r
  data arrival time                                                                                                 24.6660

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.2019 &  32.7935 r
  clock reconvergence pessimism                                                                           0.0000    32.7935
  clock uncertainty                                                                                      -0.1000    32.6935
  library setup time                                                                    1.0000           -0.0497    32.6439
  data required time                                                                                                32.6439
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6439
  data arrival time                                                                                                -24.6660
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9778

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1470 
  total derate : arrival time                                                                            -0.0384 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1855 

  slack (with derating applied) (MET)                                                                     7.9778 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1633 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[9] (in)                                                                2.8004                     1.5853 &  23.5853 r
  io_in[9] (net)                                         2   0.2448 
  mprj/io_in[9] (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.5853 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3789   2.8129   1.0500   0.1530   0.2779 &  23.8632 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1435   1.0500            0.1125 &  23.9758 r
  mprj/buf_i[201] (net)                                  2   0.0523 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0268   0.1438   1.0500   0.0109   0.0154 &  23.9912 r
  data arrival time                                                                                                 23.9912

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5397 &  32.1313 r
  clock reconvergence pessimism                                                                           0.0000    32.1313
  clock uncertainty                                                                                      -0.1000    32.0313
  library setup time                                                                    1.0000           -0.0525    31.9789
  data required time                                                                                                31.9789
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9789
  data arrival time                                                                                                -23.9912
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9877

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1122 
  total derate : arrival time                                                                            -0.0193 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1315 

  slack (with derating applied) (MET)                                                                     7.9877 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1192 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[22] (in)                                                           2.8042                     1.5832 &  23.5832 r
  wbs_dat_i[22] (net)                                    2   0.2449 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5832 r
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0207   2.8179   1.0500   0.4070   0.5483 &  24.1315 r
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0964   1.0500            0.0712 &  24.2027 r
  mprj/buf_i[22] (net)                                   2   0.0123 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0964   1.0500   0.0000   0.0002 &  24.2029 r
  data arrival time                                                                                                 24.2029

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.7502 &  32.3418 r
  clock reconvergence pessimism                                                                           0.0000    32.3418
  clock uncertainty                                                                                      -0.1000    32.2418
  library setup time                                                                    1.0000           -0.0473    32.1946
  data required time                                                                                                32.1946
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1946
  data arrival time                                                                                                -24.2029
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9916

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1233 
  total derate : arrival time                                                                            -0.0295 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1528 

  slack (with derating applied) (MET)                                                                     7.9916 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1444 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[24] (in)                                                           3.0290                     1.7041 &  23.7041 r
  wbs_adr_i[24] (net)                                    2   0.2655 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7041 r
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7344   3.0441   1.0500   0.2953   0.4458 &  24.1499 r
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0867   1.0500            0.0455 &  24.1954 r
  mprj/buf_i[56] (net)                                   1   0.0028 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0867   1.0500   0.0000   0.0000 &  24.1954 r
  data arrival time                                                                                                 24.1954

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.7513 &  32.3429 r
  clock reconvergence pessimism                                                                           0.0000    32.3429
  clock uncertainty                                                                                      -0.1000    32.2429
  library setup time                                                                    1.0000           -0.0467    32.1962
  data required time                                                                                                32.1962
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1962
  data arrival time                                                                                                -24.1954
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0009

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1233 
  total derate : arrival time                                                                            -0.0234 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1467 

  slack (with derating applied) (MET)                                                                     8.0009 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1476 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[23] (in)                                                           2.8153                     1.5877 &  23.5877 r
  wbs_adr_i[23] (net)                                    2   0.2469 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5877 r
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8151   2.8289   1.0500   0.3289   0.4694 &  24.0572 r
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0940   1.0500            0.0678 &  24.1250 r
  mprj/buf_i[55] (net)                                   2   0.0104 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0047   0.0940   1.0500   0.0018   0.0020 &  24.1270 r
  data arrival time                                                                                                 24.1270

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.7507 &  32.3423 r
  clock reconvergence pessimism                                                                           0.0000    32.3423
  clock uncertainty                                                                                      -0.1000    32.2423
  library setup time                                                                    1.0000           -0.0471    32.1951
  data required time                                                                                                32.1951
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1951
  data arrival time                                                                                                -24.1270
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0682

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1233 
  total derate : arrival time                                                                            -0.0257 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1490 

  slack (with derating applied) (MET)                                                                     8.0682 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2171 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[0] (in)                                                           2.9047                     1.6525 &  23.6525 r
  la_data_in[0] (net)                                    2   0.2522 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6525 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2100   2.9158   1.0500   0.4462   0.5841 &  24.2366 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0894   1.0500            0.0569 &  24.2936 r
  mprj/buf_i[128] (net)                                  1   0.0061 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0894   1.0500   0.0000   0.0001 &  24.2936 r
  data arrival time                                                                                                 24.2936

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.9272 &  32.5189 r
  clock reconvergence pessimism                                                                           0.0000    32.5189
  clock uncertainty                                                                                      -0.1000    32.4189
  library setup time                                                                    1.0000           -0.0481    32.3707
  data required time                                                                                                32.3707
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3707
  data arrival time                                                                                                -24.2936
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0771

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1326 
  total derate : arrival time                                                                            -0.0305 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1631 

  slack (with derating applied) (MET)                                                                     8.0771 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2402 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[23] (in)                                                           2.7611                     1.5612 &  23.5612 r
  wbs_dat_i[23] (net)                                    2   0.2412 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5612 r
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8614   2.7742   1.0500   0.3487   0.4833 &  24.0445 r
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0880   1.0500            0.0649 &  24.1094 r
  mprj/buf_i[23] (net)                                   1   0.0065 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0063   0.0880   1.0500   0.0024   0.0026 &  24.1120 r
  data arrival time                                                                                                 24.1120

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.7512 &  32.3428 r
  clock reconvergence pessimism                                                                           0.0000    32.3428
  clock uncertainty                                                                                      -0.1000    32.2428
  library setup time                                                                    1.0000           -0.0468    32.1960
  data required time                                                                                                32.1960
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1960
  data arrival time                                                                                                -24.1120
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0841

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1233 
  total derate : arrival time                                                                            -0.0262 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1495 

  slack (with derating applied) (MET)                                                                     8.0841 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2336 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[14] (in)                                                               2.6366                     1.5335 &  23.5335 r
  io_in[14] (net)                                        2   0.2317 
  mprj/io_in[14] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.5335 r
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3675   2.6418   1.0500   0.1483   0.2361 &  23.7696 r
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1413   1.0500            0.1213 &  23.8909 r
  mprj/buf_i[206] (net)                                  2   0.0529 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1417   1.0500   0.0000   0.0042 &  23.8951 r
  data arrival time                                                                                                 23.8951

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5399 &  32.1315 r
  clock reconvergence pessimism                                                                           0.0000    32.1315
  clock uncertainty                                                                                      -0.1000    32.0315
  library setup time                                                                    1.0000           -0.0521    31.9794
  data required time                                                                                                31.9794
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9794
  data arrival time                                                                                                -23.8951
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0843

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1122 
  total derate : arrival time                                                                            -0.0172 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1294 

  slack (with derating applied) (MET)                                                                     8.0843 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2137 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[9] (in)                                                            2.6361                     1.4917 &  23.4917 r
  wbs_adr_i[9] (net)                                     2   0.2312 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.4917 r
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.1652   2.6496   1.0500   0.0624   0.1848 &  23.6765 r
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0913   1.0500            0.0767 &  23.7532 r
  mprj/buf_i[41] (net)                                   2   0.0103 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0913   1.0500   0.0000   0.0001 &  23.7534 r
  data arrival time                                                                                                 23.7534

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.3911 &  31.9827 r
  clock reconvergence pessimism                                                                           0.0000    31.9827
  clock uncertainty                                                                                      -0.1000    31.8827
  library setup time                                                                    1.0000           -0.0431    31.8396
  data required time                                                                                                31.8396
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8396
  data arrival time                                                                                                -23.7534
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0862

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1044 
  total derate : arrival time                                                                            -0.0125 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1168 

  slack (with derating applied) (MET)                                                                     8.0862 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2030 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[28] (in)                                                               3.3408                     1.8795 &  23.8795 r
  io_in[28] (net)                                        2   0.2932 
  mprj/io_in[28] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.8795 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6125   3.3573   1.0500   0.6584   0.8392 &  24.7188 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1328   1.0500            0.0727 &  24.7915 r
  mprj/buf_i[220] (net)                                  2   0.0385 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1328   1.0500   0.0000   0.0013 &  24.7928 r
  data arrival time                                                                                                 24.7928

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4588 &  33.0505 r
  clock reconvergence pessimism                                                                           0.0000    33.0505
  clock uncertainty                                                                                      -0.1000    32.9505
  library setup time                                                                    1.0000           -0.0561    32.8943
  data required time                                                                                                32.8943
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8943
  data arrival time                                                                                                -24.7928
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1015

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1606 
  total derate : arrival time                                                                            -0.0435 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2040 

  slack (with derating applied) (MET)                                                                     8.1015 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3056 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[25] (in)                                                           2.8224                     1.5938 &  23.5938 r
  wbs_adr_i[25] (net)                                    2   0.2465 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5938 r
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7500   2.8365   1.0500   0.3031   0.4401 &  24.0339 r
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0860   1.0500            0.0585 &  24.0924 r
  mprj/buf_i[57] (net)                                   1   0.0044 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0860   1.0500   0.0000   0.0001 &  24.0925 r
  data arrival time                                                                                                 24.0925

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.7514 &  32.3430 r
  clock reconvergence pessimism                                                                           0.0000    32.3430
  clock uncertainty                                                                                      -0.1000    32.2430
  library setup time                                                                    1.0000           -0.0467    32.1964
  data required time                                                                                                32.1964
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1964
  data arrival time                                                                                                -24.0925
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1039

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1233 
  total derate : arrival time                                                                            -0.0237 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1471 

  slack (with derating applied) (MET)                                                                     8.1039 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2509 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[29] (in)                                                           2.9209                     1.6439 &  23.6439 r
  wbs_dat_i[29] (net)                                    2   0.2528 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6439 r
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.1000   2.9345   1.0500   0.0403   0.1717 &  23.8156 r
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0874   1.0500            0.0535 &  23.8691 r
  mprj/buf_i[29] (net)                                   1   0.0044 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0874   1.0500   0.0000   0.0001 &  23.8691 r
  data arrival time                                                                                                 23.8691

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.5427 &  32.1343 r
  clock reconvergence pessimism                                                                           0.0000    32.1343
  clock uncertainty                                                                                      -0.1000    32.0343
  library setup time                                                                    1.0000           -0.0447    31.9896
  data required time                                                                                                31.9896
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9896
  data arrival time                                                                                                -23.8691
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1205

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1123 
  total derate : arrival time                                                                            -0.0107 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1231 

  slack (with derating applied) (MET)                                                                     8.1205 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2436 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[30] (in)                                                           2.9231                     1.6453 &  23.6453 r
  wbs_adr_i[30] (net)                                    2   0.2552 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6453 r
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2009   2.9385   1.0500   0.4861   0.6426 &  24.2878 r
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0897   1.0500            0.0558 &  24.3437 r
  mprj/buf_i[62] (net)                                   1   0.0061 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0103   0.0897   1.0500   0.0041   0.0044 &  24.3481 r
  data arrival time                                                                                                 24.3481

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.0436 &  32.6352 r
  clock reconvergence pessimism                                                                           0.0000    32.6352
  clock uncertainty                                                                                      -0.1000    32.5352
  library setup time                                                                    1.0000           -0.0489    32.4863
  data required time                                                                                                32.4863
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4863
  data arrival time                                                                                                -24.3481
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1383

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1387 
  total derate : arrival time                                                                            -0.0335 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1722 

  slack (with derating applied) (MET)                                                                     8.1383 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3105 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[46] (in)                                                          2.9764                     1.6717 &  23.6717 r
  la_data_in[46] (net)                                   2   0.2607 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6717 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5357   2.9918   1.0500   0.6280   0.7931 &  24.4648 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1358   1.0500            0.0982 &  24.5630 r
  mprj/buf_i[174] (net)                                  2   0.0461 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1197   0.1359   1.0500   0.0481   0.0518 &  24.6147 r
  data arrival time                                                                                                 24.6147

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3488 &  32.9404 r
  clock reconvergence pessimism                                                                           0.0000    32.9404
  clock uncertainty                                                                                      -0.1000    32.8404
  library setup time                                                                    1.0000           -0.0566    32.7838
  data required time                                                                                                32.7838
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7838
  data arrival time                                                                                                -24.6147
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1691

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1548 
  total derate : arrival time                                                                            -0.0449 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1997 

  slack (with derating applied) (MET)                                                                     8.1691 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3688 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[15] (in)                                                             2.4883                     1.4403 &  23.4403 r
  la_oenb[15] (net)                                      2   0.2179 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4403 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.3378   2.4939   1.0500   0.9653   1.0893 &  24.5296 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0978   1.0500            0.0933 &  24.6229 r
  mprj/buf_i[79] (net)                                   2   0.0175 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0121   0.0978   1.0500   0.0048   0.0053 &  24.6282 r
  data arrival time                                                                                                 24.6282

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.3632 &  32.9548 r
  clock reconvergence pessimism                                                                           0.0000    32.9548
  clock uncertainty                                                                                      -0.1000    32.8548
  library setup time                                                                    1.0000           -0.0503    32.8045
  data required time                                                                                                32.8045
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8045
  data arrival time                                                                                                -24.6282
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1763

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1555 
  total derate : arrival time                                                                            -0.0566 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2121 

  slack (with derating applied) (MET)                                                                     8.1763 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3883 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[9] (in)                                                            2.5789                     1.4597 &  23.4597 r
  wbs_dat_i[9] (net)                                     2   0.2261 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.4597 r
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   2.5918   1.0500   0.0000   0.1155 &  23.5753 r
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0921   1.0500            0.0814 &  23.6567 r
  mprj/buf_i[9] (net)                                    2   0.0115 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.0921   1.0500   0.0000   0.0001 &  23.6568 r
  data arrival time                                                                                                 23.6568

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8642   0.9500   0.0000   0.3910 &  31.9826 r
  clock reconvergence pessimism                                                                           0.0000    31.9826
  clock uncertainty                                                                                      -0.1000    31.8826
  library setup time                                                                    1.0000           -0.0432    31.8395
  data required time                                                                                                31.8395
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8395
  data arrival time                                                                                                -23.6568
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1827

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1043 
  total derate : arrival time                                                                            -0.0094 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1137 

  slack (with derating applied) (MET)                                                                     8.1827 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2964 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[22] (in)                                                          3.3508                     1.9335 &  23.9335 r
  la_data_in[22] (net)                                   2   0.2964 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9335 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1067   3.3573   1.0500   0.4903   0.6147 &  24.5483 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1112   1.0500            0.0515 &  24.5997 r
  mprj/buf_i[150] (net)                                  2   0.0185 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0150   0.1112   1.0500   0.0060   0.0066 &  24.6063 r
  data arrival time                                                                                                 24.6063

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3543 &  32.9459 r
  clock reconvergence pessimism                                                                           0.0000    32.9459
  clock uncertainty                                                                                      -0.1000    32.8459
  library setup time                                                                    1.0000           -0.0523    32.7936
  data required time                                                                                                32.7936
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7936
  data arrival time                                                                                                -24.6063
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1872

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1550 
  total derate : arrival time                                                                            -0.0320 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1871 

  slack (with derating applied) (MET)                                                                     8.1872 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3743 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[4] (in)                                                           3.0281                     1.7037 &  23.7037 r
  la_data_in[4] (net)                                    2   0.2655 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7037 r
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3319   3.0436   1.0500   0.5161   0.6787 &  24.3824 r
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0924   1.0500            0.0518 &  24.4342 r
  mprj/buf_i[132] (net)                                  1   0.0070 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0246   0.0924   1.0500   0.0100   0.0106 &  24.4448 r
  data arrival time                                                                                                 24.4448

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.1953 &  32.7869 r
  clock reconvergence pessimism                                                                           0.0000    32.7869
  clock uncertainty                                                                                      -0.1000    32.6869
  library setup time                                                                    1.0000           -0.0497    32.6373
  data required time                                                                                                32.6373
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6373
  data arrival time                                                                                                -24.4448
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1924

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1467 
  total derate : arrival time                                                                            -0.0353 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1820 

  slack (with derating applied) (MET)                                                                     8.1924 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3744 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[62] (in)                                                          2.9420                     1.6562 &  23.6562 r
  la_data_in[62] (net)                                   2   0.2569 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6562 r
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8650   2.9575   1.0500   0.3510   0.5078 &  24.1640 r
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1927   1.0500            0.1374 &  24.3014 r
  mprj/buf_i[190] (net)                                  2   0.0914 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1679   0.1935   1.0500   0.0691   0.0809 &  24.3824 r
  data arrival time                                                                                                 24.3824

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.1944 &  32.7860 r
  clock reconvergence pessimism                                                                           0.0000    32.7860
  clock uncertainty                                                                                      -0.1000    32.6860
  library setup time                                                                    1.0000           -0.0660    32.6200
  data required time                                                                                                32.6200
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6200
  data arrival time                                                                                                -24.3824
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2376

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1466 
  total derate : arrival time                                                                            -0.0346 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1812 

  slack (with derating applied) (MET)                                                                     8.2376 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4188 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[36] (in)                                                               4.0600                     2.2065 &  24.2065 r
  io_in[36] (net)                                        2   0.3516 
  mprj/io_in[36] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.2065 r
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.0890   1.0500   0.0000   0.2867 &  24.4932 r
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1713   1.0500            0.0592 &  24.5524 r
  mprj/buf_i[228] (net)                                  2   0.0603 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0142   0.1720   1.0500   0.0055   0.0123 &  24.5647 r
  data arrival time                                                                                                 24.5647

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3764 &  32.9680 r
  clock reconvergence pessimism                                                                           0.0000    32.9680
  clock uncertainty                                                                                      -0.1000    32.8680
  library setup time                                                                    1.0000           -0.0628    32.8052
  data required time                                                                                                32.8052
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8052
  data arrival time                                                                                                -24.5647
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2405

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1562 
  total derate : arrival time                                                                            -0.0171 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1733 

  slack (with derating applied) (MET)                                                                     8.2405 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4138 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[51] (in)                                                             3.1070                     1.7415 &  23.7415 r
  la_oenb[51] (net)                                      2   0.2722 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7415 r
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5804   3.1244   1.0500   0.6464   0.8248 &  24.5662 r
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1364   1.0500            0.0905 &  24.6568 r
  mprj/buf_i[115] (net)                                  2   0.0448 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0853   0.1364   1.0500   0.0348   0.0377 &  24.6945 r
  data arrival time                                                                                                 24.6945

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.5187 &  33.1104 r
  clock reconvergence pessimism                                                                           0.0000    33.1104
  clock uncertainty                                                                                      -0.1000    33.0104
  library setup time                                                                    1.0000           -0.0567    32.9536
  data required time                                                                                                32.9536
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9536
  data arrival time                                                                                                -24.6945
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2591

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1637 
  total derate : arrival time                                                                            -0.0454 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2091 

  slack (with derating applied) (MET)                                                                     8.2591 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4682 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[13] (in)                                                               2.3839                     1.3713 &  23.3713 r
  io_in[13] (net)                                        2   0.2100 
  mprj/io_in[13] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.3713 r
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3177   2.3907   1.0500   0.1287   0.2141 &  23.5854 r
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1292   1.0500            0.1256 &  23.7111 r
  mprj/buf_i[205] (net)                                  2   0.0454 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1294   1.0500   0.0000   0.0033 &  23.7143 r
  data arrival time                                                                                                 23.7143

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5423 &  32.1339 r
  clock reconvergence pessimism                                                                           0.0000    32.1339
  clock uncertainty                                                                                      -0.1000    32.0339
  library setup time                                                                    1.0000           -0.0502    31.9838
  data required time                                                                                                31.9838
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9838
  data arrival time                                                                                                -23.7143
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2695

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1123 
  total derate : arrival time                                                                            -0.0163 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1286 

  slack (with derating applied) (MET)                                                                     8.2695 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3981 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[33] (in)                                                             3.6192                     2.0711 &  24.0711 r
  la_oenb[33] (net)                                      2   0.3195 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0711 r
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9691   3.6292   1.0500   0.4122   0.5606 &  24.6317 r
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1038   1.0500            0.0256 &  24.6573 r
  mprj/buf_i[97] (net)                                   1   0.0093 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0356   0.1038   1.0500   0.0143   0.0152 &  24.6725 r
  data arrival time                                                                                                 24.6725

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.5016 &  33.0932 r
  clock reconvergence pessimism                                                                           0.0000    33.0932
  clock uncertainty                                                                                      -0.1000    32.9932
  library setup time                                                                    1.0000           -0.0512    32.9421
  data required time                                                                                                32.9421
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9421
  data arrival time                                                                                                -24.6725
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2696

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1628 
  total derate : arrival time                                                                            -0.0286 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1914 

  slack (with derating applied) (MET)                                                                     8.2696 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4610 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[19] (in)                                                             2.4917                     1.4420 &  23.4420 r
  la_oenb[19] (net)                                      2   0.2182 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4420 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.8994   2.4975   1.0500   0.7729   0.8885 &  24.3305 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0908   1.0500            0.0862 &  24.4167 r
  mprj/buf_i[83] (net)                                   2   0.0116 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0169   0.0908   1.0500   0.0067   0.0072 &  24.4239 r
  data arrival time                                                                                                 24.4239

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.2596 &  32.8512 r
  clock reconvergence pessimism                                                                           0.0000    32.8512
  clock uncertainty                                                                                      -0.1000    32.7512
  library setup time                                                                    1.0000           -0.0496    32.7016
  data required time                                                                                                32.7016
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7016
  data arrival time                                                                                                -24.4239
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2777

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1501 
  total derate : arrival time                                                                            -0.0468 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1968 

  slack (with derating applied) (MET)                                                                     8.2777 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4745 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[29] (in)                                                           2.7043                     1.5306 &  23.5306 r
  wbs_adr_i[29] (net)                                    2   0.2372 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5306 r
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7126   2.7178   1.0500   0.2904   0.4192 &  23.9498 r
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0845   1.0500            0.0648 &  24.0146 r
  mprj/buf_i[61] (net)                                   1   0.0045 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0845   1.0500   0.0000   0.0001 &  24.0147 r
  data arrival time                                                                                                 24.0147

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.8602 &  32.4518 r
  clock reconvergence pessimism                                                                           0.0000    32.4518
  clock uncertainty                                                                                      -0.1000    32.3518
  library setup time                                                                    1.0000           -0.0475    32.3044
  data required time                                                                                                32.3044
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3044
  data arrival time                                                                                                -24.0147
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2897

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1290 
  total derate : arrival time                                                                            -0.0231 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1521 

  slack (with derating applied) (MET)                                                                     8.2897 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4418 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[39] (in)                                                             3.4015                     1.9498 &  23.9498 r
  la_oenb[39] (net)                                      2   0.3003 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9498 r
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2602   3.4108   1.0500   0.4902   0.6376 &  24.5874 r
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1066   1.0500            0.0434 &  24.6308 r
  mprj/buf_i[103] (net)                                  2   0.0136 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0129   0.1066   1.0500   0.0051   0.0056 &  24.6364 r
  data arrival time                                                                                                 24.6364

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4991 &  33.0907 r
  clock reconvergence pessimism                                                                           0.0000    33.0907
  clock uncertainty                                                                                      -0.1000    32.9907
  library setup time                                                                    1.0000           -0.0516    32.9391
  data required time                                                                                                32.9391
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9391
  data arrival time                                                                                                -24.6364
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3027

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1627 
  total derate : arrival time                                                                            -0.0327 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1954 

  slack (with derating applied) (MET)                                                                     8.3027 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4980 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[26] (in)                                                           2.7983                     1.5821 &  23.5821 r
  wbs_adr_i[26] (net)                                    2   0.2445 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5821 r
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5644   2.8116   1.0500   0.2283   0.3582 &  23.9402 r
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0860   1.0500            0.0602 &  24.0005 r
  mprj/buf_i[58] (net)                                   1   0.0047 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0860   1.0500   0.0000   0.0001 &  24.0005 r
  data arrival time                                                                                                 24.0005

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.9066 &  32.4982 r
  clock reconvergence pessimism                                                                           0.0000    32.4982
  clock uncertainty                                                                                      -0.1000    32.3982
  library setup time                                                                    1.0000           -0.0479    32.3503
  data required time                                                                                                32.3503
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3503
  data arrival time                                                                                                -24.0005
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3498

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1315 
  total derate : arrival time                                                                            -0.0199 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1514 

  slack (with derating applied) (MET)                                                                     8.3498 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5012 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[62] (in)                                                             2.8915                     1.6245 &  23.6245 r
  la_oenb[62] (net)                                      2   0.2502 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.6245 r
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7597   2.9068   1.0500   0.3096   0.4623 &  24.0868 r
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1748   1.0500            0.1280 &  24.2148 r
  mprj/buf_i[126] (net)                                  2   0.0770 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0740   0.1756   1.0500   0.0297   0.0390 &  24.2538 r
  data arrival time                                                                                                 24.2538

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.1775 &  32.7691 r
  clock reconvergence pessimism                                                                           0.0000    32.7691
  clock uncertainty                                                                                      -0.1000    32.6691
  library setup time                                                                    1.0000           -0.0629    32.6062
  data required time                                                                                                32.6062
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6062
  data arrival time                                                                                                -24.2538
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3524

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1457 
  total derate : arrival time                                                                            -0.0300 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1757 

  slack (with derating applied) (MET)                                                                     8.3524 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5281 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[48] (in)                                                             3.7549                     2.1163 &  24.1163 r
  la_oenb[48] (net)                                      2   0.3299 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1163 r
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5597   3.7713   1.0500   0.2299   0.4050 &  24.5213 r
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1363   1.0500            0.0502 &  24.5715 r
  mprj/buf_i[112] (net)                                  2   0.0361 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0276   0.1363   1.0500   0.0112   0.0127 &  24.5843 r
  data arrival time                                                                                                 24.5843

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.5184 &  33.1101 r
  clock reconvergence pessimism                                                                           0.0000    33.1101
  clock uncertainty                                                                                      -0.1000    33.0101
  library setup time                                                                    1.0000           -0.0567    32.9533
  data required time                                                                                                32.9533
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9533
  data arrival time                                                                                                -24.5843
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3691

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1637 
  total derate : arrival time                                                                            -0.0223 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1860 

  slack (with derating applied) (MET)                                                                     8.3691 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5550 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[33] (in)                                                          3.6066                     2.0723 &  24.0723 r
  la_data_in[33] (net)                                   2   0.3188 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0723 r
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7927   3.6153   1.0500   0.3313   0.4675 &  24.5399 r
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0978   1.0500            0.0196 &  24.5595 r
  mprj/buf_i[161] (net)                                  1   0.0051 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0978   1.0500   0.0000   0.0001 &  24.5596 r
  data arrival time                                                                                                 24.5596

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.5016 &  33.0932 r
  clock reconvergence pessimism                                                                           0.0000    33.0932
  clock uncertainty                                                                                      -0.1000    32.9932
  library setup time                                                                    1.0000           -0.0504    32.9428
  data required time                                                                                                32.9428
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9428
  data arrival time                                                                                                -24.5596
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3832

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1628 
  total derate : arrival time                                                                            -0.0232 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1860 

  slack (with derating applied) (MET)                                                                     8.3832 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5692 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[32] (in)                                                             3.5152                     2.0123 &  24.0123 r
  la_oenb[32] (net)                                      2   0.3102 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0123 r
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8149   3.5248   1.0500   0.3446   0.4845 &  24.4968 r
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1049   1.0500            0.0340 &  24.5308 r
  mprj/buf_i[96] (net)                                   1   0.0112 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0362   0.1049   1.0500   0.0146   0.0155 &  24.5463 r
  data arrival time                                                                                                 24.5463

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.5035 &  33.0951 r
  clock reconvergence pessimism                                                                           0.0000    33.0951
  clock uncertainty                                                                                      -0.1000    32.9951
  library setup time                                                                    1.0000           -0.0514    32.9437
  data required time                                                                                                32.9437
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9437
  data arrival time                                                                                                -24.5463
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3974

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1629 
  total derate : arrival time                                                                            -0.0254 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1883 

  slack (with derating applied) (MET)                                                                     8.3974 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5858 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[63] (in)                                                          2.7749                     1.5647 &  23.5647 r
  la_data_in[63] (net)                                   2   0.2422 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5647 r
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6097   2.7894   1.0500   0.2479   0.3878 &  23.9525 r
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2017   1.0500            0.1516 &  24.1041 r
  mprj/buf_i[191] (net)                                  2   0.1002 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1948   0.2030   1.0500   0.0827   0.0973 &  24.2014 r
  data arrival time                                                                                                 24.2014

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.1775 &  32.7692 r
  clock reconvergence pessimism                                                                           0.0000    32.7692
  clock uncertainty                                                                                      -0.1000    32.6692
  library setup time                                                                    1.0000           -0.0676    32.6016
  data required time                                                                                                32.6016
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6016
  data arrival time                                                                                                -24.2014
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4001

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1457 
  total derate : arrival time                                                                            -0.0303 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1761 

  slack (with derating applied) (MET)                                                                     8.4001 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5762 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[28] (in)                                                          3.3483                     1.9153 &  23.9153 r
  la_data_in[28] (net)                                   2   0.2953 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9153 r
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0324   3.3574   1.0500   0.4337   0.5711 &  24.4864 r
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1075   1.0500            0.0478 &  24.5342 r
  mprj/buf_i[156] (net)                                  2   0.0150 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0304   0.1075   1.0500   0.0124   0.0132 &  24.5474 r
  data arrival time                                                                                                 24.5474

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.5150 &  33.1066 r
  clock reconvergence pessimism                                                                           0.0000    33.1066
  clock uncertainty                                                                                      -0.1000    33.0066
  library setup time                                                                    1.0000           -0.0518    32.9548
  data required time                                                                                                32.9548
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9548
  data arrival time                                                                                                -24.5474
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4074

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1635 
  total derate : arrival time                                                                            -0.0301 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1936 

  slack (with derating applied) (MET)                                                                     8.4074 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6010 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[5] (in)                                                              2.6346                     1.4982 &  23.4982 r
  la_oenb[5] (net)                                       2   0.2314 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.4982 r
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7360   2.6459   1.0500   0.2992   0.4195 &  23.9177 r
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0868   1.0500            0.0721 &  23.9898 r
  mprj/buf_i[69] (net)                                   1   0.0070 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0024   0.0868   1.0500   0.0009   0.0010 &  23.9908 r
  data arrival time                                                                                                 23.9908

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.9593 &  32.5509 r
  clock reconvergence pessimism                                                                           0.0000    32.5509
  clock uncertainty                                                                                      -0.1000    32.4509
  library setup time                                                                    1.0000           -0.0482    32.4027
  data required time                                                                                                32.4027
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4027
  data arrival time                                                                                                -23.9908
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4119

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1343 
  total derate : arrival time                                                                            -0.0235 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1577 

  slack (with derating applied) (MET)                                                                     8.4119 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5696 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[26] (in)                                                           2.5905                     1.4717 &  23.4717 r
  wbs_dat_i[26] (net)                                    2   0.2274 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4717 r
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5677   2.6019   1.0500   0.2309   0.3474 &  23.8190 r
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0824   1.0500            0.0702 &  23.8893 r
  mprj/buf_i[26] (net)                                   1   0.0041 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0824   1.0500   0.0000   0.0001 &  23.8893 r
  data arrival time                                                                                                 23.8893

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.8576 &  32.4493 r
  clock reconvergence pessimism                                                                           0.0000    32.4493
  clock uncertainty                                                                                      -0.1000    32.3493
  library setup time                                                                    1.0000           -0.0473    32.3019
  data required time                                                                                                32.3019
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3019
  data arrival time                                                                                                -23.8893
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4126

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1289 
  total derate : arrival time                                                                            -0.0199 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1488 

  slack (with derating applied) (MET)                                                                     8.4126 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5614 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[18] (in)                                                          2.5274                     1.4666 &  23.4666 r
  la_data_in[18] (net)                                   2   0.2217 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4666 r
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4585   2.5328   1.0500   0.5671   0.6720 &  24.1386 r
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0881   1.0500            0.0810 &  24.2196 r
  mprj/buf_i[146] (net)                                  2   0.0092 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0034   0.0881   1.0500   0.0013   0.0015 &  24.2211 r
  data arrival time                                                                                                 24.2211

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.1933 &  32.7849 r
  clock reconvergence pessimism                                                                           0.0000    32.7849
  clock uncertainty                                                                                      -0.1000    32.6849
  library setup time                                                                    1.0000           -0.0494    32.6355
  data required time                                                                                                32.6355
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6355
  data arrival time                                                                                                -24.2211
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4144

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1466 
  total derate : arrival time                                                                            -0.0359 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1825 

  slack (with derating applied) (MET)                                                                     8.4144 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5969 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[44] (in)                                                          2.9333                     1.6542 &  23.6542 r
  la_data_in[44] (net)                                   2   0.2562 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6542 r
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4062   2.9480   1.0500   0.5740   0.7321 &  24.3862 r
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1265   1.0500            0.0919 &  24.4782 r
  mprj/buf_i[172] (net)                                  2   0.0380 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0809   0.1265   1.0500   0.0308   0.0331 &  24.5113 r
  data arrival time                                                                                                 24.5113

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4967 &  33.0883 r
  clock reconvergence pessimism                                                                           0.0000    33.0883
  clock uncertainty                                                                                      -0.1000    32.9883
  library setup time                                                                    1.0000           -0.0551    32.9332
  data required time                                                                                                32.9332
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9332
  data arrival time                                                                                                -24.5113
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4219

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1625 
  total derate : arrival time                                                                            -0.0408 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2034 

  slack (with derating applied) (MET)                                                                     8.4219 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6253 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[30] (in)                                                               3.2961                     1.8370 &  23.8370 r
  io_in[30] (net)                                        2   0.2878 
  mprj/io_in[30] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.8370 r
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8248   3.3181   1.0500   0.3367   0.5242 &  24.3612 r
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1331   1.0500            0.0754 &  24.4366 r
  mprj/buf_i[222] (net)                                  2   0.0393 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0137   0.1331   1.0500   0.0054   0.0069 &  24.4435 r
  data arrival time                                                                                                 24.4435

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4391 &  33.0308 r
  clock reconvergence pessimism                                                                           0.0000    33.0308
  clock uncertainty                                                                                      -0.1000    32.9307
  library setup time                                                                    1.0000           -0.0562    32.8746
  data required time                                                                                                32.8746
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8746
  data arrival time                                                                                                -24.4435
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4310

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1595 
  total derate : arrival time                                                                            -0.0289 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1884 

  slack (with derating applied) (MET)                                                                     8.4310 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6194 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[27] (in)                                                           2.7634                     1.5607 &  23.5607 r
  wbs_adr_i[27] (net)                                    2   0.2413 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5607 r
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.1879   2.7769   1.0500   0.0765   0.1997 &  23.7605 r
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0850   1.0500            0.0614 &  23.8218 r
  mprj/buf_i[59] (net)                                   1   0.0042 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0850   1.0500   0.0000   0.0000 &  23.8219 r
  data arrival time                                                                                                 23.8219

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.8219 &  32.4135 r
  clock reconvergence pessimism                                                                           0.0000    32.4135
  clock uncertainty                                                                                      -0.1000    32.3135
  library setup time                                                                    1.0000           -0.0472    32.2663
  data required time                                                                                                32.2663
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2663
  data arrival time                                                                                                -23.8219
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4444

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1270 
  total derate : arrival time                                                                            -0.0124 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1395 

  slack (with derating applied) (MET)                                                                     8.4444 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5839 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[60] (in)                                                          2.8971                     1.6277 &  23.6277 r
  la_data_in[60] (net)                                   2   0.2507 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6277 r
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5827   2.9124   1.0500   0.2363   0.3845 &  24.0122 r
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1783   1.0500            0.1306 &  24.1428 r
  mprj/buf_i[188] (net)                                  2   0.0801 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1303   0.1788   1.0500   0.0528   0.0623 &  24.2050 r
  data arrival time                                                                                                 24.2050

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.2327 &  32.8243 r
  clock reconvergence pessimism                                                                           0.0000    32.8243
  clock uncertainty                                                                                      -0.1000    32.7243
  library setup time                                                                    1.0000           -0.0635    32.6608
  data required time                                                                                                32.6608
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6608
  data arrival time                                                                                                -24.2050
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4558

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1487 
  total derate : arrival time                                                                            -0.0275 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1762 

  slack (with derating applied) (MET)                                                                     8.4558 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6320 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[12] (in)                                                           2.6696                     1.5087 &  23.5087 r
  wbs_dat_i[12] (net)                                    2   0.2341 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5087 r
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0745   2.6837   1.0500   0.0296   0.1517 &  23.6604 r
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0895   1.0500            0.0725 &  23.7329 r
  mprj/buf_i[12] (net)                                   1   0.0086 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0049   0.0895   1.0500   0.0018   0.0020 &  23.7349 r
  data arrival time                                                                                                 23.7349

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.7480 &  32.3397 r
  clock reconvergence pessimism                                                                           0.0000    32.3397
  clock uncertainty                                                                                      -0.1000    32.2397
  library setup time                                                                    1.0000           -0.0469    32.1928
  data required time                                                                                                32.1928
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1928
  data arrival time                                                                                                -23.7349
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4579

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1231 
  total derate : arrival time                                                                            -0.0108 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1339 

  slack (with derating applied) (MET)                                                                     8.4579 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5918 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[10] (in)                                                             2.6400                     1.5318 &  23.5318 r
  la_oenb[10] (net)                                      2   0.2317 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.5318 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0727   2.6454   1.0500   0.4300   0.5319 &  24.0636 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1007   1.0500            0.0865 &  24.1501 r
  mprj/buf_i[74] (net)                                   2   0.0182 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0041   0.1007   1.0500   0.0015   0.0019 &  24.1521 r
  data arrival time                                                                                                 24.1521

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.1944 &  32.7860 r
  clock reconvergence pessimism                                                                           0.0000    32.7860
  clock uncertainty                                                                                      -0.1000    32.6860
  library setup time                                                                    1.0000           -0.0502    32.6358
  data required time                                                                                                32.6358
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6358
  data arrival time                                                                                                -24.1521
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4837

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1466 
  total derate : arrival time                                                                            -0.0295 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1762 

  slack (with derating applied) (MET)                                                                     8.4837 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6599 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[27] (in)                                                           2.7994                     1.5773 &  23.5773 r
  wbs_dat_i[27] (net)                                    2   0.2443 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5773 r
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.8135   1.0500   0.0000   0.1244 &  23.7017 r
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0966   1.0500            0.0717 &  23.7734 r
  mprj/buf_i[27] (net)                                   2   0.0125 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0966   1.0500   0.0000   0.0002 &  23.7735 r
  data arrival time                                                                                                 23.7735

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.8395 &  32.4312 r
  clock reconvergence pessimism                                                                           0.0000    32.4312
  clock uncertainty                                                                                      -0.1000    32.3312
  library setup time                                                                    1.0000           -0.0480    32.2831
  data required time                                                                                                32.2831
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2831
  data arrival time                                                                                                -23.7735
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5096

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1280 
  total derate : arrival time                                                                            -0.0093 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1373 

  slack (with derating applied) (MET)                                                                     8.5096 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6469 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[14] (in)                                                             3.3582                     1.9331 &  23.9331 r
  la_oenb[14] (net)                                      2   0.2968 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9331 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3951   3.3656   1.0500   0.1641   0.2781 &  24.2113 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1193   1.0500            0.0588 &  24.2701 r
  mprj/buf_i[78] (net)                                   2   0.0258 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0317   0.1193   1.0500   0.0129   0.0140 &  24.2841 r
  data arrival time                                                                                                 24.2841

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.3610 &  32.9526 r
  clock reconvergence pessimism                                                                           0.0000    32.9526
  clock uncertainty                                                                                      -0.1000    32.8526
  library setup time                                                                    1.0000           -0.0537    32.7989
  data required time                                                                                                32.7989
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7989
  data arrival time                                                                                                -24.2841
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5147

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1554 
  total derate : arrival time                                                                            -0.0167 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1721 

  slack (with derating applied) (MET)                                                                     8.5147 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6869 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[25] (in)                                                             3.2749                     1.8886 &  23.8886 r
  la_oenb[25] (net)                                      2   0.2896 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8886 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4949   3.2813   1.0500   0.2114   0.3215 &  24.2101 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0929   1.0500            0.0365 &  24.2466 r
  mprj/buf_i[89] (net)                                   1   0.0050 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0249   0.0929   1.0500   0.0102   0.0107 &  24.2574 r
  data arrival time                                                                                                 24.2574

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.3565 &  32.9481 r
  clock reconvergence pessimism                                                                           0.0000    32.9481
  clock uncertainty                                                                                      -0.1000    32.8481
  library setup time                                                                    1.0000           -0.0500    32.7981
  data required time                                                                                                32.7981
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7981
  data arrival time                                                                                                -24.2574
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5407

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1552 
  total derate : arrival time                                                                            -0.0176 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1727 

  slack (with derating applied) (MET)                                                                     8.5407 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7134 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[31] (in)                                                             3.4095                     1.9541 &  23.9541 r
  la_oenb[31] (net)                                      2   0.3010 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9541 r
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6652   3.4183   1.0500   0.2853   0.4153 &  24.3694 r
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0935   1.0500            0.0279 &  24.3974 r
  mprj/buf_i[95] (net)                                   1   0.0040 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0935   1.0500   0.0000   0.0000 &  24.3974 r
  data arrival time                                                                                                 24.3974

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.5072 &  33.0989 r
  clock reconvergence pessimism                                                                           0.0000    33.0989
  clock uncertainty                                                                                      -0.1000    32.9989
  library setup time                                                                    1.0000           -0.0502    32.9487
  data required time                                                                                                32.9487
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9487
  data arrival time                                                                                                -24.3974
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5513

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1631 
  total derate : arrival time                                                                            -0.0211 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1842 

  slack (with derating applied) (MET)                                                                     8.5513 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7355 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[31] (in)                                                           2.5676                     1.4599 &  23.4599 r
  wbs_adr_i[31] (net)                                    2   0.2255 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4599 r
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5915   2.5787   1.0500   0.2409   0.3549 &  23.8148 r
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0949   1.0500            0.0853 &  23.9001 r
  mprj/buf_i[63] (net)                                   2   0.0137 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0237   0.0949   1.0500   0.0097   0.0103 &  23.9104 r
  data arrival time                                                                                                 23.9104

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.0259 &  32.6175 r
  clock reconvergence pessimism                                                                           0.0000    32.6175
  clock uncertainty                                                                                      -0.1000    32.5175
  library setup time                                                                    1.0000           -0.0491    32.4684
  data required time                                                                                                32.4684
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4684
  data arrival time                                                                                                -23.9104
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5580

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1378 
  total derate : arrival time                                                                            -0.0215 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1592 

  slack (with derating applied) (MET)                                                                     8.5580 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7173 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[22] (in)                                                               2.7473                     1.5761 &  23.5761 r
  io_in[22] (net)                                        2   0.2412 
  mprj/io_in[22] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.5761 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2381   2.7539   1.0500   0.4600   0.5734 &  24.1496 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1233   1.0500            0.1011 &  24.2506 r
  mprj/buf_i[214] (net)                                  2   0.0380 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1233   1.0500   0.0000   0.0013 &  24.2520 r
  data arrival time                                                                                                 24.2520

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3776 &  32.9692 r
  clock reconvergence pessimism                                                                           0.0000    32.9692
  clock uncertainty                                                                                      -0.1000    32.8692
  library setup time                                                                    1.0000           -0.0545    32.8148
  data required time                                                                                                32.8148
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8148
  data arrival time                                                                                                -24.2520
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5628

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1563 
  total derate : arrival time                                                                            -0.0322 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1885 

  slack (with derating applied) (MET)                                                                     8.5628 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7513 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[18] (in)                                                           2.4913                     1.4132 &  23.4132 r
  wbs_dat_i[18] (net)                                    2   0.2185 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4132 r
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.5028   1.0500   0.0000   0.1054 &  23.5185 r
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0937   1.0500            0.0889 &  23.6074 r
  mprj/buf_i[18] (net)                                   2   0.0136 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0301   0.0937   1.0500   0.0122   0.0130 &  23.6204 r
  data arrival time                                                                                                 23.6204

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.7495 &  32.3412 r
  clock reconvergence pessimism                                                                           0.0000    32.3412
  clock uncertainty                                                                                      -0.1000    32.2411
  library setup time                                                                    1.0000           -0.0471    32.1940
  data required time                                                                                                32.1940
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1940
  data arrival time                                                                                                -23.6204
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5736

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1232 
  total derate : arrival time                                                                            -0.0099 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1331 

  slack (with derating applied) (MET)                                                                     8.5736 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7067 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[2] (in)                                                           2.6539                     1.5055 &  23.5055 r
  la_data_in[2] (net)                                    2   0.2329 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5055 r
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8823   2.6661   1.0500   0.3564   0.4806 &  23.9862 r
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0914   1.0500            0.0758 &  24.0619 r
  mprj/buf_i[130] (net)                                  2   0.0102 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0914   1.0500   0.0000   0.0001 &  24.0620 r
  data arrival time                                                                                                 24.0620

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.1956 &  32.7872 r
  clock reconvergence pessimism                                                                           0.0000    32.7872
  clock uncertainty                                                                                      -0.1000    32.6872
  library setup time                                                                    1.0000           -0.0496    32.6376
  data required time                                                                                                32.6376
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6376
  data arrival time                                                                                                -24.0620
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5756

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1467 
  total derate : arrival time                                                                            -0.0265 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1732 

  slack (with derating applied) (MET)                                                                     8.5756 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7488 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[34] (in)                                                             3.3161                     1.8938 &  23.8938 r
  la_oenb[34] (net)                                      2   0.2923 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8938 r
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6780   3.3260   1.0500   0.2787   0.4123 &  24.3061 r
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1138   1.0500            0.0560 &  24.3621 r
  mprj/buf_i[98] (net)                                   2   0.0212 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0133   0.1138   1.0500   0.0053   0.0059 &  24.3680 r
  data arrival time                                                                                                 24.3680

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.5071 &  33.0987 r
  clock reconvergence pessimism                                                                           0.0000    33.0987
  clock uncertainty                                                                                      -0.1000    32.9987
  library setup time                                                                    1.0000           -0.0529    32.9458
  data required time                                                                                                32.9458
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9458
  data arrival time                                                                                                -24.3680
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5779

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1631 
  total derate : arrival time                                                                            -0.0226 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1857 

  slack (with derating applied) (MET)                                                                     8.5779 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7635 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[27] (in)                                                          3.2432                     1.8650 &  23.8650 r
  la_data_in[27] (net)                                   2   0.2865 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8650 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4131   3.2504   1.0500   0.1731   0.2846 &  24.1496 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1041   1.0500            0.0513 &  24.2008 r
  mprj/buf_i[155] (net)                                  2   0.0135 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0351   0.1041   1.0500   0.0139   0.0148 &  24.2157 r
  data arrival time                                                                                                 24.2157

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3562 &  32.9478 r
  clock reconvergence pessimism                                                                           0.0000    32.9478
  clock uncertainty                                                                                      -0.1000    32.8478
  library setup time                                                                    1.0000           -0.0511    32.7967
  data required time                                                                                                32.7967
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7967
  data arrival time                                                                                                -24.2157
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5811

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1552 
  total derate : arrival time                                                                            -0.0167 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1719 

  slack (with derating applied) (MET)                                                                     8.5811 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7529 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[45] (in)                                                          2.8754                     1.6179 &  23.6179 r
  la_data_in[45] (net)                                   2   0.2488 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6179 r
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1152   2.8897   1.0500   0.4369   0.5874 &  24.2053 r
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1348   1.0500            0.1035 &  24.3087 r
  mprj/buf_i[173] (net)                                  2   0.0466 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1091   0.1348   1.0500   0.0445   0.0481 &  24.3568 r
  data arrival time                                                                                                 24.3568

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.5159 &  33.1076 r
  clock reconvergence pessimism                                                                           0.0000    33.1076
  clock uncertainty                                                                                      -0.1000    33.0076
  library setup time                                                                    1.0000           -0.0565    32.9511
  data required time                                                                                                32.9511
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9511
  data arrival time                                                                                                -24.3568
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5942

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1636 
  total derate : arrival time                                                                            -0.0352 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1987 

  slack (with derating applied) (MET)                                                                     8.5942 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7930 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[16] (in)                                                          2.3337                     1.3489 &  23.3489 r
  la_data_in[16] (net)                                   2   0.2041 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3489 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6123   2.3393   1.0500   0.6574   0.7625 &  24.1114 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0932   1.0500            0.0988 &  24.2102 r
  mprj/buf_i[144] (net)                                  2   0.0153 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0932   1.0500   0.0000   0.0002 &  24.2104 r
  data arrival time                                                                                                 24.2104

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3636 &  32.9553 r
  clock reconvergence pessimism                                                                           0.0000    32.9553
  clock uncertainty                                                                                      -0.1000    32.8553
  library setup time                                                                    1.0000           -0.0500    32.8052
  data required time                                                                                                32.8052
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8052
  data arrival time                                                                                                -24.2104
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5948

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1555 
  total derate : arrival time                                                                            -0.0410 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1966 

  slack (with derating applied) (MET)                                                                     8.5948 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7914 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[57] (in)                                                             2.7822                     1.5849 &  23.5849 r
  la_oenb[57] (net)                                      2   0.2438 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.5849 r
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5621   2.7919   1.0500   0.2280   0.3526 &  23.9375 r
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1514   1.0500            0.1201 &  24.0576 r
  mprj/buf_i[121] (net)                                  2   0.0599 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0618   0.1518   1.0500   0.0240   0.0303 &  24.0879 r
  data arrival time                                                                                                 24.0879

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.2576 &  32.8492 r
  clock reconvergence pessimism                                                                           0.0000    32.8492
  clock uncertainty                                                                                      -0.1000    32.7492
  library setup time                                                                    1.0000           -0.0590    32.6902
  data required time                                                                                                32.6902
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6902
  data arrival time                                                                                                -24.0879
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6024

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1500 
  total derate : arrival time                                                                            -0.0239 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1739 

  slack (with derating applied) (MET)                                                                     8.6024 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7763 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[63] (in)                                                             2.8670                     1.6117 &  23.6117 r
  la_oenb[63] (net)                                      2   0.2481 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.6117 r
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0195   2.8821   1.0500   0.0079   0.1440 &  23.7557 r
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1714   1.0500            0.1268 &  23.8825 r
  mprj/buf_i[127] (net)                                  2   0.0744 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0713   0.1724   1.0500   0.0275   0.0372 &  23.9197 r
  data arrival time                                                                                                 23.9197

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.0952 &  32.6869 r
  clock reconvergence pessimism                                                                           0.0000    32.6869
  clock uncertainty                                                                                      -0.1000    32.5868
  library setup time                                                                    1.0000           -0.0620    32.5249
  data required time                                                                                                32.5249
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5249
  data arrival time                                                                                                -23.9197
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6052

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1414 
  total derate : arrival time                                                                            -0.0147 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1561 

  slack (with derating applied) (MET)                                                                     8.6052 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7613 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[55] (in)                                                          2.8217                     1.5901 &  23.5901 r
  la_data_in[55] (net)                                   2   0.2463 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5901 r
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7713   2.8366   1.0500   0.3138   0.4573 &  24.0475 r
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1434   1.0500            0.1115 &  24.1590 r
  mprj/buf_i[183] (net)                                  2   0.0522 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0131   0.1436   1.0500   0.0051   0.0091 &  24.1680 r
  data arrival time                                                                                                 24.1680

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3422 &  32.9338 r
  clock reconvergence pessimism                                                                           0.0000    32.9338
  clock uncertainty                                                                                      -0.1000    32.8338
  library setup time                                                                    1.0000           -0.0579    32.7759
  data required time                                                                                                32.7759
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7759
  data arrival time                                                                                                -24.1680
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6079

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1544 
  total derate : arrival time                                                                            -0.0275 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1819 

  slack (with derating applied) (MET)                                                                     8.6079 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7898 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[30] (in)                                                           2.5544                     1.4527 &  23.4527 r
  wbs_dat_i[30] (net)                                    2   0.2243 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4527 r
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5321   2.5652   1.0500   0.2160   0.3280 &  23.7807 r
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0913   1.0500            0.0823 &  23.8630 r
  mprj/buf_i[30] (net)                                   2   0.0112 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0060   0.0913   1.0500   0.0023   0.0025 &  23.8655 r
  data arrival time                                                                                                 23.8655

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.0429 &  32.6345 r
  clock reconvergence pessimism                                                                           0.0000    32.6345
  clock uncertainty                                                                                      -0.1000    32.5345
  library setup time                                                                    1.0000           -0.0490    32.4856
  data required time                                                                                                32.4856
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4856
  data arrival time                                                                                                -23.8655
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6200

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1387 
  total derate : arrival time                                                                            -0.0197 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1583 

  slack (with derating applied) (MET)                                                                     8.6200 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7784 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[20] (in)                                                          2.2777                     1.3158 &  23.3158 r
  la_data_in[20] (net)                                   2   0.1991 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3158 r
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5766   2.2831   1.0500   0.6429   0.7450 &  24.0607 r
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0955   1.0500            0.1044 &  24.1652 r
  mprj/buf_i[148] (net)                                  2   0.0181 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0323   0.0955   1.0500   0.0130   0.0140 &  24.1791 r
  data arrival time                                                                                                 24.1791

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3622 &  32.9539 r
  clock reconvergence pessimism                                                                           0.0000    32.9539
  clock uncertainty                                                                                      -0.1000    32.8539
  library setup time                                                                    1.0000           -0.0502    32.8037
  data required time                                                                                                32.8037
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8037
  data arrival time                                                                                                -24.1791
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6246

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1555 
  total derate : arrival time                                                                            -0.0411 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1966 

  slack (with derating applied) (MET)                                                                     8.6246 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8212 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[47] (in)                                                          2.8202                     1.5891 &  23.5891 r
  la_data_in[47] (net)                                   2   0.2473 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5891 r
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0075   2.8343   1.0500   0.4060   0.5522 &  24.1413 r
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1399   1.0500            0.1117 &  24.2530 r
  mprj/buf_i[175] (net)                                  2   0.0520 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1472   0.1399   1.0500   0.0646   0.0691 &  24.3221 r
  data arrival time                                                                                                 24.3221

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.5154 &  33.1071 r
  clock reconvergence pessimism                                                                           0.0000    33.1071
  clock uncertainty                                                                                      -0.1000    33.0071
  library setup time                                                                    1.0000           -0.0574    32.9497
  data required time                                                                                                32.9497
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9497
  data arrival time                                                                                                -24.3221
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6276

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1635 
  total derate : arrival time                                                                            -0.0349 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1984 

  slack (with derating applied) (MET)                                                                     8.6276 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8260 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[30] (in)                                                          2.8932                     1.6504 &  23.6504 r
  la_data_in[30] (net)                                   2   0.2536 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6504 r
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1421   2.9040   1.0500   0.4470   0.5827 &  24.2331 r
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0946   1.0500            0.0636 &  24.2967 r
  mprj/buf_i[158] (net)                                  2   0.0101 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0111   0.0946   1.0500   0.0044   0.0047 &  24.3014 r
  data arrival time                                                                                                 24.3014

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4961 &  33.0877 r
  clock reconvergence pessimism                                                                           0.0000    33.0877
  clock uncertainty                                                                                      -0.1000    32.9877
  library setup time                                                                    1.0000           -0.0502    32.9375
  data required time                                                                                                32.9375
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9375
  data arrival time                                                                                                -24.3014
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6361

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1625 
  total derate : arrival time                                                                            -0.0310 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1935 

  slack (with derating applied) (MET)                                                                     8.6361 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8296 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[35] (in)                                                             3.2445                     1.8541 &  23.8541 r
  la_oenb[35] (net)                                      2   0.2860 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8541 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6836   3.2542   1.0500   0.2805   0.4124 &  24.2665 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0922   1.0500            0.0375 &  24.3040 r
  mprj/buf_i[99] (net)                                   1   0.0047 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0922   1.0500   0.0000   0.0000 &  24.3041 r
  data arrival time                                                                                                 24.3041

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.5015 &  33.0932 r
  clock reconvergence pessimism                                                                           0.0000    33.0932
  clock uncertainty                                                                                      -0.1000    32.9932
  library setup time                                                                    1.0000           -0.0501    32.9431
  data required time                                                                                                32.9431
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9431
  data arrival time                                                                                                -24.3041
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6390

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1628 
  total derate : arrival time                                                                            -0.0214 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1842 

  slack (with derating applied) (MET)                                                                     8.6390 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8232 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[36] (in)                                                          2.8597                     1.6096 &  23.6096 r
  la_data_in[36] (net)                                   2   0.2475 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6096 r
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1689   2.8742   1.0500   0.4682   0.6181 &  24.2277 r
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0917   1.0500            0.0624 &  24.2900 r
  mprj/buf_i[164] (net)                                  1   0.0083 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0131   0.0917   1.0500   0.0053   0.0056 &  24.2957 r
  data arrival time                                                                                                 24.2957

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.5015 &  33.0932 r
  clock reconvergence pessimism                                                                           0.0000    33.0932
  clock uncertainty                                                                                      -0.1000    32.9932
  library setup time                                                                    1.0000           -0.0501    32.9431
  data required time                                                                                                32.9431
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9431
  data arrival time                                                                                                -24.2957
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6474

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1628 
  total derate : arrival time                                                                            -0.0327 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1955 

  slack (with derating applied) (MET)                                                                     8.6474 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8429 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[39] (in)                                                          2.9660                     1.6647 &  23.6647 r
  la_data_in[39] (net)                                   2   0.2598 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6647 r
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9988   2.9819   1.0500   0.3952   0.5502 &  24.2149 r
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0968   1.0500            0.0608 &  24.2758 r
  mprj/buf_i[167] (net)                                  2   0.0109 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0189   0.0968   1.0500   0.0077   0.0082 &  24.2840 r
  data arrival time                                                                                                 24.2840

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4997 &  33.0913 r
  clock reconvergence pessimism                                                                           0.0000    33.0913
  clock uncertainty                                                                                      -0.1000    32.9913
  library setup time                                                                    1.0000           -0.0504    32.9410
  data required time                                                                                                32.9410
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9410
  data arrival time                                                                                                -24.2840
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6570

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1627 
  total derate : arrival time                                                                            -0.0295 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1922 

  slack (with derating applied) (MET)                                                                     8.6570 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8492 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[25] (in)                                                           2.5013                     1.4203 &  23.4203 r
  wbs_dat_i[25] (net)                                    2   0.2195 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4203 r
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.1052   2.5127   1.0500   0.0426   0.1482 &  23.5685 r
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0805   1.0500            0.0741 &  23.6426 r
  mprj/buf_i[25] (net)                                   1   0.0036 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0805   1.0500   0.0000   0.0000 &  23.6427 r
  data arrival time                                                                                                 23.6427

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.8577 &  32.4493 r
  clock reconvergence pessimism                                                                           0.0000    32.4493
  clock uncertainty                                                                                      -0.1000    32.3493
  library setup time                                                                    1.0000           -0.0472    32.3021
  data required time                                                                                                32.3021
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3021
  data arrival time                                                                                                -23.6427
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6594

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1289 
  total derate : arrival time                                                                            -0.0106 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1395 

  slack (with derating applied) (MET)                                                                     8.6594 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7989 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[6] (in)                                                              2.4814                     1.4287 &  23.4287 r
  la_oenb[6] (net)                                       2   0.2188 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.4287 r
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8007   2.4880   1.0500   0.3104   0.4093 &  23.8381 r
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0828   1.0500            0.0783 &  23.9163 r
  mprj/buf_i[70] (net)                                   1   0.0056 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0112   0.0828   1.0500   0.0045   0.0048 &  23.9211 r
  data arrival time                                                                                                 23.9211

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.1466 &  32.7383 r
  clock reconvergence pessimism                                                                           0.0000    32.7383
  clock uncertainty                                                                                      -0.1000    32.6383
  library setup time                                                                    1.0000           -0.0490    32.5892
  data required time                                                                                                32.5892
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5892
  data arrival time                                                                                                -23.9211
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6682

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1441 
  total derate : arrival time                                                                            -0.0234 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1676 

  slack (with derating applied) (MET)                                                                     8.6682 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8357 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[16] (in)                                                               2.4919                     1.4455 &  23.4455 r
  io_in[16] (net)                                        2   0.2186 
  mprj/io_in[16] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.4455 r
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4431   2.4966   1.0500   0.1748   0.2559 &  23.7014 r
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1290   1.0500            0.1194 &  23.8208 r
  mprj/buf_i[208] (net)                                  2   0.0442 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1292   1.0500   0.0000   0.0032 &  23.8240 r
  data arrival time                                                                                                 23.8240

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.0953 &  32.6869 r
  clock reconvergence pessimism                                                                           0.0000    32.6869
  clock uncertainty                                                                                      -0.1000    32.5869
  library setup time                                                                    1.0000           -0.0547    32.5323
  data required time                                                                                                32.5323
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5323
  data arrival time                                                                                                -23.8240
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7083

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1414 
  total derate : arrival time                                                                            -0.0180 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1594 

  slack (with derating applied) (MET)                                                                     8.7083 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8677 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[49] (in)                                                             2.8235                     1.5892 &  23.5892 r
  la_oenb[49] (net)                                      2   0.2475 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.5892 r
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8968   2.8380   1.0500   0.3574   0.5049 &  24.0941 r
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1231   1.0500            0.0956 &  24.1897 r
  mprj/buf_i[113] (net)                                  2   0.0365 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0483   0.1231   1.0500   0.0182   0.0202 &  24.2099 r
  data arrival time                                                                                                 24.2099

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4903 &  33.0820 r
  clock reconvergence pessimism                                                                           0.0000    33.0820
  clock uncertainty                                                                                      -0.1000    32.9820
  library setup time                                                                    1.0000           -0.0545    32.9275
  data required time                                                                                                32.9275
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9275
  data arrival time                                                                                                -24.2099
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7175

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1622 
  total derate : arrival time                                                                            -0.0296 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1918 

  slack (with derating applied) (MET)                                                                     8.7175 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9093 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[5] (in)                                                           2.3121                     1.3201 &  23.3201 r
  la_data_in[5] (net)                                    2   0.2030 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.3201 r
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4116   2.3204   1.0500   0.1660   0.2593 &  23.5794 r
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0820   1.0500            0.0885 &  23.6678 r
  mprj/buf_i[133] (net)                                  1   0.0068 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0820   1.0500   0.0000   0.0001 &  23.6679 r
  data arrival time                                                                                                 23.6679

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.9465 &  32.5381 r
  clock reconvergence pessimism                                                                           0.0000    32.5381
  clock uncertainty                                                                                      -0.1000    32.4381
  library setup time                                                                    1.0000           -0.0478    32.3903
  data required time                                                                                                32.3903
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3903
  data arrival time                                                                                                -23.6679
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7224

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1336 
  total derate : arrival time                                                                            -0.0166 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1501 

  slack (with derating applied) (MET)                                                                     8.7224 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8725 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[41] (in)                                                             3.2387                     1.8307 &  23.8307 r
  la_oenb[41] (net)                                      2   0.2845 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8307 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3912   3.2524   1.0500   0.1594   0.3021 &  24.1328 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1040   1.0500            0.0510 &  24.1838 r
  mprj/buf_i[105] (net)                                  2   0.0133 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0441   0.1040   1.0500   0.0173   0.0183 &  24.2021 r
  data arrival time                                                                                                 24.2021

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4918 &  33.0834 r
  clock reconvergence pessimism                                                                           0.0000    33.0834
  clock uncertainty                                                                                      -0.1000    32.9834
  library setup time                                                                    1.0000           -0.0512    32.9322
  data required time                                                                                                32.9322
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9322
  data arrival time                                                                                                -24.2021
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7301

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1623 
  total derate : arrival time                                                                            -0.0177 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1800 

  slack (with derating applied) (MET)                                                                     8.7301 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9101 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[12] (in)                                                               1.7643                     1.0127 &  23.0127 r
  io_in[12] (net)                                        2   0.1540 
  mprj/io_in[12] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.0127 r
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.7689   1.0500   0.0000   0.0564 &  23.0691 r
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1192   1.0500            0.1523 &  23.2214 r
  mprj/buf_i[204] (net)                                  2   0.0447 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0123   0.1195   1.0500   0.0048   0.0085 &  23.2299 r
  data arrival time                                                                                                 23.2299

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5419 &  32.1335 r
  clock reconvergence pessimism                                                                           0.0000    32.1335
  clock uncertainty                                                                                      -0.1000    32.0335
  library setup time                                                                    1.0000           -0.0485    31.9850
  data required time                                                                                                31.9850
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9850
  data arrival time                                                                                                -23.2299
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7550

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1123 
  total derate : arrival time                                                                            -0.0103 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1226 

  slack (with derating applied) (MET)                                                                     8.7551 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8777 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[52] (in)                                                          2.7584                     1.5579 &  23.5579 r
  la_data_in[52] (net)                                   2   0.2408 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5579 r
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8633   2.7720   1.0500   0.3494   0.4875 &  24.0455 r
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1423   1.0500            0.1150 &  24.1604 r
  mprj/buf_i[180] (net)                                  2   0.0525 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0801   0.1425   1.0500   0.0325   0.0369 &  24.1974 r
  data arrival time                                                                                                 24.1974

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.5186 &  33.1103 r
  clock reconvergence pessimism                                                                           0.0000    33.1103
  clock uncertainty                                                                                      -0.1000    33.0103
  library setup time                                                                    1.0000           -0.0578    32.9525
  data required time                                                                                                32.9525
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9525
  data arrival time                                                                                                -24.1974
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7551

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1637 
  total derate : arrival time                                                                            -0.0304 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1941 

  slack (with derating applied) (MET)                                                                     8.7551 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9492 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[29] (in)                                                               3.0980                     1.7319 &  23.7319 r
  io_in[29] (net)                                        2   0.2709 
  mprj/io_in[29] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.7319 r
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3165   3.1155   1.0500   0.1282   0.2861 &  24.0180 r
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1270   1.0500            0.0821 &  24.1001 r
  mprj/buf_i[221] (net)                                  2   0.0364 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0134   0.1270   1.0500   0.0053   0.0067 &  24.1067 r
  data arrival time                                                                                                 24.1067

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4320 &  33.0237 r
  clock reconvergence pessimism                                                                           0.0000    33.0237
  clock uncertainty                                                                                      -0.1000    32.9236
  library setup time                                                                    1.0000           -0.0551    32.8685
  data required time                                                                                                32.8685
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8685
  data arrival time                                                                                                -24.1067
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7618

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1591 
  total derate : arrival time                                                                            -0.0179 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1770 

  slack (with derating applied) (MET)                                                                     8.7618 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9388 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[49] (in)                                                          2.7726                     1.5653 &  23.5653 r
  la_data_in[49] (net)                                   2   0.2421 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5653 r
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8539   2.7862   1.0500   0.3458   0.4834 &  24.0488 r
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1242   1.0500            0.0998 &  24.1486 r
  mprj/buf_i[177] (net)                                  2   0.0382 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0715   0.1242   1.0500   0.0290   0.0314 &  24.1800 r
  data arrival time                                                                                                 24.1800

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.5178 &  33.1095 r
  clock reconvergence pessimism                                                                           0.0000    33.1095
  clock uncertainty                                                                                      -0.1000    33.0095
  library setup time                                                                    1.0000           -0.0547    32.9548
  data required time                                                                                                32.9548
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9548
  data arrival time                                                                                                -24.1800
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7748

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1637 
  total derate : arrival time                                                                            -0.0293 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1929 

  slack (with derating applied) (MET)                                                                     8.7748 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9677 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[41] (in)                                                          2.7639                     1.5607 &  23.5607 r
  la_data_in[41] (net)                                   2   0.2413 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5607 r
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9540   2.7775   1.0500   0.3849   0.5215 &  24.0823 r
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0928   1.0500            0.0699 &  24.1522 r
  mprj/buf_i[169] (net)                                  2   0.0101 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0104   0.0928   1.0500   0.0041   0.0045 &  24.1567 r
  data arrival time                                                                                                 24.1567

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4917 &  33.0833 r
  clock reconvergence pessimism                                                                           0.0000    33.0833
  clock uncertainty                                                                                      -0.1000    32.9833
  library setup time                                                                    1.0000           -0.0501    32.9331
  data required time                                                                                                32.9331
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9331
  data arrival time                                                                                                -24.1567
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7765

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1623 
  total derate : arrival time                                                                            -0.0284 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1907 

  slack (with derating applied) (MET)                                                                     8.7765 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9671 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[23] (in)                                                               2.6930                     1.5393 &  23.5393 r
  io_in[23] (net)                                        2   0.2370 
  mprj/io_in[23] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.5393 r
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6525   2.7021   1.0500   0.2662   0.3794 &  23.9186 r
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1241   1.0500            0.1050 &  24.0237 r
  mprj/buf_i[215] (net)                                  2   0.0394 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0166   0.1242   1.0500   0.0066   0.0082 &  24.0319 r
  data arrival time                                                                                                 24.0319

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3779 &  32.9696 r
  clock reconvergence pessimism                                                                           0.0000    32.9696
  clock uncertainty                                                                                      -0.1000    32.8696
  library setup time                                                                    1.0000           -0.0546    32.8150
  data required time                                                                                                32.8150
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8150
  data arrival time                                                                                                -24.0319
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7831

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1563 
  total derate : arrival time                                                                            -0.0235 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1797 

  slack (with derating applied) (MET)                                                                     8.7831 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9628 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[32] (in)                                                          2.7290                     1.5469 &  23.5469 r
  la_data_in[32] (net)                                   2   0.2387 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5469 r
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0051   2.7406   1.0500   0.4002   0.5313 &  24.0782 r
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0855   1.0500            0.0644 &  24.1426 r
  mprj/buf_i[160] (net)                                  1   0.0050 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0855   1.0500   0.0000   0.0001 &  24.1427 r
  data arrival time                                                                                                 24.1427

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.5034 &  33.0951 r
  clock reconvergence pessimism                                                                           0.0000    33.0951
  clock uncertainty                                                                                      -0.1000    32.9951
  library setup time                                                                    1.0000           -0.0497    32.9454
  data required time                                                                                                32.9454
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9454
  data arrival time                                                                                                -24.1427
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8027

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1629 
  total derate : arrival time                                                                            -0.0284 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1913 

  slack (with derating applied) (MET)                                                                     8.8027 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9940 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[58] (in)                                                          2.8211                     1.5941 &  23.5942 r
  la_data_in[58] (net)                                   2   0.2464 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5942 r
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0152   2.8349   1.0500   0.0062   0.1319 &  23.7261 r
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1557   1.0500            0.1206 &  23.8467 r
  mprj/buf_i[186] (net)                                  2   0.0629 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0698   0.1561   1.0500   0.0262   0.0328 &  23.8795 r
  data arrival time                                                                                                 23.8795

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.2539 &  32.8456 r
  clock reconvergence pessimism                                                                           0.0000    32.8456
  clock uncertainty                                                                                      -0.1000    32.7456
  library setup time                                                                    1.0000           -0.0597    32.6859
  data required time                                                                                                32.6859
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6859
  data arrival time                                                                                                -23.8795
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8063

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1498 
  total derate : arrival time                                                                            -0.0136 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1634 

  slack (with derating applied) (MET)                                                                     8.8063 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9697 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[42] (in)                                                          2.8222                     1.5951 &  23.5951 r
  la_data_in[42] (net)                                   2   0.2465 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5951 r
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5725   2.8359   1.0500   0.2304   0.3607 &  23.9558 r
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1041   1.0500            0.0777 &  24.0335 r
  mprj/buf_i[170] (net)                                  2   0.0188 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0557   0.1041   1.0500   0.0227   0.0241 &  24.0577 r
  data arrival time                                                                                                 24.0577

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4916 &  33.0832 r
  clock reconvergence pessimism                                                                           0.0000    33.0832
  clock uncertainty                                                                                      -0.1000    32.9832
  library setup time                                                                    1.0000           -0.0512    32.9320
  data required time                                                                                                32.9320
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9320
  data arrival time                                                                                                -24.0577
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8743

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1623 
  total derate : arrival time                                                                            -0.0220 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1843 

  slack (with derating applied) (MET)                                                                     8.8743 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0586 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[42] (in)                                                             3.0518                     1.7130 &  23.7130 r
  la_oenb[42] (net)                                      2   0.2673 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7130 r
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2182   3.0674   1.0500   0.0891   0.2325 &  23.9455 r
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1166   1.0500            0.0750 &  24.0205 r
  mprj/buf_i[106] (net)                                  2   0.0272 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0518   0.1166   1.0500   0.0204   0.0219 &  24.0424 r
  data arrival time                                                                                                 24.0424

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4929 &  33.0845 r
  clock reconvergence pessimism                                                                           0.0000    33.0845
  clock uncertainty                                                                                      -0.1000    32.9845
  library setup time                                                                    1.0000           -0.0534    32.9311
  data required time                                                                                                32.9311
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9311
  data arrival time                                                                                                -24.0424
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8888

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1623 
  total derate : arrival time                                                                            -0.0157 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1780 

  slack (with derating applied) (MET)                                                                     8.8888 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0668 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[27] (in)                                                               2.8841                     1.6448 &  23.6448 r
  io_in[27] (net)                                        2   0.2527 
  mprj/io_in[27] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.6448 r
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2549   2.8937   1.0500   0.1016   0.2143 &  23.8590 r
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1298   1.0500            0.0985 &  23.9576 r
  mprj/buf_i[219] (net)                                  2   0.0420 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0211   0.1298   1.0500   0.0085   0.0102 &  23.9678 r
  data arrival time                                                                                                 23.9678

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4233 &  33.0149 r
  clock reconvergence pessimism                                                                           0.0000    33.0149
  clock uncertainty                                                                                      -0.1000    32.9149
  library setup time                                                                    1.0000           -0.0556    32.8593
  data required time                                                                                                32.8593
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8593
  data arrival time                                                                                                -23.9678
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8915

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1587 
  total derate : arrival time                                                                            -0.0154 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1741 

  slack (with derating applied) (MET)                                                                     8.8915 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0656 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[43] (in)                                                          2.7636                     1.5603 &  23.5603 r
  la_data_in[43] (net)                                   2   0.2413 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5603 r
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5318   2.7771   1.0500   0.2171   0.3471 &  23.9075 r
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1166   1.0500            0.0932 &  24.0006 r
  mprj/buf_i[171] (net)                                  2   0.0312 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0423   0.1166   1.0500   0.0164   0.0180 &  24.0186 r
  data arrival time                                                                                                 24.0186

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4903 &  33.0820 r
  clock reconvergence pessimism                                                                           0.0000    33.0820
  clock uncertainty                                                                                      -0.1000    32.9820
  library setup time                                                                    1.0000           -0.0534    32.9286
  data required time                                                                                                32.9286
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9286
  data arrival time                                                                                                -24.0186
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9100

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1622 
  total derate : arrival time                                                                            -0.0218 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1840 

  slack (with derating applied) (MET)                                                                     8.9100 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0940 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[48] (in)                                                          2.6667                     1.5122 &  23.5122 r
  la_data_in[48] (net)                                   2   0.2341 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5122 r
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6250   2.6793   1.0500   0.2540   0.3786 &  23.8908 r
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1297   1.0500            0.1116 &  24.0024 r
  mprj/buf_i[176] (net)                                  2   0.0448 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0627   0.1297   1.0500   0.0256   0.0282 &  24.0306 r
  data arrival time                                                                                                 24.0306

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.5169 &  33.1085 r
  clock reconvergence pessimism                                                                           0.0000    33.1085
  clock uncertainty                                                                                      -0.1000    33.0085
  library setup time                                                                    1.0000           -0.0556    32.9529
  data required time                                                                                                32.9529
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9529
  data arrival time                                                                                                -24.0306
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9223

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1636 
  total derate : arrival time                                                                            -0.0247 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1883 

  slack (with derating applied) (MET)                                                                     8.9223 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1106 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[59] (in)                                                             2.5079                     1.4229 &  23.4229 r
  la_oenb[59] (net)                                      2   0.2200 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4229 r
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2447   2.5192   1.0500   0.0956   0.2073 &  23.6302 r
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1790   1.0500            0.1532 &  23.7834 r
  mprj/buf_i[123] (net)                                  2   0.0844 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1721   0.1795   1.0500   0.0731   0.0835 &  23.8669 r
  data arrival time                                                                                                 23.8669

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3636 &  32.9553 r
  clock reconvergence pessimism                                                                           0.0000    32.9553
  clock uncertainty                                                                                      -0.1000    32.8553
  library setup time                                                                    1.0000           -0.0640    32.7912
  data required time                                                                                                32.7912
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7912
  data arrival time                                                                                                -23.8669
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9244

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1555 
  total derate : arrival time                                                                            -0.0211 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1767 

  slack (with derating applied) (MET)                                                                     8.9244 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1010 



  Startpoint: la_oenb[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[110]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[46] (in)                                                             2.5098                     1.4232 &  23.4232 r
  la_oenb[46] (net)                                      2   0.2201 
  mprj/la_oenb[46] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4232 r
  mprj/la_oenb[46] (net) 
  mprj/i_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3192   2.5215   1.0500   0.1268   0.2388 &  23.6620 r
  mprj/i_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1434   1.0500            0.1312 &  23.7932 r
  mprj/buf_i[110] (net)                                  2   0.0569 
  mprj/i_FF[110]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1183   0.1436   1.0500   0.0481   0.0536 &  23.8467 r
  data arrival time                                                                                                 23.8467

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3453 &  32.9369 r
  clock reconvergence pessimism                                                                           0.0000    32.9369
  clock uncertainty                                                                                      -0.1000    32.8369
  library setup time                                                                    1.0000           -0.0579    32.7790
  data required time                                                                                                32.7790
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7790
  data arrival time                                                                                                -23.8467
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9323

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1546 
  total derate : arrival time                                                                            -0.0202 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1747 

  slack (with derating applied) (MET)                                                                     8.9323 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1070 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[3] (in)                                                              2.2349                     1.2845 &  23.2845 r
  la_oenb[3] (net)                                       2   0.1966 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.2845 r
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5829   2.2408   1.0500   0.2372   0.3247 &  23.6092 r
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0817   1.0500            0.0933 &  23.7025 r
  mprj/buf_i[67] (net)                                   1   0.0074 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0817   1.0500   0.0000   0.0001 &  23.7026 r
  data arrival time                                                                                                 23.7026

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.1953 &  32.7869 r
  clock reconvergence pessimism                                                                           0.0000    32.7869
  clock uncertainty                                                                                      -0.1000    32.6869
  library setup time                                                                    1.0000           -0.0490    32.6379
  data required time                                                                                                32.6379
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6379
  data arrival time                                                                                                -23.7026
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9353

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1467 
  total derate : arrival time                                                                            -0.0199 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1666 

  slack (with derating applied) (MET)                                                                     8.9353 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1019 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[11] (in)                                                          2.3153                     1.3220 &  23.3220 r
  la_data_in[11] (net)                                   2   0.2033 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3220 r
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4777   2.3235   1.0500   0.1815   0.2741 &  23.5962 r
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0917   1.0500            0.0985 &  23.6946 r
  mprj/buf_i[139] (net)                                  2   0.0142 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0917   1.0500   0.0000   0.0002 &  23.6949 r
  data arrival time                                                                                                 23.6949

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.1945 &  32.7861 r
  clock reconvergence pessimism                                                                           0.0000    32.7861
  clock uncertainty                                                                                      -0.1000    32.6861
  library setup time                                                                    1.0000           -0.0496    32.6365
  data required time                                                                                                32.6365
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6365
  data arrival time                                                                                                -23.6949
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9417

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1466 
  total derate : arrival time                                                                            -0.0178 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1644 

  slack (with derating applied) (MET)                                                                     8.9417 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1060 



  Startpoint: la_oenb[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[108]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[44] (in)                                                             2.6807                     1.5264 &  23.5264 r
  la_oenb[44] (net)                                      2   0.2356 
  mprj/la_oenb[44] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.5264 r
  mprj/la_oenb[44] (net) 
  mprj/i_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6474   2.6918   1.0500   0.2394   0.3596 &  23.8860 r
  mprj/i_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1218   1.0500            0.1034 &  23.9895 r
  mprj/buf_i[108] (net)                                  2   0.0373 
  mprj/i_FF[108]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0321   0.1218   1.0500   0.0125   0.0142 &  24.0037 r
  data arrival time                                                                                                 24.0037

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.5178 &  33.1094 r
  clock reconvergence pessimism                                                                           0.0000    33.1094
  clock uncertainty                                                                                      -0.1000    33.0094
  library setup time                                                                    1.0000           -0.0542    32.9551
  data required time                                                                                                32.9551
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9551
  data arrival time                                                                                                -24.0037
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9515

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1637 
  total derate : arrival time                                                                            -0.0227 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1864 

  slack (with derating applied) (MET)                                                                     8.9515 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1378 



  Startpoint: la_oenb[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[111]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[47] (in)                                                             2.6040                     1.4836 &  23.4837 r
  la_oenb[47] (net)                                      2   0.2289 
  mprj/la_oenb[47] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4837 r
  mprj/la_oenb[47] (net) 
  mprj/i_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5379   2.6142   1.0500   0.2114   0.3253 &  23.8090 r
  mprj/i_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1456   1.0500            0.1275 &  23.9365 r
  mprj/buf_i[111] (net)                                  2   0.0575 
  mprj/i_FF[111]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1282   0.1458   1.0500   0.0519   0.0576 &  23.9941 r
  data arrival time                                                                                                 23.9941

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.5159 &  33.1076 r
  clock reconvergence pessimism                                                                           0.0000    33.1076
  clock uncertainty                                                                                      -0.1000    33.0076
  library setup time                                                                    1.0000           -0.0584    32.9492
  data required time                                                                                                32.9492
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9492
  data arrival time                                                                                                -23.9941
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9551

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1636 
  total derate : arrival time                                                                            -0.0243 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1879 

  slack (with derating applied) (MET)                                                                     8.9551 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1430 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[57] (in)                                                          2.5423                     1.4420 &  23.4420 r
  la_data_in[57] (net)                                   2   0.2230 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4420 r
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2629   2.5544   1.0500   0.1031   0.2175 &  23.6596 r
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1338   1.0500            0.1195 &  23.7790 r
  mprj/buf_i[185] (net)                                  2   0.0471 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0290   0.1341   1.0500   0.0111   0.0157 &  23.7947 r
  data arrival time                                                                                                 23.7947

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3151 &  32.9068 r
  clock reconvergence pessimism                                                                           0.0000    32.9068
  clock uncertainty                                                                                      -0.1000    32.8068
  library setup time                                                                    1.0000           -0.0562    32.7505
  data required time                                                                                                32.7505
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7505
  data arrival time                                                                                                -23.7947
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9558

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1530 
  total derate : arrival time                                                                            -0.0168 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1698 

  slack (with derating applied) (MET)                                                                     8.9559 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1256 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[61] (in)                                                          2.6148                     1.4789 &  23.4789 r
  la_data_in[61] (net)                                   2   0.2293 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4789 r
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2872   2.6283   1.0500   0.1132   0.2360 &  23.7149 r
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1394   1.0500            0.1197 &  23.8346 r
  mprj/buf_i[189] (net)                                  2   0.0509 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1397   1.0500   0.0000   0.0043 &  23.8389 r
  data arrival time                                                                                                 23.8389

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3639 &  32.9555 r
  clock reconvergence pessimism                                                                           0.0000    32.9555
  clock uncertainty                                                                                      -0.1000    32.8555
  library setup time                                                                    1.0000           -0.0572    32.7983
  data required time                                                                                                32.7983
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7983
  data arrival time                                                                                                -23.8389
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9594

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1556 
  total derate : arrival time                                                                            -0.0171 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1727 

  slack (with derating applied) (MET)                                                                     8.9594 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1321 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[7] (in)                                                           2.3808                     1.3595 &  23.3595 r
  la_data_in[7] (net)                                    2   0.2092 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.3595 r
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1999   2.3891   1.0500   0.0815   0.1724 &  23.5319 r
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0847   1.0500            0.0868 &  23.6187 r
  mprj/buf_i[135] (net)                                  1   0.0081 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0066   0.0847   1.0500   0.0025   0.0028 &  23.6215 r
  data arrival time                                                                                                 23.6215

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.1672 &  32.7588 r
  clock reconvergence pessimism                                                                           0.0000    32.7588
  clock uncertainty                                                                                      -0.1000    32.6588
  library setup time                                                                    1.0000           -0.0491    32.6097
  data required time                                                                                                32.6097
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6097
  data arrival time                                                                                                -23.6215
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9882

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1452 
  total derate : arrival time                                                                            -0.0125 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1577 

  slack (with derating applied) (MET)                                                                     8.9882 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1459 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[40] (in)                                                          2.5650                     1.4584 &  23.4584 r
  la_data_in[40] (net)                                   2   0.2252 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4584 r
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5921   2.5761   1.0500   0.2411   0.3548 &  23.8132 r
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0997   1.0500            0.0899 &  23.9031 r
  mprj/buf_i[168] (net)                                  2   0.0181 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0619   0.0997   1.0500   0.0252   0.0267 &  23.9298 r
  data arrival time                                                                                                 23.9298

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4916 &  33.0832 r
  clock reconvergence pessimism                                                                           0.0000    33.0832
  clock uncertainty                                                                                      -0.1000    32.9832
  library setup time                                                                    1.0000           -0.0505    32.9327
  data required time                                                                                                32.9327
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9327
  data arrival time                                                                                                -23.9298
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0029

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1623 
  total derate : arrival time                                                                            -0.0225 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1847 

  slack (with derating applied) (MET)                                                                     9.0029 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1876 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[53] (in)                                                          2.9147                     1.6425 &  23.6425 r
  la_data_in[53] (net)                                   2   0.2545 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6425 r
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0932   2.9295   1.0500   0.0376   0.1712 &  23.8137 r
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1396   1.0500            0.1025 &  23.9162 r
  mprj/buf_i[181] (net)                                  2   0.0477 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0201   0.1398   1.0500   0.0081   0.0119 &  23.9280 r
  data arrival time                                                                                                 23.9280

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.5170 &  33.1086 r
  clock reconvergence pessimism                                                                           0.0000    33.1086
  clock uncertainty                                                                                      -0.1000    33.0086
  library setup time                                                                    1.0000           -0.0573    32.9513
  data required time                                                                                                32.9513
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9513
  data arrival time                                                                                                -23.9280
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0232

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1636 
  total derate : arrival time                                                                            -0.0136 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1772 

  slack (with derating applied) (MET)                                                                     9.0232 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2004 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[26] (in)                                                          2.5377                     1.4437 &  23.4437 r
  la_data_in[26] (net)                                   2   0.2228 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4437 r
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3428   2.5483   1.0500   0.1335   0.2396 &  23.6832 r
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0845   1.0500            0.0760 &  23.7592 r
  mprj/buf_i[154] (net)                                  1   0.0062 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0124   0.0845   1.0500   0.0050   0.0053 &  23.7645 r
  data arrival time                                                                                                 23.7645

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3564 &  32.9481 r
  clock reconvergence pessimism                                                                           0.0000    32.9481
  clock uncertainty                                                                                      -0.1000    32.8481
  library setup time                                                                    1.0000           -0.0495    32.7985
  data required time                                                                                                32.7985
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7985
  data arrival time                                                                                                -23.7645
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0340

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1552 
  total derate : arrival time                                                                            -0.0153 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1704 

  slack (with derating applied) (MET)                                                                     9.0340 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2045 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[59] (in)                                                          2.4750                     1.4055 &  23.4055 r
  la_data_in[59] (net)                                   2   0.2172 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4055 r
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.4862   1.0500   0.0000   0.1048 &  23.5103 r
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1652   1.0500            0.1467 &  23.6570 r
  mprj/buf_i[187] (net)                                  2   0.0742 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1120   0.1657   1.0500   0.0440   0.0519 &  23.7089 r
  data arrival time                                                                                                 23.7089

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3275 &  32.9191 r
  clock reconvergence pessimism                                                                           0.0000    32.9191
  clock uncertainty                                                                                      -0.1000    32.8191
  library setup time                                                                    1.0000           -0.0616    32.7574
  data required time                                                                                                32.7574
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7574
  data arrival time                                                                                                -23.7089
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0486

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1536 
  total derate : arrival time                                                                            -0.0144 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1681 

  slack (with derating applied) (MET)                                                                     9.0486 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2167 



  Startpoint: la_oenb[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[104]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[40] (in)                                                             2.5333                     1.4412 &  23.4412 r
  la_oenb[40] (net)                                      2   0.2224 
  mprj/la_oenb[40] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4412 r
  mprj/la_oenb[40] (net) 
  mprj/i_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5746   2.5439   1.0500   0.2338   0.3447 &  23.7859 r
  mprj/i_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0897   1.0500            0.0820 &  23.8679 r
  mprj/buf_i[104] (net)                                  2   0.0102 
  mprj/i_FF[104]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0117   0.0897   1.0500   0.0047   0.0050 &  23.8729 r
  data arrival time                                                                                                 23.8729

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4916 &  33.0833 r
  clock reconvergence pessimism                                                                           0.0000    33.0833
  clock uncertainty                                                                                      -0.1000    32.9833
  library setup time                                                                    1.0000           -0.0500    32.9333
  data required time                                                                                                32.9333
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9333
  data arrival time                                                                                                -23.8729
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0604

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1623 
  total derate : arrival time                                                                            -0.0206 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1828 

  slack (with derating applied) (MET)                                                                     9.0604 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2433 



  Startpoint: la_oenb[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[81]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[17] (in)                                                             2.4059                     1.3910 &  23.3910 r
  la_oenb[17] (net)                                      2   0.2105 
  mprj/la_oenb[17] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3910 r
  mprj/la_oenb[17] (net) 
  mprj/i_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.4117   1.0500   0.0000   0.0756 &  23.4666 r
  mprj/i_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0863   1.0500            0.0870 &  23.5536 r
  mprj/buf_i[81] (net)                                   2   0.0091 
  mprj/i_FF[81]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0061   0.0863   1.0500   0.0023   0.0026 &  23.5562 r
  data arrival time                                                                                                 23.5562

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.1933 &  32.7849 r
  clock reconvergence pessimism                                                                           0.0000    32.7849
  clock uncertainty                                                                                      -0.1000    32.6849
  library setup time                                                                    1.0000           -0.0493    32.6356
  data required time                                                                                                32.6356
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6356
  data arrival time                                                                                                -23.5562
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0794

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1466 
  total derate : arrival time                                                                            -0.0079 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1544 

  slack (with derating applied) (MET)                                                                     9.0794 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2339 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[53] (in)                                                             2.4991                     1.4191 &  23.4191 r
  la_oenb[53] (net)                                      2   0.2193 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4191 r
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.5104   1.0500   0.0000   0.1049 &  23.5239 r
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1443   1.0500            0.1322 &  23.6562 r
  mprj/buf_i[117] (net)                                  2   0.0575 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0628   0.1445   1.0500   0.0256   0.0306 &  23.6868 r
  data arrival time                                                                                                 23.6868

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3447 &  32.9363 r
  clock reconvergence pessimism                                                                           0.0000    32.9363
  clock uncertainty                                                                                      -0.1000    32.8363
  library setup time                                                                    1.0000           -0.0580    32.7783
  data required time                                                                                                32.7783
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7783
  data arrival time                                                                                                -23.6868
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0915

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1545 
  total derate : arrival time                                                                            -0.0127 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1673 

  slack (with derating applied) (MET)                                                                     9.0915 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2588 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[54] (in)                                                             2.5337                     1.4337 &  23.4337 r
  la_oenb[54] (net)                                      2   0.2221 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4337 r
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.5462   1.0500   0.0000   0.1107 &  23.5444 r
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1299   1.0500            0.1170 &  23.6614 r
  mprj/buf_i[118] (net)                                  2   0.0442 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0423   0.1301   1.0500   0.0164   0.0205 &  23.6819 r
  data arrival time                                                                                                 23.6819

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3421 &  32.9337 r
  clock reconvergence pessimism                                                                           0.0000    32.9337
  clock uncertainty                                                                                      -0.1000    32.8337
  library setup time                                                                    1.0000           -0.0556    32.7782
  data required time                                                                                                32.7782
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7782
  data arrival time                                                                                                -23.6819
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0963

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1544 
  total derate : arrival time                                                                            -0.0118 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1662 

  slack (with derating applied) (MET)                                                                     9.0963 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2625 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[51] (in)                                                          2.5391                     1.4404 &  23.4404 r
  la_data_in[51] (net)                                   2   0.2228 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4404 r
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3046   2.5510   1.0500   0.1206   0.2347 &  23.6751 r
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1264   1.0500            0.1163 &  23.7914 r
  mprj/buf_i[179] (net)                                  2   0.0434 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0789   0.1264   1.0500   0.0321   0.0348 &  23.8262 r
  data arrival time                                                                                                 23.8262

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4871 &  33.0787 r
  clock reconvergence pessimism                                                                           0.0000    33.0787
  clock uncertainty                                                                                      -0.1000    32.9787
  library setup time                                                                    1.0000           -0.0551    32.9237
  data required time                                                                                                32.9237
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9237
  data arrival time                                                                                                -23.8262
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0974

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1620 
  total derate : arrival time                                                                            -0.0184 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1804 

  slack (with derating applied) (MET)                                                                     9.0974 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2779 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[38] (in)                                                          2.9087                     1.6462 &  23.6462 r
  la_data_in[38] (net)                                   2   0.2521 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6462 r
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0097   2.9202   1.0500   0.0040   0.1223 &  23.7684 r
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0958   1.0500            0.0637 &  23.8322 r
  mprj/buf_i[166] (net)                                  2   0.0108 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0133   0.0958   1.0500   0.0053   0.0057 &  23.8379 r
  data arrival time                                                                                                 23.8379

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4955 &  33.0872 r
  clock reconvergence pessimism                                                                           0.0000    33.0872
  clock uncertainty                                                                                      -0.1000    32.9871
  library setup time                                                                    1.0000           -0.0503    32.9368
  data required time                                                                                                32.9368
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9368
  data arrival time                                                                                                -23.8379
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0990

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1625 
  total derate : arrival time                                                                            -0.0091 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1716 

  slack (with derating applied) (MET)                                                                     9.0990 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2706 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[9] (in)                                                           2.6449                     1.5225 &  23.5225 r
  la_data_in[9] (net)                                    2   0.2333 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5225 r
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.6518   1.0500   0.0000   0.0876 &  23.6101 r
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0971   1.0500            0.0827 &  23.6928 r
  mprj/buf_i[137] (net)                                  2   0.0148 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0971   1.0500   0.0000   0.0002 &  23.6930 r
  data arrival time                                                                                                 23.6930

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3637 &  32.9553 r
  clock reconvergence pessimism                                                                           0.0000    32.9553
  clock uncertainty                                                                                      -0.1000    32.8553
  library setup time                                                                    1.0000           -0.0503    32.8050
  data required time                                                                                                32.8050
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8050
  data arrival time                                                                                                -23.6930
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1120

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1555 
  total derate : arrival time                                                                            -0.0081 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1637 

  slack (with derating applied) (MET)                                                                     9.1120 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2757 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[18] (in)                                                             2.2919                     1.3177 &  23.3177 r
  la_oenb[18] (net)                                      2   0.2017 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3177 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.1044   2.2978   1.0500   0.0426   0.1175 &  23.4351 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0942   1.0500            0.1024 &  23.5375 r
  mprj/buf_i[82] (net)                                   2   0.0168 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0245   0.0942   1.0500   0.0100   0.0107 &  23.5482 r
  data arrival time                                                                                                 23.5482

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.2327 &  32.8243 r
  clock reconvergence pessimism                                                                           0.0000    32.8243
  clock uncertainty                                                                                      -0.1000    32.7243
  library setup time                                                                    1.0000           -0.0497    32.6746
  data required time                                                                                                32.6746
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6746
  data arrival time                                                                                                -23.5482
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1264

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1486 
  total derate : arrival time                                                                            -0.0110 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1596 

  slack (with derating applied) (MET)                                                                     9.1264 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2860 



  Startpoint: la_oenb[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[114]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[50] (in)                                                             2.5367                     1.4400 &  23.4400 r
  la_oenb[50] (net)                                      2   0.2226 
  mprj/la_oenb[50] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4400 r
  mprj/la_oenb[50] (net) 
  mprj/i_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2997   2.5479   1.0500   0.1217   0.2335 &  23.6735 r
  mprj/i_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1110   1.0500            0.1023 &  23.7758 r
  mprj/buf_i[114] (net)                                  2   0.0292 
  mprj/i_FF[114]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0081   0.1110   1.0500   0.0031   0.0040 &  23.7799 r
  data arrival time                                                                                                 23.7799

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4881 &  33.0797 r
  clock reconvergence pessimism                                                                           0.0000    33.0797
  clock uncertainty                                                                                      -0.1000    32.9797
  library setup time                                                                    1.0000           -0.0524    32.9273
  data required time                                                                                                32.9273
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9273
  data arrival time                                                                                                -23.7799
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1475

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1621 
  total derate : arrival time                                                                            -0.0162 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1783 

  slack (with derating applied) (MET)                                                                     9.1475 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3257 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[24] (in)                                                               2.5341                     1.4345 &  23.4345 r
  io_in[24] (net)                                        2   0.2222 
  mprj/io_in[24] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.4345 r
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.5467   1.0500   0.0000   0.1116 &  23.5461 r
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1229   1.0500            0.1134 &  23.6595 r
  mprj/buf_i[216] (net)                                  2   0.0404 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1229   1.0500   0.0000   0.0013 &  23.6609 r
  data arrival time                                                                                                 23.6609

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3780 &  32.9696 r
  clock reconvergence pessimism                                                                           0.0000    32.9696
  clock uncertainty                                                                                      -0.1000    32.8696
  library setup time                                                                    1.0000           -0.0544    32.8152
  data required time                                                                                                32.8152
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8152
  data arrival time                                                                                                -23.6609
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1543

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1563 
  total derate : arrival time                                                                            -0.0108 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1671 

  slack (with derating applied) (MET)                                                                     9.1543 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3214 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[38] (in)                                                             2.4092                     1.3726 &  23.3726 r
  la_oenb[38] (net)                                      2   0.2115 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3726 r
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4957   2.4187   1.0500   0.2010   0.3028 &  23.6754 r
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0938   1.0500            0.0943 &  23.7698 r
  mprj/buf_i[102] (net)                                  2   0.0148 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0204   0.0938   1.0500   0.0083   0.0089 &  23.7787 r
  data arrival time                                                                                                 23.7787

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4991 &  33.0907 r
  clock reconvergence pessimism                                                                           0.0000    33.0907
  clock uncertainty                                                                                      -0.1000    32.9907
  library setup time                                                                    1.0000           -0.0502    32.9405
  data required time                                                                                                32.9405
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9405
  data arrival time                                                                                                -23.7787
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1619

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1627 
  total derate : arrival time                                                                            -0.0193 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1820 

  slack (with derating applied) (MET)                                                                     9.1619 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3439 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[56] (in)                                                          2.4129                     1.3717 &  23.3717 r
  la_data_in[56] (net)                                   2   0.2117 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3717 r
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.4233   1.0500   0.0000   0.1002 &  23.4719 r
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1270   1.0500            0.1215 &  23.5934 r
  mprj/buf_i[184] (net)                                  2   0.0430 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0240   0.1272   1.0500   0.0088   0.0126 &  23.6060 r
  data arrival time                                                                                                 23.6060

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3384 &  32.9300 r
  clock reconvergence pessimism                                                                           0.0000    32.9300
  clock uncertainty                                                                                      -0.1000    32.8300
  library setup time                                                                    1.0000           -0.0551    32.7749
  data required time                                                                                                32.7749
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7749
  data arrival time                                                                                                -23.6060
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1689

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1542 
  total derate : arrival time                                                                            -0.0112 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1654 

  slack (with derating applied) (MET)                                                                     9.1689 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3343 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[54] (in)                                                          2.3266                     1.3251 &  23.3251 r
  la_data_in[54] (net)                                   2   0.2042 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3251 r
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.3359   1.0500   0.0000   0.0929 &  23.4180 r
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1451   1.0500            0.1425 &  23.5605 r
  mprj/buf_i[182] (net)                                  2   0.0603 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0877   0.1455   1.0500   0.0358   0.0420 &  23.6025 r
  data arrival time                                                                                                 23.6025

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3440 &  32.9357 r
  clock reconvergence pessimism                                                                           0.0000    32.9357
  clock uncertainty                                                                                      -0.1000    32.8357
  library setup time                                                                    1.0000           -0.0582    32.7775
  data required time                                                                                                32.7775
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7775
  data arrival time                                                                                                -23.6025
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1750

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1545 
  total derate : arrival time                                                                            -0.0132 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1677 

  slack (with derating applied) (MET)                                                                     9.1750 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3427 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[8] (in)                                                              2.4904                     1.4287 &  23.4287 r
  la_oenb[8] (net)                                       2   0.2193 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.4287 r
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0295   2.4977   1.0500   0.0120   0.0976 &  23.5263 r
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0916   1.0500            0.0870 &  23.6134 r
  mprj/buf_i[72] (net)                                   2   0.0122 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0098   0.0916   1.0500   0.0039   0.0042 &  23.6176 r
  data arrival time                                                                                                 23.6176

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.3636 &  32.9552 r
  clock reconvergence pessimism                                                                           0.0000    32.9552
  clock uncertainty                                                                                      -0.1000    32.8552
  library setup time                                                                    1.0000           -0.0500    32.8052
  data required time                                                                                                32.8052
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8052
  data arrival time                                                                                                -23.6176
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1876

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1555 
  total derate : arrival time                                                                            -0.0090 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1645 

  slack (with derating applied) (MET)                                                                     9.1877 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3522 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[45] (in)                                                             2.3836                     1.3554 &  23.3554 r
  la_oenb[45] (net)                                      2   0.2091 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3554 r
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.3936   1.0500   0.0000   0.0955 &  23.4509 r
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1119   1.0500            0.1127 &  23.5635 r
  mprj/buf_i[109] (net)                                  2   0.0321 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0165   0.1119   1.0500   0.0063   0.0074 &  23.5709 r
  data arrival time                                                                                                 23.5709

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3492 &  32.9409 r
  clock reconvergence pessimism                                                                           0.0000    32.9409
  clock uncertainty                                                                                      -0.1000    32.8409
  library setup time                                                                    1.0000           -0.0525    32.7884
  data required time                                                                                                32.7884
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7884
  data arrival time                                                                                                -23.5709
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2175

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1548 
  total derate : arrival time                                                                            -0.0103 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1650 

  slack (with derating applied) (MET)                                                                     9.2175 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3825 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[37] (in)                                                          2.3770                     1.3540 &  23.3540 r
  la_data_in[37] (net)                                   2   0.2086 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3540 r
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4389   2.3864   1.0500   0.1773   0.2759 &  23.6299 r
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0888   1.0500            0.0913 &  23.7212 r
  mprj/buf_i[165] (net)                                  2   0.0112 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0060   0.0888   1.0500   0.0023   0.0025 &  23.7238 r
  data arrival time                                                                                                 23.7238

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.5029 &  33.0946 r
  clock reconvergence pessimism                                                                           0.0000    33.0946
  clock uncertainty                                                                                      -0.1000    32.9946
  library setup time                                                                    1.0000           -0.0499    32.9447
  data required time                                                                                                32.9447
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9447
  data arrival time                                                                                                -23.7238
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2209

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1629 
  total derate : arrival time                                                                            -0.0176 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1805 

  slack (with derating applied) (MET)                                                                     9.2209 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4014 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[21] (in)                                                               1.9860                     1.1548 &  23.1548 r
  io_in[21] (net)                                        2   0.1740 
  mprj/io_in[21] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.1548 r
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5637   1.9887   1.0500   0.2283   0.2890 &  23.4439 r
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1131   1.0500            0.1387 &  23.5826 r
  mprj/buf_i[213] (net)                                  2   0.0389 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0053   0.1131   1.0500   0.0020   0.0035 &  23.5861 r
  data arrival time                                                                                                 23.5861

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3784 &  32.9700 r
  clock reconvergence pessimism                                                                           0.0000    32.9700
  clock uncertainty                                                                                      -0.1000    32.8700
  library setup time                                                                    1.0000           -0.0527    32.8173
  data required time                                                                                                32.8173
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8173
  data arrival time                                                                                                -23.5861
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2312

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1563 
  total derate : arrival time                                                                            -0.0205 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1769 

  slack (with derating applied) (MET)                                                                     9.2312 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4080 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[14] (in)                                                          2.1355                     1.2349 &  23.2349 r
  la_data_in[14] (net)                                   2   0.1866 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.2349 r
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3360   2.1405   1.0500   0.1368   0.2103 &  23.4452 r
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0969   1.0500            0.1146 &  23.5598 r
  mprj/buf_i[142] (net)                                  2   0.0214 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0969   1.0500   0.0000   0.0003 &  23.5601 r
  data arrival time                                                                                                 23.5601

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3583 &  32.9499 r
  clock reconvergence pessimism                                                                           0.0000    32.9499
  clock uncertainty                                                                                      -0.1000    32.8499
  library setup time                                                                    1.0000           -0.0503    32.7996
  data required time                                                                                                32.7996
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7996
  data arrival time                                                                                                -23.5601
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2395

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1553 
  total derate : arrival time                                                                            -0.0155 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1708 

  slack (with derating applied) (MET)                                                                     9.2395 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4103 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[26] (in)                                                             2.0848                     1.2031 &  23.2031 r
  la_oenb[26] (net)                                      2   0.1819 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.2031 r
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3952   2.0902   1.0500   0.1569   0.2316 &  23.4346 r
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0787   1.0500            0.1001 &  23.5347 r
  mprj/buf_i[90] (net)                                   1   0.0067 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0104   0.0787   1.0500   0.0041   0.0045 &  23.5392 r
  data arrival time                                                                                                 23.5392

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.3540 &  32.9457 r
  clock reconvergence pessimism                                                                           0.0000    32.9457
  clock uncertainty                                                                                      -0.1000    32.8457
  library setup time                                                                    1.0000           -0.0492    32.7965
  data required time                                                                                                32.7965
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7965
  data arrival time                                                                                                -23.5392
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2573

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1550 
  total derate : arrival time                                                                            -0.0160 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1710 

  slack (with derating applied) (MET)                                                                     9.2573 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4283 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[52] (in)                                                             2.5202                     1.4350 &  23.4350 r
  la_oenb[52] (net)                                      2   0.2213 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4350 r
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.5300   1.0500   0.0000   0.1011 &  23.5361 r
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1376   1.0500            0.1251 &  23.6612 r
  mprj/buf_i[116] (net)                                  2   0.0513 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0671   0.1378   1.0500   0.0274   0.0320 &  23.6932 r
  data arrival time                                                                                                 23.6932

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.5184 &  33.1101 r
  clock reconvergence pessimism                                                                           0.0000    33.1101
  clock uncertainty                                                                                      -0.1000    33.0101
  library setup time                                                                    1.0000           -0.0570    32.9531
  data required time                                                                                                32.9531
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9531
  data arrival time                                                                                                -23.6932
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2599

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1637 
  total derate : arrival time                                                                            -0.0123 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1760 

  slack (with derating applied) (MET)                                                                     9.2599 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4359 



  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[12] (in)                                                          2.1574                     1.2320 &  23.2320 r
  la_data_in[12] (net)                                   2   0.1893 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.2320 r
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1855   2.1650   1.0500   0.0712   0.1521 &  23.3840 r
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0906   1.0500            0.1074 &  23.4914 r
  mprj/buf_i[140] (net)                                  2   0.0152 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0146   0.0906   1.0500   0.0058   0.0063 &  23.4977 r
  data arrival time                                                                                                 23.4977

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3637 &  32.9553 r
  clock reconvergence pessimism                                                                           0.0000    32.9553
  clock uncertainty                                                                                      -0.1000    32.8553
  library setup time                                                                    1.0000           -0.0499    32.8054
  data required time                                                                                                32.8054
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8054
  data arrival time                                                                                                -23.4977
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3077

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1555 
  total derate : arrival time                                                                            -0.0127 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1682 

  slack (with derating applied) (MET)                                                                     9.3077 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4759 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[50] (in)                                                          2.4334                     1.3822 &  23.3822 r
  la_data_in[50] (net)                                   2   0.2135 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3822 r
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.4440   1.0500   0.0000   0.1000 &  23.4822 r
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1179   1.0500            0.1151 &  23.5973 r
  mprj/buf_i[178] (net)                                  2   0.0370 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0525   0.1180   1.0500   0.0209   0.0229 &  23.6202 r
  data arrival time                                                                                                 23.6202

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4903 &  33.0820 r
  clock reconvergence pessimism                                                                           0.0000    33.0820
  clock uncertainty                                                                                      -0.1000    32.9820
  library setup time                                                                    1.0000           -0.0536    32.9283
  data required time                                                                                                32.9283
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9283
  data arrival time                                                                                                -23.6202
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3081

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1622 
  total derate : arrival time                                                                            -0.0113 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1735 

  slack (with derating applied) (MET)                                                                     9.3081 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4817 



  Startpoint: io_in[25] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[217]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[25] (in)                                                               2.2208                     1.2651 &  23.2651 r
  io_in[25] (net)                                        2   0.1948 
  mprj/io_in[25] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.2651 r
  mprj/io_in[25] (net) 
  mprj/i_BUF[217]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.2295   1.0500   0.0000   0.0873 &  23.3524 r
  mprj/i_BUF[217]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1226   1.0500            0.1326 &  23.4850 r
  mprj/buf_i[217] (net)                                  2   0.0444 
  mprj/i_FF[217]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1227   1.0500   0.0000   0.0014 &  23.4864 r
  data arrival time                                                                                                 23.4864

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[217]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3762 &  32.9679 r
  clock reconvergence pessimism                                                                           0.0000    32.9679
  clock uncertainty                                                                                      -0.1000    32.8679
  library setup time                                                                    1.0000           -0.0543    32.8135
  data required time                                                                                                32.8135
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8135
  data arrival time                                                                                                -23.4864
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3271

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1562 
  total derate : arrival time                                                                            -0.0105 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1667 

  slack (with derating applied) (MET)                                                                     9.3271 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4938 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[37] (in)                                                             2.4333                     1.3847 &  23.3847 r
  la_oenb[37] (net)                                      2   0.2136 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3847 r
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.4434   1.0500   0.0000   0.0935 &  23.4782 r
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0898   1.0500            0.0886 &  23.5669 r
  mprj/buf_i[101] (net)                                  2   0.0114 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0042   0.0898   1.0500   0.0016   0.0018 &  23.5687 r
  data arrival time                                                                                                 23.5687

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.5022 &  33.0938 r
  clock reconvergence pessimism                                                                           0.0000    33.0938
  clock uncertainty                                                                                      -0.1000    32.9938
  library setup time                                                                    1.0000           -0.0500    32.9439
  data required time                                                                                                32.9439
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9439
  data arrival time                                                                                                -23.5687
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3752

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1628 
  total derate : arrival time                                                                            -0.0088 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1716 

  slack (with derating applied) (MET)                                                                     9.3752 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5468 



  Startpoint: io_in[26] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[218]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[26] (in)                                                               2.1008                     1.1994 &  23.1994 r
  io_in[26] (net)                                        2   0.1842 
  mprj/io_in[26] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.1994 r
  mprj/io_in[26] (net) 
  mprj/i_BUF[218]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.1082   1.0500   0.0000   0.0780 &  23.2775 r
  mprj/i_BUF[218]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1274   1.0500            0.1417 &  23.4192 r
  mprj/buf_i[218] (net)                                  2   0.0480 
  mprj/i_FF[218]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1276   1.0500   0.0000   0.0028 &  23.4219 r
  data arrival time                                                                                                 23.4219

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[218]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3765 &  32.9681 r
  clock reconvergence pessimism                                                                           0.0000    32.9681
  clock uncertainty                                                                                      -0.1000    32.8681
  library setup time                                                                    1.0000           -0.0552    32.8129
  data required time                                                                                                32.8129
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8129
  data arrival time                                                                                                -23.4219
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3909

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1562 
  total derate : arrival time                                                                            -0.0106 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1668 

  slack (with derating applied) (MET)                                                                     9.3909 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5578 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[17] (in)                                                          2.0690                     1.1948 &  23.1948 r
  la_data_in[17] (net)                                   2   0.1806 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.1948 r
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.0740   1.0500   0.0000   0.0650 &  23.2598 r
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0896   1.0500            0.1122 &  23.3720 r
  mprj/buf_i[145] (net)                                  2   0.0155 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0076   0.0896   1.0500   0.0029   0.0033 &  23.3753 r
  data arrival time                                                                                                 23.3753

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3636 &  32.9553 r
  clock reconvergence pessimism                                                                           0.0000    32.9553
  clock uncertainty                                                                                      -0.1000    32.8553
  library setup time                                                                    1.0000           -0.0498    32.8054
  data required time                                                                                                32.8054
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8054
  data arrival time                                                                                                -23.3753
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4301

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1555 
  total derate : arrival time                                                                            -0.0086 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1641 

  slack (with derating applied) (MET)                                                                     9.4301 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5942 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[29] (in)                                                          2.0727                     1.1896 &  23.1896 r
  la_data_in[29] (net)                                   2   0.1821 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.1896 r
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2545   2.0780   1.0500   0.1007   0.1733 &  23.3629 r
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0802   1.0500            0.1025 &  23.4654 r
  mprj/buf_i[157] (net)                                  1   0.0080 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0802   1.0500   0.0000   0.0001 &  23.4655 r
  data arrival time                                                                                                 23.4655

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4967 &  33.0883 r
  clock reconvergence pessimism                                                                           0.0000    33.0883
  clock uncertainty                                                                                      -0.1000    32.9883
  library setup time                                                                    1.0000           -0.0494    32.9389
  data required time                                                                                                32.9389
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9389
  data arrival time                                                                                                -23.4655
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4734

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1625 
  total derate : arrival time                                                                            -0.0131 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1757 

  slack (with derating applied) (MET)                                                                     9.4734 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6490 



  Startpoint: la_oenb[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[92]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[28] (in)                                                             2.0427                     1.1713 &  23.1713 r
  la_oenb[28] (net)                                      2   0.1793 
  mprj/la_oenb[28] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.1713 r
  mprj/la_oenb[28] (net) 
  mprj/i_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2488   2.0486   1.0500   0.0984   0.1707 &  23.3421 r
  mprj/i_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0807   1.0500            0.1049 &  23.4469 r
  mprj/buf_i[92] (net)                                   1   0.0087 
  mprj/i_FF[92]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0153   0.0807   1.0500   0.0062   0.0066 &  23.4536 r
  data arrival time                                                                                                 23.4536

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.5177 &  33.1093 r
  clock reconvergence pessimism                                                                           0.0000    33.1093
  clock uncertainty                                                                                      -0.1000    33.0093
  library setup time                                                                    1.0000           -0.0494    32.9599
  data required time                                                                                                32.9599
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9599
  data arrival time                                                                                                -23.4536
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5064

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1637 
  total derate : arrival time                                                                            -0.0134 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1771 

  slack (with derating applied) (MET)                                                                     9.5064 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6834 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[30] (in)                                                             2.1103                     1.2096 &  23.2096 r
  la_oenb[30] (net)                                      2   0.1853 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.2096 r
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.1162   1.0500   0.0000   0.0703 &  23.2799 r
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0838   1.0500            0.1037 &  23.3836 r
  mprj/buf_i[94] (net)                                   2   0.0103 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0084   0.0838   1.0500   0.0033   0.0036 &  23.3871 r
  data arrival time                                                                                                 23.3871

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.5074 &  33.0990 r
  clock reconvergence pessimism                                                                           0.0000    33.0990
  clock uncertainty                                                                                      -0.1000    32.9990
  library setup time                                                                    1.0000           -0.0496    32.9495
  data required time                                                                                                32.9495
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9495
  data arrival time                                                                                                -23.3871
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5623

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1631 
  total derate : arrival time                                                                            -0.0085 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1716 

  slack (with derating applied) (MET)                                                                     9.5623 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7339 



  Startpoint: la_oenb[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[93]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[29] (in)                                                             1.8862                     1.0779 &  23.0779 r
  la_oenb[29] (net)                                      2   0.1652 
  mprj/la_oenb[29] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.0779 r
  mprj/la_oenb[29] (net) 
  mprj/i_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2084   1.8914   1.0500   0.0819   0.1496 &  23.2275 r
  mprj/i_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0858   1.0500            0.1196 &  23.3471 r
  mprj/buf_i[93] (net)                                   2   0.0145 
  mprj/i_FF[93]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0186   0.0858   1.0500   0.0076   0.0082 &  23.3553 r
  data arrival time                                                                                                 23.3553

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.4964 &  33.0881 r
  clock reconvergence pessimism                                                                           0.0000    33.0881
  clock uncertainty                                                                                      -0.1000    32.9881
  library setup time                                                                    1.0000           -0.0497    32.9383
  data required time                                                                                                32.9383
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9383
  data arrival time                                                                                                -23.3553
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5831

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1625 
  total derate : arrival time                                                                            -0.0132 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1757 

  slack (with derating applied) (MET)                                                                     9.5831 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7588 



  Startpoint: io_in[17] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[209]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[17] (in)                                                               1.5692                     0.9051 &  22.9051 r
  io_in[17] (net)                                        2   0.1365 
  mprj/io_in[17] (user_proj_example)                                           0.0000   1.0500            0.0000 &  22.9051 r
  mprj/io_in[17] (net) 
  mprj/i_BUF[209]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.5720   1.0500   0.0000   0.0418 &  22.9468 r
  mprj/i_BUF[209]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1097   1.0500            0.1573 &  23.1041 r
  mprj/buf_i[209] (net)                                  2   0.0417 
  mprj/i_FF[209]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1098   1.0500   0.0000   0.0014 &  23.1055 r
  data arrival time                                                                                                 23.1055

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[209]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.2562 &  32.8478 r
  clock reconvergence pessimism                                                                           0.0000    32.8478
  clock uncertainty                                                                                      -0.1000    32.7478
  library setup time                                                                    1.0000           -0.0518    32.6961
  data required time                                                                                                32.6961
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6961
  data arrival time                                                                                                -23.1055
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5905

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1499 
  total derate : arrival time                                                                            -0.0095 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1594 

  slack (with derating applied) (MET)                                                                     9.5905 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7500 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[23] (in)                                                          1.9148                     1.0947 &  23.0947 r
  la_data_in[23] (net)                                   2   0.1677 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.0947 r
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.9199   1.0500   0.0000   0.0631 &  23.1578 r
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0927   1.0500            0.1242 &  23.2819 r
  mprj/buf_i[151] (net)                                  2   0.0205 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0168   0.0927   1.0500   0.0068   0.0075 &  23.2894 r
  data arrival time                                                                                                 23.2894

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.5152 &  33.1068 r
  clock reconvergence pessimism                                                                           0.0000    33.1068
  clock uncertainty                                                                                      -0.1000    33.0068
  library setup time                                                                    1.0000           -0.0501    32.9567
  data required time                                                                                                32.9567
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9567
  data arrival time                                                                                                -23.2894
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6673

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1635 
  total derate : arrival time                                                                            -0.0093 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1728 

  slack (with derating applied) (MET)                                                                     9.6673 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8401 



  Startpoint: io_in[18] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[210]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[18] (in)                                                               1.4174                     0.8244 &  22.8244 r
  io_in[18] (net)                                        2   0.1238 
  mprj/io_in[18] (user_proj_example)                                           0.0000   1.0500            0.0000 &  22.8244 r
  mprj/io_in[18] (net) 
  mprj/i_BUF[210]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4188   1.0500   0.0000   0.0279 &  22.8523 r
  mprj/i_BUF[210]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1000   1.0500            0.1565 &  23.0089 r
  mprj/buf_i[210] (net)                                  2   0.0349 
  mprj/i_FF[210]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1000   1.0500   0.0000   0.0010 &  23.0099 r
  data arrival time                                                                                                 23.0099

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[210]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3791 &  32.9707 r
  clock reconvergence pessimism                                                                           0.0000    32.9707
  clock uncertainty                                                                                      -0.1000    32.8707
  library setup time                                                                    1.0000           -0.0505    32.8202
  data required time                                                                                                32.8202
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8202
  data arrival time                                                                                                -23.0099
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8103

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1564 
  total derate : arrival time                                                                            -0.0088 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1652 

  slack (with derating applied) (MET)                                                                     9.8103 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9755 



  Startpoint: io_in[20] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[212]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[20] (in)                                                               1.3437                     0.7765 &  22.7765 r
  io_in[20] (net)                                        2   0.1168 
  mprj/io_in[20] (user_proj_example)                                           0.0000   1.0500            0.0000 &  22.7765 r
  mprj/io_in[20] (net) 
  mprj/i_BUF[212]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.3455   1.0500   0.0000   0.0303 &  22.8068 r
  mprj/i_BUF[212]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1109   1.0500            0.1654 &  22.9722 r
  mprj/buf_i[212] (net)                                  2   0.0434 
  mprj/i_FF[212]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1112   1.0500   0.0000   0.0033 &  22.9755 r
  data arrival time                                                                                                 22.9755

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &  30.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &  31.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[212]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3793 &  32.9709 r
  clock reconvergence pessimism                                                                           0.0000    32.9709
  clock uncertainty                                                                                      -0.1000    32.8709
  library setup time                                                                    1.0000           -0.0524    32.8186
  data required time                                                                                                32.8186
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8186
  data arrival time                                                                                                -22.9755
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8430

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1564 
  total derate : arrival time                                                                            -0.0095 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1658 

  slack (with derating applied) (MET)                                                                     9.8430 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0089 



1
