// Seed: 120157781
module module_0;
  assign id_1 = id_1;
  always force id_1 = id_1;
  wire id_2;
  reg  id_3;
  wire id_4;
  assign id_3 = 1'b0;
  always id_3 = #1 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_11;
  supply1 id_12, id_13;
  module_0();
  always @(posedge id_1) begin
    id_7 = 1;
    if (id_9[1'b0 : 1]) begin
      id_13 = 1'd0;
      $display(id_9, id_10);
    end
  end
endmodule
