Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Oct  8 17:05:10 2024
| Host         : LAPTOP-CML7A4IT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Eje18_top_control_sets_placed.rpt
| Design       : Eje18_top
| Device       : xc7z010
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              31 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+-----------------------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal     |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+-----------------------+-----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                       |                                   |                1 |              1 |
|  clk_IBUF_BUFG | DUT/inst_gen_ena/E[0] | sw_IBUF[0]                        |                1 |              4 |
|  clk_IBUF_BUFG | sw_IBUF[1]            | DUT/inst_gen_ena/count[0]_i_1_n_0 |                7 |             27 |
+----------------+-----------------------+-----------------------------------+------------------+----------------+


