#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Mar  7 12:18:42 2024
# Process ID: 25460
# Current directory: C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_4/project_4.runs/impl_1
# Command line: vivado.exe -log basys3.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source basys3.tcl -notrace
# Log file: C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_4/project_4.runs/impl_1/basys3.vdi
# Journal file: C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_4/project_4.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source basys3.tcl -notrace
Command: link_design -top basys3 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_4/project_4.srcs/constrs_1/imports/Documents/Basys-3-Master-Display.xdc]
WARNING: [Vivado 12-584] No ports matched 'vgaRed[0]'. [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_4/project_4.srcs/constrs_1/imports/Documents/Basys-3-Master-Display.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_4/project_4.srcs/constrs_1/imports/Documents/Basys-3-Master-Display.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[1]'. [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_4/project_4.srcs/constrs_1/imports/Documents/Basys-3-Master-Display.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_4/project_4.srcs/constrs_1/imports/Documents/Basys-3-Master-Display.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[2]'. [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_4/project_4.srcs/constrs_1/imports/Documents/Basys-3-Master-Display.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_4/project_4.srcs/constrs_1/imports/Documents/Basys-3-Master-Display.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[3]'. [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_4/project_4.srcs/constrs_1/imports/Documents/Basys-3-Master-Display.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_4/project_4.srcs/constrs_1/imports/Documents/Basys-3-Master-Display.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[0]'. [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_4/project_4.srcs/constrs_1/imports/Documents/Basys-3-Master-Display.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_4/project_4.srcs/constrs_1/imports/Documents/Basys-3-Master-Display.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[1]'. [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_4/project_4.srcs/constrs_1/imports/Documents/Basys-3-Master-Display.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_4/project_4.srcs/constrs_1/imports/Documents/Basys-3-Master-Display.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[2]'. [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_4/project_4.srcs/constrs_1/imports/Documents/Basys-3-Master-Display.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_4/project_4.srcs/constrs_1/imports/Documents/Basys-3-Master-Display.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[3]'. [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_4/project_4.srcs/constrs_1/imports/Documents/Basys-3-Master-Display.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_4/project_4.srcs/constrs_1/imports/Documents/Basys-3-Master-Display.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[0]'. [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_4/project_4.srcs/constrs_1/imports/Documents/Basys-3-Master-Display.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_4/project_4.srcs/constrs_1/imports/Documents/Basys-3-Master-Display.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[1]'. [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_4/project_4.srcs/constrs_1/imports/Documents/Basys-3-Master-Display.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_4/project_4.srcs/constrs_1/imports/Documents/Basys-3-Master-Display.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[2]'. [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_4/project_4.srcs/constrs_1/imports/Documents/Basys-3-Master-Display.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_4/project_4.srcs/constrs_1/imports/Documents/Basys-3-Master-Display.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[3]'. [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_4/project_4.srcs/constrs_1/imports/Documents/Basys-3-Master-Display.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_4/project_4.srcs/constrs_1/imports/Documents/Basys-3-Master-Display.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_4/project_4.srcs/constrs_1/imports/Documents/Basys-3-Master-Display.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 12 Warnings, 12 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 645.875 ; gain = 314.109
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.664 . Memory (MB): peak = 656.059 ; gain = 10.184

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 178ea9395

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1205.984 ; gain = 549.926

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 178ea9395

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1205.984 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 178ea9395

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1205.984 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 178ea9395

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1205.984 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 178ea9395

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1205.984 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 178ea9395

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1205.984 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 178ea9395

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1205.984 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1205.984 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 178ea9395

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1205.984 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 178ea9395

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1205.984 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 178ea9395

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1205.984 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 12 Warnings, 12 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1205.984 ; gain = 560.109
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
