--                                                        ____  _____
--                            ________  _________  ____  / __ \/ ___/
--                           / ___/ _ \/ ___/ __ \/ __ \/ / / /\__ \
--                          / /  /  __/ /__/ /_/ / / / / /_/ /___/ /
--                         /_/   \___/\___/\____/_/ /_/\____//____/
-- 
-- ======================================================================
--
--   title:        IP-Core - OSIF Interconnect
--
--   project:      ReconOS
--   author:       Christoph RÃ¼thing, University of Paderborn
--   description:  The interconnect allows to implement a direct fifo
--                 connection to interface with resources implemented
--                 in hardware. It routes the request based on the
--                 implementation mode of resources to either the
--                 processor interface or the according hardware
--                 implementation.
--
-- ======================================================================

<<reconos_preproc>>

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

library reconos_v3_01_a;
use reconos_v3_01_a.reconos_defs.all;

library reconos_fifo_sync_v1_00_a;
use reconos_fifo_sync_v1_00_a.all;

library reconos_osif_interconnect_v1_00_a;
use reconos_osif_interconnect_v1_00_a.all;

entity reconos_osif_interconnect is
	--
	-- Generic definitions
	--
	--   C_NUM_HWTS - number of hardware threads
	--
	--   C_OSIF_DATA_WIDTH - width of the memif
	--
	generic (
		C_NUM_HWTS : integer := 1;

		C_OSIF_DATA_WIDTH : integer := 32
	);

	--
	-- Port defintions
	--
	--   OSIF_Hw2Ic_<<Id>>_/OSIF_Ic2Hw_<<Id>>_ - fifo signal inputs
	--
	--   OSIF_Sw2Ic_/OSIF_Ic2Sw_ - fifo signal inputs for software
	--
	--   OSIF_Res2Ic_<<Id>>_/OSIF_Ic2Res_<<Id>>_ - fifo signal inputs for resources
	--   
	--   SYS_Clk - system clock
	--   SYS_Rst - system reset
	--
	port (
		<<generate for SLOTS>>
		OSIF_Hw2Ic_<<Id>>_Data  : in  std_logic_vector(C_OSIF_DATA_WIDTH - 1 downto 0);
		OSIF_Hw2Ic_<<Id>>_Full  : out std_logic;
		OSIF_Hw2Ic_<<Id>>_WE    : in  std_logic;
		<<end generate>>

		<<generate for SLOTS>>
		OSIF_Ic2Hw_<<Id>>_Data  : out std_logic_vector(C_OSIF_DATA_WIDTH - 1 downto 0);
		OSIF_Ic2Hw_<<Id>>_Empty : out std_logic;
		OSIF_Ic2Hw_<<Id>>_RE    : in  std_logic;
		<<end generate>>

		<<generate for RESOURCES(Mode == "hw")>>
		OSIF_Res2Ic_<<Id>>_Data  : in  std_logic_vector(C_OSIF_DATA_WIDTH - 1 downto 0);
		OSIF_Res2Ic_<<Id>>_Full  : out std_logic;
		OSIF_Res2Ic_<<Id>>_WE    : in  std_logic;
		<<end generate>>

		<<generate for RESOURCES(Mode == "hw")>>
		OSIF_Ic2Res_<<Id>>_Data  : out std_logic_vector(C_OSIF_DATA_WIDTH - 1 downto 0);
		OSIF_Ic2Res_<<Id>>_Empty : out std_logic;
		OSIF_Ic2Res_<<Id>>_RE    : in  std_logic;
		<<end generate>>

		OSIF_Sw2Ic_Data     : in  std_logic_vector(C_OSIF_DATA_WIDTH - 1 downto 0);
		OSIF_Sw2Ic_Full     : out std_logic;
		OSIF_Sw2Ic_WE       : in  std_logic;

		OSIF_Ic2Sw_Data     : out std_logic_vector(C_OSIF_DATA_WIDTH - 1 downto 0);
		OSIF_Ic2Sw_Empty    : out std_logic;
		OSIF_Ic2Sw_RE       : in  std_logic;
		OSIF_Ic2Sw_Has_Data : out std_logic;

		IC_Sig : in  std_logic := '0';
		IC_Rdy : out std_logic;
		IC_Rst : in  std_logic := '0';

		SYS_Clk : in std_logic;
		SYS_Rst : in std_logic
	);
end entity reconos_osif_interconnect;


architecture imp of reconos_osif_interconnect is
	signal rst : std_logic;

	--
	-- Internal interconnect signals
	--
	--   ics<<_i>>_ - configurable interconnects
	--
	--   sw2hw<<SlotId>>_/hw<<SlotId>>2sw - interconnect between slots and software
	--   sw2hw<<ResId>>_/res<<ResId>>2sw  - interconnect between slots and software
	--
	<<generate for NUM_ICS>>
	signal ics<<_i>>_data   : std_logic_vector(C_OSIF_DATA_WIDTH - 1 downto 0);
	signal ics<<_i>>_empty  : std_logic;
	signal ics<<_i>>_re     : std_logic;
	<<end generate>>

	<<generate for SLOTS>>
	signal sw2hw<<SlotId>>_data  : std_logic_vector(C_OSIF_DATA_WIDTH - 1 downto 0);
	signal sw2hw<<SlotId>>_empty : std_logic;
	signal sw2hw<<SlotId>>_re    : std_logic;

	signal hw<<SlotId>>2sw_data  : std_logic_vector(C_OSIF_DATA_WIDTH - 1 downto 0);
	signal hw<<SlotId>>2sw_empty : std_logic;
	signal hw<<SlotId>>2sw_re    : std_logic;
	<<end generate>>

	<<generate for RESOURCES(Mode == "hw")>>
	signal sw2res<<ResId>>_data  : std_logic_vector(C_OSIF_DATA_WIDTH - 1 downto 0);
	signal sw2res<<ResId>>_empty : std_logic;
	signal sw2res<<ResId>>_re    : std_logic;

	signal res<<ResId>>2sw_data  : std_logic_vector(C_OSIF_DATA_WIDTH - 1 downto 0);
	signal res<<ResId>>2sw_empty : std_logic;
	signal res<<ResId>>2sw_re    : std_logic;
	<<end generate>>

	--
	-- Internal signals for fifos
	--
	--   fifoin_slot<<SlotId>>_ - fifo signals for slot
	--   fifoin_res<<ResId>>_   - fifo signals for resource
	--   fifoin_sw_             - fifo signals for software
	--
	<<generate for SLOTS>>
	signal fifoin_slot<<SlotId>>_data  : std_logic_vector(C_OSIF_DATA_WIDTH - 1 downto 0);
	signal fifoin_slot<<SlotId>>_empty : std_logic;
	signal fifoin_slot<<SlotId>>_re    : std_logic;
	<<end generate>>

	<<generate for RESOURCES(Mode == "hw")>>
	signal fifoin_res<<ResId>>_data  : std_logic_vector(C_OSIF_DATA_WIDTH - 1 downto 0);
	signal fifoin_res<<ResId>>_empty : std_logic;
	signal fifoin_res<<ResId>>_re    : std_logic;
	<<end generate>>

	signal fifoin_sw_data  : std_logic_vector(C_OSIF_DATA_WIDTH - 1 downto 0);
	signal fifoin_sw_empty : std_logic;
	signal fifoin_sw_re    : std_logic;

	--
	-- Internal signal to add registers for multiplexed outputs
	--
	--   ic2hw_  - fifo signals for slots
	--   ic2res_ - fifo signals for resources
	--   ic2sw_  - fifo signals for software
	--
	<<generate for SLOTS>>
	signal ic2hw_<<SlotId>>_data    : std_logic_vector(C_OSIF_DATA_WIDTH - 1 downto 0);
	signal ic2hw_<<SlotId>>_empty   : std_logic;
	signal ic2hw_<<SlotId>>_empty_n : std_logic;
	signal ic2hw_<<SlotId>>_re      : std_logic;
	signal ic2hw_<<SlotId>>_re_n    : std_logic;
	<<end generate>>

	<<generate for RESOURCES(Mode == "hw")>>
	signal ic2res_<<ResId>>_data    : std_logic_vector(C_OSIF_DATA_WIDTH - 1 downto 0);
	signal ic2res_<<ResId>>_empty   : std_logic;
	signal ic2res_<<ResId>>_empty_n : std_logic;
	signal ic2res_<<ResId>>_re      : std_logic;
	signal ic2res_<<ResId>>_re_n    : std_logic;
	<<end generate>>

	signal ic2sw_data    : std_logic_vector(C_OSIF_DATA_WIDTH - 1 downto 0);
	signal ic2sw_empty   : std_logic;
	signal ic2sw_empty_n : std_logic;
	signal ic2sw_re      : std_logic;
	signal ic2sw_re_n    : std_logic;

	--
	-- Internal signals to add blocking and waiting components.
	--   hw2ic_/ic2hw   - fifo signals for slots
	--   res2ic_/ic2res - fifo signals for resources
	--   sw2ic_/ic2sw   - fifo signals for software
	--
	<<generate for SLOTS>>
	signal bb_hw2ic_<<SlotId>>_data  : std_logic_vector(C_OSIF_DATA_WIDTH - 1 downto 0);
	signal bb_hw2ic_<<SlotId>>_full  : std_logic;
	signal bb_hw2ic_<<SlotId>>_we    : std_logic;
	<<end generate>>

	<<generate for SLOTS>>
	signal bb_ic2hw_<<SlotId>>_data  : std_logic_vector(C_OSIF_DATA_WIDTH - 1 downto 0);
	signal bb_ic2hw_<<SlotId>>_empty : std_logic;
	signal bb_ic2hw_<<SlotId>>_re    : std_logic;
	<<end generate>>

	<<generate for RESOURCES(Mode == "hw")>>
	signal bb_res2ic_<<ResId>>_data  : std_logic_vector(C_OSIF_DATA_WIDTH - 1 downto 0);
	signal bb_res2ic_<<ResId>>_full  : std_logic;
	signal bb_res2ic_<<ResId>>_we    : std_logic;
	<<end generate>>

	<<generate for RESOURCES(Mode == "hw")>>
	signal bb_ic2res_<<ResId>>_data  : std_logic_vector(C_OSIF_DATA_WIDTH - 1 downto 0);
	signal bb_ic2res_<<ResId>>_empty : std_logic;
	signal bb_ic2res_<<ResId>>_re    : std_logic;
	<<end generate>>

	signal bb_sw2ic_data     : std_logic_vector(C_OSIF_DATA_WIDTH - 1 downto 0);
	signal bb_sw2ic_full     : std_logic;
	signal bb_sw2ic_we       : std_logic;

	signal bb_ic2sw_data     : std_logic_vector(C_OSIF_DATA_WIDTH - 1 downto 0);
	signal bb_ic2sw_empty    : std_logic;
	signal bb_ic2sw_re       : std_logic;
	signal bb_ic2sw_has_data : std_logic;

	--
	-- Internal signals for controling blocking and waiting components
	--
	<<generate for SLOTS>>
	signal bb_slot<<SlotId>>_blocking_sig : std_logic;
	signal bb_slot<<SlotId>>_blocking_rdy : std_logic;
	signal bb_slot<<SlotId>>_waiting_rdy  : std_logic;
	<<end generate>>

	<<generate for RESOURCES(Mode == "hw")>>
	signal bb_res<<ResId>>_blocking_sig : std_logic;
	signal bb_res<<ResId>>_blocking_rdy : std_logic;
	signal bb_res<<ResId>>_waiting_rdy  : std_logic;
	<<end generate>>

	signal bb_sw_blocking_sig : std_logic;
	signal bb_sw_blocking_rdy : std_logic;
	signal bb_sw_waiting_rdy  : std_logic;
begin

	rst <= SYS_Rst or IC_Rst;

	-- == Added registers for output signals ==============================

	<<generate for SLOTS>>
	ic2hw_<<SlotId>>_empty_n <= not ic2hw_<<SlotId>>_empty;
	ic2hw_<<SlotId>>_re      <= not ic2hw_<<SlotId>>_re_n;
	fifoout_slot<<SlotId>> : entity reconos_fifo_sync_v1_00_a.reconos_fifo_sync
		generic map (
			C_FIFO_DATA_WIDTH => C_OSIF_DATA_WIDTH,
			C_FIFO_ADDR_WIDTH => 1
		)
		port map (
			FIFO_S_Data  => bb_ic2hw_<<SlotId>>_data,
			FIFO_S_Empty => bb_ic2hw_<<SlotId>>_empty,
			FIFO_S_RE    => bb_ic2hw_<<SlotId>>_re,

			FIFO_M_Data => ic2hw_<<SlotId>>_data,
			FIFO_M_Full => ic2hw_<<SlotId>>_re_n,
			FIFO_M_WE   => ic2hw_<<SlotId>>_empty_n,

			FIFO_Clk => SYS_Clk,
			FIFO_Rst => rst
		);
	<<end generate>>

	<<generate for RESOURCES(Mode == "hw")>>
	ic2res_<<ResId>>_empty_n <= not ic2res_<<ResId>>_empty;
	ic2res_<<ResId>>_re      <= not ic2res_<<ResId>>_re_n;
	fifoout_res<<ResId>> : entity reconos_fifo_sync_v1_00_a.reconos_fifo_sync
		generic map (
			C_FIFO_DATA_WIDTH => C_OSIF_DATA_WIDTH,
			C_FIFO_ADDR_WIDTH => 1
		)
		port map (
			FIFO_S_Data  => bb_ic2res_<<ResId>>_data,
			FIFO_S_Empty => bb_ic2res_<<ResId>>_empty,
			FIFO_S_RE    => bb_ic2res_<<ResId>>_re,

			FIFO_M_Data => ic2res_<<ResId>>_data,
			FIFO_M_Full => ic2res_<<ResId>>_re_n,
			FIFO_M_WE   => ic2res_<<ResId>>_empty_n,

			FIFO_Clk => SYS_Clk,
			FIFO_Rst => rst
		);
	<<end generate>>

	ic2sw_empty_n <= not ic2sw_empty;
	ic2sw_re      <= not ic2sw_re_n;
	fifoout_sw : entity reconos_fifo_sync_v1_00_a.reconos_fifo_sync
		generic map (
			C_FIFO_DATA_WIDTH => C_OSIF_DATA_WIDTH,
			C_FIFO_ADDR_WIDTH => 1
		)
		port map (
			FIFO_S_Data     => bb_ic2sw_data,
			FIFO_S_Empty    => bb_ic2sw_empty,
			FIFO_S_RE       => bb_ic2sw_re,

			FIFO_M_Data => ic2sw_data,
			FIFO_M_Full => ic2sw_re_n,
			FIFO_M_WE   => ic2sw_empty_n,

			FIFO_Clk      => SYS_Clk,
			FIFO_Rst      => rst,
			FIFO_Has_Data => bb_ic2sw_has_data
		);


	-- == Fifo instantiation ==============================================

	<<generate for SLOTS>>
	fifoin_slot<<SlotId>> : entity reconos_fifo_sync_v1_00_a.reconos_fifo_sync
		generic map (
			C_FIFO_DATA_WIDTH => C_OSIF_DATA_WIDTH,
			C_FIFO_ADDR_WIDTH => C_OSIF_ADDR_WIDTH
		)
		port map (
			FIFO_S_Data  => fifoin_slot<<SlotId>>_data,
			FIFO_S_Empty => fifoin_slot<<SlotId>>_empty,
			FIFO_S_RE    => fifoin_slot<<SlotId>>_re,

			FIFO_M_Data => bb_hw2ic_<<SlotId>>_data,
			FIFO_M_Full => bb_hw2ic_<<SlotId>>_full,
			FIFO_M_WE   => bb_hw2ic_<<SlotId>>_we,

			FIFO_Clk => SYS_Clk,
			FIFO_Rst => rst
		);
	<<end generate>>

	<<generate for RESOURCES(Mode == "hw")>>
	fifoin_res<<ResId>> : entity reconos_fifo_sync_v1_00_a.reconos_fifo_sync
		generic map (
			C_FIFO_DATA_WIDTH => C_OSIF_DATA_WIDTH,
			C_FIFO_ADDR_WIDTH => C_OSIF_ADDR_WIDTH
		)
		port map (
			FIFO_S_Data  => fifoin_res<<ResId>>_data,
			FIFO_S_Empty => fifoin_res<<ResId>>_empty,
			FIFO_S_RE    => fifoin_res<<ResId>>_re,

			FIFO_M_Data => bb_res2ic_<<ResId>>_data,
			FIFO_M_Full => bb_res2ic_<<ResId>>_full,
			FIFO_M_WE   => bb_res2ic_<<ResId>>_we,

			FIFO_Clk => SYS_Clk,
			FIFO_Rst => rst
		);
	<<end generate>>

	fifoin_sw : entity reconos_fifo_sync_v1_00_a.reconos_fifo_sync
		generic map (
			C_FIFO_DATA_WIDTH => C_OSIF_DATA_WIDTH,
			C_FIFO_ADDR_WIDTH => C_OSIF_ADDR_WIDTH
		)
		port map (
			FIFO_S_Data  => fifoin_sw_data,
			FIFO_S_Empty => fifoin_sw_empty,
			FIFO_S_RE    => fifoin_sw_re,

			FIFO_M_Data => bb_sw2ic_data,
			FIFO_M_Full => bb_sw2ic_full,
			FIFO_M_WE   => bb_sw2ic_we,

			FIFO_Clk => SYS_Clk,
			FIFO_Rst => rst
		);


	-- == Interconnect instantiation ======================================

	icin_sw : entity reconos_osif_interconnect_v1_00_a.router_icin_sw
		generic map (
			C_OSIF_DATA_WIDTH => C_OSIF_DATA_WIDTH
		)
		port map (
			FIFO_In_Data  => fifoin_sw_data,
			FIFO_In_Empty => fifoin_sw_empty,
			FIFO_In_RE    => fifoin_sw_re,

			<<generate for RESOURCES(Mode == "hw")>>
			FIFO_Res<<ResId>>_Data  => sw2res<<ResId>>_data,
			FIFO_Res<<ResId>>_Empty => sw2res<<ResId>>_empty,
			FIFO_Res<<ResId>>_RE    => sw2res<<ResId>>_re,
			<<end generate>>
			<<generate for SLOTS>>
			FIFO_Hw<<SlotId>>_Data  => sw2hw<<SlotId>>_data,
			FIFO_Hw<<SlotId>>_Empty => sw2hw<<SlotId>>_empty,
			FIFO_Hw<<SlotId>>_RE    => sw2hw<<SlotId>>_re,
			<<end generate>>

			SYS_Clk => SYS_Clk,
			SYS_Rst => rst
		);

	icout_sw : entity reconos_osif_interconnect_v1_00_a.arbiter_icout_sw
		generic map (
			C_OSIF_DATA_WIDTH => C_OSIF_DATA_WIDTH
		)
		port map (
			FIFO_Out_Data     => ic2sw_data,
			FIFO_Out_Empty    => ic2sw_empty,
			FIFO_Out_RE       => ic2sw_re,

			<<generate for RESOURCES(Mode == "hw")>>
			FIFO_Res<<ResId>>_Data  => res<<ResId>>2sw_data,
			FIFO_Res<<ResId>>_Empty => res<<ResId>>2sw_empty,
			FIFO_Res<<ResId>>_RE    => res<<ResId>>2sw_re,
			<<end generate>>
			<<generate for SLOTS>>
			FIFO_Hw<<SlotId>>_Data  => hw<<SlotId>>2sw_data,
			FIFO_Hw<<SlotId>>_Empty => hw<<SlotId>>2sw_empty,
			FIFO_Hw<<SlotId>>_RE    => hw<<SlotId>>2sw_re,
			<<end generate>>

			SYS_Clk => SYS_Clk,
			SYS_Rst => rst
		);

	<<generate for SLOTS>>
	icin_slot<<Id>> : entity reconos_osif_interconnect_v1_00_a.router_icin_slot<<Id>>
		generic map (
			C_OSIF_DATA_WIDTH => C_OSIF_DATA_WIDTH
		)
		port map (
			FIFO_In_Data  => fifoin_slot<<SlotId>>_data,
			FIFO_In_Empty => fifoin_slot<<SlotId>>_empty,
			FIFO_In_RE    => fifoin_slot<<SlotId>>_re,

			<<=generate for Ics(Type == "router")=>>
			FIFO_Ics<<Id>>_Data  => ics<<Id>>_data,
			FIFO_Ics<<Id>>_Empty => ics<<Id>>_empty,
			FIFO_Ics<<Id>>_RE    => ics<<Id>>_re,
			<<=end generate=>>
			FIFO_Sw_Data            => hw<<SlotId>>2sw_data,
			FIFO_Sw_Empty           => hw<<SlotId>>2sw_empty,
			FIFO_Sw_RE              => hw<<SlotId>>2sw_re,

			SYS_Clk => SYS_Clk,
			SYS_Rst => rst
		);

	icout_slot<<Id>> : entity reconos_osif_interconnect_v1_00_a.arbiter_icout_slot<<Id>>
		generic map (
			C_OSIF_DATA_WIDTH => C_OSIF_DATA_WIDTH
		)
		port map (
			FIFO_Out_Data  => ic2hw_<<SlotId>>_data,
			FIFO_Out_Empty => ic2hw_<<SlotId>>_empty,
			FIFO_Out_RE    => ic2hw_<<SlotId>>_re,

			<<=generate for Ics(Type == "arbiter")=>>
			FIFO_Ics<<Id>>_Data  => ics<<Id>>_data,
			FIFO_Ics<<Id>>_Empty => ics<<Id>>_empty,
			FIFO_Ics<<Id>>_RE    => ics<<Id>>_re,
			<<=end generate=>>
			FIFO_Sw_Data            => sw2hw<<SlotId>>_data,
			FIFO_Sw_Empty           => sw2hw<<SlotId>>_empty,
			FIFO_Sw_RE              => sw2hw<<SlotId>>_re,

			SYS_Clk => SYS_Clk,
			SYS_Rst => rst
		);
	<<end generate>>

	<<generate for RESOURCES(Mode == "hw")>>
	icin_res<<Id>> : entity reconos_osif_interconnect_v1_00_a.router_icin_res<<Id>>
		generic map (
			C_OSIF_DATA_WIDTH => C_OSIF_DATA_WIDTH
		)
		port map (
			FIFO_In_Data  => fifoin_res<<ResId>>_data,
			FIFO_In_Empty => fifoin_res<<ResId>>_empty,
			FIFO_In_RE    => fifoin_res<<ResId>>_re,

			<<=generate for Ics(Type == "router")=>>
			FIFO_Ics<<Id>>_Data  => ics<<Id>>_data,
			FIFO_Ics<<Id>>_Empty => ics<<Id>>_empty,
			FIFO_Ics<<Id>>_RE    => ics<<Id>>_re,
			<<=end generate=>>
			FIFO_Sw_Data            => res<<ResId>>2sw_data,
			FIFO_Sw_Empty           => res<<ResId>>2sw_empty,
			FIFO_Sw_RE              => res<<ResId>>2sw_re,

			SYS_Clk => SYS_Clk,
			SYS_Rst => rst
		);

	icout_res<<Id>> : entity reconos_osif_interconnect_v1_00_a.arbiter_icout_res<<Id>>
		generic map (
			C_OSIF_DATA_WIDTH => C_OSIF_DATA_WIDTH
		)
		port map (
			FIFO_Out_Data  => ic2res_<<ResId>>_data,
			FIFO_Out_Empty => ic2res_<<ResId>>_empty,
			FIFO_Out_RE    => ic2res_<<ResId>>_re,

			<<=generate for Ics(Type == "arbiter")=>>
			FIFO_Ics<<Id>>_Data  => ics<<Id>>_data,
			FIFO_Ics<<Id>>_Empty => ics<<Id>>_empty,
			FIFO_Ics<<Id>>_RE    => ics<<Id>>_re,
			<<=end generate=>>
			FIFO_Sw_Data            => sw2res<<ResId>>_data,
			FIFO_Sw_Empty           => sw2res<<ResId>>_empty,
			FIFO_Sw_RE              => sw2res<<ResId>>_re,

			SYS_Clk => SYS_Clk,
			SYS_Rst => rst
		);
	<<end generate>>

	<<generate for SLOTS>>
	blocking_slot<<Id>> : entity reconos_osif_interconnect_v1_00_a.blocking
		generic map (
			C_OSIF_DATA_WIDTH => C_OSIF_DATA_WIDTH
		)
		port map (
			FIFO_In_Data => OSIF_Hw2Ic_<<Id>>_Data,
			FIFO_In_Full => OSIF_Hw2Ic_<<Id>>_Full,
			FIFO_In_WE   => OSIF_Hw2Ic_<<Id>>_WE,

			FIFO_Out_Data => bb_hw2ic_<<SlotId>>_data,
			FIFO_Out_Full => bb_hw2ic_<<SlotId>>_full,
			FIFO_Out_WE   => bb_hw2ic_<<SlotId>>_we,

			BL_Sig => bb_slot<<SlotId>>_blocking_sig,
			BL_Rdy => bb_slot<<SlotId>>_blocking_rdy,

			SYS_Clk => SYS_Clk,
			SYS_Rst => rst
		);

	waiting_slot<<Id>> : entity reconos_osif_interconnect_v1_00_a.waiting
		generic map (
			C_OSIF_DATA_WIDTH => C_OSIF_DATA_WIDTH
		)
		port map (
			FIFO_In_Data  => bb_ic2hw_<<SlotId>>_data,
			FIFO_In_Empty => bb_ic2hw_<<SlotId>>_empty,
			FIFO_In_RE    => bb_ic2hw_<<SlotId>>_re,

			FIFO_Out_Data  => OSIF_Ic2Hw_<<Id>>_Data,
			FIFO_Out_Empty => OSIF_Ic2Hw_<<Id>>_Empty,
			FIFO_Out_RE    => OSIF_Ic2Hw_<<Id>>_RE,

			WA_Rdy => bb_slot<<SlotId>>_waiting_rdy,

			SYS_Clk => SYS_Clk,
			SYS_Rst => rst
		);
	<<end generate>>

	<<generate for RESOURCES(Mode == "hw")>>
	blocking_res<<Id>> : entity reconos_osif_interconnect_v1_00_a.blocking
		generic map (
			C_OSIF_DATA_WIDTH => C_OSIF_DATA_WIDTH
		)
		port map (
			FIFO_In_Data => OSIF_Res2Ic_<<Id>>_Data,
			FIFO_In_Full => OSIF_Res2Ic_<<Id>>_Full,
			FIFO_In_WE   => OSIF_Res2Ic_<<Id>>_WE,

			FIFO_Out_Data => bb_res2ic_<<ResId>>_data,
			FIFO_Out_Full => bb_res2ic_<<ResId>>_full,
			FIFO_Out_WE   => bb_res2ic_<<ResId>>_we,

			BL_Sig => bb_res<<ResId>>_blocking_sig,
			BL_Rdy => bb_res<<ResId>>_blocking_rdy,

			SYS_Clk => SYS_Clk,
			SYS_Rst => rst
		);

	waiting_res<<Id>> : entity reconos_osif_interconnect_v1_00_a.waiting
		generic map (
			C_OSIF_DATA_WIDTH => C_OSIF_DATA_WIDTH
		)
		port map (
			FIFO_In_Data  => bb_ic2res_<<ResId>>_data,
			FIFO_In_Empty => bb_ic2res_<<ResId>>_empty,
			FIFO_In_RE    => bb_ic2res_<<ResId>>_re,

			FIFO_Out_Data  => OSIF_Ic2Res_<<Id>>_Data,
			FIFO_Out_Empty => OSIF_Ic2Res_<<Id>>_Empty,
			FIFO_Out_RE    => OSIF_Ic2Res_<<Id>>_RE,

			WA_Rdy => bb_res<<ResId>>_waiting_rdy,

			SYS_Clk => SYS_Clk,
			SYS_Rst => rst
		);
	<<end generate>>

	blocking_sw : entity reconos_osif_interconnect_v1_00_a.blocking
		generic map (
			C_OSIF_DATA_WIDTH => C_OSIF_DATA_WIDTH
		)
		port map (
			FIFO_In_Data => OSIF_Sw2Ic_Data,
			FIFO_In_Full => OSIF_Sw2Ic_Full,
			FIFO_In_WE   => OSIF_Sw2Ic_WE,

			FIFO_Out_Data => bb_sw2ic_data,
			FIFO_Out_Full => bb_sw2ic_full,
			FIFO_Out_WE   => bb_sw2ic_we,

			BL_Sig => bb_sw_blocking_sig,
			BL_Rdy => bb_sw_blocking_rdy,

			SYS_Clk => SYS_Clk,
			SYS_Rst => rst
		);

	waiting_sw : entity reconos_osif_interconnect_v1_00_a.waiting
		generic map (
			C_OSIF_DATA_WIDTH => C_OSIF_DATA_WIDTH
		)
		port map (
			FIFO_In_Data  => bb_ic2sw_data,
			FIFO_In_Empty => bb_ic2sw_empty,
			FIFO_In_RE    => bb_ic2sw_re,

			FIFO_Out_Data  => OSIF_Ic2Sw_Data,
			FIFO_Out_Empty => OSIF_Ic2Sw_Empty,
			FIFO_Out_RE    => OSIF_Ic2Sw_RE,

			WA_Rdy => bb_sw_waiting_rdy,

			SYS_Clk => SYS_Clk,
			SYS_Rst => rst
		);

	OSIF_Ic2Sw_Has_Data <= bb_ic2sw_has_data;

	<<generate for SLOTS>>
	bb_slot<<SlotId>>_blocking_sig <= IC_Sig;
	<<end generate>>

	<<generate for RESOURCES(Mode == "hw")>>
	bb_res<<ResId>>_blocking_sig <= IC_Sig;
	<<end generate>>

	bb_sw_blocking_sig <= IC_Sig;

	IC_Rdy <=
		<<generate for SLOTS>>
		bb_slot<<SlotId>>_blocking_rdy and
		bb_slot<<SlotId>>_waiting_rdy and
		<<end generate>>
		<<generate for RESOURCES(Mode == "hw")>>
		bb_res<<ResId>>_blocking_rdy and
		bb_res<<ResId>>_waiting_rdy and
		<<end generate>>
		bb_sw_blocking_rdy and
		bb_sw_waiting_rdy;

end architecture imp;
