<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml IBS300Top.twx IBS300Top.ncd -o IBS300Top.twr IBS300Top.pcf
-ucf IBS300_Constraints.ucf

</twCmdLine><twDesign>IBS300Top.ncd</twDesign><twDesignPath>IBS300Top.ncd</twDesignPath><twPCF>IBS300Top.pcf</twPCF><twPcfPath>IBS300Top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx25</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_FPGA2_SPI_CLK = PERIOD &quot;FPGA2_SPI_CLK&quot; 2.5 us HIGH 50% INPUT_JITTER 30 ns;" ScopeName="">TS_FPGA2_SPI_CLK = PERIOD TIMEGRP &quot;FPGA2_SPI_CLK&quot; 2500 ns HIGH 50%         INPUT_JITTER 30 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.470</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_FPGA2_SPI_CLK = PERIOD TIMEGRP &quot;FPGA2_SPI_CLK&quot; 2500 ns HIGH 50%
        INPUT_JITTER 30 ns;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tcp" slack="2499.530" period="2500.000" constraintValue="2500.000" deviceLimit="0.470" freqLimit="2127.660" physResource="Communication_inst/ARM_SPI_Inst/iSpiClk/CLK" logResource="Communication_inst/ARM_SPI_Inst/FDCE_SPICLK_SYNC/CK" locationPin="SLICE_X27Y54.CLK" clockNet="iGSysMclk"/></twPinLimitRpt></twConst><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_CLK24576M = PERIOD &quot;CLK24576M&quot; 40 ns HIGH 50%;" ScopeName="">TS_CLK24576M = PERIOD TIMEGRP &quot;CLK24576M&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>474</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>67</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.000</twMinPer></twConstHead><twPathRptBanner iPaths="31" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CLKGEN/dcmrst_C (SLICE_X4Y42.DX), 31 paths
</twPathRptBanner><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.623</twSlack><twSrc BELType="FF">Inst_CLKGEN/dcmrstshiftreg_14</twSrc><twDest BELType="FF">Inst_CLKGEN/dcmrst_C</twDest><twTotPathDel>4.148</twTotPathDel><twClkSkew dest = "0.119" src = "0.313">0.194</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_CLKGEN/dcmrstshiftreg_14</twSrc><twDest BELType='FF'>Inst_CLKGEN/dcmrst_C</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CLKGEN/iExtMclk</twSrcClk><twPathDel><twSite>SLICE_X4Y43.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg&lt;11&gt;</twComp><twBEL>Inst_CLKGEN/dcmrstshiftreg_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.348</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg&lt;3&gt;</twComp><twBEL>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y42.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>Inst_CLKGEN/dcmrst_C</twComp><twBEL>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o7_F</twBEL><twBEL>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y42.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>Inst_CLKGEN/dcmrst_C</twComp><twBEL>Inst_CLKGEN/dcmrst_C</twBEL></twPathDel><twLogDel>1.310</twLogDel><twRouteDel>2.838</twRouteDel><twTotDel>4.148</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Inst_CLKGEN/iExtMclk</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.892</twSlack><twSrc BELType="FF">Inst_CLKGEN/dcmrstshiftreg_14</twSrc><twDest BELType="FF">Inst_CLKGEN/dcmrst_C</twDest><twTotPathDel>3.879</twTotPathDel><twClkSkew dest = "0.119" src = "0.313">0.194</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_CLKGEN/dcmrstshiftreg_14</twSrc><twDest BELType='FF'>Inst_CLKGEN/dcmrst_C</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CLKGEN/iExtMclk</twSrcClk><twPathDel><twSite>SLICE_X4Y43.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg&lt;11&gt;</twComp><twBEL>Inst_CLKGEN/dcmrstshiftreg_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.316</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>Inst_CLKGEN/dcmrst_C</twComp><twBEL>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y42.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>Inst_CLKGEN/dcmrst_C</twComp><twBEL>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o7_G</twBEL><twBEL>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y42.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>Inst_CLKGEN/dcmrst_C</twComp><twBEL>Inst_CLKGEN/dcmrst_C</twBEL></twPathDel><twLogDel>1.287</twLogDel><twRouteDel>2.592</twRouteDel><twTotDel>3.879</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Inst_CLKGEN/iExtMclk</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.048</twSlack><twSrc BELType="FF">Inst_CLKGEN/dcmrstshiftreg_1</twSrc><twDest BELType="FF">Inst_CLKGEN/dcmrst_C</twDest><twTotPathDel>3.910</twTotPathDel><twClkSkew dest = "0.119" src = "0.126">0.007</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_CLKGEN/dcmrstshiftreg_1</twSrc><twDest BELType='FF'>Inst_CLKGEN/dcmrst_C</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X5Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CLKGEN/iExtMclk</twSrcClk><twPathDel><twSite>SLICE_X5Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg&lt;3&gt;</twComp><twBEL>Inst_CLKGEN/dcmrstshiftreg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y42.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.215</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg&lt;3&gt;</twComp><twBEL>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y42.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>Inst_CLKGEN/dcmrst_C</twComp><twBEL>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o7_F</twBEL><twBEL>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y42.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>Inst_CLKGEN/dcmrst_C</twComp><twBEL>Inst_CLKGEN/dcmrst_C</twBEL></twPathDel><twLogDel>1.205</twLogDel><twRouteDel>2.705</twRouteDel><twTotDel>3.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Inst_CLKGEN/iExtMclk</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="31" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CLKGEN/dcmrst_P (SLICE_X8Y41.BX), 31 paths
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.833</twSlack><twSrc BELType="FF">Inst_CLKGEN/dcmrstshiftreg_14</twSrc><twDest BELType="FF">Inst_CLKGEN/dcmrst_P</twDest><twTotPathDel>4.435</twTotPathDel><twClkSkew dest = "0.820" src = "0.517">-0.303</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_CLKGEN/dcmrstshiftreg_14</twSrc><twDest BELType='FF'>Inst_CLKGEN/dcmrst_P</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CLKGEN/iExtMclk</twSrcClk><twPathDel><twSite>SLICE_X4Y43.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg&lt;11&gt;</twComp><twBEL>Inst_CLKGEN/dcmrstshiftreg_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.348</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg&lt;3&gt;</twComp><twBEL>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y42.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>Inst_CLKGEN/dcmrst_C</twComp><twBEL>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o7_F</twBEL><twBEL>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y41.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>Inst_CLKGEN/dcmrst_P</twComp><twBEL>Inst_CLKGEN/dcmrst_P</twBEL></twPathDel><twLogDel>1.310</twLogDel><twRouteDel>3.125</twRouteDel><twTotDel>4.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Inst_CLKGEN/iExtMclk</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.102</twSlack><twSrc BELType="FF">Inst_CLKGEN/dcmrstshiftreg_14</twSrc><twDest BELType="FF">Inst_CLKGEN/dcmrst_P</twDest><twTotPathDel>4.166</twTotPathDel><twClkSkew dest = "0.820" src = "0.517">-0.303</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_CLKGEN/dcmrstshiftreg_14</twSrc><twDest BELType='FF'>Inst_CLKGEN/dcmrst_P</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CLKGEN/iExtMclk</twSrcClk><twPathDel><twSite>SLICE_X4Y43.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg&lt;11&gt;</twComp><twBEL>Inst_CLKGEN/dcmrstshiftreg_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.316</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>Inst_CLKGEN/dcmrst_C</twComp><twBEL>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y42.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>Inst_CLKGEN/dcmrst_C</twComp><twBEL>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o7_G</twBEL><twBEL>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y41.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>Inst_CLKGEN/dcmrst_P</twComp><twBEL>Inst_CLKGEN/dcmrst_P</twBEL></twPathDel><twLogDel>1.287</twLogDel><twRouteDel>2.879</twRouteDel><twTotDel>4.166</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Inst_CLKGEN/iExtMclk</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.258</twSlack><twSrc BELType="FF">Inst_CLKGEN/dcmrstshiftreg_1</twSrc><twDest BELType="FF">Inst_CLKGEN/dcmrst_P</twDest><twTotPathDel>4.197</twTotPathDel><twClkSkew dest = "0.820" src = "0.330">-0.490</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_CLKGEN/dcmrstshiftreg_1</twSrc><twDest BELType='FF'>Inst_CLKGEN/dcmrst_P</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X5Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CLKGEN/iExtMclk</twSrcClk><twPathDel><twSite>SLICE_X5Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg&lt;3&gt;</twComp><twBEL>Inst_CLKGEN/dcmrstshiftreg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y42.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.215</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg&lt;3&gt;</twComp><twBEL>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y42.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>Inst_CLKGEN/dcmrst_C</twComp><twBEL>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o7_F</twBEL><twBEL>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y41.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg[15]_INV_8_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>Inst_CLKGEN/dcmrst_P</twComp><twBEL>Inst_CLKGEN/dcmrst_P</twBEL></twPathDel><twLogDel>1.205</twLogDel><twRouteDel>2.992</twRouteDel><twTotDel>4.197</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Inst_CLKGEN/iExtMclk</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CLKGEN/counter_3 (SLICE_X10Y44.A5), 8 paths
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.556</twSlack><twSrc BELType="FF">Inst_CLKGEN/counter_1</twSrc><twDest BELType="FF">Inst_CLKGEN/counter_3</twDest><twTotPathDel>3.409</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_CLKGEN/counter_1</twSrc><twDest BELType='FF'>Inst_CLKGEN/counter_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CLKGEN/iExtMclk</twSrcClk><twPathDel><twSite>SLICE_X10Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Inst_CLKGEN/counter&lt;3&gt;</twComp><twBEL>Inst_CLKGEN/counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y44.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>Inst_CLKGEN/counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_CLKGEN/PWR_13_o_counter[7]_equal_9_o_inv</twComp><twBEL>Inst_CLKGEN/PWR_13_o_counter[7]_equal_9_o&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>Inst_CLKGEN/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_CLKGEN/PWR_13_o_counter[7]_equal_9_o_inv</twComp><twBEL>Inst_CLKGEN/PWR_13_o_counter[7]_equal_9_o&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>Inst_CLKGEN/PWR_13_o_counter[7]_equal_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>Inst_CLKGEN/counter&lt;3&gt;</twComp><twBEL>Inst_CLKGEN/Mcount_counter_lut&lt;0&gt;</twBEL><twBEL>Inst_CLKGEN/Mcount_counter_cy&lt;3&gt;</twBEL><twBEL>Inst_CLKGEN/counter_3</twBEL></twPathDel><twLogDel>1.703</twLogDel><twRouteDel>1.706</twRouteDel><twTotDel>3.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Inst_CLKGEN/iExtMclk</twDestClk><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.676</twSlack><twSrc BELType="FF">Inst_CLKGEN/counter_4</twSrc><twDest BELType="FF">Inst_CLKGEN/counter_3</twDest><twTotPathDel>3.089</twTotPathDel><twClkSkew dest = "0.119" src = "0.319">0.200</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_CLKGEN/counter_4</twSrc><twDest BELType='FF'>Inst_CLKGEN/counter_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CLKGEN/iExtMclk</twSrcClk><twPathDel><twSite>SLICE_X10Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Inst_CLKGEN/counter&lt;7&gt;</twComp><twBEL>Inst_CLKGEN/counter_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>Inst_CLKGEN/counter&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_CLKGEN/PWR_13_o_counter[7]_equal_9_o_inv</twComp><twBEL>Inst_CLKGEN/PWR_13_o_counter[7]_equal_9_o&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>Inst_CLKGEN/PWR_13_o_counter[7]_equal_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>Inst_CLKGEN/counter&lt;3&gt;</twComp><twBEL>Inst_CLKGEN/Mcount_counter_lut&lt;0&gt;</twBEL><twBEL>Inst_CLKGEN/Mcount_counter_cy&lt;3&gt;</twBEL><twBEL>Inst_CLKGEN/counter_3</twBEL></twPathDel><twLogDel>1.444</twLogDel><twRouteDel>1.645</twRouteDel><twTotDel>3.089</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Inst_CLKGEN/iExtMclk</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.680</twSlack><twSrc BELType="FF">Inst_CLKGEN/counter_6</twSrc><twDest BELType="FF">Inst_CLKGEN/counter_3</twDest><twTotPathDel>3.085</twTotPathDel><twClkSkew dest = "0.119" src = "0.319">0.200</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_CLKGEN/counter_6</twSrc><twDest BELType='FF'>Inst_CLKGEN/counter_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CLKGEN/iExtMclk</twSrcClk><twPathDel><twSite>SLICE_X10Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Inst_CLKGEN/counter&lt;7&gt;</twComp><twBEL>Inst_CLKGEN/counter_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>Inst_CLKGEN/counter&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_CLKGEN/PWR_13_o_counter[7]_equal_9_o_inv</twComp><twBEL>Inst_CLKGEN/PWR_13_o_counter[7]_equal_9_o&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>Inst_CLKGEN/PWR_13_o_counter[7]_equal_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>Inst_CLKGEN/counter&lt;3&gt;</twComp><twBEL>Inst_CLKGEN/Mcount_counter_lut&lt;0&gt;</twBEL><twBEL>Inst_CLKGEN/Mcount_counter_cy&lt;3&gt;</twBEL><twBEL>Inst_CLKGEN/counter_3</twBEL></twPathDel><twLogDel>1.444</twLogDel><twRouteDel>1.641</twRouteDel><twTotDel>3.085</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Inst_CLKGEN/iExtMclk</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK24576M = PERIOD TIMEGRP &quot;CLK24576M&quot; 40 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CLKGEN/dcmrstshiftreg_4 (SLICE_X6Y42.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.226</twSlack><twSrc BELType="FF">Inst_CLKGEN/dcmrstshiftreg_3</twSrc><twDest BELType="FF">Inst_CLKGEN/dcmrstshiftreg_4</twDest><twTotPathDel>0.481</twTotPathDel><twClkSkew dest = "0.373" src = "0.118">-0.255</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_CLKGEN/dcmrstshiftreg_3</twSrc><twDest BELType='FF'>Inst_CLKGEN/dcmrstshiftreg_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">Inst_CLKGEN/iExtMclk</twSrcClk><twPathDel><twSite>SLICE_X5Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg&lt;3&gt;</twComp><twBEL>Inst_CLKGEN/dcmrstshiftreg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y42.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.242</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y42.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg&lt;7&gt;</twComp><twBEL>Inst_CLKGEN/dcmrstshiftreg_4</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.242</twRouteDel><twTotDel>0.481</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Inst_CLKGEN/iExtMclk</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CLKGEN/dcmrstshiftreg_3 (SLICE_X5Y42.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.406</twSlack><twSrc BELType="FF">Inst_CLKGEN/dcmrstshiftreg_2</twSrc><twDest BELType="FF">Inst_CLKGEN/dcmrstshiftreg_3</twDest><twTotPathDel>0.406</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_CLKGEN/dcmrstshiftreg_2</twSrc><twDest BELType='FF'>Inst_CLKGEN/dcmrstshiftreg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">Inst_CLKGEN/iExtMclk</twSrcClk><twPathDel><twSite>SLICE_X5Y42.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg&lt;3&gt;</twComp><twBEL>Inst_CLKGEN/dcmrstshiftreg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y42.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.149</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y42.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>Inst_CLKGEN/dcmrstshiftreg&lt;3&gt;</twComp><twBEL>Inst_CLKGEN/dcmrstshiftreg_3</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.149</twRouteDel><twTotDel>0.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Inst_CLKGEN/iExtMclk</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CLKGEN/iExt48 (SLICE_X27Y49.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.448</twSlack><twSrc BELType="FF">Inst_CLKGEN/iExt48</twSrc><twDest BELType="FF">Inst_CLKGEN/iExt48</twDest><twTotPathDel>0.448</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_CLKGEN/iExt48</twSrc><twDest BELType='FF'>Inst_CLKGEN/iExt48</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">Inst_CLKGEN/iExtMclk</twSrcClk><twPathDel><twSite>SLICE_X27Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp><twBEL>Inst_CLKGEN/iExt48</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.035</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp><twBEL>Inst_CLKGEN/iExt48_INV_19_o1_INV_0</twBEL><twBEL>Inst_CLKGEN/iExt48</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.035</twRouteDel><twTotDel>0.448</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Inst_CLKGEN/iExtMclk</twDestClk><twPctLog>92.2</twPctLog><twPctRoute>7.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="33"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK24576M = PERIOD TIMEGRP &quot;CLK24576M&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="34" type="MINPERIOD" name="Tdcmper_CLKIN" slack="38.000" period="40.000" constraintValue="40.000" deviceLimit="2.000" freqLimit="500.000" physResource="Inst_CLKGEN/dcm_sp_inst/CLKIN" logResource="Inst_CLKGEN/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="Inst_CLKGEN/dcmsrcclk"/><twPinLimit anchorID="35" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="Inst_CLKGEN/counter&lt;3&gt;/CLK" logResource="Inst_CLKGEN/counter_0/CK" locationPin="SLICE_X10Y44.CLK" clockNet="Inst_CLKGEN/iExtMclk"/><twPinLimit anchorID="36" type="MINHIGHPULSE" name="Trpw" slack="39.520" period="40.000" constraintValue="20.000" deviceLimit="0.240" physResource="Inst_CLKGEN/counter&lt;3&gt;/SR" logResource="Inst_CLKGEN/counter_0/SR" locationPin="SLICE_X10Y44.SR" clockNet="Inst_CLKGEN/rst_inv"/></twPinLimitRpt></twConst><twConst anchorID="37" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_FPGA_MclkIn = PERIOD &quot;FPGA_MclkIn&quot; 40 ns HIGH 50%;" ScopeName="">TS_FPGA_MclkIn = PERIOD TIMEGRP &quot;FPGA_MclkIn&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.000</twMinPer></twConstHead><twPinLimitRpt anchorID="38"><twPinLimitBanner>Component Switching Limit Checks: TS_FPGA_MclkIn = PERIOD TIMEGRP &quot;FPGA_MclkIn&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="39" type="MINPERIOD" name="Tdcmper_CLKIN" slack="38.000" period="40.000" constraintValue="40.000" deviceLimit="2.000" freqLimit="500.000" physResource="Inst_CLKGEN/dcm_sp_inst/CLKIN" logResource="Inst_CLKGEN/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="Inst_CLKGEN/dcmsrcclk"/><twPinLimit anchorID="40" type="MINPERIOD" name="Tdcmper_CLKFX" slack="50.333" period="53.333" constraintValue="53.333" deviceLimit="3.000" freqLimit="333.333" physResource="Inst_CLKGEN/dcm_sp_inst/CLKFX" logResource="Inst_CLKGEN/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="Inst_CLKGEN/iExt18432"/><twPinLimit anchorID="41" type="MAXPERIOD" name="Tdcmper_CLKIN" slack="60.000" period="40.000" constraintValue="40.000" deviceLimit="100.000" freqLimit="10.000" physResource="Inst_CLKGEN/dcm_sp_inst/CLKIN" logResource="Inst_CLKGEN/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="Inst_CLKGEN/dcmsrcclk"/></twPinLimitRpt></twConst><twConst anchorID="42" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_CLK24576M = PERIOD &quot;CLK24576M&quot; 40 ns HIGH 50%;" ScopeName="">TS_Inst_CLKGEN_iExt18432 = PERIOD TIMEGRP &quot;Inst_CLKGEN_iExt18432&quot; TS_CLK24576M         / 0.75 HIGH 50%;</twConstName><twItemCnt>104</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>104</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>38.331</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ListenModule_inst/fpgatoarmdatal_20 (SLICE_X2Y53.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.750</twSlack><twSrc BELType="FF">Inst_CLKGEN/iExt48</twSrc><twDest BELType="FF">ListenModule_inst/fpgatoarmdatal_20</twDest><twTotPathDel>10.898</twTotPathDel><twClkSkew dest = "8.018" src = "6.145">-1.873</twClkSkew><twDelConst>13.332</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.742" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.557</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_CLKGEN/iExt48</twSrc><twDest BELType='FF'>ListenModule_inst/fpgatoarmdatal_20</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="120.000">Inst_CLKGEN/iExtMclk</twSrcClk><twPathDel><twSite>SLICE_X27Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp><twBEL>Inst_CLKGEN/iExt48</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.596</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Inst_CLKGEN/currlrclk</twComp><twBEL>Inst_CLKGEN/Mmux_isysFsclk11</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.054</twDelInfo><twComp>ADFsclk1_OBUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_CLKGEN/sys_INST3</twComp><twBEL>Inst_CLKGEN/sys_INST3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>126</twFanCnt><twDelInfo twEdge="twRising">2.284</twDelInfo><twComp>iGSysFsclk</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ListenModule_inst/_n0223_inv</twComp><twBEL>ListenModule_inst/_n0223_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>ListenModule_inst/_n0223_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ListenModule_inst/fpgatoarmdatal&lt;23&gt;</twComp><twBEL>ListenModule_inst/fpgatoarmdatal_20</twBEL></twPathDel><twLogDel>1.465</twLogDel><twRouteDel>9.433</twRouteDel><twTotDel>10.898</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="133.332">ArmIISMclk_OBUF</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ListenModule_inst/fpgatoarmdatal_22 (SLICE_X2Y53.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.794</twSlack><twSrc BELType="FF">Inst_CLKGEN/iExt48</twSrc><twDest BELType="FF">ListenModule_inst/fpgatoarmdatal_22</twDest><twTotPathDel>10.854</twTotPathDel><twClkSkew dest = "8.018" src = "6.145">-1.873</twClkSkew><twDelConst>13.332</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.742" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.557</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_CLKGEN/iExt48</twSrc><twDest BELType='FF'>ListenModule_inst/fpgatoarmdatal_22</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="120.000">Inst_CLKGEN/iExtMclk</twSrcClk><twPathDel><twSite>SLICE_X27Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp><twBEL>Inst_CLKGEN/iExt48</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.596</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Inst_CLKGEN/currlrclk</twComp><twBEL>Inst_CLKGEN/Mmux_isysFsclk11</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.054</twDelInfo><twComp>ADFsclk1_OBUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_CLKGEN/sys_INST3</twComp><twBEL>Inst_CLKGEN/sys_INST3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>126</twFanCnt><twDelInfo twEdge="twRising">2.284</twDelInfo><twComp>iGSysFsclk</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ListenModule_inst/_n0223_inv</twComp><twBEL>ListenModule_inst/_n0223_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>ListenModule_inst/_n0223_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>ListenModule_inst/fpgatoarmdatal&lt;23&gt;</twComp><twBEL>ListenModule_inst/fpgatoarmdatal_22</twBEL></twPathDel><twLogDel>1.421</twLogDel><twRouteDel>9.433</twRouteDel><twTotDel>10.854</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="133.332">ArmIISMclk_OBUF</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ListenModule_inst/fpgatoarmdatal_23 (SLICE_X2Y53.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.797</twSlack><twSrc BELType="FF">Inst_CLKGEN/iExt48</twSrc><twDest BELType="FF">ListenModule_inst/fpgatoarmdatal_23</twDest><twTotPathDel>10.851</twTotPathDel><twClkSkew dest = "8.018" src = "6.145">-1.873</twClkSkew><twDelConst>13.332</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.742" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.557</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_CLKGEN/iExt48</twSrc><twDest BELType='FF'>ListenModule_inst/fpgatoarmdatal_23</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="120.000">Inst_CLKGEN/iExtMclk</twSrcClk><twPathDel><twSite>SLICE_X27Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp><twBEL>Inst_CLKGEN/iExt48</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.596</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Inst_CLKGEN/currlrclk</twComp><twBEL>Inst_CLKGEN/Mmux_isysFsclk11</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.054</twDelInfo><twComp>ADFsclk1_OBUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_CLKGEN/sys_INST3</twComp><twBEL>Inst_CLKGEN/sys_INST3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>126</twFanCnt><twDelInfo twEdge="twRising">2.284</twDelInfo><twComp>iGSysFsclk</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ListenModule_inst/_n0223_inv</twComp><twBEL>ListenModule_inst/_n0223_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>ListenModule_inst/_n0223_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>ListenModule_inst/fpgatoarmdatal&lt;23&gt;</twComp><twBEL>ListenModule_inst/fpgatoarmdatal_23</twBEL></twPathDel><twLogDel>1.418</twLogDel><twRouteDel>9.433</twRouteDel><twTotDel>10.851</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="133.332">ArmIISMclk_OBUF</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_CLKGEN_iExt18432 = PERIOD TIMEGRP &quot;Inst_CLKGEN_iExt18432&quot; TS_CLK24576M
        / 0.75 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CLKGEN/_i000013_0 (SLICE_X27Y50.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>25.334</twSlack><twSrc BELType="FF">Inst_CLKGEN/iExt48</twSrc><twDest BELType="FF">Inst_CLKGEN/_i000013_0</twDest><twTotPathDel>1.642</twTotPathDel><twClkSkew dest = "8.255" src = "5.837">-2.418</twClkSkew><twDelConst>26.667</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.742" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.557</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_CLKGEN/iExt48</twSrc><twDest BELType='FF'>Inst_CLKGEN/_i000013_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">Inst_CLKGEN/iExtMclk</twSrcClk><twPathDel><twSite>SLICE_X27Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp><twBEL>Inst_CLKGEN/iExt48</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp><twBEL>Inst_CLKGEN/Mcount__i000013_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.554</twDelInfo><twComp>Inst_CLKGEN/Mcount__i000013_val</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y50.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.073</twDelInfo><twComp>Inst_CLKGEN/_i000013&lt;1&gt;</twComp><twBEL>Inst_CLKGEN/_i000013_0</twBEL></twPathDel><twLogDel>0.576</twLogDel><twRouteDel>1.066</twRouteDel><twTotDel>1.642</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="53.333">ArmIISMclk_OBUF</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CLKGEN/_i000013_1 (SLICE_X27Y50.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>25.337</twSlack><twSrc BELType="FF">Inst_CLKGEN/iExt48</twSrc><twDest BELType="FF">Inst_CLKGEN/_i000013_1</twDest><twTotPathDel>1.645</twTotPathDel><twClkSkew dest = "8.255" src = "5.837">-2.418</twClkSkew><twDelConst>26.667</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.742" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.557</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_CLKGEN/iExt48</twSrc><twDest BELType='FF'>Inst_CLKGEN/_i000013_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">Inst_CLKGEN/iExtMclk</twSrcClk><twPathDel><twSite>SLICE_X27Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp><twBEL>Inst_CLKGEN/iExt48</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp><twBEL>Inst_CLKGEN/Mcount__i000013_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.554</twDelInfo><twComp>Inst_CLKGEN/Mcount__i000013_val</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y50.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.070</twDelInfo><twComp>Inst_CLKGEN/_i000013&lt;1&gt;</twComp><twBEL>Inst_CLKGEN/_i000013_1</twBEL></twPathDel><twLogDel>0.579</twLogDel><twRouteDel>1.066</twRouteDel><twTotDel>1.645</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="53.333">ArmIISMclk_OBUF</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CLKGEN/currlrclk (SLICE_X26Y48.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>27.056</twSlack><twSrc BELType="FF">Inst_CLKGEN/iExt48</twSrc><twDest BELType="FF">Inst_CLKGEN/currlrclk</twDest><twTotPathDel>2.427</twTotPathDel><twClkSkew dest = "4.790" src = "3.309">-1.481</twClkSkew><twDelConst>26.667</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.742" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.557</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_CLKGEN/iExt48</twSrc><twDest BELType='FF'>Inst_CLKGEN/currlrclk</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">Inst_CLKGEN/iExtMclk</twSrcClk><twPathDel><twSite>SLICE_X27Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp><twBEL>Inst_CLKGEN/iExt48</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">2.032</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y48.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>Inst_CLKGEN/currlrclk</twComp><twBEL>Inst_CLKGEN/Mmux_isysFsclk11</twBEL><twBEL>Inst_CLKGEN/currlrclk</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>2.032</twRouteDel><twTotDel>2.427</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="53.333">ArmIISMclk_OBUF</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="55"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_CLKGEN_iExt18432 = PERIOD TIMEGRP &quot;Inst_CLKGEN_iExt18432&quot; TS_CLK24576M
        / 0.75 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="56" type="MINPERIOD" name="Tbcper_I" slack="50.667" period="53.333" constraintValue="53.333" deviceLimit="2.666" freqLimit="375.094" physResource="Inst_CLKGEN/iExt18432_BUFG/I0" logResource="Inst_CLKGEN/iExt18432_BUFG/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="Inst_CLKGEN/iExt18432"/><twPinLimit anchorID="57" type="MINPERIOD" name="Tcp" slack="51.934" period="53.333" constraintValue="53.333" deviceLimit="1.399" freqLimit="714.796" physResource="ArmIISBclk_OBUF/CLK" logResource="Inst_CLKGEN/Mshreg_iArmBclk/CLK" locationPin="SLICE_X22Y51.CLK" clockNet="ArmIISMclk_OBUF"/><twPinLimit anchorID="58" type="MINPERIOD" name="Tcp" slack="52.853" period="53.333" constraintValue="53.333" deviceLimit="0.480" freqLimit="2083.333" physResource="ListenModule_inst/fpgatoarmdatal&lt;23&gt;/CLK" logResource="ListenModule_inst/fpgatoarmdatal_20/CK" locationPin="SLICE_X2Y53.CLK" clockNet="ArmIISMclk_OBUF"/></twPinLimitRpt></twConst><twConst anchorID="59" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_CLK24576M = PERIOD &quot;CLK24576M&quot; 40 ns HIGH 50%;" ScopeName="">TS_Inst_CLKGEN_iExt12288 = PERIOD TIMEGRP &quot;Inst_CLKGEN_iExt12288&quot; TS_CLK24576M         * 2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.570</twMinPer></twConstHead><twPinLimitRpt anchorID="60"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_CLKGEN_iExt12288 = PERIOD TIMEGRP &quot;Inst_CLKGEN_iExt12288&quot; TS_CLK24576M
        * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="61" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="76.430" period="80.000" constraintValue="80.000" deviceLimit="3.570" freqLimit="280.112" physResource="Communication_inst/otherRegs/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram/CLKAWRCLK" logResource="Communication_inst/otherRegs/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y19.CLKAWRCLK" clockNet="iGSysMclk"/><twPinLimit anchorID="62" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="76.430" period="80.000" constraintValue="80.000" deviceLimit="3.570" freqLimit="280.112" physResource="Communication_inst/otherRegs/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram/CLKBRDCLK" logResource="Communication_inst/otherRegs/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X1Y19.CLKBRDCLK" clockNet="iGSysMclk"/><twPinLimit anchorID="63" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="76.430" period="80.000" constraintValue="80.000" deviceLimit="3.570" freqLimit="280.112" physResource="CorrelationTop_INST/RAM_ARRAY_INST/CH_RAM_INST7/RAM_INST1/DRAM_INST0/DRAM_New_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram/CLKAWRCLK" logResource="CorrelationTop_INST/RAM_ARRAY_INST/CH_RAM_INST7/RAM_INST1/DRAM_INST0/DRAM_New_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y30.CLKAWRCLK" clockNet="CorrelationTop_INST/iclka"/></twPinLimitRpt></twConst><twConst anchorID="64" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_CLK24576M = PERIOD &quot;CLK24576M&quot; 40 ns HIGH 50%;" ScopeName="">TS_Inst_CLKGEN_iExt3072 = PERIOD TIMEGRP &quot;Inst_CLKGEN_iExt3072&quot; TS_CLK24576M *         8 HIGH 50%;</twConstName><twItemCnt>146</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>139</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>66.928</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point IISToSTP/IIS_2P_INST0/SHIFTMAP[13].U1 (SLICE_X11Y51.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.634</twSlack><twSrc BELType="FF">Inst_CLKGEN/iExt48</twSrc><twDest BELType="FF">IISToSTP/IIS_2P_INST0/SHIFTMAP[13].U1</twDest><twTotPathDel>12.994</twTotPathDel><twClkSkew dest = "11.108" src = "6.145">-4.963</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_CLKGEN/iExt48</twSrc><twDest BELType='FF'>IISToSTP/IIS_2P_INST0/SHIFTMAP[13].U1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="280.000">Inst_CLKGEN/iExtMclk</twSrcClk><twPathDel><twSite>SLICE_X27Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp><twBEL>Inst_CLKGEN/iExt48</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.596</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Inst_CLKGEN/currlrclk</twComp><twBEL>Inst_CLKGEN/Mmux_isysFsclk11</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.054</twDelInfo><twComp>ADFsclk1_OBUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_CLKGEN/sys_INST3</twComp><twBEL>Inst_CLKGEN/sys_INST3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>126</twFanCnt><twDelInfo twEdge="twRising">2.253</twDelInfo><twComp>iGSysFsclk</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>IISToSTP/SHIFT_RST_INST/ifs_dly1</twComp><twBEL>IISToSTP/SHIFT_RST_INST/Mxor_EDGE_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">3.672</twDelInfo><twComp>IISToSTP/iFsEdge</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y51.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>IISToSTP/IIS_2P_INST0/TEMP&lt;13&gt;</twComp><twBEL>IISToSTP/IIS_2P_INST0/SHIFTMAP[13].U1</twBEL></twPathDel><twLogDel>1.419</twLogDel><twRouteDel>11.575</twRouteDel><twTotDel>12.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="320.000">iGSysBclk</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point IISToSTP/IIS_2P_INST6/SHIFTMAP[13].U1 (SLICE_X43Y65.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.774</twSlack><twSrc BELType="FF">Inst_CLKGEN/iExt48</twSrc><twDest BELType="FF">IISToSTP/IIS_2P_INST6/SHIFTMAP[13].U1</twDest><twTotPathDel>12.771</twTotPathDel><twClkSkew dest = "11.025" src = "6.145">-4.880</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_CLKGEN/iExt48</twSrc><twDest BELType='FF'>IISToSTP/IIS_2P_INST6/SHIFTMAP[13].U1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="280.000">Inst_CLKGEN/iExtMclk</twSrcClk><twPathDel><twSite>SLICE_X27Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp><twBEL>Inst_CLKGEN/iExt48</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.596</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Inst_CLKGEN/currlrclk</twComp><twBEL>Inst_CLKGEN/Mmux_isysFsclk11</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.054</twDelInfo><twComp>ADFsclk1_OBUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_CLKGEN/sys_INST3</twComp><twBEL>Inst_CLKGEN/sys_INST3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>126</twFanCnt><twDelInfo twEdge="twRising">2.253</twDelInfo><twComp>iGSysFsclk</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>IISToSTP/SHIFT_RST_INST/ifs_dly1</twComp><twBEL>IISToSTP/SHIFT_RST_INST/Mxor_EDGE_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y65.SR</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">3.449</twDelInfo><twComp>IISToSTP/iFsEdge</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y65.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>IISToSTP/IIS_2P_INST6/TEMP&lt;13&gt;</twComp><twBEL>IISToSTP/IIS_2P_INST6/SHIFTMAP[13].U1</twBEL></twPathDel><twLogDel>1.419</twLogDel><twRouteDel>11.352</twRouteDel><twTotDel>12.771</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="320.000">iGSysBclk</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point IISToSTP/IIS_2P_INST5/SHIFTMAP[4].U1 (SLICE_X35Y65.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.797</twSlack><twSrc BELType="FF">Inst_CLKGEN/iExt48</twSrc><twDest BELType="FF">IISToSTP/IIS_2P_INST5/SHIFTMAP[4].U1</twDest><twTotPathDel>12.711</twTotPathDel><twClkSkew dest = "10.988" src = "6.145">-4.843</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_CLKGEN/iExt48</twSrc><twDest BELType='FF'>IISToSTP/IIS_2P_INST5/SHIFTMAP[4].U1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="280.000">Inst_CLKGEN/iExtMclk</twSrcClk><twPathDel><twSite>SLICE_X27Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp><twBEL>Inst_CLKGEN/iExt48</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.596</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Inst_CLKGEN/currlrclk</twComp><twBEL>Inst_CLKGEN/Mmux_isysFsclk11</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.054</twDelInfo><twComp>ADFsclk1_OBUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_CLKGEN/sys_INST3</twComp><twBEL>Inst_CLKGEN/sys_INST3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>126</twFanCnt><twDelInfo twEdge="twRising">2.253</twDelInfo><twComp>iGSysFsclk</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>IISToSTP/SHIFT_RST_INST/ifs_dly1</twComp><twBEL>IISToSTP/SHIFT_RST_INST/Mxor_EDGE_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y65.SR</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">3.389</twDelInfo><twComp>IISToSTP/iFsEdge</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y65.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>IISToSTP/IIS_2P_INST5/TEMP&lt;4&gt;</twComp><twBEL>IISToSTP/IIS_2P_INST5/SHIFTMAP[4].U1</twBEL></twPathDel><twLogDel>1.419</twLogDel><twRouteDel>11.292</twRouteDel><twTotDel>12.711</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="320.000">iGSysBclk</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_CLKGEN_iExt3072 = PERIOD TIMEGRP &quot;Inst_CLKGEN_iExt3072&quot; TS_CLK24576M *
        8 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VuMeter/FS_EDGE_INST/FDCENO_0 (SLICE_X27Y35.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.523</twSlack><twSrc BELType="FF">Inst_CLKGEN/iExt48</twSrc><twDest BELType="FF">VuMeter/FS_EDGE_INST/FDCENO_0</twDest><twTotPathDel>4.133</twTotPathDel><twClkSkew dest = "6.584" src = "3.309">-3.275</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_CLKGEN/iExt48</twSrc><twDest BELType='FF'>VuMeter/FS_EDGE_INST/FDCENO_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="320.000">Inst_CLKGEN/iExtMclk</twSrcClk><twPathDel><twSite>SLICE_X27Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp><twBEL>Inst_CLKGEN/iExt48</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.032</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Inst_CLKGEN/currlrclk</twComp><twBEL>Inst_CLKGEN/Mmux_isysFsclk11</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>ADFsclk1_OBUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>Inst_CLKGEN/sys_INST3</twComp><twBEL>Inst_CLKGEN/sys_INST3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y35.AX</twSite><twDelType>net</twDelType><twFanCnt>126</twFanCnt><twDelInfo twEdge="twFalling">0.652</twDelInfo><twComp>iGSysFsclk</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y35.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>VuMeter/FS_EDGE_INST/ifs_dly2</twComp><twBEL>VuMeter/FS_EDGE_INST/FDCENO_0</twBEL></twPathDel><twLogDel>0.472</twLogDel><twRouteDel>3.661</twRouteDel><twTotDel>4.133</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="320.000">iGSysBclk</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point IISToSTP/SHIFT_RST_INST/FDCENO_0 (SLICE_X53Y43.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.547</twSlack><twSrc BELType="FF">Inst_CLKGEN/iExt48</twSrc><twDest BELType="FF">IISToSTP/SHIFT_RST_INST/FDCENO_0</twDest><twTotPathDel>4.246</twTotPathDel><twClkSkew dest = "6.673" src = "3.309">-3.364</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_CLKGEN/iExt48</twSrc><twDest BELType='FF'>IISToSTP/SHIFT_RST_INST/FDCENO_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="320.000">Inst_CLKGEN/iExtMclk</twSrcClk><twPathDel><twSite>SLICE_X27Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp><twBEL>Inst_CLKGEN/iExt48</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.032</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Inst_CLKGEN/currlrclk</twComp><twBEL>Inst_CLKGEN/Mmux_isysFsclk11</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>ADFsclk1_OBUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>Inst_CLKGEN/sys_INST3</twComp><twBEL>Inst_CLKGEN/sys_INST3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y43.AX</twSite><twDelType>net</twDelType><twFanCnt>126</twFanCnt><twDelInfo twEdge="twFalling">0.765</twDelInfo><twComp>iGSysFsclk</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y43.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>IISToSTP/SHIFT_RST_INST/ifs_dly1</twComp><twBEL>IISToSTP/SHIFT_RST_INST/FDCENO_0</twBEL></twPathDel><twLogDel>0.472</twLogDel><twRouteDel>3.774</twRouteDel><twTotDel>4.246</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="320.000">iGSysBclk</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ListenModule_inst/I2Sinter (SLICE_X13Y46.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.848</twSlack><twSrc BELType="FF">Inst_CLKGEN/iExt48</twSrc><twDest BELType="FF">ListenModule_inst/I2Sinter</twDest><twTotPathDel>4.586</twTotPathDel><twClkSkew dest = "6.712" src = "3.309">-3.403</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_CLKGEN/iExt48</twSrc><twDest BELType='FF'>ListenModule_inst/I2Sinter</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="160.000">Inst_CLKGEN/iExtMclk</twSrcClk><twPathDel><twSite>SLICE_X27Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp><twBEL>Inst_CLKGEN/iExt48</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.032</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Inst_CLKGEN/currlrclk</twComp><twBEL>Inst_CLKGEN/Mmux_isysFsclk11</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>ADFsclk1_OBUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>Inst_CLKGEN/sys_INST3</twComp><twBEL>Inst_CLKGEN/sys_INST3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.A2</twSite><twDelType>net</twDelType><twFanCnt>126</twFanCnt><twDelInfo twEdge="twFalling">0.949</twDelInfo><twComp>iGSysFsclk</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y46.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>iMusicSDI</twComp><twBEL>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o17</twBEL><twBEL>ListenModule_inst/I2Sinter</twBEL></twPathDel><twLogDel>0.628</twLogDel><twRouteDel>3.958</twRouteDel><twTotDel>4.586</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="160.000">iGSysBclk</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="77"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_CLKGEN_iExt3072 = PERIOD TIMEGRP &quot;Inst_CLKGEN_iExt3072&quot; TS_CLK24576M *
        8 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="78" type="MINPERIOD" name="Tbcper_I" slack="317.334" period="320.000" constraintValue="320.000" deviceLimit="2.666" freqLimit="375.094" physResource="Inst_CLKGEN/sys_INST2/I0" logResource="Inst_CLKGEN/sys_INST2/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="ADBclk1_OBUF"/><twPinLimit anchorID="79" type="MINPERIOD" name="Tcp" slack="319.520" period="320.000" constraintValue="320.000" deviceLimit="0.480" freqLimit="2083.333" physResource="ListenModule_inst/fpgadatatemp&lt;15&gt;/CLK" logResource="ListenModule_inst/fpgadatatemp_14/CK" locationPin="SLICE_X6Y48.CLK" clockNet="iGSysBclk"/><twPinLimit anchorID="80" type="MINPERIOD" name="Tcp" slack="319.520" period="320.000" constraintValue="320.000" deviceLimit="0.480" freqLimit="2083.333" physResource="ListenModule_inst/fpgadatatemp&lt;15&gt;/CLK" logResource="ListenModule_inst/fpgadatatemp_15/CK" locationPin="SLICE_X6Y48.CLK" clockNet="iGSysBclk"/></twPinLimitRpt></twConst><twConst anchorID="81" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_FPGA_MclkIn = PERIOD &quot;FPGA_MclkIn&quot; 40 ns HIGH 50%;" ScopeName="">TS_Inst_CLKGEN_iExt18432_0 = PERIOD TIMEGRP &quot;Inst_CLKGEN_iExt18432_0&quot;         TS_FPGA_MclkIn / 0.75 HIGH 50%;</twConstName><twItemCnt>653</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>202</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.289</twMinPer></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point ListenModule_inst/fpgatoarmdatal_20 (SLICE_X2Y53.A4), 8 paths
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.260</twSlack><twSrc BELType="FF">Communication_inst/iReg_AudioRevert_6</twSrc><twDest BELType="FF">ListenModule_inst/fpgatoarmdatal_20</twDest><twTotPathDel>4.002</twTotPathDel><twClkSkew dest = "2.348" src = "2.791">0.443</twClkSkew><twDelConst>13.332</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.742" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.627</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Communication_inst/iReg_AudioRevert_6</twSrc><twDest BELType='FF'>ListenModule_inst/fpgatoarmdatal_20</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y46.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="120.000">iGSysMclk</twSrcClk><twPathDel><twSite>SLICE_X10Y46.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>Communication_inst/iReg_AudioRevert&lt;3&gt;</twComp><twBEL>Communication_inst/iReg_AudioRevert_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y46.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>Communication_inst/iReg_AudioRevert&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Communication_inst/N4</twComp><twBEL>Communication_inst/Reg_AudioRevert_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y46.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>Communication_inst/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Communication_inst/N4</twComp><twBEL>Communication_inst/Reg_AudioRevert</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y53.A4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>iReg_AudioRevert</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>ListenModule_inst/fpgatoarmdatal&lt;23&gt;</twComp><twBEL>ListenModule_inst/Mmux_fpgadatatemp[23]_fpgadatatemp[23]_mux_18_OUT131</twBEL><twBEL>ListenModule_inst/fpgatoarmdatal_20</twBEL></twPathDel><twLogDel>1.433</twLogDel><twRouteDel>2.569</twRouteDel><twTotDel>4.002</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="133.332">ArmIISMclk_OBUF</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.462</twSlack><twSrc BELType="FF">Communication_inst/iReg_AudioRevert_4</twSrc><twDest BELType="FF">ListenModule_inst/fpgatoarmdatal_20</twDest><twTotPathDel>3.800</twTotPathDel><twClkSkew dest = "2.348" src = "2.791">0.443</twClkSkew><twDelConst>13.332</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.742" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.627</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Communication_inst/iReg_AudioRevert_4</twSrc><twDest BELType='FF'>ListenModule_inst/fpgatoarmdatal_20</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y46.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="120.000">iGSysMclk</twSrcClk><twPathDel><twSite>SLICE_X10Y46.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>Communication_inst/iReg_AudioRevert&lt;3&gt;</twComp><twBEL>Communication_inst/iReg_AudioRevert_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>Communication_inst/iReg_AudioRevert&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Communication_inst/N4</twComp><twBEL>Communication_inst/Reg_AudioRevert_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y46.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>Communication_inst/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Communication_inst/N4</twComp><twBEL>Communication_inst/Reg_AudioRevert</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y53.A4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>iReg_AudioRevert</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>ListenModule_inst/fpgatoarmdatal&lt;23&gt;</twComp><twBEL>ListenModule_inst/Mmux_fpgadatatemp[23]_fpgadatatemp[23]_mux_18_OUT131</twBEL><twBEL>ListenModule_inst/fpgatoarmdatal_20</twBEL></twPathDel><twLogDel>1.433</twLogDel><twRouteDel>2.367</twRouteDel><twTotDel>3.800</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="133.332">ArmIISMclk_OBUF</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.691</twSlack><twSrc BELType="FF">Communication_inst/iReg_AudioRevert_7</twSrc><twDest BELType="FF">ListenModule_inst/fpgatoarmdatal_20</twDest><twTotPathDel>3.571</twTotPathDel><twClkSkew dest = "2.348" src = "2.791">0.443</twClkSkew><twDelConst>13.332</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.742" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.627</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Communication_inst/iReg_AudioRevert_7</twSrc><twDest BELType='FF'>ListenModule_inst/fpgatoarmdatal_20</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y46.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="120.000">iGSysMclk</twSrcClk><twPathDel><twSite>SLICE_X10Y46.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>Communication_inst/iReg_AudioRevert&lt;3&gt;</twComp><twBEL>Communication_inst/iReg_AudioRevert_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y46.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>Communication_inst/iReg_AudioRevert&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Communication_inst/N4</twComp><twBEL>Communication_inst/Reg_AudioRevert</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y53.A4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>iReg_AudioRevert</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>ListenModule_inst/fpgatoarmdatal&lt;23&gt;</twComp><twBEL>ListenModule_inst/Mmux_fpgadatatemp[23]_fpgadatatemp[23]_mux_18_OUT131</twBEL><twBEL>ListenModule_inst/fpgatoarmdatal_20</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>2.397</twRouteDel><twTotDel>3.571</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="133.332">ArmIISMclk_OBUF</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point ListenModule_inst/fpgatoarmdatal_21 (SLICE_X2Y53.B4), 8 paths
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.260</twSlack><twSrc BELType="FF">Communication_inst/iReg_AudioRevert_6</twSrc><twDest BELType="FF">ListenModule_inst/fpgatoarmdatal_21</twDest><twTotPathDel>4.002</twTotPathDel><twClkSkew dest = "2.348" src = "2.791">0.443</twClkSkew><twDelConst>13.332</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.742" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.627</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Communication_inst/iReg_AudioRevert_6</twSrc><twDest BELType='FF'>ListenModule_inst/fpgatoarmdatal_21</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y46.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="120.000">iGSysMclk</twSrcClk><twPathDel><twSite>SLICE_X10Y46.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>Communication_inst/iReg_AudioRevert&lt;3&gt;</twComp><twBEL>Communication_inst/iReg_AudioRevert_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y46.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>Communication_inst/iReg_AudioRevert&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Communication_inst/N4</twComp><twBEL>Communication_inst/Reg_AudioRevert_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y46.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>Communication_inst/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Communication_inst/N4</twComp><twBEL>Communication_inst/Reg_AudioRevert</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y53.B4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>iReg_AudioRevert</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>ListenModule_inst/fpgatoarmdatal&lt;23&gt;</twComp><twBEL>ListenModule_inst/Mmux_fpgadatatemp[23]_fpgadatatemp[23]_mux_18_OUT141</twBEL><twBEL>ListenModule_inst/fpgatoarmdatal_21</twBEL></twPathDel><twLogDel>1.433</twLogDel><twRouteDel>2.569</twRouteDel><twTotDel>4.002</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="133.332">ArmIISMclk_OBUF</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.462</twSlack><twSrc BELType="FF">Communication_inst/iReg_AudioRevert_4</twSrc><twDest BELType="FF">ListenModule_inst/fpgatoarmdatal_21</twDest><twTotPathDel>3.800</twTotPathDel><twClkSkew dest = "2.348" src = "2.791">0.443</twClkSkew><twDelConst>13.332</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.742" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.627</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Communication_inst/iReg_AudioRevert_4</twSrc><twDest BELType='FF'>ListenModule_inst/fpgatoarmdatal_21</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y46.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="120.000">iGSysMclk</twSrcClk><twPathDel><twSite>SLICE_X10Y46.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>Communication_inst/iReg_AudioRevert&lt;3&gt;</twComp><twBEL>Communication_inst/iReg_AudioRevert_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>Communication_inst/iReg_AudioRevert&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Communication_inst/N4</twComp><twBEL>Communication_inst/Reg_AudioRevert_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y46.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>Communication_inst/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Communication_inst/N4</twComp><twBEL>Communication_inst/Reg_AudioRevert</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y53.B4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>iReg_AudioRevert</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>ListenModule_inst/fpgatoarmdatal&lt;23&gt;</twComp><twBEL>ListenModule_inst/Mmux_fpgadatatemp[23]_fpgadatatemp[23]_mux_18_OUT141</twBEL><twBEL>ListenModule_inst/fpgatoarmdatal_21</twBEL></twPathDel><twLogDel>1.433</twLogDel><twRouteDel>2.367</twRouteDel><twTotDel>3.800</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="133.332">ArmIISMclk_OBUF</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.691</twSlack><twSrc BELType="FF">Communication_inst/iReg_AudioRevert_7</twSrc><twDest BELType="FF">ListenModule_inst/fpgatoarmdatal_21</twDest><twTotPathDel>3.571</twTotPathDel><twClkSkew dest = "2.348" src = "2.791">0.443</twClkSkew><twDelConst>13.332</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.742" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.627</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Communication_inst/iReg_AudioRevert_7</twSrc><twDest BELType='FF'>ListenModule_inst/fpgatoarmdatal_21</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y46.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="120.000">iGSysMclk</twSrcClk><twPathDel><twSite>SLICE_X10Y46.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>Communication_inst/iReg_AudioRevert&lt;3&gt;</twComp><twBEL>Communication_inst/iReg_AudioRevert_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y46.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>Communication_inst/iReg_AudioRevert&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Communication_inst/N4</twComp><twBEL>Communication_inst/Reg_AudioRevert</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y53.B4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>iReg_AudioRevert</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>ListenModule_inst/fpgatoarmdatal&lt;23&gt;</twComp><twBEL>ListenModule_inst/Mmux_fpgadatatemp[23]_fpgadatatemp[23]_mux_18_OUT141</twBEL><twBEL>ListenModule_inst/fpgatoarmdatal_21</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>2.397</twRouteDel><twTotDel>3.571</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="133.332">ArmIISMclk_OBUF</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point ListenModule_inst/fpgatoarmdatal_23 (SLICE_X2Y53.D5), 8 paths
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.330</twSlack><twSrc BELType="FF">Communication_inst/iReg_AudioRevert_6</twSrc><twDest BELType="FF">ListenModule_inst/fpgatoarmdatal_23</twDest><twTotPathDel>3.932</twTotPathDel><twClkSkew dest = "2.348" src = "2.791">0.443</twClkSkew><twDelConst>13.332</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.742" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.627</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Communication_inst/iReg_AudioRevert_6</twSrc><twDest BELType='FF'>ListenModule_inst/fpgatoarmdatal_23</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y46.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="120.000">iGSysMclk</twSrcClk><twPathDel><twSite>SLICE_X10Y46.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>Communication_inst/iReg_AudioRevert&lt;3&gt;</twComp><twBEL>Communication_inst/iReg_AudioRevert_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y46.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>Communication_inst/iReg_AudioRevert&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Communication_inst/N4</twComp><twBEL>Communication_inst/Reg_AudioRevert_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y46.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>Communication_inst/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Communication_inst/N4</twComp><twBEL>Communication_inst/Reg_AudioRevert</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y53.D5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.599</twDelInfo><twComp>iReg_AudioRevert</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>ListenModule_inst/fpgatoarmdatal&lt;23&gt;</twComp><twBEL>ListenModule_inst/Mmux_fpgadatatemp[23]_fpgadatatemp[23]_mux_18_OUT161</twBEL><twBEL>ListenModule_inst/fpgatoarmdatal_23</twBEL></twPathDel><twLogDel>1.433</twLogDel><twRouteDel>2.499</twRouteDel><twTotDel>3.932</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="133.332">ArmIISMclk_OBUF</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.532</twSlack><twSrc BELType="FF">Communication_inst/iReg_AudioRevert_4</twSrc><twDest BELType="FF">ListenModule_inst/fpgatoarmdatal_23</twDest><twTotPathDel>3.730</twTotPathDel><twClkSkew dest = "2.348" src = "2.791">0.443</twClkSkew><twDelConst>13.332</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.742" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.627</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Communication_inst/iReg_AudioRevert_4</twSrc><twDest BELType='FF'>ListenModule_inst/fpgatoarmdatal_23</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y46.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="120.000">iGSysMclk</twSrcClk><twPathDel><twSite>SLICE_X10Y46.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>Communication_inst/iReg_AudioRevert&lt;3&gt;</twComp><twBEL>Communication_inst/iReg_AudioRevert_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>Communication_inst/iReg_AudioRevert&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Communication_inst/N4</twComp><twBEL>Communication_inst/Reg_AudioRevert_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y46.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>Communication_inst/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Communication_inst/N4</twComp><twBEL>Communication_inst/Reg_AudioRevert</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y53.D5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.599</twDelInfo><twComp>iReg_AudioRevert</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>ListenModule_inst/fpgatoarmdatal&lt;23&gt;</twComp><twBEL>ListenModule_inst/Mmux_fpgadatatemp[23]_fpgadatatemp[23]_mux_18_OUT161</twBEL><twBEL>ListenModule_inst/fpgatoarmdatal_23</twBEL></twPathDel><twLogDel>1.433</twLogDel><twRouteDel>2.297</twRouteDel><twTotDel>3.730</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="133.332">ArmIISMclk_OBUF</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.761</twSlack><twSrc BELType="FF">Communication_inst/iReg_AudioRevert_7</twSrc><twDest BELType="FF">ListenModule_inst/fpgatoarmdatal_23</twDest><twTotPathDel>3.501</twTotPathDel><twClkSkew dest = "2.348" src = "2.791">0.443</twClkSkew><twDelConst>13.332</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.742" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.627</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Communication_inst/iReg_AudioRevert_7</twSrc><twDest BELType='FF'>ListenModule_inst/fpgatoarmdatal_23</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y46.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="120.000">iGSysMclk</twSrcClk><twPathDel><twSite>SLICE_X10Y46.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>Communication_inst/iReg_AudioRevert&lt;3&gt;</twComp><twBEL>Communication_inst/iReg_AudioRevert_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y46.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>Communication_inst/iReg_AudioRevert&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Communication_inst/N4</twComp><twBEL>Communication_inst/Reg_AudioRevert</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y53.D5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.599</twDelInfo><twComp>iReg_AudioRevert</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>ListenModule_inst/fpgatoarmdatal&lt;23&gt;</twComp><twBEL>ListenModule_inst/Mmux_fpgadatatemp[23]_fpgadatatemp[23]_mux_18_OUT161</twBEL><twBEL>ListenModule_inst/fpgatoarmdatal_23</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>2.327</twRouteDel><twTotDel>3.501</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="133.332">ArmIISMclk_OBUF</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_CLKGEN_iExt18432_0 = PERIOD TIMEGRP &quot;Inst_CLKGEN_iExt18432_0&quot;
        TS_FPGA_MclkIn / 0.75 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CLKGEN/_i000013_0 (SLICE_X27Y50.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.444</twSlack><twSrc BELType="FF">Inst_CLKGEN/_i000013_0</twSrc><twDest BELType="FF">Inst_CLKGEN/_i000013_0</twDest><twTotPathDel>0.444</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_CLKGEN/_i000013_0</twSrc><twDest BELType='FF'>Inst_CLKGEN/_i000013_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="53.333">ArmIISMclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X27Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_CLKGEN/_i000013&lt;1&gt;</twComp><twBEL>Inst_CLKGEN/_i000013_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.031</twDelInfo><twComp>Inst_CLKGEN/_i000013&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y50.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>Inst_CLKGEN/_i000013&lt;1&gt;</twComp><twBEL>Inst_CLKGEN/Mcount__i000013_xor&lt;0&gt;11_INV_0</twBEL><twBEL>Inst_CLKGEN/_i000013_0</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.031</twRouteDel><twTotDel>0.444</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="53.333">ArmIISMclk_OBUF</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CLKGEN/currlrclk (SLICE_X26Y48.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.586</twSlack><twSrc BELType="FF">Inst_CLKGEN/currlrclk</twSrc><twDest BELType="FF">Inst_CLKGEN/currlrclk</twDest><twTotPathDel>0.586</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_CLKGEN/currlrclk</twSrc><twDest BELType='FF'>Inst_CLKGEN/currlrclk</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="53.333">ArmIISMclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>Inst_CLKGEN/currlrclk</twComp><twBEL>Inst_CLKGEN/currlrclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y48.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>Inst_CLKGEN/currlrclk</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y48.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>Inst_CLKGEN/currlrclk</twComp><twBEL>Inst_CLKGEN/Mxor_isysFsclk_currlrclk_XOR_17_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y48.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_CLKGEN/isysFsclk_currlrclk_XOR_17_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y48.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>Inst_CLKGEN/currlrclk</twComp><twBEL>Inst_CLKGEN/currlrclk</twBEL></twPathDel><twLogDel>0.323</twLogDel><twRouteDel>0.263</twRouteDel><twTotDel>0.586</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="53.333">ArmIISMclk_OBUF</twDestClk><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CLKGEN/_i000013_0 (SLICE_X27Y50.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.658</twSlack><twSrc BELType="FF">Inst_CLKGEN/_i000013_0</twSrc><twDest BELType="FF">Inst_CLKGEN/_i000013_0</twDest><twTotPathDel>0.658</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_CLKGEN/_i000013_0</twSrc><twDest BELType='FF'>Inst_CLKGEN/_i000013_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="53.333">ArmIISMclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X27Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>Inst_CLKGEN/_i000013&lt;1&gt;</twComp><twBEL>Inst_CLKGEN/_i000013_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>Inst_CLKGEN/_i000013&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp><twBEL>Inst_CLKGEN/Mcount__i000013_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.256</twDelInfo><twComp>Inst_CLKGEN/Mcount__i000013_val</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y50.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>Inst_CLKGEN/_i000013&lt;1&gt;</twComp><twBEL>Inst_CLKGEN/_i000013_0</twBEL></twPathDel><twLogDel>0.223</twLogDel><twRouteDel>0.435</twRouteDel><twTotDel>0.658</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="53.333">ArmIISMclk_OBUF</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.689</twSlack><twSrc BELType="FF">Inst_CLKGEN/_i000013_1</twSrc><twDest BELType="FF">Inst_CLKGEN/_i000013_0</twDest><twTotPathDel>0.689</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_CLKGEN/_i000013_1</twSrc><twDest BELType='FF'>Inst_CLKGEN/_i000013_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="53.333">ArmIISMclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X27Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>Inst_CLKGEN/_i000013&lt;1&gt;</twComp><twBEL>Inst_CLKGEN/_i000013_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>Inst_CLKGEN/_i000013&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp><twBEL>Inst_CLKGEN/Mcount__i000013_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.256</twDelInfo><twComp>Inst_CLKGEN/Mcount__i000013_val</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y50.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>Inst_CLKGEN/_i000013&lt;1&gt;</twComp><twBEL>Inst_CLKGEN/_i000013_0</twBEL></twPathDel><twLogDel>0.223</twLogDel><twRouteDel>0.466</twRouteDel><twTotDel>0.689</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="53.333">ArmIISMclk_OBUF</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.056</twSlack><twSrc BELType="FF">Inst_CLKGEN/currlrclk</twSrc><twDest BELType="FF">Inst_CLKGEN/_i000013_0</twDest><twTotPathDel>1.057</twTotPathDel><twClkSkew dest = "0.042" src = "0.041">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_CLKGEN/currlrclk</twSrc><twDest BELType='FF'>Inst_CLKGEN/_i000013_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="53.333">ArmIISMclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>Inst_CLKGEN/currlrclk</twComp><twBEL>Inst_CLKGEN/currlrclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>Inst_CLKGEN/currlrclk</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Inst_CLKGEN/iExt48</twComp><twBEL>Inst_CLKGEN/Mcount__i000013_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.256</twDelInfo><twComp>Inst_CLKGEN/Mcount__i000013_val</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y50.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>Inst_CLKGEN/_i000013&lt;1&gt;</twComp><twBEL>Inst_CLKGEN/_i000013_0</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.798</twRouteDel><twTotDel>1.057</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="53.333">ArmIISMclk_OBUF</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="110"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_CLKGEN_iExt18432_0 = PERIOD TIMEGRP &quot;Inst_CLKGEN_iExt18432_0&quot;
        TS_FPGA_MclkIn / 0.75 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="111" type="MINPERIOD" name="Tbcper_I" slack="50.667" period="53.333" constraintValue="53.333" deviceLimit="2.666" freqLimit="375.094" physResource="Inst_CLKGEN/iExt18432_BUFG/I0" logResource="Inst_CLKGEN/iExt18432_BUFG/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="Inst_CLKGEN/iExt18432"/><twPinLimit anchorID="112" type="MINPERIOD" name="Tcp" slack="51.934" period="53.333" constraintValue="53.333" deviceLimit="1.399" freqLimit="714.796" physResource="ArmIISBclk_OBUF/CLK" logResource="Inst_CLKGEN/Mshreg_iArmBclk/CLK" locationPin="SLICE_X22Y51.CLK" clockNet="ArmIISMclk_OBUF"/><twPinLimit anchorID="113" type="MINPERIOD" name="Tcp" slack="52.853" period="53.333" constraintValue="53.333" deviceLimit="0.480" freqLimit="2083.333" physResource="ListenModule_inst/fpgatoarmdatal&lt;23&gt;/CLK" logResource="ListenModule_inst/fpgatoarmdatal_20/CK" locationPin="SLICE_X2Y53.CLK" clockNet="ArmIISMclk_OBUF"/></twPinLimitRpt></twConst><twConst anchorID="114" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_FPGA_MclkIn = PERIOD &quot;FPGA_MclkIn&quot; 40 ns HIGH 50%;" ScopeName="">TS_Inst_CLKGEN_iExt12288_0 = PERIOD TIMEGRP &quot;Inst_CLKGEN_iExt12288_0&quot;         TS_FPGA_MclkIn * 2 HIGH 50%;</twConstName><twItemCnt>20376695</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10282</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.353</twMinPer></twConstHead><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point Communication_inst/iGPO_0 (SLICE_X43Y44.CE), 22 paths
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.957</twSlack><twSrc BELType="FF">Communication_inst/ARM_SPI_Inst/iAddress_5</twSrc><twDest BELType="FF">Communication_inst/iGPO_0</twDest><twTotPathDel>8.893</twTotPathDel><twClkSkew dest = "0.566" src = "0.581">0.015</twClkSkew><twDelConst>40.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Communication_inst/ARM_SPI_Inst/iAddress_5</twSrc><twDest BELType='FF'>Communication_inst/iGPO_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">iGSysMclk</twSrcClk><twPathDel><twSite>SLICE_X23Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Communication_inst/iArmSpiAddress&lt;7&gt;</twComp><twBEL>Communication_inst/ARM_SPI_Inst/iAddress_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y39.B2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.564</twDelInfo><twComp>Communication_inst/iArmSpiAddress&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Communication_inst/Mmux_iDataWrByFpgaToArm114</twComp><twBEL>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_337_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.714</twDelInfo><twComp>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_337_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GPO_7_OBUF</twComp><twBEL>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_342_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y39.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_342_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>Communication_inst/_n1898_inv</twComp><twBEL>Communication_inst/_n1898_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.939</twDelInfo><twComp>Communication_inst/_n1898_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>GPO_1_OBUF</twComp><twBEL>Communication_inst/iGPO_0</twBEL></twPathDel><twLogDel>1.606</twLogDel><twRouteDel>7.287</twRouteDel><twTotDel>8.893</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="40.000">iGSysMclk</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.469</twSlack><twSrc BELType="FF">Communication_inst/ARM_SPI_Inst/iAddress_6</twSrc><twDest BELType="FF">Communication_inst/iGPO_0</twDest><twTotPathDel>8.381</twTotPathDel><twClkSkew dest = "0.566" src = "0.581">0.015</twClkSkew><twDelConst>40.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Communication_inst/ARM_SPI_Inst/iAddress_6</twSrc><twDest BELType='FF'>Communication_inst/iGPO_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">iGSysMclk</twSrcClk><twPathDel><twSite>SLICE_X23Y49.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Communication_inst/iArmSpiAddress&lt;7&gt;</twComp><twBEL>Communication_inst/ARM_SPI_Inst/iAddress_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.052</twDelInfo><twComp>Communication_inst/iArmSpiAddress&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Communication_inst/Mmux_iDataWrByFpgaToArm114</twComp><twBEL>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_337_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.714</twDelInfo><twComp>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_337_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GPO_7_OBUF</twComp><twBEL>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_342_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y39.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_342_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>Communication_inst/_n1898_inv</twComp><twBEL>Communication_inst/_n1898_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.939</twDelInfo><twComp>Communication_inst/_n1898_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>GPO_1_OBUF</twComp><twBEL>Communication_inst/iGPO_0</twBEL></twPathDel><twLogDel>1.606</twLogDel><twRouteDel>6.775</twRouteDel><twTotDel>8.381</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="40.000">iGSysMclk</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.071</twSlack><twSrc BELType="FF">Communication_inst/ARM_SPI_Inst/iAddress_7</twSrc><twDest BELType="FF">Communication_inst/iGPO_0</twDest><twTotPathDel>7.779</twTotPathDel><twClkSkew dest = "0.566" src = "0.581">0.015</twClkSkew><twDelConst>40.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Communication_inst/ARM_SPI_Inst/iAddress_7</twSrc><twDest BELType='FF'>Communication_inst/iGPO_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">iGSysMclk</twSrcClk><twPathDel><twSite>SLICE_X23Y49.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Communication_inst/iArmSpiAddress&lt;7&gt;</twComp><twBEL>Communication_inst/ARM_SPI_Inst/iAddress_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y39.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>Communication_inst/iArmSpiAddress&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Communication_inst/Mmux_iDataWrByFpgaToArm114</twComp><twBEL>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_337_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.714</twDelInfo><twComp>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_337_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GPO_7_OBUF</twComp><twBEL>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_342_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y39.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_342_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>Communication_inst/_n1898_inv</twComp><twBEL>Communication_inst/_n1898_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.939</twDelInfo><twComp>Communication_inst/_n1898_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>GPO_1_OBUF</twComp><twBEL>Communication_inst/iGPO_0</twBEL></twPathDel><twLogDel>1.606</twLogDel><twRouteDel>6.173</twRouteDel><twTotDel>7.779</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="40.000">iGSysMclk</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point Communication_inst/iGPO_1 (SLICE_X43Y44.CE), 22 paths
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.995</twSlack><twSrc BELType="FF">Communication_inst/ARM_SPI_Inst/iAddress_5</twSrc><twDest BELType="FF">Communication_inst/iGPO_1</twDest><twTotPathDel>8.855</twTotPathDel><twClkSkew dest = "0.566" src = "0.581">0.015</twClkSkew><twDelConst>40.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Communication_inst/ARM_SPI_Inst/iAddress_5</twSrc><twDest BELType='FF'>Communication_inst/iGPO_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">iGSysMclk</twSrcClk><twPathDel><twSite>SLICE_X23Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Communication_inst/iArmSpiAddress&lt;7&gt;</twComp><twBEL>Communication_inst/ARM_SPI_Inst/iAddress_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y39.B2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.564</twDelInfo><twComp>Communication_inst/iArmSpiAddress&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Communication_inst/Mmux_iDataWrByFpgaToArm114</twComp><twBEL>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_337_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.714</twDelInfo><twComp>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_337_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GPO_7_OBUF</twComp><twBEL>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_342_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y39.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_342_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>Communication_inst/_n1898_inv</twComp><twBEL>Communication_inst/_n1898_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.939</twDelInfo><twComp>Communication_inst/_n1898_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>GPO_1_OBUF</twComp><twBEL>Communication_inst/iGPO_1</twBEL></twPathDel><twLogDel>1.568</twLogDel><twRouteDel>7.287</twRouteDel><twTotDel>8.855</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="40.000">iGSysMclk</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.507</twSlack><twSrc BELType="FF">Communication_inst/ARM_SPI_Inst/iAddress_6</twSrc><twDest BELType="FF">Communication_inst/iGPO_1</twDest><twTotPathDel>8.343</twTotPathDel><twClkSkew dest = "0.566" src = "0.581">0.015</twClkSkew><twDelConst>40.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Communication_inst/ARM_SPI_Inst/iAddress_6</twSrc><twDest BELType='FF'>Communication_inst/iGPO_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">iGSysMclk</twSrcClk><twPathDel><twSite>SLICE_X23Y49.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Communication_inst/iArmSpiAddress&lt;7&gt;</twComp><twBEL>Communication_inst/ARM_SPI_Inst/iAddress_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.052</twDelInfo><twComp>Communication_inst/iArmSpiAddress&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Communication_inst/Mmux_iDataWrByFpgaToArm114</twComp><twBEL>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_337_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.714</twDelInfo><twComp>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_337_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GPO_7_OBUF</twComp><twBEL>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_342_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y39.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_342_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>Communication_inst/_n1898_inv</twComp><twBEL>Communication_inst/_n1898_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.939</twDelInfo><twComp>Communication_inst/_n1898_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>GPO_1_OBUF</twComp><twBEL>Communication_inst/iGPO_1</twBEL></twPathDel><twLogDel>1.568</twLogDel><twRouteDel>6.775</twRouteDel><twTotDel>8.343</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="40.000">iGSysMclk</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.109</twSlack><twSrc BELType="FF">Communication_inst/ARM_SPI_Inst/iAddress_7</twSrc><twDest BELType="FF">Communication_inst/iGPO_1</twDest><twTotPathDel>7.741</twTotPathDel><twClkSkew dest = "0.566" src = "0.581">0.015</twClkSkew><twDelConst>40.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Communication_inst/ARM_SPI_Inst/iAddress_7</twSrc><twDest BELType='FF'>Communication_inst/iGPO_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">iGSysMclk</twSrcClk><twPathDel><twSite>SLICE_X23Y49.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Communication_inst/iArmSpiAddress&lt;7&gt;</twComp><twBEL>Communication_inst/ARM_SPI_Inst/iAddress_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y39.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>Communication_inst/iArmSpiAddress&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Communication_inst/Mmux_iDataWrByFpgaToArm114</twComp><twBEL>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_337_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.714</twDelInfo><twComp>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_337_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GPO_7_OBUF</twComp><twBEL>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_342_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y39.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_342_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>Communication_inst/_n1898_inv</twComp><twBEL>Communication_inst/_n1898_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.939</twDelInfo><twComp>Communication_inst/_n1898_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>GPO_1_OBUF</twComp><twBEL>Communication_inst/iGPO_1</twBEL></twPathDel><twLogDel>1.568</twLogDel><twRouteDel>6.173</twRouteDel><twTotDel>7.741</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="40.000">iGSysMclk</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point Communication_inst/iGPO_2 (SLICE_X37Y45.CE), 22 paths
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.443</twSlack><twSrc BELType="FF">Communication_inst/ARM_SPI_Inst/iAddress_5</twSrc><twDest BELType="FF">Communication_inst/iGPO_2</twDest><twTotPathDel>8.377</twTotPathDel><twClkSkew dest = "0.536" src = "0.581">0.045</twClkSkew><twDelConst>40.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Communication_inst/ARM_SPI_Inst/iAddress_5</twSrc><twDest BELType='FF'>Communication_inst/iGPO_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">iGSysMclk</twSrcClk><twPathDel><twSite>SLICE_X23Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Communication_inst/iArmSpiAddress&lt;7&gt;</twComp><twBEL>Communication_inst/ARM_SPI_Inst/iAddress_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y39.B2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.564</twDelInfo><twComp>Communication_inst/iArmSpiAddress&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Communication_inst/Mmux_iDataWrByFpgaToArm114</twComp><twBEL>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_337_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.714</twDelInfo><twComp>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_337_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GPO_7_OBUF</twComp><twBEL>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_342_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y39.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_342_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>Communication_inst/_n1898_inv</twComp><twBEL>Communication_inst/_n1898_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y45.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>Communication_inst/_n1898_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y45.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>GPO_3_OBUF</twComp><twBEL>Communication_inst/iGPO_2</twBEL></twPathDel><twLogDel>1.606</twLogDel><twRouteDel>6.771</twRouteDel><twTotDel>8.377</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="40.000">iGSysMclk</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.955</twSlack><twSrc BELType="FF">Communication_inst/ARM_SPI_Inst/iAddress_6</twSrc><twDest BELType="FF">Communication_inst/iGPO_2</twDest><twTotPathDel>7.865</twTotPathDel><twClkSkew dest = "0.536" src = "0.581">0.045</twClkSkew><twDelConst>40.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Communication_inst/ARM_SPI_Inst/iAddress_6</twSrc><twDest BELType='FF'>Communication_inst/iGPO_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">iGSysMclk</twSrcClk><twPathDel><twSite>SLICE_X23Y49.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Communication_inst/iArmSpiAddress&lt;7&gt;</twComp><twBEL>Communication_inst/ARM_SPI_Inst/iAddress_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.052</twDelInfo><twComp>Communication_inst/iArmSpiAddress&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Communication_inst/Mmux_iDataWrByFpgaToArm114</twComp><twBEL>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_337_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.714</twDelInfo><twComp>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_337_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GPO_7_OBUF</twComp><twBEL>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_342_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y39.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_342_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>Communication_inst/_n1898_inv</twComp><twBEL>Communication_inst/_n1898_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y45.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>Communication_inst/_n1898_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y45.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>GPO_3_OBUF</twComp><twBEL>Communication_inst/iGPO_2</twBEL></twPathDel><twLogDel>1.606</twLogDel><twRouteDel>6.259</twRouteDel><twTotDel>7.865</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="40.000">iGSysMclk</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.557</twSlack><twSrc BELType="FF">Communication_inst/ARM_SPI_Inst/iAddress_7</twSrc><twDest BELType="FF">Communication_inst/iGPO_2</twDest><twTotPathDel>7.263</twTotPathDel><twClkSkew dest = "0.536" src = "0.581">0.045</twClkSkew><twDelConst>40.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Communication_inst/ARM_SPI_Inst/iAddress_7</twSrc><twDest BELType='FF'>Communication_inst/iGPO_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">iGSysMclk</twSrcClk><twPathDel><twSite>SLICE_X23Y49.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Communication_inst/iArmSpiAddress&lt;7&gt;</twComp><twBEL>Communication_inst/ARM_SPI_Inst/iAddress_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y39.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>Communication_inst/iArmSpiAddress&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Communication_inst/Mmux_iDataWrByFpgaToArm114</twComp><twBEL>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_337_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.714</twDelInfo><twComp>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_337_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GPO_7_OBUF</twComp><twBEL>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_342_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y39.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>Communication_inst/iArmSpiCsRiseEdge_iArmRdWr_AND_342_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>Communication_inst/_n1898_inv</twComp><twBEL>Communication_inst/_n1898_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y45.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>Communication_inst/_n1898_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y45.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>GPO_3_OBUF</twComp><twBEL>Communication_inst/iGPO_2</twBEL></twPathDel><twLogDel>1.606</twLogDel><twRouteDel>5.657</twRouteDel><twTotDel>7.263</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="40.000">iGSysMclk</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_CLKGEN_iExt12288_0 = PERIOD TIMEGRP &quot;Inst_CLKGEN_iExt12288_0&quot;
        TS_FPGA_MclkIn * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CorrelationTop_INST/RAM_ARRAY_INST/CH_RAM_INST7/RAM_INST0/DRAM_INST0/DRAM_New_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram (RAMB8_X2Y21.ENAWREN), 1 path
</twPathRptBanner><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">CorrelationTop_INST/CorrelationRamCntl_INST/enao</twSrc><twDest BELType="RAM">CorrelationTop_INST/RAM_ARRAY_INST/CH_RAM_INST7/RAM_INST0/DRAM_INST0/DRAM_New_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram</twDest><twTotPathDel>1.436</twTotPathDel><twClkSkew dest = "1.882" src = "0.581">-1.301</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CorrelationTop_INST/CorrelationRamCntl_INST/enao</twSrc><twDest BELType='RAM'>CorrelationTop_INST/RAM_ARRAY_INST/CH_RAM_INST7/RAM_INST0/DRAM_INST0/DRAM_New_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">iGSysMclk</twSrcClk><twPathDel><twSite>SLICE_X52Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>CorrelationTop_INST/ienao</twComp><twBEL>CorrelationTop_INST/CorrelationRamCntl_INST/enao</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y21.ENAWREN</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">1.280</twDelInfo><twComp>CorrelationTop_INST/ienao</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y21.CLKAWRCLK</twSite><twDelType>Trckc_ENA</twDelType><twDelInfo twEdge="twFalling">-0.044</twDelInfo><twComp>CorrelationTop_INST/RAM_ARRAY_INST/CH_RAM_INST7/RAM_INST0/DRAM_INST0/DRAM_New_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram</twComp><twBEL>CorrelationTop_INST/RAM_ARRAY_INST/CH_RAM_INST7/RAM_INST0/DRAM_INST0/DRAM_New_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram</twBEL></twPathDel><twLogDel>0.156</twLogDel><twRouteDel>1.280</twRouteDel><twTotDel>1.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">CorrelationTop_INST/iclka</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CorrelationTop_INST/RAM_ARRAY_INST/CH_RAM_INST7/RAM_INST1/DRAM_INST0/DRAM_New_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram (RAMB8_X2Y30.ENBRDEN), 1 path
</twPathRptBanner><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.011</twSlack><twSrc BELType="FF">CorrelationTop_INST/CorrelationRamCntl_INST/enao</twSrc><twDest BELType="RAM">CorrelationTop_INST/RAM_ARRAY_INST/CH_RAM_INST7/RAM_INST1/DRAM_INST0/DRAM_New_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram</twDest><twTotPathDel>5.567</twTotPathDel><twClkSkew dest = "6.702" src = "1.281">-5.421</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CorrelationTop_INST/CorrelationRamCntl_INST/enao</twSrc><twDest BELType='RAM'>CorrelationTop_INST/RAM_ARRAY_INST/CH_RAM_INST7/RAM_INST1/DRAM_INST0/DRAM_New_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">iGSysMclk</twSrcClk><twPathDel><twSite>SLICE_X52Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.449</twDelInfo><twComp>CorrelationTop_INST/ienao</twComp><twBEL>CorrelationTop_INST/CorrelationRamCntl_INST/enao</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y30.ENBRDEN</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">5.178</twDelInfo><twComp>CorrelationTop_INST/ienao</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y30.CLKBRDCLK</twSite><twDelType>Trckc_ENB</twDelType><twDelInfo twEdge="twFalling">-0.060</twDelInfo><twComp>CorrelationTop_INST/RAM_ARRAY_INST/CH_RAM_INST7/RAM_INST1/DRAM_INST0/DRAM_New_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram</twComp><twBEL>CorrelationTop_INST/RAM_ARRAY_INST/CH_RAM_INST7/RAM_INST1/DRAM_INST0/DRAM_New_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram</twBEL></twPathDel><twLogDel>0.389</twLogDel><twRouteDel>5.178</twRouteDel><twTotDel>5.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">CorrelationTop_INST/iclkb</twDestClk><twPctLog>7.0</twPctLog><twPctRoute>93.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CorrelationTop_INST/RAM_ARRAY_INST/CH_RAM_INST1/RAM_INST1/DRAM_INST0/DRAM_New_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram (RAMB8_X2Y22.ENBRDEN), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.025</twSlack><twSrc BELType="FF">CorrelationTop_INST/CorrelationRamCntl_INST/enao</twSrc><twDest BELType="RAM">CorrelationTop_INST/RAM_ARRAY_INST/CH_RAM_INST1/RAM_INST1/DRAM_INST0/DRAM_New_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram</twDest><twTotPathDel>1.840</twTotPathDel><twClkSkew dest = "2.261" src = "0.581">-1.680</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CorrelationTop_INST/CorrelationRamCntl_INST/enao</twSrc><twDest BELType='RAM'>CorrelationTop_INST/RAM_ARRAY_INST/CH_RAM_INST1/RAM_INST1/DRAM_INST0/DRAM_New_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">iGSysMclk</twSrcClk><twPathDel><twSite>SLICE_X52Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>CorrelationTop_INST/ienao</twComp><twBEL>CorrelationTop_INST/CorrelationRamCntl_INST/enao</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y22.ENBRDEN</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">1.684</twDelInfo><twComp>CorrelationTop_INST/ienao</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y22.CLKBRDCLK</twSite><twDelType>Trckc_ENB</twDelType><twDelInfo twEdge="twFalling">-0.044</twDelInfo><twComp>CorrelationTop_INST/RAM_ARRAY_INST/CH_RAM_INST1/RAM_INST1/DRAM_INST0/DRAM_New_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram</twComp><twBEL>CorrelationTop_INST/RAM_ARRAY_INST/CH_RAM_INST1/RAM_INST1/DRAM_INST0/DRAM_New_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram</twBEL></twPathDel><twLogDel>0.156</twLogDel><twRouteDel>1.684</twRouteDel><twTotDel>1.840</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">CorrelationTop_INST/iclkb</twDestClk><twPctLog>8.5</twPctLog><twPctRoute>91.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="139"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_CLKGEN_iExt12288_0 = PERIOD TIMEGRP &quot;Inst_CLKGEN_iExt12288_0&quot;
        TS_FPGA_MclkIn * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="140" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="76.430" period="80.000" constraintValue="80.000" deviceLimit="3.570" freqLimit="280.112" physResource="Communication_inst/otherRegs/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram/CLKAWRCLK" logResource="Communication_inst/otherRegs/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y19.CLKAWRCLK" clockNet="iGSysMclk"/><twPinLimit anchorID="141" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="76.430" period="80.000" constraintValue="80.000" deviceLimit="3.570" freqLimit="280.112" physResource="Communication_inst/otherRegs/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram/CLKBRDCLK" logResource="Communication_inst/otherRegs/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X1Y19.CLKBRDCLK" clockNet="iGSysMclk"/><twPinLimit anchorID="142" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="76.430" period="80.000" constraintValue="80.000" deviceLimit="3.570" freqLimit="280.112" physResource="CorrelationTop_INST/RAM_ARRAY_INST/CH_RAM_INST7/RAM_INST1/DRAM_INST0/DRAM_New_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram/CLKAWRCLK" logResource="CorrelationTop_INST/RAM_ARRAY_INST/CH_RAM_INST7/RAM_INST1/DRAM_INST0/DRAM_New_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y30.CLKAWRCLK" clockNet="CorrelationTop_INST/iclka"/></twPinLimitRpt></twConst><twConst anchorID="143" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_FPGA_MclkIn = PERIOD &quot;FPGA_MclkIn&quot; 40 ns HIGH 50%;" ScopeName="">TS_Inst_CLKGEN_iExt3072_0 = PERIOD TIMEGRP &quot;Inst_CLKGEN_iExt3072_0&quot;         TS_FPGA_MclkIn * 8 HIGH 50%;</twConstName><twItemCnt>1538</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>532</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>42.825</twMinPer></twConstHead><twPathRptBanner iPaths="55" iCriticalPaths="0" sType="EndPoint">Paths for end point ListenModule_inst/I2Sinter (SLICE_X13Y46.A5), 55 paths
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.099</twSlack><twSrc BELType="FF">ListenModule_inst/armtofpgadatar_0</twSrc><twDest BELType="FF">ListenModule_inst/I2Sinter</twDest><twTotPathDel>5.627</twTotPathDel><twClkSkew dest = "5.450" src = "2.765">-2.685</twClkSkew><twDelConst>26.668</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.742" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.627</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ListenModule_inst/armtofpgadatar_0</twSrc><twDest BELType='FF'>ListenModule_inst/I2Sinter</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X11Y52.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="133.332">ArmIISMclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X11Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ListenModule_inst/armtofpgadatar&lt;3&gt;</twComp><twBEL>ListenModule_inst/armtofpgadatar_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y52.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>ListenModule_inst/armtofpgadatar&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>ListenModule_inst/armtofpgadatal&lt;11&gt;</twComp><twBEL>ListenModule_inst/Mmux_GND_752_o_X_732_o_Mux_62_o_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y51.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>ListenModule_inst/Mmux_GND_752_o_X_732_o_Mux_62_o_9</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y51.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>ListenModule_inst/ifsEdge</twComp><twBEL>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y51.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o112</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>ListenModule_inst/ifsEdge</twComp><twBEL>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y50.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o13</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y50.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>ListenModule_inst/ifpgasampCnt&lt;2&gt;</twComp><twBEL>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o15</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>iMusicSDI</twComp><twBEL>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o17</twBEL><twBEL>ListenModule_inst/I2Sinter</twBEL></twPathDel><twLogDel>1.937</twLogDel><twRouteDel>3.690</twRouteDel><twTotDel>5.627</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="160.000">iGSysBclk</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.441</twSlack><twSrc BELType="FF">ListenModule_inst/armtofpgadatar_2</twSrc><twDest BELType="FF">ListenModule_inst/I2Sinter</twDest><twTotPathDel>5.285</twTotPathDel><twClkSkew dest = "5.450" src = "2.765">-2.685</twClkSkew><twDelConst>26.668</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.742" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.627</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ListenModule_inst/armtofpgadatar_2</twSrc><twDest BELType='FF'>ListenModule_inst/I2Sinter</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X11Y52.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="133.332">ArmIISMclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X11Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ListenModule_inst/armtofpgadatar&lt;3&gt;</twComp><twBEL>ListenModule_inst/armtofpgadatar_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y52.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>ListenModule_inst/armtofpgadatar&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>ListenModule_inst/armtofpgadatal&lt;11&gt;</twComp><twBEL>ListenModule_inst/Mmux_GND_752_o_X_732_o_Mux_62_o_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y51.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>ListenModule_inst/Mmux_GND_752_o_X_732_o_Mux_62_o_9</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y51.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>ListenModule_inst/ifsEdge</twComp><twBEL>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y51.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o112</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>ListenModule_inst/ifsEdge</twComp><twBEL>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y50.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o13</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y50.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>ListenModule_inst/ifpgasampCnt&lt;2&gt;</twComp><twBEL>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o15</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>iMusicSDI</twComp><twBEL>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o17</twBEL><twBEL>ListenModule_inst/I2Sinter</twBEL></twPathDel><twLogDel>1.937</twLogDel><twRouteDel>3.348</twRouteDel><twTotDel>5.285</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="160.000">iGSysBclk</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.540</twSlack><twSrc BELType="FF">ListenModule_inst/armtofpgadatal_2</twSrc><twDest BELType="FF">ListenModule_inst/I2Sinter</twDest><twTotPathDel>5.182</twTotPathDel><twClkSkew dest = "5.450" src = "2.769">-2.681</twClkSkew><twDelConst>26.668</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.742" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.627</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ListenModule_inst/armtofpgadatal_2</twSrc><twDest BELType='FF'>ListenModule_inst/I2Sinter</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="133.332">ArmIISMclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X8Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ListenModule_inst/armtofpgadatal&lt;3&gt;</twComp><twBEL>ListenModule_inst/armtofpgadatal_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ListenModule_inst/armtofpgadatal&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ListenModule_inst/armdatatemp&lt;18&gt;</twComp><twBEL>ListenModule_inst/Mmux_GND_752_o_X_732_o_Mux_60_o_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>ListenModule_inst/Mmux_GND_752_o_X_732_o_Mux_60_o_9</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y51.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>ListenModule_inst/ifsEdge</twComp><twBEL>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y51.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o112</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>ListenModule_inst/ifsEdge</twComp><twBEL>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y50.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o13</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y50.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>ListenModule_inst/ifpgasampCnt&lt;2&gt;</twComp><twBEL>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o15</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>iMusicSDI</twComp><twBEL>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o17</twBEL><twBEL>ListenModule_inst/I2Sinter</twBEL></twPathDel><twLogDel>1.987</twLogDel><twRouteDel>3.195</twRouteDel><twTotDel>5.182</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="160.000">iGSysBclk</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="55" iCriticalPaths="0" sType="EndPoint">Paths for end point ListenModule_inst/I2Sinter (SLICE_X13Y46.A4), 55 paths
</twPathRptBanner><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.009</twSlack><twSrc BELType="FF">ListenModule_inst/armtofpgadatar_9</twSrc><twDest BELType="FF">ListenModule_inst/I2Sinter</twDest><twTotPathDel>4.720</twTotPathDel><twClkSkew dest = "5.450" src = "2.762">-2.688</twClkSkew><twDelConst>26.668</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.742" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.627</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ListenModule_inst/armtofpgadatar_9</twSrc><twDest BELType='FF'>ListenModule_inst/I2Sinter</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y53.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="133.332">ArmIISMclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X11Y53.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>ListenModule_inst/armtofpgadatar&lt;7&gt;</twComp><twBEL>ListenModule_inst/armtofpgadatar_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>ListenModule_inst/armtofpgadatar&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ListenModule_inst/armtofpgadatal&lt;7&gt;</twComp><twBEL>ListenModule_inst/Mmux_GND_752_o_X_732_o_Mux_62_o_101</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>ListenModule_inst/Mmux_GND_752_o_X_732_o_Mux_62_o_101</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ListenModule_inst/armtofpgadatal&lt;11&gt;</twComp><twBEL>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ListenModule_inst/armtofpgadatal&lt;19&gt;</twComp><twBEL>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>iMusicSDI</twComp><twBEL>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o17</twBEL><twBEL>ListenModule_inst/I2Sinter</twBEL></twPathDel><twLogDel>1.658</twLogDel><twRouteDel>3.062</twRouteDel><twTotDel>4.720</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="160.000">iGSysBclk</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.098</twSlack><twSrc BELType="FF">ListenModule_inst/armtofpgadatar_5</twSrc><twDest BELType="FF">ListenModule_inst/I2Sinter</twDest><twTotPathDel>4.631</twTotPathDel><twClkSkew dest = "5.450" src = "2.762">-2.688</twClkSkew><twDelConst>26.668</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.742" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.627</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ListenModule_inst/armtofpgadatar_5</twSrc><twDest BELType='FF'>ListenModule_inst/I2Sinter</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y53.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="133.332">ArmIISMclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X11Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ListenModule_inst/armtofpgadatar&lt;7&gt;</twComp><twBEL>ListenModule_inst/armtofpgadatar_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y53.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>ListenModule_inst/armtofpgadatar&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y53.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>ListenModule_inst/Mmux_armdatatemp[11]_FPGAI2Sin_MUX_2095_o121</twComp><twBEL>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o12_SW0_F</twBEL><twBEL>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o12_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y50.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>ListenModule_inst/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ListenModule_inst/ifpgasampCnt&lt;2&gt;</twComp><twBEL>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ListenModule_inst/armtofpgadatal&lt;19&gt;</twComp><twBEL>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>iMusicSDI</twComp><twBEL>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o17</twBEL><twBEL>ListenModule_inst/I2Sinter</twBEL></twPathDel><twLogDel>1.699</twLogDel><twRouteDel>2.932</twRouteDel><twTotDel>4.631</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="160.000">iGSysBclk</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.185</twSlack><twSrc BELType="FF">ListenModule_inst/armtofpgadatar_11</twSrc><twDest BELType="FF">ListenModule_inst/I2Sinter</twDest><twTotPathDel>4.544</twTotPathDel><twClkSkew dest = "5.450" src = "2.762">-2.688</twClkSkew><twDelConst>26.668</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.742" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.627</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ListenModule_inst/armtofpgadatar_11</twSrc><twDest BELType='FF'>ListenModule_inst/I2Sinter</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y53.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="133.332">ArmIISMclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X11Y53.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>ListenModule_inst/armtofpgadatar&lt;7&gt;</twComp><twBEL>ListenModule_inst/armtofpgadatar_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y53.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>ListenModule_inst/armtofpgadatar&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ListenModule_inst/armtofpgadatal&lt;7&gt;</twComp><twBEL>ListenModule_inst/Mmux_GND_752_o_X_732_o_Mux_62_o_101</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>ListenModule_inst/Mmux_GND_752_o_X_732_o_Mux_62_o_101</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ListenModule_inst/armtofpgadatal&lt;11&gt;</twComp><twBEL>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ListenModule_inst/armtofpgadatal&lt;19&gt;</twComp><twBEL>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>iMusicSDI</twComp><twBEL>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o17</twBEL><twBEL>ListenModule_inst/I2Sinter</twBEL></twPathDel><twLogDel>1.658</twLogDel><twRouteDel>2.886</twRouteDel><twTotDel>4.544</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="160.000">iGSysBclk</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point ListenModule_inst/I2Sinter (SLICE_X13Y46.A6), 15 paths
</twPathRptBanner><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.917</twSlack><twSrc BELType="FF">ListenModule_inst/armtofpgadatal_19</twSrc><twDest BELType="FF">ListenModule_inst/I2Sinter</twDest><twTotPathDel>2.815</twTotPathDel><twClkSkew dest = "5.450" src = "2.759">-2.691</twClkSkew><twDelConst>26.668</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.742" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.627</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ListenModule_inst/armtofpgadatal_19</twSrc><twDest BELType='FF'>ListenModule_inst/I2Sinter</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y49.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="133.332">ArmIISMclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X13Y49.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ListenModule_inst/armtofpgadatal&lt;19&gt;</twComp><twBEL>ListenModule_inst/armtofpgadatal_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>ListenModule_inst/armtofpgadatal&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>ListenModule_inst/Mmux_GND_752_o_X_732_o_Mux_60_o_6_f7</twComp><twBEL>ListenModule_inst/Mmux_GND_752_o_X_732_o_Mux_60_o_8</twBEL><twBEL>ListenModule_inst/Mmux_GND_752_o_X_732_o_Mux_60_o_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>ListenModule_inst/Mmux_GND_752_o_X_732_o_Mux_60_o_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>iMusicSDI</twComp><twBEL>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o17</twBEL><twBEL>ListenModule_inst/I2Sinter</twBEL></twPathDel><twLogDel>1.205</twLogDel><twRouteDel>1.610</twRouteDel><twTotDel>2.815</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="160.000">iGSysBclk</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.098</twSlack><twSrc BELType="FF">ListenModule_inst/armtofpgadatal_23</twSrc><twDest BELType="FF">ListenModule_inst/I2Sinter</twDest><twTotPathDel>2.635</twTotPathDel><twClkSkew dest = "5.450" src = "2.758">-2.692</twClkSkew><twDelConst>26.668</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.742" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.627</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ListenModule_inst/armtofpgadatal_23</twSrc><twDest BELType='FF'>ListenModule_inst/I2Sinter</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y50.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="133.332">ArmIISMclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X13Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ListenModule_inst/armtofpgadatal&lt;23&gt;</twComp><twBEL>ListenModule_inst/armtofpgadatal_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>ListenModule_inst/armtofpgadatal&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>ListenModule_inst/Mmux_GND_752_o_X_732_o_Mux_60_o_6_f7</twComp><twBEL>ListenModule_inst/Mmux_GND_752_o_X_732_o_Mux_60_o_7</twBEL><twBEL>ListenModule_inst/Mmux_GND_752_o_X_732_o_Mux_60_o_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>ListenModule_inst/Mmux_GND_752_o_X_732_o_Mux_60_o_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>iMusicSDI</twComp><twBEL>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o17</twBEL><twBEL>ListenModule_inst/I2Sinter</twBEL></twPathDel><twLogDel>1.206</twLogDel><twRouteDel>1.429</twRouteDel><twTotDel>2.635</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="160.000">iGSysBclk</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.115</twSlack><twSrc BELType="FF">ListenModule_inst/armtofpgadatal_20</twSrc><twDest BELType="FF">ListenModule_inst/I2Sinter</twDest><twTotPathDel>2.618</twTotPathDel><twClkSkew dest = "5.450" src = "2.758">-2.692</twClkSkew><twDelConst>26.668</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.742" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.627</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ListenModule_inst/armtofpgadatal_20</twSrc><twDest BELType='FF'>ListenModule_inst/I2Sinter</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y50.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="133.332">ArmIISMclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X13Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ListenModule_inst/armtofpgadatal&lt;23&gt;</twComp><twBEL>ListenModule_inst/armtofpgadatal_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>ListenModule_inst/armtofpgadatal&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>ListenModule_inst/Mmux_GND_752_o_X_732_o_Mux_60_o_6_f7</twComp><twBEL>ListenModule_inst/Mmux_GND_752_o_X_732_o_Mux_60_o_7</twBEL><twBEL>ListenModule_inst/Mmux_GND_752_o_X_732_o_Mux_60_o_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>ListenModule_inst/Mmux_GND_752_o_X_732_o_Mux_60_o_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>iMusicSDI</twComp><twBEL>ListenModule_inst/Mmux_I2Sinter_GND_752_o_MUX_2108_o17</twBEL><twBEL>ListenModule_inst/I2Sinter</twBEL></twPathDel><twLogDel>1.206</twLogDel><twRouteDel>1.412</twRouteDel><twTotDel>2.618</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="160.000">iGSysBclk</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_CLKGEN_iExt3072_0 = PERIOD TIMEGRP &quot;Inst_CLKGEN_iExt3072_0&quot;
        TS_FPGA_MclkIn * 8 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VuMeter/bitclk_cnt_2 (SLICE_X28Y38.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.405</twSlack><twSrc BELType="FF">VuMeter/bitclk_cnt_1</twSrc><twDest BELType="FF">VuMeter/bitclk_cnt_2</twDest><twTotPathDel>0.405</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>VuMeter/bitclk_cnt_1</twSrc><twDest BELType='FF'>VuMeter/bitclk_cnt_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="320.000">iGSysBclk</twSrcClk><twPathDel><twSite>SLICE_X28Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>VuMeter/bitclk_cnt&lt;5&gt;</twComp><twBEL>VuMeter/bitclk_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y38.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.084</twDelInfo><twComp>VuMeter/bitclk_cnt&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y38.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>VuMeter/bitclk_cnt&lt;5&gt;</twComp><twBEL>VuMeter/Result&lt;2&gt;1</twBEL><twBEL>VuMeter/bitclk_cnt_2</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.084</twRouteDel><twTotDel>0.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="320.000">iGSysBclk</twDestClk><twPctLog>79.3</twPctLog><twPctRoute>20.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VuMeter/bitclk_cnt_5 (SLICE_X28Y38.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">VuMeter/bitclk_cnt_5</twSrc><twDest BELType="FF">VuMeter/bitclk_cnt_5</twDest><twTotPathDel>0.415</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>VuMeter/bitclk_cnt_5</twSrc><twDest BELType='FF'>VuMeter/bitclk_cnt_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="320.000">iGSysBclk</twSrcClk><twPathDel><twSite>SLICE_X28Y38.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>VuMeter/bitclk_cnt&lt;5&gt;</twComp><twBEL>VuMeter/bitclk_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y38.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>VuMeter/bitclk_cnt&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y38.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>VuMeter/bitclk_cnt&lt;5&gt;</twComp><twBEL>VuMeter/Result&lt;5&gt;1</twBEL><twBEL>VuMeter/bitclk_cnt_5</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="320.000">iGSysBclk</twDestClk><twPctLog>94.0</twPctLog><twPctRoute>6.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ListenModule_inst/fpgadatatemp_6 (SLICE_X4Y49.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.420</twSlack><twSrc BELType="FF">ListenModule_inst/fpgadatatemp_6</twSrc><twDest BELType="FF">ListenModule_inst/fpgadatatemp_6</twDest><twTotPathDel>0.420</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ListenModule_inst/fpgadatatemp_6</twSrc><twDest BELType='FF'>ListenModule_inst/fpgadatatemp_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="320.000">iGSysBclk</twSrcClk><twPathDel><twSite>SLICE_X4Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>ListenModule_inst/fpgadatatemp&lt;7&gt;</twComp><twBEL>ListenModule_inst/fpgadatatemp_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>ListenModule_inst/fpgadatatemp&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>ListenModule_inst/fpgadatatemp&lt;7&gt;</twComp><twBEL>ListenModule_inst/Mmux_fpgadatatemp[6]_iI2Sfpgaselect_MUX_2073_o11</twBEL><twBEL>ListenModule_inst/fpgadatatemp_6</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.030</twRouteDel><twTotDel>0.420</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="320.000">iGSysBclk</twDestClk><twPctLog>92.9</twPctLog><twPctRoute>7.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="168"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_CLKGEN_iExt3072_0 = PERIOD TIMEGRP &quot;Inst_CLKGEN_iExt3072_0&quot;
        TS_FPGA_MclkIn * 8 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="169" type="MINPERIOD" name="Tbcper_I" slack="317.334" period="320.000" constraintValue="320.000" deviceLimit="2.666" freqLimit="375.094" physResource="Inst_CLKGEN/sys_INST2/I0" logResource="Inst_CLKGEN/sys_INST2/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="ADBclk1_OBUF"/><twPinLimit anchorID="170" type="MINPERIOD" name="Tcp" slack="319.520" period="320.000" constraintValue="320.000" deviceLimit="0.480" freqLimit="2083.333" physResource="ListenModule_inst/fpgadatatemp&lt;15&gt;/CLK" logResource="ListenModule_inst/fpgadatatemp_14/CK" locationPin="SLICE_X6Y48.CLK" clockNet="iGSysBclk"/><twPinLimit anchorID="171" type="MINPERIOD" name="Tcp" slack="319.520" period="320.000" constraintValue="320.000" deviceLimit="0.480" freqLimit="2083.333" physResource="ListenModule_inst/fpgadatatemp&lt;15&gt;/CLK" logResource="ListenModule_inst/fpgadatatemp_15/CK" locationPin="SLICE_X6Y48.CLK" clockNet="iGSysBclk"/></twPinLimitRpt></twConst><twConst anchorID="172" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_TO_Inst_CLKGENdcmrst_LD = MAXDELAY TO TIMEGRP &quot;TO_Inst_CLKGENdcmrst_LD&quot;         TS_CLK24576M DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>8.254</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CLKGEN/dcmrst_LD (SLICE_X12Y40.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathFromToDelay"><twSlack>31.746</twSlack><twSrc BELType="PAD">FP_ResetIn</twSrc><twDest BELType="LATCH">Inst_CLKGEN/dcmrst_LD</twDest><twTotPathDel>8.254</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FP_ResetIn</twSrc><twDest BELType='LATCH'>Inst_CLKGEN/dcmrst_LD</twDest><twLogLvls>2</twLogLvls><twSrcSite>B3.PAD</twSrcSite><twPathDel><twSite>B3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FP_ResetIn</twComp><twBEL>FP_ResetIn</twBEL><twBEL>FP_ResetIn_IBUF</twBEL><twBEL>ProtoComp441.IMUX</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y48.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">5.098</twDelInfo><twComp>FP_ResetIn_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_CLKGEN/rst_inv</twComp><twBEL>Inst_CLKGEN/rst_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y40.CLK</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.340</twDelInfo><twComp>Inst_CLKGEN/rst_inv</twComp></twPathDel><twLogDel>1.816</twLogDel><twRouteDel>6.438</twRouteDel><twTotDel>8.254</twTotDel><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_Inst_CLKGENdcmrst_LD = MAXDELAY TO TIMEGRP &quot;TO_Inst_CLKGENdcmrst_LD&quot;
        TS_CLK24576M DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CLKGEN/dcmrst_LD (SLICE_X12Y40.CLK), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="175"><twSlack>4.208</twSlack><twSrc BELType="PAD">FP_ResetIn</twSrc><twDest BELType="LATCH">Inst_CLKGEN/dcmrst_LD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>FP_ResetIn</twSrc><twDest BELType='LATCH'>Inst_CLKGEN/dcmrst_LD</twDest><twLogLvls>2</twLogLvls><twSrcSite>B3.PAD</twSrcSite><twPathDel><twSite>B3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>FP_ResetIn</twComp><twBEL>FP_ResetIn</twBEL><twBEL>FP_ResetIn_IBUF</twBEL><twBEL>ProtoComp441.IMUX</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y48.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.590</twDelInfo><twComp>FP_ResetIn_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Inst_CLKGEN/rst_inv</twComp><twBEL>Inst_CLKGEN/rst_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y40.CLK</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twFalling">0.699</twDelInfo><twComp>Inst_CLKGEN/rst_inv</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>3.289</twRouteDel><twTotDel>4.208</twTotDel><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConstRollupTable uID="2" anchorID="176"><twConstRollup name="TS_CLK24576M" fullName="TS_CLK24576M = PERIOD TIMEGRP &quot;CLK24576M&quot; 40 ns HIGH 50%;" type="origin" depth="0" requirement="40.000" prefType="period" actual="16.000" actualRollup="28.748" errors="0" errorRollup="0" items="474" itemsRollup="251"/><twConstRollup name="TS_Inst_CLKGEN_iExt18432" fullName="TS_Inst_CLKGEN_iExt18432 = PERIOD TIMEGRP &quot;Inst_CLKGEN_iExt18432&quot; TS_CLK24576M         / 0.75 HIGH 50%;" type="child" depth="1" requirement="53.333" prefType="period" actual="38.331" actualRollup="N/A" errors="0" errorRollup="0" items="104" itemsRollup="0"/><twConstRollup name="TS_Inst_CLKGEN_iExt12288" fullName="TS_Inst_CLKGEN_iExt12288 = PERIOD TIMEGRP &quot;Inst_CLKGEN_iExt12288&quot; TS_CLK24576M         * 2 HIGH 50%;" type="child" depth="1" requirement="80.000" prefType="period" actual="3.570" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_CLKGEN_iExt3072" fullName="TS_Inst_CLKGEN_iExt3072 = PERIOD TIMEGRP &quot;Inst_CLKGEN_iExt3072&quot; TS_CLK24576M *         8 HIGH 50%;" type="child" depth="1" requirement="320.000" prefType="period" actual="66.928" actualRollup="N/A" errors="0" errorRollup="0" items="146" itemsRollup="0"/><twConstRollup name="TS_TO_Inst_CLKGENdcmrst_LD" fullName="TS_TO_Inst_CLKGENdcmrst_LD = MAXDELAY TO TIMEGRP &quot;TO_Inst_CLKGENdcmrst_LD&quot;         TS_CLK24576M DATAPATHONLY;" type="child" depth="1" requirement="40.000" prefType="maxdelay" actual="8.254" actualRollup="N/A" errors="0" errorRollup="0" items="1" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="3" anchorID="177"><twConstRollup name="TS_FPGA_MclkIn" fullName="TS_FPGA_MclkIn = PERIOD TIMEGRP &quot;FPGA_MclkIn&quot; 40 ns HIGH 50%;" type="origin" depth="0" requirement="40.000" prefType="period" actual="16.000" actualRollup="15.217" errors="0" errorRollup="0" items="0" itemsRollup="20378886"/><twConstRollup name="TS_Inst_CLKGEN_iExt18432_0" fullName="TS_Inst_CLKGEN_iExt18432_0 = PERIOD TIMEGRP &quot;Inst_CLKGEN_iExt18432_0&quot;         TS_FPGA_MclkIn / 0.75 HIGH 50%;" type="child" depth="1" requirement="53.333" prefType="period" actual="20.289" actualRollup="N/A" errors="0" errorRollup="0" items="653" itemsRollup="0"/><twConstRollup name="TS_Inst_CLKGEN_iExt12288_0" fullName="TS_Inst_CLKGEN_iExt12288_0 = PERIOD TIMEGRP &quot;Inst_CLKGEN_iExt12288_0&quot;         TS_FPGA_MclkIn * 2 HIGH 50%;" type="child" depth="1" requirement="80.000" prefType="period" actual="20.353" actualRollup="N/A" errors="0" errorRollup="0" items="20376695" itemsRollup="0"/><twConstRollup name="TS_Inst_CLKGEN_iExt3072_0" fullName="TS_Inst_CLKGEN_iExt3072_0 = PERIOD TIMEGRP &quot;Inst_CLKGEN_iExt3072_0&quot;         TS_FPGA_MclkIn * 8 HIGH 50%;" type="child" depth="1" requirement="320.000" prefType="period" actual="42.825" actualRollup="N/A" errors="0" errorRollup="0" items="1538" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="178">0</twUnmetConstCnt><twDataSheet anchorID="179" twNameLen="15"><twClk2SUList anchorID="180" twDestWidth="12"><twDest>CLK24576M</twDest><twClk2SU><twSrc>CLK24576M</twSrc><twRiseRise>20.353</twRiseRise><twFallRise>9.979</twFallRise><twRiseFall>9.582</twRiseFall><twFallFall>5.072</twFallFall></twClk2SU><twClk2SU><twSrc>DanteCheck</twSrc><twRiseRise>20.353</twRiseRise><twFallRise>9.979</twFallRise><twRiseFall>9.043</twRiseFall><twFallFall>5.072</twFallFall></twClk2SU><twClk2SU><twSrc>FPGA_BclkIn</twSrc><twRiseRise>5.092</twRiseRise><twFallRise>9.979</twFallRise><twRiseFall>8.072</twRiseFall><twFallFall>4.382</twFallFall></twClk2SU><twClk2SU><twSrc>FPGA_FsclkIn</twSrc><twRiseRise>15.843</twRiseRise></twClk2SU><twClk2SU><twSrc>FPGA_MclkIn</twSrc><twRiseRise>20.353</twRiseRise><twFallRise>9.979</twFallRise><twRiseFall>9.043</twRiseFall><twFallFall>5.072</twFallFall></twClk2SU><twClk2SU><twSrc>nFpgaReset</twSrc><twRiseRise>15.843</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="181" twDestWidth="12"><twDest>DanteCheck</twDest><twClk2SU><twSrc>CLK24576M</twSrc><twRiseRise>20.353</twRiseRise><twFallRise>9.979</twFallRise><twRiseFall>9.582</twRiseFall><twFallFall>5.072</twFallFall></twClk2SU><twClk2SU><twSrc>DanteCheck</twSrc><twRiseRise>20.353</twRiseRise><twFallRise>9.979</twFallRise><twRiseFall>9.043</twRiseFall><twFallFall>5.072</twFallFall></twClk2SU><twClk2SU><twSrc>FPGA_BclkIn</twSrc><twRiseRise>5.092</twRiseRise><twFallRise>9.979</twFallRise><twRiseFall>8.072</twRiseFall><twFallFall>4.382</twFallFall></twClk2SU><twClk2SU><twSrc>FPGA_FsclkIn</twSrc><twRiseRise>15.843</twRiseRise></twClk2SU><twClk2SU><twSrc>FPGA_MclkIn</twSrc><twRiseRise>20.353</twRiseRise><twFallRise>9.979</twFallRise><twRiseFall>9.043</twRiseFall><twFallFall>5.072</twFallFall></twClk2SU><twClk2SU><twSrc>nFpgaReset</twSrc><twRiseRise>15.843</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="182" twDestWidth="11"><twDest>FPGA_BclkIn</twDest><twClk2SU><twSrc>CLK24576M</twSrc><twRiseRise>8.366</twRiseRise><twFallRise>9.979</twFallRise><twRiseFall>7.693</twRiseFall><twFallFall>4.382</twFallFall></twClk2SU><twClk2SU><twSrc>DanteCheck</twSrc><twRiseRise>7.666</twRiseRise><twFallRise>9.979</twFallRise><twRiseFall>6.213</twRiseFall><twFallFall>4.382</twFallFall></twClk2SU><twClk2SU><twSrc>FPGA_BclkIn</twSrc><twRiseRise>5.092</twRiseRise><twFallRise>9.979</twFallRise><twRiseFall>6.213</twRiseFall><twFallFall>4.382</twFallFall></twClk2SU><twClk2SU><twSrc>FPGA_MclkIn</twSrc><twRiseRise>7.666</twRiseRise><twFallRise>9.979</twFallRise><twRiseFall>6.213</twRiseFall><twFallFall>4.382</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="183" twDestWidth="11"><twDest>FPGA_FsclkIn</twDest><twClk2SU><twSrc>CLK24576M</twSrc><twRiseRise>13.184</twRiseRise></twClk2SU><twClk2SU><twSrc>DanteCheck</twSrc><twRiseRise>13.184</twRiseRise></twClk2SU><twClk2SU><twSrc>FPGA_MclkIn</twSrc><twRiseRise>13.184</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="184" twDestWidth="12"><twDest>FPGA_MclkIn</twDest><twClk2SU><twSrc>CLK24576M</twSrc><twRiseRise>20.353</twRiseRise><twFallRise>9.979</twFallRise><twRiseFall>9.582</twRiseFall><twFallFall>5.072</twFallFall></twClk2SU><twClk2SU><twSrc>DanteCheck</twSrc><twRiseRise>20.353</twRiseRise><twFallRise>9.979</twFallRise><twRiseFall>9.043</twRiseFall><twFallFall>5.072</twFallFall></twClk2SU><twClk2SU><twSrc>FPGA_BclkIn</twSrc><twRiseRise>5.092</twRiseRise><twFallRise>9.979</twFallRise><twRiseFall>8.072</twRiseFall><twFallFall>4.382</twFallFall></twClk2SU><twClk2SU><twSrc>FPGA_FsclkIn</twSrc><twRiseRise>15.843</twRiseRise></twClk2SU><twClk2SU><twSrc>FPGA_MclkIn</twSrc><twRiseRise>20.353</twRiseRise><twFallRise>9.979</twFallRise><twRiseFall>9.043</twRiseFall><twFallFall>5.072</twFallFall></twClk2SU><twClk2SU><twSrc>nFpgaReset</twSrc><twRiseRise>15.843</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="185" twDestWidth="11"><twDest>nFpgaReset</twDest><twClk2SU><twSrc>CLK24576M</twSrc><twRiseRise>13.184</twRiseRise></twClk2SU><twClk2SU><twSrc>DanteCheck</twSrc><twRiseRise>13.184</twRiseRise></twClk2SU><twClk2SU><twSrc>FPGA_MclkIn</twSrc><twRiseRise>13.184</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="186"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>20379611</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>14163</twConnCnt></twConstCov><twStats anchorID="187"><twMinPer>66.928</twMinPer><twFootnote number="1" /><twMaxFreq>14.941</twMaxFreq><twMaxFromToDel>8.254</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Apr 02 11:21:39 2018 </twTimestamp></twFoot><twClientInfo anchorID="188"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 344 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
