{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition " "Info: Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 07 16:17:11 2005 " "Info: Processing started: Thu Apr 07 16:17:11 2005" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off fpga1 -c hdvb0 " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off fpga1 -c hdvb0" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_interface.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file serial_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_interface-Behavioral " "Info: Found design unit 1: serial_interface-Behavioral" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" "serial_interface-Behavioral" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" 25 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 serial_interface " "Info: Found entity 1: serial_interface" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" "serial_interface" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" 6 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file state_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_counter-Behavioral " "Info: Found design unit 1: state_counter-Behavioral" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/state_counter.vhd" "state_counter-Behavioral" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/state_counter.vhd" 21 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 state_counter " "Info: Found entity 1: state_counter" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/state_counter.vhd" "state_counter" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/state_counter.vhd" 11 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_lut.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file color_lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 color_lut-Behavioral " "Info: Found design unit 1: color_lut-Behavioral" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" "color_lut-Behavioral" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" 25 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 color_lut " "Info: Found entity 1: color_lut" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" "color_lut" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" 11 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file video_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_sm-Behavioral " "Info: Found design unit 1: video_sm-Behavioral" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "video_sm-Behavioral" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 33 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 video_sm " "Info: Found entity 1: video_sm" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "video_sm" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 11 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pack_reverse_bit_order.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file pack_reverse_bit_order.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pack_reverse_bit_order " "Info: Found design unit 1: pack_reverse_bit_order" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/pack_reverse_bit_order.vhd" "pack_reverse_bit_order" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/pack_reverse_bit_order.vhd" 4 -1 0 } }  } 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pack_reverse_bit_order-body " "Info: Found design unit 2: pack_reverse_bit_order-body" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/pack_reverse_bit_order.vhd" "pack_reverse_bit_order-body" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/pack_reverse_bit_order.vhd" 8 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file crc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pack_crc " "Info: Found design unit 1: pack_crc" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/crc.vhd" "pack_crc" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/crc.vhd" 4 -1 0 } }  } 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pack_crc-body " "Info: Found design unit 2: pack_crc-body" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/crc.vhd" "pack_crc-body" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/crc.vhd" 21 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_frame.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sd_frame.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_frame-Behavioral " "Info: Found design unit 1: sd_frame-Behavioral" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_frame.vhd" "sd_frame-Behavioral" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_frame.vhd" 22 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 sd_frame " "Info: Found entity 1: sd_frame" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_frame.vhd" "sd_frame" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_frame.vhd" 11 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hd_frame.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hd_frame.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hd_frame-Behavioral " "Info: Found design unit 1: hd_frame-Behavioral" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_frame.vhd" "hd_frame-Behavioral" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_frame.vhd" 28 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 hd_frame " "Info: Found entity 1: hd_frame" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_frame.vhd" "hd_frame" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_frame.vhd" 11 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edh.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file edh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edh-a " "Info: Found design unit 1: edh-a" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/edh.vhd" "edh-a" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/edh.vhd" 52 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 edh " "Info: Found entity 1: edh" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/edh.vhd" "edh" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/edh.vhd" 38 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hd_framegenerator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hd_framegenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hd_framegenerator-behavioral " "Info: Found design unit 1: hd_framegenerator-behavioral" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" "hd_framegenerator-behavioral" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" 35 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 hd_framegenerator " "Info: Found entity 1: hd_framegenerator" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" "hd_framegenerator" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" 8 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdvb0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hdvb0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdvb0-a " "Info: Found design unit 1: hdvb0-a" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "hdvb0-a" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 64 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 hdvb0 " "Info: Found entity 1: hdvb0" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "hdvb0" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 13 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SCRAMTX.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file SCRAMTX.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scramtx-archscram " "Info: Found design unit 1: scramtx-archscram" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" "scramtx-archscram" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" 50 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 scramtx " "Info: Found entity 1: scramtx" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" "scramtx" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" 30 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scramtx20.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file scramtx20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scram20-archscram " "Info: Found design unit 1: scram20-archscram" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20.vhd" "scram20-archscram" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20.vhd" 48 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 scram20 " "Info: Found entity 1: scram20" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20.vhd" "scram20" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20.vhd" 33 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scramtx20_top.vhd 6 3 " "Info: Found 6 design units, including 3 entities, in source file scramtx20_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scram20_top-behavior " "Info: Found design unit 1: scram20_top-behavior" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "scram20_top-behavior" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 50 -1 0 } }  } 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_ddr_input22-SYN " "Info: Found design unit 2: altera_ddr_input22-SYN" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "altera_ddr_input22-SYN" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 276 -1 0 } }  } 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_ddr_output11-SYN " "Info: Found design unit 3: altera_ddr_output11-SYN" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "altera_ddr_output11-SYN" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 346 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 scram20_top " "Info: Found entity 1: scram20_top" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "scram20_top" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 33 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "2 altera_ddr_input22 " "Info: Found entity 2: altera_ddr_input22" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "altera_ddr_input22" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 265 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "3 altera_ddr_output11 " "Info: Found entity 3: altera_ddr_output11" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "altera_ddr_output11" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 334 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_framegenerator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sd_framegenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_framegenerator-Behavioral " "Info: Found design unit 1: sd_framegenerator-Behavioral" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_framegenerator.vhd" "sd_framegenerator-Behavioral" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_framegenerator.vhd" 29 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 sd_framegenerator " "Info: Found entity 1: sd_framegenerator" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_framegenerator.vhd" "sd_framegenerator" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_framegenerator.vhd" 11 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smpte_259.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file smpte_259.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smpte_259-a " "Info: Found design unit 1: smpte_259-a" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_259.vhd" "smpte_259-a" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_259.vhd" 57 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 smpte_259 " "Info: Found entity 1: smpte_259" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_259.vhd" "smpte_259" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_259.vhd" 20 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smpte_292.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file smpte_292.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smpte_292-structure " "Info: Found design unit 1: smpte_292-structure" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "smpte_292-structure" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 58 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 smpte_292 " "Info: Found entity 1: smpte_292" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "smpte_292" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 28 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi-a " "Info: Found design unit 1: spi-a" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" "spi-a" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" 34 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 spi " "Info: Found entity 1: spi" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" "spi" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" 23 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelregs.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file channelregs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channelregs-a " "Info: Found design unit 1: channelregs-a" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "channelregs-a" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 80 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 channelregs " "Info: Found entity 1: channelregs" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "channelregs" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 55 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "read_data1 hdvb0.vhd(296) " "Warning: VHDL Signal Declaration warning at hdvb0.vhd(296): used implicit default value for signal read_data1 because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 296 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rxdata_outa hdvb0.vhd(300) " "Warning: VHDL Signal Declaration warning at hdvb0.vhd(300): used implicit default value for signal rxdata_outa because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 300 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tpdatab hdvb0.vhd(306) " "Warning: VHDL Signal Declaration warning at hdvb0.vhd(306): used implicit default value for signal tpdatab because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 306 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rx292data_outa hdvb0.vhd(317) " "Warning: VHDL Signal Declaration warning at hdvb0.vhd(317): used implicit default value for signal rx292data_outa because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 317 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "y_crc_errorsa hdvb0.vhd(320) " "Warning: VHDL Signal Declaration warning at hdvb0.vhd(320): used implicit default value for signal y_crc_errorsa because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 320 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "c_crc_errorsa hdvb0.vhd(320) " "Warning: VHDL Signal Declaration warning at hdvb0.vhd(320): used implicit default value for signal c_crc_errorsa because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 320 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "video_type_a hdvb0.vhd(327) " "Warning: VHDL Signal Declaration warning at hdvb0.vhd(327): used implicit default value for signal video_type_a because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 327 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "acrc_errors_a hdvb0.vhd(332) " "Warning: VHDL Signal Declaration warning at hdvb0.vhd(332): used implicit default value for signal acrc_errors_a because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 332 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fcrc_errors_a hdvb0.vhd(332) " "Warning: VHDL Signal Declaration warning at hdvb0.vhd(332): used implicit default value for signal fcrc_errors_a because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 332 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "next_freqa hdvb0.vhd(336) " "Warning: VHDL Signal Declaration warning at hdvb0.vhd(336): used implicit default value for signal next_freqa because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 336 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "c1 hdvb0.vhd(337) " "Warning: VHDL Signal Declaration warning at hdvb0.vhd(337): used implicit default value for signal c1 because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 337 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "hdformat hdvb0.vhd(340) " "Warning: VHDL Signal Declaration warning at hdvb0.vhd(340): ignored default value for signal hdformat" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 340 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sif_reset_n hdvb0.vhd(349) " "Warning: VHDL Signal Declaration warning at hdvb0.vhd(349): used implicit default value for signal sif_reset_n because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 349 0 0 } }  } 0}
{ "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "spi.vhd(106) " "Info: VHDL Case Statement information at spi.vhd(106): OTHERS choice is never selected" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" 106 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "txsrcreg channelregs.vhd(84) " "Warning: VHDL Process Statement warning at channelregs.vhd(84): signal or variable txsrcreg may not be assigned a new value in every possible path through the Process Statement. Signal or variable txsrcreg holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 84 0 0 } }  } 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_NET" " <auto>~467  " "Warning: Tied undriven net  <auto>~467 at  to GND or VCC" {  } {  } 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_NET" " <auto>~468  " "Warning: Tied undriven net  <auto>~468 at  to GND or VCC" {  } {  } 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_NET" " <auto>~467  " "Warning: Tied undriven net  <auto>~467 at  to GND or VCC" {  } {  } 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_NET" " <auto>~468  " "Warning: Tied undriven net  <auto>~468 at  to GND or VCC" {  } {  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "asl sd_framegenerator.vhd(42) " "Warning: VHDL Process Statement warning at sd_framegenerator.vhd(42): signal asl is in statement, but is not in sensitivity list" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_framegenerator.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_framegenerator.vhd" 42 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "asl sd_framegenerator.vhd(44) " "Warning: VHDL Process Statement warning at sd_framegenerator.vhd(44): signal asl is in statement, but is not in sensitivity list" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_framegenerator.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_framegenerator.vhd" 44 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_crc edh.vhd(135) " "Warning: VHDL Process Statement warning at edh.vhd(135): signal or variable reset_crc may not be assigned a new value in every possible path through the Process Statement. Signal or variable reset_crc holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/edh.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/edh.vhd" 135 0 0 } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altddio_in " "Info: Found entity 1: altddio_in" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "altddio_in" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 67 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 cyclone_ddio_in " "Info: Found entity 1: cyclone_ddio_in" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "cyclone_ddio_in" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 1 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altddio_out " "Info: Found entity 1: altddio_out" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "altddio_out" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 81 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 cyclone_ddio_out " "Info: Found entity 1: cyclone_ddio_out" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "cyclone_ddio_out" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 1 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "active_line video_sm.vhd(69) " "Warning: VHDL Signal Declaration warning at video_sm.vhd(69): ignored default value for signal active_line" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 69 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "timeout video_sm.vhd(72) " "Warning: VHDL Signal Declaration warning at video_sm.vhd(72): used explicit default value for signal timeout because signal was never assigned a value" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 72 0 0 } }  } 0}
{ "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "video_sm.vhd(412) " "Info: VHDL Case Statement information at video_sm.vhd(412): OTHERS choice is never selected" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 412 0 0 } }  } 0}
{ "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "video_sm.vhd(621) " "Info: VHDL Case Statement information at video_sm.vhd(621): OTHERS choice is never selected" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 621 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "yramp color_lut.vhd(40) " "Warning: VHDL Signal Declaration warning at color_lut.vhd(40): ignored default value for signal yramp" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" 40 0 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|bypass_int data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|bypass_int with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 146 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|ten_twenty_sync data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|ten_twenty_sync with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 146 -1 0 } }  } 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|oe_cell_1 " "Info: Power-up level of register smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|oe_cell_1 is not specified -- using unspecified power-up level" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 136 8 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|oe_cell_1 data_in VCC " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|oe_cell_1 with stuck data_in port to stuck value VCC" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 136 8 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|scram20:scram20_inst\|bypassl data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|scram20:scram20_inst\|bypassl with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20.vhd" 103 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_259:mod3\|scramtx:u2\|svsen data_in GND " "Warning: Reduced register smpte_259:mod3\|scramtx:u2\|svsen with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" 106 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_259:mod3\|scramtx:u2\|scden data_in GND " "Warning: Reduced register smpte_259:mod3\|scramtx:u2\|scden with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" 106 -1 0 } }  } 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "smpte_259:mod3\|scramtx:u2\|DVB_enl " "Info: Power-up level of register smpte_259:mod3\|scramtx:u2\|DVB_enl is not specified -- using unspecified power-up level" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" 106 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_259:mod3\|scramtx:u2\|DVB_enl data_in VCC " "Warning: Reduced register smpte_259:mod3\|scramtx:u2\|DVB_enl with stuck data_in port to stuck value VCC" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" 106 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_259:mod3\|scramtx:u2\|trs_filtl data_in GND " "Warning: Reduced register smpte_259:mod3\|scramtx:u2\|trs_filtl with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" 106 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_259:mod3\|scramtx:u2\|bypassl data_in GND " "Warning: Reduced register smpte_259:mod3\|scramtx:u2\|bypassl with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" 106 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|statusreg\[2\] data_in GND " "Warning: Reduced register channelregs:mod2\|statusreg\[2\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 113 -1 0 } }  } 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "12 " "Info: Ignored 12 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "12 " "Info: Ignored 12 SOFT buffer(s)" {  } {  } 0}  } {  } 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "sd_frame:mod4\|sd_framegenerator:sdi_frame\|video\[0\] sd_frame:mod4\|sd_framegenerator:sdi_frame\|video\[1\] " "Info: Duplicate register sd_frame:mod4\|sd_framegenerator:sdi_frame\|video\[0\] merged to single register sd_frame:mod4\|sd_framegenerator:sdi_frame\|video\[1\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_framegenerator.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_framegenerator.vhd" 23 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sd_frame:mod4\|edh:error_detection_and_handling\|reset_crc " "Warning: LATCH primitive sd_frame:mod4\|edh:error_detection_and_handling\|reset_crc is permanently enabled" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/edh.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/edh.vhd" 135 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "serial_interface:mod0\|tp_option\[2\] " "Warning: No clock transition on serial_interface:mod0\|tp_option\[2\] register" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" 19 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "serial_interface:mod0\|tp_option\[2\] clock GND " "Warning: Reduced register serial_interface:mod0\|tp_option\[2\] with stuck clock port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" 19 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "serial_interface:mod0\|tp_option\[0\] " "Warning: No clock transition on serial_interface:mod0\|tp_option\[0\] register" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" 19 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "serial_interface:mod0\|tp_option\[0\] clock GND " "Warning: Reduced register serial_interface:mod0\|tp_option\[0\] with stuck clock port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" 19 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "serial_interface:mod0\|tp_option\[1\] " "Warning: No clock transition on serial_interface:mod0\|tp_option\[1\] register" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" 19 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "serial_interface:mod0\|tp_option\[1\] clock GND " "Warning: Reduced register serial_interface:mod0\|tp_option\[1\] with stuck clock port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" 19 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[31\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[31\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[23\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[23\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[15\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[15\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[7\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[7\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[31\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[31\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[23\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[23\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[15\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[15\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[7\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[7\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|statusreg\[7\] data_in GND " "Warning: Reduced register channelregs:mod2\|statusreg\[7\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 113 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[30\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[30\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[22\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[22\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[14\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[14\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[6\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[6\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[30\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[30\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[22\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[22\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[14\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[14\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[6\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[6\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|statusreg\[6\] data_in GND " "Warning: Reduced register channelregs:mod2\|statusreg\[6\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 113 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[29\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[29\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[21\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[21\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[13\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[13\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[5\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[5\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[29\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[29\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[21\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[21\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[13\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[13\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[5\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[5\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|statusreg\[5\] data_in GND " "Warning: Reduced register channelregs:mod2\|statusreg\[5\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 113 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[28\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[28\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[20\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[20\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[12\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[12\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[4\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[4\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[28\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[28\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[20\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[20\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[12\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[12\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[4\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[4\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|statusreg\[4\] data_in GND " "Warning: Reduced register channelregs:mod2\|statusreg\[4\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 113 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[27\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[27\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[19\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[19\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[11\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[11\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[3\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[3\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[27\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[27\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[19\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[19\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[11\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[11\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[3\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[3\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|statusreg\[3\] data_in GND " "Warning: Reduced register channelregs:mod2\|statusreg\[3\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 113 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[26\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[26\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[18\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[18\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[10\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[10\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[2\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[2\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[26\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[26\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[18\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[18\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[10\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[10\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[2\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[2\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[25\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[25\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[17\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[17\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[9\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[9\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[1\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[1\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[25\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[25\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[17\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[17\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[9\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[9\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[1\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[1\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[24\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[24\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[16\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[16\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[8\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[8\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ccrcreg\[0\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ccrcreg\[0\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 137 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[24\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[24\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[16\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[16\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[8\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[8\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:mod2\|Ycrcreg\[0\] data_in GND " "Warning: Reduced register channelregs:mod2\|Ycrcreg\[0\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 131 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[10\] data_in GND " "Warning: Reduced register lrx292data_outa\[10\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 440 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[11\] data_in GND " "Warning: Reduced register lrx292data_outa\[11\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 440 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[12\] data_in GND " "Warning: Reduced register lrx292data_outa\[12\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 440 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[13\] data_in GND " "Warning: Reduced register lrx292data_outa\[13\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 440 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[14\] data_in GND " "Warning: Reduced register lrx292data_outa\[14\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 440 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[15\] data_in GND " "Warning: Reduced register lrx292data_outa\[15\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 440 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[16\] data_in GND " "Warning: Reduced register lrx292data_outa\[16\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 440 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[17\] data_in GND " "Warning: Reduced register lrx292data_outa\[17\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 440 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[18\] data_in GND " "Warning: Reduced register lrx292data_outa\[18\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 440 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[19\] data_in GND " "Warning: Reduced register lrx292data_outa\[19\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 440 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[0\] data_in GND " "Warning: Reduced register lrx292data_outa\[0\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 440 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[1\] data_in GND " "Warning: Reduced register lrx292data_outa\[1\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 440 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[2\] data_in GND " "Warning: Reduced register lrx292data_outa\[2\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 440 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[3\] data_in GND " "Warning: Reduced register lrx292data_outa\[3\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 440 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[4\] data_in GND " "Warning: Reduced register lrx292data_outa\[4\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 440 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[5\] data_in GND " "Warning: Reduced register lrx292data_outa\[5\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 440 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[6\] data_in GND " "Warning: Reduced register lrx292data_outa\[6\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 440 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[7\] data_in GND " "Warning: Reduced register lrx292data_outa\[7\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 440 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[8\] data_in GND " "Warning: Reduced register lrx292data_outa\[8\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 440 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lrx292data_outa\[9\] data_in GND " "Warning: Reduced register lrx292data_outa\[9\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 440 -1 0 } }  } 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "sd_frame:mod4\|edh:error_detection_and_handling\|data_out\[0\] sd_frame:mod4\|edh:error_detection_and_handling\|data_out\[1\] " "Info: Duplicate register sd_frame:mod4\|edh:error_detection_and_handling\|data_out\[0\] merged to single register sd_frame:mod4\|edh:error_detection_and_handling\|data_out\[1\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/edh.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/edh.vhd" 48 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sd_frame:mod4\|video_out\[0\] sd_frame:mod4\|video_out\[1\] " "Info: Duplicate register sd_frame:mod4\|video_out\[0\] merged to single register sd_frame:mod4\|video_out\[1\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_frame.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_frame.vhd" 18 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "video_sm:mod7\|load_val\[10\] video_sm:mod7\|load_val\[9\] " "Info: Duplicate register video_sm:mod7\|load_val\[10\] merged to single register video_sm:mod7\|load_val\[9\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 421 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "video_sm:mod7\|state_counter:counter\|count\[0\]~77 11 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=11) from the following logic: video_sm:mod7\|state_counter:counter\|count\[0\]~77" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/state_counter.vhd" "" "count\[0\]~77" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/state_counter.vhd" 17 -1 0 } }  } 0} { "Info" "IOPT_LPM_COUNTER_INFERRED" "serial_interface:mod0\|bitptr\[0\]~0 6 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=6) from the following logic: serial_interface:mod0\|bitptr\[0\]~0" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" "" "bitptr\[0\]~0" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" 45 -1 0 } }  } 0} { "Info" "IOPT_LPM_COUNTER_INFERRED" "spi:mod1\|bitcount\[0\]~0 5 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=5) from the following logic: spi:mod1\|bitcount\[0\]~0" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" "" "bitcount\[0\]~0" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" 40 -1 0 } }  } 0} { "Info" "IOPT_LPM_COUNTER_INFERRED" "video_sm:mod7\|active_line\[0\]~0 11 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=11) from the following logic: video_sm:mod7\|active_line\[0\]~0" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "" "active_line\[0\]~0" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 174 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/programmer/altera/quartus41sp2/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/programmer/altera/quartus41sp2/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/lpm_counter.tdf" "lpm_counter" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/lpm_counter.tdf" 227 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/programmer/altera/quartus41sp2/libraries/megafunctions/alt_counter_stratix.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/programmer/altera/quartus41sp2/libraries/megafunctions/alt_counter_stratix.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_counter_stratix " "Info: Found entity 1: alt_counter_stratix" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/alt_counter_stratix.tdf" "alt_counter_stratix" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/alt_counter_stratix.tdf" 282 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|hdvb0\|video_sm:mod7\|v_state 4 0 " "Info: State machine \|hdvb0\|video_sm:mod7\|v_state contains 4 states and 0 state bits" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|hdvb0\|video_sm:mod7\|h_state 12 0 " "Info: State machine \|hdvb0\|video_sm:mod7\|h_state contains 12 states and 0 state bits" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|hdvb0\|video_sm:mod7\|v_state " "Info: Selected Auto state machine encoding method for state machine \|hdvb0\|video_sm:mod7\|v_state" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|hdvb0\|video_sm:mod7\|v_state " "Info: Encoding result for state machine \|hdvb0\|video_sm:mod7\|v_state" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "video_sm:mod7\|v_state~134 " "Info: Encoded state bit video_sm:mod7\|v_state~134" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "video_sm:mod7\|v_state~133 " "Info: Encoded state bit video_sm:mod7\|v_state~133" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "video_sm:mod7\|v_state~132 " "Info: Encoded state bit video_sm:mod7\|v_state~132" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "video_sm:mod7\|v_state~131 " "Info: Encoded state bit video_sm:mod7\|v_state~131" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|video_sm:mod7\|v_state.v0 0000 " "Info: State \|hdvb0\|video_sm:mod7\|v_state.v0 uses code string 0000" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 62 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|video_sm:mod7\|v_state.v1 0011 " "Info: State \|hdvb0\|video_sm:mod7\|v_state.v1 uses code string 0011" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 62 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|video_sm:mod7\|v_state.v2 0101 " "Info: State \|hdvb0\|video_sm:mod7\|v_state.v2 uses code string 0101" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 62 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|video_sm:mod7\|v_state.v3 1001 " "Info: State \|hdvb0\|video_sm:mod7\|v_state.v3 uses code string 1001" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 62 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|hdvb0\|video_sm:mod7\|h_state " "Info: Selected Auto state machine encoding method for state machine \|hdvb0\|video_sm:mod7\|h_state" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|hdvb0\|video_sm:mod7\|h_state " "Info: Encoding result for state machine \|hdvb0\|video_sm:mod7\|h_state" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "12 " "Info: Completed encoding using 12 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "video_sm:mod7\|h_state~41 " "Info: Encoded state bit video_sm:mod7\|h_state~41" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "video_sm:mod7\|h_state~40 " "Info: Encoded state bit video_sm:mod7\|h_state~40" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "video_sm:mod7\|h_state~39 " "Info: Encoded state bit video_sm:mod7\|h_state~39" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "video_sm:mod7\|h_state~38 " "Info: Encoded state bit video_sm:mod7\|h_state~38" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "video_sm:mod7\|h_state~37 " "Info: Encoded state bit video_sm:mod7\|h_state~37" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "video_sm:mod7\|h_state~36 " "Info: Encoded state bit video_sm:mod7\|h_state~36" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "video_sm:mod7\|h_state~35 " "Info: Encoded state bit video_sm:mod7\|h_state~35" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "video_sm:mod7\|h_state~34 " "Info: Encoded state bit video_sm:mod7\|h_state~34" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "video_sm:mod7\|h_state~33 " "Info: Encoded state bit video_sm:mod7\|h_state~33" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "video_sm:mod7\|h_state~32 " "Info: Encoded state bit video_sm:mod7\|h_state~32" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "video_sm:mod7\|h_state~31 " "Info: Encoded state bit video_sm:mod7\|h_state~31" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "video_sm:mod7\|h_state~30 " "Info: Encoded state bit video_sm:mod7\|h_state~30" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|video_sm:mod7\|h_state.h0 000000000000 " "Info: State \|hdvb0\|video_sm:mod7\|h_state.h0 uses code string 000000000000" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 60 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|video_sm:mod7\|h_state.h1 000000000011 " "Info: State \|hdvb0\|video_sm:mod7\|h_state.h1 uses code string 000000000011" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 60 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|video_sm:mod7\|h_state.h2 000000000101 " "Info: State \|hdvb0\|video_sm:mod7\|h_state.h2 uses code string 000000000101" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 60 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|video_sm:mod7\|h_state.h3 000000001001 " "Info: State \|hdvb0\|video_sm:mod7\|h_state.h3 uses code string 000000001001" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 60 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|video_sm:mod7\|h_state.h4 000000010001 " "Info: State \|hdvb0\|video_sm:mod7\|h_state.h4 uses code string 000000010001" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 60 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|video_sm:mod7\|h_state.h5 000000100001 " "Info: State \|hdvb0\|video_sm:mod7\|h_state.h5 uses code string 000000100001" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 60 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|video_sm:mod7\|h_state.h6 000001000001 " "Info: State \|hdvb0\|video_sm:mod7\|h_state.h6 uses code string 000001000001" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 60 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|video_sm:mod7\|h_state.h7 000010000001 " "Info: State \|hdvb0\|video_sm:mod7\|h_state.h7 uses code string 000010000001" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 60 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|video_sm:mod7\|h_state.h8 000100000001 " "Info: State \|hdvb0\|video_sm:mod7\|h_state.h8 uses code string 000100000001" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 60 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|video_sm:mod7\|h_state.h9 001000000001 " "Info: State \|hdvb0\|video_sm:mod7\|h_state.h9 uses code string 001000000001" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 60 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|video_sm:mod7\|h_state.h10 010000000001 " "Info: State \|hdvb0\|video_sm:mod7\|h_state.h10 uses code string 010000000001" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 60 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|video_sm:mod7\|h_state.h11 100000000001 " "Info: State \|hdvb0\|video_sm:mod7\|h_state.h11 uses code string 100000000001" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 60 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "Netlist Optimizations " "Warning: Feature Netlist Optimizations is not available with your current license" {  } {  } 0}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO_HDR" "" "Info: WYSIWYG I/O primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[3\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[3\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 373 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 136 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[4\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[4\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 373 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 136 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[5\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[5\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 373 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 136 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[6\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[6\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 373 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 136 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[7\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[7\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 373 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 136 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[8\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[8\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 373 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 136 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[9\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[9\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 373 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 136 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[10\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[10\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 373 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 136 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[1\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[1\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 373 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 136 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[2\] " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[2\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 373 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 136 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[11\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[11\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 302 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 115 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[10\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[10\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 302 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 115 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[9\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[9\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 302 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 115 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[8\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[8\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 302 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 115 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[7\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[7\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 302 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 115 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[6\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[6\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 302 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 115 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[5\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[5\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 302 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 115 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[4\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[4\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 302 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 115 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[3\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[3\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 302 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 115 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[2\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[2\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 302 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 115 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[21\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[21\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 302 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 115 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[20\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[20\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 302 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 115 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[19\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[19\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 302 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 115 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[18\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[18\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 302 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 115 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[17\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[17\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 302 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 115 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[16\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[16\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 302 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 115 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[15\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[15\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 302 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 115 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[14\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[14\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 302 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 115 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[13\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[13\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 302 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 115 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[12\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[12\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 302 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 115 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[0\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[0\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 302 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 115 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[1\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[1\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 302 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 115 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/smpte_292.vhd" 95 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 641 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|input_cell_H\[0\] data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|input_cell_H\[0\] with stuck data_in port to stuck value GND" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 112 19 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|input_cell_H\[1\] data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|input_cell_H\[1\] with stuck data_in port to stuck value GND" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 112 19 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_upper10_int1 data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_upper10_int1 with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_lower10_int1 data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_lower10_int1 with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_upper10_int2 data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_upper10_int2 with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_lower10_int2 data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_lower10_int2 with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_upper10_int3 data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_upper10_int3 with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_upper10_int4 data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_upper10_int4 with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_lower10_int3 data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_lower10_int3 with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|scram20:scram20_inst\|trs_filtl_upper10 data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|scram20:scram20_inst\|trs_filtl_upper10 with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20.vhd" 103 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_lower10_int4 data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|trs_filt_lower10_int4 with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:mod6\|scram20_top:scram20_top_inst\|scram20:scram20_inst\|trs_filtl_lower10 data_in GND " "Warning: Reduced register smpte_292:mod6\|scram20_top:scram20_top_inst\|scram20:scram20_inst\|trs_filtl_lower10 with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20.vhd" 103 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Converted TRI buffer to OR gate or removed OPNDRN" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_259:mod3\|scramtx:u2\|data_out\[7\] " "Warning: Converting TRI node smpte_259:mod3\|scramtx:u2\|data_out\[7\] that feeds logic to an OR gate" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_259:mod3\|scramtx:u2\|data_out\[6\] " "Warning: Converting TRI node smpte_259:mod3\|scramtx:u2\|data_out\[6\] that feeds logic to an OR gate" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_259:mod3\|scramtx:u2\|data_out\[5\] " "Warning: Converting TRI node smpte_259:mod3\|scramtx:u2\|data_out\[5\] that feeds logic to an OR gate" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_259:mod3\|scramtx:u2\|data_out\[4\] " "Warning: Converting TRI node smpte_259:mod3\|scramtx:u2\|data_out\[4\] that feeds logic to an OR gate" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_259:mod3\|scramtx:u2\|data_out\[3\] " "Warning: Converting TRI node smpte_259:mod3\|scramtx:u2\|data_out\[3\] that feeds logic to an OR gate" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_259:mod3\|scramtx:u2\|data_out\[2\] " "Warning: Converting TRI node smpte_259:mod3\|scramtx:u2\|data_out\[2\] that feeds logic to an OR gate" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_259:mod3\|scramtx:u2\|data_out\[1\] " "Warning: Converting TRI node smpte_259:mod3\|scramtx:u2\|data_out\[1\] that feeds logic to an OR gate" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_259:mod3\|scramtx:u2\|data_out\[0\] " "Warning: Converting TRI node smpte_259:mod3\|scramtx:u2\|data_out\[0\] that feeds logic to an OR gate" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_259:mod3\|scramtx:u2\|data_out\[9\] " "Warning: Converting TRI node smpte_259:mod3\|scramtx:u2\|data_out\[9\] that feeds logic to an OR gate" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_259:mod3\|scramtx:u2\|data_out\[8\] " "Warning: Converting TRI node smpte_259:mod3\|scramtx:u2\|data_out\[8\] that feeds logic to an OR gate" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/SCRAMTX.VHD" 45 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "video_sm:mod7\|load_val\[9\] data_in GND " "Warning: Reduced register video_sm:mod7\|load_val\[9\] with stuck data_in port to stuck value GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 421 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_DISABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently disabled" { { "Warning" "WOPT_MLS_NODE_NAME" "cd_muteb~1 " "Warning: Node cd_muteb~1" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 24 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "ifclk~1 " "Warning: Node ifclk~1" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 54 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "pa7_flagd_slcs~1 " "Warning: Node pa7_flagd_slcs~1" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 55 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[15\]~31 " "Warning: Node fd\[15\]~31" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[14\]~29 " "Warning: Node fd\[14\]~29" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[13\]~27 " "Warning: Node fd\[13\]~27" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[12\]~25 " "Warning: Node fd\[12\]~25" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[11\]~23 " "Warning: Node fd\[11\]~23" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[10\]~21 " "Warning: Node fd\[10\]~21" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[9\]~19 " "Warning: Node fd\[9\]~19" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[8\]~17 " "Warning: Node fd\[8\]~17" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[7\]~15 " "Warning: Node fd\[7\]~15" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[6\]~13 " "Warning: Node fd\[6\]~13" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[5\]~11 " "Warning: Node fd\[5\]~11" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[4\]~9 " "Warning: Node fd\[4\]~9" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[3\]~7 " "Warning: Node fd\[3\]~7" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[2\]~5 " "Warning: Node fd\[2\]~5" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[1\]~3 " "Warning: Node fd\[1\]~3" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[0\]~1 " "Warning: Node fd\[0\]~1" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "cd_mutea~1 " "Warning: Node cd_mutea~1" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 24 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "txdb\[7\] GND " "Warning: Pin txdb\[7\] stuck at GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 26 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "txdb\[6\] GND " "Warning: Pin txdb\[6\] stuck at GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 26 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "txdb\[5\] GND " "Warning: Pin txdb\[5\] stuck at GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 26 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "txdb\[4\] GND " "Warning: Pin txdb\[4\] stuck at GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 26 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "txdb\[3\] GND " "Warning: Pin txdb\[3\] stuck at GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 26 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "txdb\[2\] GND " "Warning: Pin txdb\[2\] stuck at GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 26 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "txdb\[1\] GND " "Warning: Pin txdb\[1\] stuck at GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 26 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "txdb\[0\] GND " "Warning: Pin txdb\[0\] stuck at GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 26 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "txctb\[1\] GND " "Warning: Pin txctb\[1\] stuck at GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 27 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "txctb\[0\] GND " "Warning: Pin txctb\[0\] stuck at GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 27 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "sd_hdb GND " "Warning: Pin sd_hdb stuck at GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 28 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "rclkenb GND " "Warning: Pin rclkenb stuck at GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 29 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "lpenb GND " "Warning: Pin lpenb stuck at GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 30 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ulca VCC " "Warning: Pin ulca stuck at VCC" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 31 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ulcb VCC " "Warning: Pin ulcb stuck at VCC" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 31 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "inselb GND " "Warning: Pin inselb stuck at GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 32 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "spdselb GND " "Warning: Pin spdselb stuck at GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 33 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ldtden GND " "Warning: Pin ldtden stuck at GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 34 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "fclka_p GND " "Warning: Pin fclka_p stuck at GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 35 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "fclka_n GND " "Warning: Pin fclka_n stuck at GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 35 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "fclkb_p GND " "Warning: Pin fclkb_p stuck at GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 35 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "fclkb_n GND " "Warning: Pin fclkb_n stuck at GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 35 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "prxclka GND " "Warning: Pin prxclka stuck at GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 40 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "prxclkb GND " "Warning: Pin prxclkb stuck at GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 40 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led360b GND " "Warning: Pin led360b stuck at GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 44 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledlfia GND " "Warning: Pin ledlfia stuck at GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 46 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led2 GND " "Warning: Pin led2 stuck at GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 48 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "rdy\[1\] GND " "Warning: Pin rdy\[1\] stuck at GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 52 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "rdy\[0\] GND " "Warning: Pin rdy\[0\] stuck at GND" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 52 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 86 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/scramtx20_top.vhd" 156 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_framegenerator.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_framegenerator.vhd" 25 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_framegenerator.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_framegenerator.vhd" 101 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_framegenerator.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_framegenerator.vhd" 101 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" 57 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" 57 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" 210 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" 190 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" 46 -1 0 } }  } 0}
{ "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN_HDR" "63 " "Warning: Design contains 63 input pin(s) that do not drive logic" { { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxclka_p " "Warning: No output dependent on input pin rxclka_p" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 17 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxclkb_p " "Warning: No output dependent on input pin rxclkb_p" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 17 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxclka_n " "Warning: No output dependent on input pin rxclka_n" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 18 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxclkb_n " "Warning: No output dependent on input pin rxclkb_n" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 18 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "cd_muteb2 " "Warning: No output dependent on input pin cd_muteb2" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 19 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxda\[7\] " "Warning: No output dependent on input pin rxda\[7\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 20 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxda\[6\] " "Warning: No output dependent on input pin rxda\[6\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 20 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxda\[5\] " "Warning: No output dependent on input pin rxda\[5\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 20 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxda\[4\] " "Warning: No output dependent on input pin rxda\[4\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 20 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxda\[3\] " "Warning: No output dependent on input pin rxda\[3\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 20 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxda\[2\] " "Warning: No output dependent on input pin rxda\[2\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 20 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxda\[1\] " "Warning: No output dependent on input pin rxda\[1\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 20 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxda\[0\] " "Warning: No output dependent on input pin rxda\[0\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 20 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxdb\[7\] " "Warning: No output dependent on input pin rxdb\[7\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 20 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxdb\[6\] " "Warning: No output dependent on input pin rxdb\[6\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 20 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxdb\[5\] " "Warning: No output dependent on input pin rxdb\[5\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 20 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxdb\[4\] " "Warning: No output dependent on input pin rxdb\[4\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 20 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxdb\[3\] " "Warning: No output dependent on input pin rxdb\[3\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 20 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxdb\[2\] " "Warning: No output dependent on input pin rxdb\[2\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 20 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxdb\[1\] " "Warning: No output dependent on input pin rxdb\[1\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 20 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxdb\[0\] " "Warning: No output dependent on input pin rxdb\[0\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 20 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxsta\[2\] " "Warning: No output dependent on input pin rxsta\[2\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 21 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxsta\[1\] " "Warning: No output dependent on input pin rxsta\[1\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 21 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxsta\[0\] " "Warning: No output dependent on input pin rxsta\[0\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 21 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxstb\[2\] " "Warning: No output dependent on input pin rxstb\[2\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 21 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxstb\[1\] " "Warning: No output dependent on input pin rxstb\[1\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 21 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxstb\[0\] " "Warning: No output dependent on input pin rxstb\[0\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 21 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "lfib " "Warning: No output dependent on input pin lfib" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 22 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "txerra " "Warning: No output dependent on input pin txerra" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 23 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "txerrb " "Warning: No output dependent on input pin txerrb" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 23 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ptxdb\[9\] " "Warning: No output dependent on input pin ptxdb\[9\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 38 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ptxdb\[8\] " "Warning: No output dependent on input pin ptxdb\[8\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 38 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ptxdb\[7\] " "Warning: No output dependent on input pin ptxdb\[7\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 38 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ptxdb\[6\] " "Warning: No output dependent on input pin ptxdb\[6\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 38 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ptxdb\[5\] " "Warning: No output dependent on input pin ptxdb\[5\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 38 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ptxdb\[4\] " "Warning: No output dependent on input pin ptxdb\[4\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 38 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ptxdb\[3\] " "Warning: No output dependent on input pin ptxdb\[3\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 38 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ptxdb\[2\] " "Warning: No output dependent on input pin ptxdb\[2\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 38 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ptxdb\[1\] " "Warning: No output dependent on input pin ptxdb\[1\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 38 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ptxdb\[0\] " "Warning: No output dependent on input pin ptxdb\[0\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 38 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "prxda\[9\] " "Warning: No output dependent on input pin prxda\[9\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 39 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "prxda\[8\] " "Warning: No output dependent on input pin prxda\[8\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 39 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "prxda\[7\] " "Warning: No output dependent on input pin prxda\[7\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 39 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "prxda\[6\] " "Warning: No output dependent on input pin prxda\[6\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 39 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "prxda\[5\] " "Warning: No output dependent on input pin prxda\[5\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 39 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "prxda\[4\] " "Warning: No output dependent on input pin prxda\[4\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 39 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "prxda\[3\] " "Warning: No output dependent on input pin prxda\[3\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 39 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "prxda\[2\] " "Warning: No output dependent on input pin prxda\[2\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 39 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "prxda\[1\] " "Warning: No output dependent on input pin prxda\[1\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 39 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "prxda\[0\] " "Warning: No output dependent on input pin prxda\[0\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 39 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "prxdb\[6\] " "Warning: No output dependent on input pin prxdb\[6\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 39 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "prxdb\[5\] " "Warning: No output dependent on input pin prxdb\[5\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 39 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "prxdb\[4\] " "Warning: No output dependent on input pin prxdb\[4\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 39 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "prxdb\[3\] " "Warning: No output dependent on input pin prxdb\[3\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 39 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "prxdb\[2\] " "Warning: No output dependent on input pin prxdb\[2\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 39 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "prxdb\[1\] " "Warning: No output dependent on input pin prxdb\[1\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 39 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "prxdb\[0\] " "Warning: No output dependent on input pin prxdb\[0\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 39 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ptxclka " "Warning: No output dependent on input pin ptxclka" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 41 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ptxclkb " "Warning: No output dependent on input pin ptxclkb" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 41 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "clkout " "Warning: No output dependent on input pin clkout" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ctl\[2\] " "Warning: No output dependent on input pin ctl\[2\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 56 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ctl\[1\] " "Warning: No output dependent on input pin ctl\[1\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 56 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ctl\[0\] " "Warning: No output dependent on input pin ctl\[0\]" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 56 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "2313 " "Info: Implemented 2313 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "83 " "Info: Implemented 83 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "57 " "Info: Implemented 57 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_BIDIRS" "20 " "Info: Implemented 20 bidirectional pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "2153 " "Info: Implemented 2153 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 270 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 270 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 07 16:19:25 2005 " "Info: Processing ended: Thu Apr 07 16:19:25 2005" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:02:13 " "Info: Elapsed time: 00:02:13" {  } {  } 0}  } {  } 0}
