PROJECT: main_clock
		working_path: "C:/Users/Jari/mycodeprojects/hVHDL_example_project/ecp5_build/IP/main_clock/syn_results"
		module: main_clock
		verilog_file_list: "C:/Users/Jari/mycodeprojects/hVHDL_example_project/ecp5_build/IP/main_clock/main_clock.vhd"
		vlog_std_v2001: true
		constraint_file_name: "C:/Users/Jari/mycodeprojects/hVHDL_example_project/ecp5_build/IP/main_clock/main_clock.fdc"
		suffix_name: edn
		output_file_name: main_clock
		write_prf: true
		disable_io_insertion: true
		force_gsr: false
		frequency: 100
		fanout_limit: 50
		retiming: false
		pipe: false
		part: LFE5U-12F
		speed_grade: 8
		
