read -sv run_verilog_mid/adder_32b_12_81_4047f979ed0fae6f9780a457aa7fa618.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_81_4047f979ed0fae6f9780a457aa7fa618_yosys.v
