\BOOKMARK [1][-]{Doc-Start}{Abstract}{}% 1
\BOOKMARK [1][-]{Doc-Start}{Preface}{}% 2
\BOOKMARK [1][-]{Doc-Start}{Acknowledgements}{}% 3
\BOOKMARK [0][-]{chapter*.2}{List of Tables}{}% 4
\BOOKMARK [0][-]{chapter*.3}{List of Figures}{}% 5
\BOOKMARK [0][-]{chapter*.4}{List of Symbols}{}% 6
\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 7
\BOOKMARK [1][-]{section.1.1}{Embedded Systems and Energy Consumption - what is our general goal}{chapter.1}% 8
\BOOKMARK [1][-]{section.1.2}{Data Intensive Applications - what is our general goal}{chapter.1}% 9
\BOOKMARK [1][-]{section.1.3}{Brief summary of current way of tackling and what has not been addressed here}{chapter.1}% 10
\BOOKMARK [1][-]{section.1.4}{Problem Statement}{chapter.1}% 11
\BOOKMARK [1][-]{section.1.5}{Proposed Solution}{chapter.1}% 12
\BOOKMARK [1][-]{section.1.6}{Thesis Outline - what is covered in which paper}{chapter.1}% 13
\BOOKMARK [0][-]{chapter.2}{Background}{}% 14
\BOOKMARK [1][-]{section.2.1}{Scratch-pad Memory Architectures - related work incl}{chapter.2}% 15
\BOOKMARK [1][-]{section.2.2}{System Scenarios - all the literature with focus on the ones related}{chapter.2}% 16
\BOOKMARK [1][-]{section.2.3}{DTSE}{chapter.2}% 17
\BOOKMARK [0][-]{chapter.3}{Methodology}{}% 18
\BOOKMARK [1][-]{section.3.1}{System Scenario Platform}{chapter.3}% 19
\BOOKMARK [2][-]{subsection.3.1.1}{Target memory platform architecture}{section.3.1}% 20
\BOOKMARK [2][-]{subsection.3.1.2}{Memory models}{section.3.1}% 21
\BOOKMARK [2][-]{subsection.3.1.3}{Technology scaling}{section.3.1}% 22
\BOOKMARK [1][-]{section.3.2}{Data variable based memory-aware system scenario methodology}{chapter.3}% 23
\BOOKMARK [2][-]{subsection.3.2.1}{Interleaving exploration based on data variables}{section.3.2}% 24
\BOOKMARK [2][-]{subsection.3.2.2}{Design-time profiling based on data variables}{section.3.2}% 25
\BOOKMARK [2][-]{subsection.3.2.3}{Design-time system scenario identification based on data variables}{section.3.2}% 26
\BOOKMARK [2][-]{subsection.3.2.4}{Run-time system scenario detection and switching based on data variables}{section.3.2}% 27
\BOOKMARK [0][-]{chapter.4}{Research Results and Contributions}{}% 28
\BOOKMARK [1][-]{section.4.1}{Contribution A: Memory-Aware Methodology Development}{chapter.4}% 29
\BOOKMARK [1][-]{section.4.2}{Contribution B: System Scenarios on Memory and PEs}{chapter.4}% 30
\BOOKMARK [1][-]{section.4.3}{Contribution C: Integrated Interleaving and Data-to-Memory Mapping}{chapter.4}% 31
\BOOKMARK [1][-]{section.4.4}{Contribution D: Interconnection Cost Scaling}{chapter.4}% 32
\BOOKMARK [1][-]{section.4.5}{Paper A.I - Abstract - My contribution}{chapter.4}% 33
\BOOKMARK [1][-]{section.4.6}{Paper A.II}{chapter.4}% 34
\BOOKMARK [1][-]{section.4.7}{Paper A.III}{chapter.4}% 35
\BOOKMARK [1][-]{section.4.8}{Paper B.I}{chapter.4}% 36
\BOOKMARK [1][-]{section.4.9}{Paper C.I}{chapter.4}% 37
\BOOKMARK [1][-]{section.4.10}{Paper D.I}{chapter.4}% 38
\BOOKMARK [0][-]{chapter.5}{Conclusions}{}% 39
