// Seed: 2693500171
module module_0;
  logic id_1 = 1 == 1;
  logic id_2;
  logic id_3;
  assign id_3 = 1;
endmodule
`timescale 1 ps / 1ps
module module_1 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  inout id_1;
  assign id_1 = 1;
  logic id_3 = id_1 - 1;
  assign id_3 = 1;
endmodule
