

================================================================
== Vivado HLS Report for 'backsub_hls_fptoui_float_i8'
================================================================
* Date:           Mon Nov 20 00:46:47 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        backsub_maxi
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    257|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|      10|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      10|    257|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+-----+------------+------------+
    |sh_assign_fu_66_p2    |     +    |      0|  0|    9|           8|           9|
    |tmp_i_fu_80_p2        |     -    |      0|  0|    8|           7|           8|
    |ap_return             |  Select  |      0|  0|    8|           1|           8|
    |sh_assign_1_fu_90_p3  |  Select  |      0|  0|    9|           1|           9|
    |tmp_2_i_fu_110_p2     |   lshr   |      0|  0|   63|          24|          24|
    |tmp_4_i_fu_116_p2     |    shl   |      0|  0|  160|          54|          54|
    +----------------------+----------+-------+---+-----+------------+------------+
    |Total                 |          |      0|  0|  257|          95|         112|
    +----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------+---+----+-----+-----------+
    |       Name      | FF| LUT| Bits| Const Bits|
    +-----------------+---+----+-----+-----------+
    |isNeg_reg_149    |  1|   0|    1|          0|
    |tmp_109_reg_154  |  1|   0|    1|          0|
    |tmp_17_reg_159   |  8|   0|    8|          0|
    +-----------------+---+----+-----+-----------+
    |Total            | 10|   0|   10|          0|
    +-----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------+-----+-----+------------+-------------------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | backsub___hls_fptoui_float_i8 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | backsub___hls_fptoui_float_i8 | return value |
|ap_return  | out |    8| ap_ctrl_hs | backsub___hls_fptoui_float_i8 | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | backsub___hls_fptoui_float_i8 | return value |
|x          |  in |   32|   ap_none  |               x               |    scalar    |
+-----------+-----+-----+------------+-------------------------------+--------------+

