# Final Report - Veerababu.T (Veeru819)
## Level3 Design - Fulladder using 2 half adders

In the given verilog code actually Carry expression in a&b but i gave the bug a+b.
So there is a chance to get error for carry of full adder.

The below images are code without bug and with bug.
![File_with_bug](https://user-images.githubusercontent.com/109529642/182213254-8e716550-e233-4c4b-ae8d-8ec122e7f223.png)
![File_withoutbug](https://user-images.githubusercontent.com/109529642/182213270-4cca9762-05ed-4f6c-8208-971c7f05b321.png)
