
*** Running vivado
    with args -log rv32i_soc_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rv32i_soc_tb.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source rv32i_soc_tb.tcl -notrace
Command: synth_design -top rv32i_soc_tb -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1224230 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1769.301 ; gain = 155.719 ; free physical = 4165 ; free virtual = 12131
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rv32i_soc_tb' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/tb/rv32i_soc_tb.sv:1]
WARNING: [Synth 8-6896] event control except as first statement of always block inside initial block, initial block items will be ignored [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/tb/rv32i_soc_tb.sv:28]
WARNING: [Synth 8-2898] ignoring malformed $readmem task [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/tb/rv32i_soc_tb.sv:36]
WARNING: [Synth 8-6896] event control except as first statement of always block inside initial block, initial block items will be ignored [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/tb/rv32i_soc_tb.sv:44]
INFO: [Synth 8-6157] synthesizing module 'rv32i_soc' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/rv32i_soc.sv:1]
	Parameter DMEM_DEPTH bound to: 512 - type: integer 
	Parameter IMEM_DEPTH bound to: 512 - type: integer 
	Parameter SS_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bidirec' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/gpio/bidirec.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'bidirec' (1#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/gpio/bidirec.sv:13]
INFO: [Synth 8-6157] synthesizing module 'rv32i_top' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/rv32i_top.sv:1]
	Parameter DMEM_DEPTH bound to: 1024 - type: integer 
	Parameter IMEM_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'csr_file' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/csr_file.sv:1]
	Parameter CSR_MSTATUS bound to: 12'b001100000000 
	Parameter CSR_MIE bound to: 12'b001100000100 
	Parameter CSR_MTVEC bound to: 12'b001100000101 
	Parameter CSR_MSCRATCH bound to: 12'b001101000000 
	Parameter CSR_MEPC bound to: 12'b001101000001 
	Parameter CSR_MCAUSE bound to: 12'b001101000010 
	Parameter CSR_MIP bound to: 12'b001101000100 
	Parameter CSR_WRITE bound to: 3'b001 
	Parameter CSR_SET bound to: 3'b010 
	Parameter CSR_CLEAR bound to: 3'b011 
	Parameter TIMER_INT_CAUSE bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/csr_file.sv:157]
INFO: [Synth 8-155] case statement is not full and has no default [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/csr_file.sv:168]
INFO: [Synth 8-155] case statement is not full and has no default [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/csr_file.sv:176]
INFO: [Synth 8-155] case statement is not full and has no default [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/csr_file.sv:184]
INFO: [Synth 8-155] case statement is not full and has no default [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/csr_file.sv:192]
INFO: [Synth 8-155] case statement is not full and has no default [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/csr_file.sv:200]
INFO: [Synth 8-155] case statement is not full and has no default [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/csr_file.sv:155]
INFO: [Synth 8-6155] done synthesizing module 'csr_file' (2#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/csr_file.sv:1]
INFO: [Synth 8-6157] synthesizing module 'data_path' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_path.sv:3]
	Parameter DMEM_DEPTH bound to: 1024 - type: integer 
	Parameter IMEM_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'program_counter' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/program_counter.sv:1]
	Parameter MAX_LIMIT bound to: 800 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (3#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/program_counter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mux2x1' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:45]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2x1' (4#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:45]
INFO: [Synth 8-6157] synthesizing module 'n_bit_reg' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:131]
	Parameter n bound to: 1 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_bit_reg' (5#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:131]
INFO: [Synth 8-6157] synthesizing module 'n_bit_reg_wclr' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:156]
	Parameter n bound to: 64 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter CLR_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_bit_reg_wclr' (6#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:156]
INFO: [Synth 8-6157] synthesizing module 'n_bit_reg_wclr__parameterized0' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:156]
	Parameter n bound to: 32 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter CLR_VALUE bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_bit_reg_wclr__parameterized0' (6#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:156]
INFO: [Synth 8-6157] synthesizing module 'c_extension_controller' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/project_1.srcs/sources_1/new/c_extension_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'instruction_decompressor' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/instruction_decompressor.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'instruction_decompressor' (7#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/instruction_decompressor.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'c_extension_controller' (8#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/project_1.srcs/sources_1/new/c_extension_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'n_bit_reg_wclr__parameterized1' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:156]
	Parameter n bound to: 96 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter CLR_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_bit_reg_wclr__parameterized1' (8#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:156]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/reg_file.sv:1]
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (9#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/reg_file.sv:1]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/imm_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'one_hot_mux2x1' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:103]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'one_hot_mux2x1' (10#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:103]
INFO: [Synth 8-6157] synthesizing module 'one_hot_mux2x1__parameterized0' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:103]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'one_hot_mux2x1__parameterized0' (10#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:103]
INFO: [Synth 8-6157] synthesizing module 'mux2x1__parameterized0' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:45]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2x1__parameterized0' (10#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:45]
INFO: [Synth 8-6157] synthesizing module 'mux2x1__parameterized1' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:45]
	Parameter n bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2x1__parameterized1' (10#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:45]
INFO: [Synth 8-6157] synthesizing module 'one_hot_mux3x1' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:117]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'one_hot_mux3x1' (11#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:117]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (12#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/imm_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'n_bit_reg_wclr__parameterized2' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:156]
	Parameter n bound to: 215 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter CLR_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_bit_reg_wclr__parameterized2' (12#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:156]
INFO: [Synth 8-6157] synthesizing module 'mux3x1' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:62]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3x1' (13#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:62]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alu.sv:3]
INFO: [Synth 8-6157] synthesizing module 'n_bit_add_sub' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alu.sv:42]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_bit_add_sub' (14#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alu.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'alu' (15#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alu.sv:3]
INFO: [Synth 8-6157] synthesizing module 'n_bit_reg_wclr__parameterized3' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:156]
	Parameter n bound to: 263 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter CLR_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_bit_reg_wclr__parameterized3' (15#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:156]
INFO: [Synth 8-6157] synthesizing module 'one_hot_mux3x1__parameterized0' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:117]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'one_hot_mux3x1__parameterized0' (15#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:117]
INFO: [Synth 8-6157] synthesizing module 'n_bit_reg_wclr__parameterized4' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:156]
	Parameter n bound to: 73 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter CLR_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_bit_reg_wclr__parameterized4' (15#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:156]
INFO: [Synth 8-6155] done synthesizing module 'data_path' (16#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_path.sv:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/control_unit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'decode_control' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv:14]
	Parameter LOAD_STORE bound to: 2'b00 
	Parameter R_TYPE bound to: 2'b11 
	Parameter I_TYPE bound to: 2'b01 
	Parameter B_TYPE bound to: 2'b10 
	Parameter MRET_FUNCT12 bound to: 12'b001100000010 
WARNING: [Synth 8-567] referenced signal 'is_mret_instr' should be on the sensitivity list [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv:54]
WARNING: [Synth 8-567] referenced signal 'is_csr_instr' should be on the sensitivity list [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv:54]
WARNING: [Synth 8-567] referenced signal 'func3' should be on the sensitivity list [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'decode_control' (17#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv:14]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alu_control.sv:2]
	Parameter LOAD_STORE bound to: 2'b00 
	Parameter R_TYPE bound to: 2'b11 
	Parameter I_TYPE bound to: 2'b01 
	Parameter B_TYPE bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (18#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alu_control.sv:2]
INFO: [Synth 8-6157] synthesizing module 'branch_controller' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/branch_controller.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'branch_controller' (19#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/branch_controller.sv:10]
INFO: [Synth 8-6157] synthesizing module 'forwarding_unit' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/forwarding_unit.sv:1]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/forwarding_unit.sv:20]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/forwarding_unit.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/forwarding_unit.sv:23]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/forwarding_unit.sv:24]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/forwarding_unit.sv:25]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/forwarding_unit.sv:26]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/forwarding_unit.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'forwarding_unit' (20#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/forwarding_unit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'hazard_handler' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/hazard_controller.sv:1]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/hazard_controller.sv:16]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/hazard_controller.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'hazard_handler' (21#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/hazard_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_controller' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/pipeline_controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_controller' (22#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/pipeline_controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (23#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/control_unit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_top' (24#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/rv32i_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'wishbone_controller' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/WishboneInterconnect/wishbone_controller.sv:2]
INFO: [Synth 8-6157] synthesizing module 'store_aligner' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alignment_units.sv:2]
INFO: [Synth 8-6157] synthesizing module 'n_bit_dec' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:4]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_bit_dec' (25#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:4]
INFO: [Synth 8-6157] synthesizing module 'one_hot_mux2x1__parameterized1' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:103]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'one_hot_mux2x1__parameterized1' (25#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:103]
INFO: [Synth 8-6157] synthesizing module 'n_bit_dec__parameterized0' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:4]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_bit_dec__parameterized0' (25#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:4]
INFO: [Synth 8-6157] synthesizing module 'one_hot_mux3x1__parameterized1' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:117]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'one_hot_mux3x1__parameterized1' (25#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:117]
INFO: [Synth 8-6155] done synthesizing module 'store_aligner' (26#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alignment_units.sv:2]
INFO: [Synth 8-6157] synthesizing module 'n_bit_reg__parameterized0' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:131]
	Parameter n bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_bit_reg__parameterized0' (26#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:131]
INFO: [Synth 8-6157] synthesizing module 'load_aligner' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alignment_units.sv:88]
INFO: [Synth 8-6157] synthesizing module 'mux4x1' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:26]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4x1' (27#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:26]
INFO: [Synth 8-6157] synthesizing module 'mux2x1__parameterized2' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:45]
	Parameter n bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2x1__parameterized2' (27#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:45]
INFO: [Synth 8-6157] synthesizing module 'mux2x1__parameterized3' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:45]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2x1__parameterized3' (27#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:45]
INFO: [Synth 8-6157] synthesizing module 'mux4x1__parameterized0' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:26]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4x1__parameterized0' (27#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'load_aligner' (28#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alignment_units.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'wishbone_controller' (29#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/WishboneInterconnect/wishbone_controller.sv:2]
INFO: [Synth 8-6157] synthesizing module 'wb_intercon' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/WishboneInterconnect/wb_intercon.sv:1]
INFO: [Synth 8-6157] synthesizing module 'wb_mux' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v:45]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter num_slaves bound to: 6 - type: integer 
	Parameter MATCH_ADDR bound to: 192'b001000000000000000000010000000000000000000000000000000000000000000010000000000000000000000000000001000000000000000000001000000000010000000000000000000000000000000100000000000000000110000000000 
	Parameter MATCH_MASK bound to: 192'b111111111111111111111111000000001111000000000000000000000000000011110000000000000000000000000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000 
	Parameter slave_sel_bits bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_mux' (30#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v:45]
INFO: [Synth 8-6155] done synthesizing module 'wb_intercon' (31#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/WishboneInterconnect/wb_intercon.sv:1]
INFO: [Synth 8-6157] synthesizing module 'gpio_top' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/gpio/gpio_top.sv:115]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 8 - type: integer 
	Parameter gw bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net wb_err_o in module/entity gpio_top does not have driver. [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/gpio/gpio_top.sv:142]
WARNING: [Synth 8-3848] Net wb_inta_o in module/entity gpio_top does not have driver. [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/gpio/gpio_top.sv:143]
INFO: [Synth 8-6155] done synthesizing module 'gpio_top' (32#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/gpio/gpio_top.sv:115]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_mem.sv:3]
	Parameter DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-6085] Hierarchical reference on 'dmem' stops possible memory inference [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_mem.sv:35]
INFO: [Synth 8-6157] synthesizing module 'n_bit_reg__parameterized1' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:131]
	Parameter n bound to: 32 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_bit_reg__parameterized1' (32#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:131]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (33#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_mem.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/rom.sv:1]
INFO: [Synth 8-3876] $readmem data file 'machine.mem' is read successfully [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/rom.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'rom' (34#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/rom.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_top.v:137]
	Parameter SIM bound to: 0 - type: integer 
	Parameter debug bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_wb' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_wb.v:139]
INFO: [Synth 8-6155] done synthesizing module 'uart_wb' (35#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_wb.v:139]
INFO: [Synth 8-6157] synthesizing module 'uart_regs' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_regs.v:227]
	Parameter SIM bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_transmitter.v:150]
	Parameter SIM bound to: 0 - type: integer 
	Parameter s_idle bound to: 3'b000 
	Parameter s_send_start bound to: 3'b001 
	Parameter s_send_byte bound to: 3'b010 
	Parameter s_send_parity bound to: 3'b011 
	Parameter s_send_stop bound to: 3'b100 
	Parameter s_pop_byte bound to: 3'b101 
INFO: [Synth 8-6157] synthesizing module 'uart_tfifo' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_tfifo.v:140]
	Parameter fifo_width bound to: 8 - type: integer 
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_pointer_w bound to: 4 - type: integer 
	Parameter fifo_counter_w bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'raminfr' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/raminfr.v:83]
	Parameter addr_width bound to: 4 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter depth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'raminfr' (36#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/raminfr.v:83]
INFO: [Synth 8-6155] done synthesizing module 'uart_tfifo' (37#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_tfifo.v:140]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (38#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_transmitter.v:150]
INFO: [Synth 8-6157] synthesizing module 'uart_sync_flops' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_sync_flops.v:67]
	Parameter width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'uart_sync_flops' (39#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_sync_flops.v:67]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_receiver.v:196]
	Parameter sr_idle bound to: 4'b0000 
	Parameter sr_rec_start bound to: 4'b0001 
	Parameter sr_rec_bit bound to: 4'b0010 
	Parameter sr_rec_parity bound to: 4'b0011 
	Parameter sr_rec_stop bound to: 4'b0100 
	Parameter sr_check_parity bound to: 4'b0101 
	Parameter sr_rec_prepare bound to: 4'b0110 
	Parameter sr_end_bit bound to: 4'b0111 
	Parameter sr_ca_lc_parity bound to: 4'b1000 
	Parameter sr_wait1 bound to: 4'b1001 
	Parameter sr_push bound to: 4'b1010 
INFO: [Synth 8-6157] synthesizing module 'uart_rfifo' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_rfifo.v:146]
	Parameter fifo_width bound to: 11 - type: integer 
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_pointer_w bound to: 4 - type: integer 
	Parameter fifo_counter_w bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rfifo' (40#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_rfifo.v:146]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (41#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_receiver.v:196]
INFO: [Synth 8-6155] done synthesizing module 'uart_regs' (42#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_regs.v:227]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (43#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_top.v:137]
INFO: [Synth 8-6157] synthesizing module 'clint_wishbone' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/clint_wishbone.sv:21]
	Parameter MTIMECMP_ADDR bound to: 536873984 - type: integer 
	Parameter MTIME_ADDR bound to: 536873992 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/clint_wishbone.sv:62]
WARNING: [Synth 8-5788] Register wb_dat_o_reg in module clint_wishbone is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/clint_wishbone.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'clint_wishbone' (44#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/clint_wishbone.sv:21]
WARNING: [Synth 8-3848] Net dsr_pad_i in module/entity rv32i_soc does not have driver. [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/rv32i_soc.sv:448]
WARNING: [Synth 8-3848] Net ri_pad_i in module/entity rv32i_soc does not have driver. [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/rv32i_soc.sv:449]
WARNING: [Synth 8-3848] Net dcd_pad_i in module/entity rv32i_soc does not have driver. [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/rv32i_soc.sv:450]
WARNING: [Synth 8-3848] Net wb_clint_err_i in module/entity rv32i_soc does not have driver. [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/rv32i_soc.sv:192]
WARNING: [Synth 8-3848] Net wb_clint_rty_i in module/entity rv32i_soc does not have driver. [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/rv32i_soc.sv:193]
WARNING: [Synth 8-3848] Net wb_spi_flash_dat_i in module/entity rv32i_soc does not have driver. [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/rv32i_soc.sv:122]
WARNING: [Synth 8-3848] Net wb_spi_flash_ack_i in module/entity rv32i_soc does not have driver. [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/rv32i_soc.sv:123]
WARNING: [Synth 8-3848] Net wb_spi_flash_err_i in module/entity rv32i_soc does not have driver. [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/rv32i_soc.sv:124]
WARNING: [Synth 8-3848] Net wb_spi_flash_rty_i in module/entity rv32i_soc does not have driver. [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/rv32i_soc.sv:125]
WARNING: [Synth 8-3848] Net wb_dmem_err_i in module/entity rv32i_soc does not have driver. [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/rv32i_soc.sv:138]
WARNING: [Synth 8-3848] Net wb_dmem_rty_i in module/entity rv32i_soc does not have driver. [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/rv32i_soc.sv:139]
WARNING: [Synth 8-3848] Net wb_imem_err_i in module/entity rv32i_soc does not have driver. [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/rv32i_soc.sv:152]
WARNING: [Synth 8-3848] Net wb_imem_rty_i in module/entity rv32i_soc does not have driver. [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/rv32i_soc.sv:153]
WARNING: [Synth 8-3848] Net wb_uart_err_i in module/entity rv32i_soc does not have driver. [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/rv32i_soc.sv:166]
WARNING: [Synth 8-3848] Net wb_uart_rty_i in module/entity rv32i_soc does not have driver. [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/rv32i_soc.sv:167]
WARNING: [Synth 8-3848] Net wb_gpio_rty_i in module/entity rv32i_soc does not have driver. [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/rv32i_soc.sv:181]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_soc' (45#1) [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/rv32i_soc.sv:1]
ERROR: [Synth 8-478] no matching signal 'srx_pad_i' for .* connection [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/tb/rv32i_soc_tb.sv:17]
ERROR: [Synth 8-478] no matching signal 'stx_pad_o' for .* connection [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/tb/rv32i_soc_tb.sv:17]
ERROR: [Synth 8-478] no matching signal 'rts_pad_o' for .* connection [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/tb/rv32i_soc_tb.sv:17]
ERROR: [Synth 8-478] no matching signal 'cts_pad_i' for .* connection [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/tb/rv32i_soc_tb.sv:17]
WARNING: [Synth 8-85] always block has no event control specified [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/tb/rv32i_soc_tb.sv:23]
ERROR: [Synth 8-6156] failed synthesizing module 'rv32i_soc_tb' [/home/it/SOC_Project/microcontroller_TeamBlack/rvsoc-baseline-main/src/tb/rv32i_soc_tb.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1871.020 ; gain = 257.438 ; free physical = 4071 ; free virtual = 12046
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
138 Infos, 35 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat Mar 22 02:47:30 2025...
