{
  "module_name": "mlxbf-tmfifo-regs.h",
  "hash_id": "83f256df31e33016929c706fda46548d4b3bb13905f7bea79f2aa9ef65f7a2fd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/platform/mellanox/mlxbf-tmfifo-regs.h",
  "human_readable_source": " \n \n\n#ifndef __MLXBF_TMFIFO_REGS_H__\n#define __MLXBF_TMFIFO_REGS_H__\n\n#include <linux/types.h>\n#include <linux/bits.h>\n\n#define MLXBF_TMFIFO_TX_DATA\t\t\t\t0x00\n#define MLXBF_TMFIFO_TX_STS\t\t\t\t0x08\n#define MLXBF_TMFIFO_TX_STS__LENGTH\t\t\t0x0001\n#define MLXBF_TMFIFO_TX_STS__COUNT_SHIFT\t\t0\n#define MLXBF_TMFIFO_TX_STS__COUNT_WIDTH\t\t9\n#define MLXBF_TMFIFO_TX_STS__COUNT_RESET_VAL\t\t0\n#define MLXBF_TMFIFO_TX_STS__COUNT_RMASK\t\tGENMASK_ULL(8, 0)\n#define MLXBF_TMFIFO_TX_STS__COUNT_MASK\t\t\tGENMASK_ULL(8, 0)\n#define MLXBF_TMFIFO_TX_CTL\t\t\t\t0x10\n#define MLXBF_TMFIFO_TX_CTL__LENGTH\t\t\t0x0001\n#define MLXBF_TMFIFO_TX_CTL__LWM_SHIFT\t\t\t0\n#define MLXBF_TMFIFO_TX_CTL__LWM_WIDTH\t\t\t8\n#define MLXBF_TMFIFO_TX_CTL__LWM_RESET_VAL\t\t128\n#define MLXBF_TMFIFO_TX_CTL__LWM_RMASK\t\t\tGENMASK_ULL(7, 0)\n#define MLXBF_TMFIFO_TX_CTL__LWM_MASK\t\t\tGENMASK_ULL(7, 0)\n#define MLXBF_TMFIFO_TX_CTL__HWM_SHIFT\t\t\t8\n#define MLXBF_TMFIFO_TX_CTL__HWM_WIDTH\t\t\t8\n#define MLXBF_TMFIFO_TX_CTL__HWM_RESET_VAL\t\t128\n#define MLXBF_TMFIFO_TX_CTL__HWM_RMASK\t\t\tGENMASK_ULL(7, 0)\n#define MLXBF_TMFIFO_TX_CTL__HWM_MASK\t\t\tGENMASK_ULL(15, 8)\n#define MLXBF_TMFIFO_TX_CTL__MAX_ENTRIES_SHIFT\t\t32\n#define MLXBF_TMFIFO_TX_CTL__MAX_ENTRIES_WIDTH\t\t9\n#define MLXBF_TMFIFO_TX_CTL__MAX_ENTRIES_RESET_VAL\t256\n#define MLXBF_TMFIFO_TX_CTL__MAX_ENTRIES_RMASK\t\tGENMASK_ULL(8, 0)\n#define MLXBF_TMFIFO_TX_CTL__MAX_ENTRIES_MASK\t\tGENMASK_ULL(40, 32)\n#define MLXBF_TMFIFO_RX_DATA\t\t\t\t0x00\n#define MLXBF_TMFIFO_RX_STS\t\t\t\t0x08\n#define MLXBF_TMFIFO_RX_STS__LENGTH\t\t\t0x0001\n#define MLXBF_TMFIFO_RX_STS__COUNT_SHIFT\t\t0\n#define MLXBF_TMFIFO_RX_STS__COUNT_WIDTH\t\t9\n#define MLXBF_TMFIFO_RX_STS__COUNT_RESET_VAL\t\t0\n#define MLXBF_TMFIFO_RX_STS__COUNT_RMASK\t\tGENMASK_ULL(8, 0)\n#define MLXBF_TMFIFO_RX_STS__COUNT_MASK\t\t\tGENMASK_ULL(8, 0)\n#define MLXBF_TMFIFO_RX_CTL\t\t\t\t0x10\n#define MLXBF_TMFIFO_RX_CTL__LENGTH\t\t\t0x0001\n#define MLXBF_TMFIFO_RX_CTL__LWM_SHIFT\t\t\t0\n#define MLXBF_TMFIFO_RX_CTL__LWM_WIDTH\t\t\t8\n#define MLXBF_TMFIFO_RX_CTL__LWM_RESET_VAL\t\t128\n#define MLXBF_TMFIFO_RX_CTL__LWM_RMASK\t\t\tGENMASK_ULL(7, 0)\n#define MLXBF_TMFIFO_RX_CTL__LWM_MASK\t\t\tGENMASK_ULL(7, 0)\n#define MLXBF_TMFIFO_RX_CTL__HWM_SHIFT\t\t\t8\n#define MLXBF_TMFIFO_RX_CTL__HWM_WIDTH\t\t\t8\n#define MLXBF_TMFIFO_RX_CTL__HWM_RESET_VAL\t\t128\n#define MLXBF_TMFIFO_RX_CTL__HWM_RMASK\t\t\tGENMASK_ULL(7, 0)\n#define MLXBF_TMFIFO_RX_CTL__HWM_MASK\t\t\tGENMASK_ULL(15, 8)\n#define MLXBF_TMFIFO_RX_CTL__MAX_ENTRIES_SHIFT\t\t32\n#define MLXBF_TMFIFO_RX_CTL__MAX_ENTRIES_WIDTH\t\t9\n#define MLXBF_TMFIFO_RX_CTL__MAX_ENTRIES_RESET_VAL\t256\n#define MLXBF_TMFIFO_RX_CTL__MAX_ENTRIES_RMASK\t\tGENMASK_ULL(8, 0)\n#define MLXBF_TMFIFO_RX_CTL__MAX_ENTRIES_MASK\t\tGENMASK_ULL(40, 32)\n\n \n#define MLXBF_TMFIFO_RX_DATA_BF3\t0x0000\n#define MLXBF_TMFIFO_TX_DATA_BF3\t0x1000\n\n \n#define MLXBF_TMFIFO_RX_STS_BF3\t\t0x0000\n#define MLXBF_TMFIFO_RX_CTL_BF3\t\t0x0008\n#define MLXBF_TMFIFO_TX_STS_BF3\t\t0x0100\n#define MLXBF_TMFIFO_TX_CTL_BF3\t\t0x0108\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}