# Reading pref.tcl
# do electronic_gate_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Users/Roniere\ Resende/Documents/Meus\ Documentos/Estudo\ de\ Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class\ 9/Ex_9_A/db {E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class 9/Ex_9_A/db/electronic_gate_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:16:32 on Sep 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class 9/Ex_9_A/db" E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class 9/Ex_9_A/db/electronic_gate_pll_altpll.v 
# -- Compiling module electronic_gate_pll_altpll
# 
# Top level modules:
# 	electronic_gate_pll_altpll
# End time: 20:16:32 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class 9/Ex_9_A/electronic_gate_pll.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:16:33 on Sep 09,2021
# vcom -reportprogress 300 -93 -work work E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class 9/Ex_9_A/electronic_gate_pll.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity electronic_gate_pll
# -- Compiling architecture SYN of electronic_gate_pll
# End time: 20:16:33 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class 9/Ex_9_A/electronic_gate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:16:34 on Sep 09,2021
# vcom -reportprogress 300 -93 -work work E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class 9/Ex_9_A/electronic_gate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity electronic_gate
# -- Compiling architecture behavioral of electronic_gate
# End time: 20:16:34 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class 9/Ex_9_A/electronic_gate_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:16:34 on Sep 09,2021
# vcom -reportprogress 300 -93 -work work E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class 9/Ex_9_A/electronic_gate_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity electronic_gate_tb
# -- Compiling architecture behavioral of electronic_gate_tb
# End time: 20:16:35 on Sep 09,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  electronic_gate_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" electronic_gate_tb 
# Start time: 20:16:35 on Sep 09,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.electronic_gate_tb(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.electronic_gate(behavioral)
# Loading work.electronic_gate_pll(syn)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)
# Loading altera_mf.mf_cda_mn_cntr(behave)
# Loading altera_mf.mf_cda_scale_cntr(behave)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000 ns
# ** Note: Cyclone IV E PLL locked to incoming clock
#    Time: 3 ns  Iteration: 7  Instance: /electronic_gate_tb/dut/pll_instantiate/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: Cyclone IV E PLL locked to incoming clock
#    Time: 3 ns  Iteration: 7  Instance: /electronic_gate_tb/PLL/altpll_component/CYCLONEIII_ALTPLL/M5
run 60 ns
restart
run 60 ns
# ** Note: Cyclone IV E PLL locked to incoming clock
#    Time: 3 ns  Iteration: 7  Instance: /electronic_gate_tb/dut/pll_instantiate/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: Cyclone IV E PLL locked to incoming clock
#    Time: 3 ns  Iteration: 7  Instance: /electronic_gate_tb/PLL/altpll_component/CYCLONEIII_ALTPLL/M5
# End time: 20:18:36 on Sep 09,2021, Elapsed time: 0:02:01
# Errors: 0, Warnings: 0
