###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Fri Aug 26 04:48:38 2022
#  Design:            Design_Top
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix Design_Top_preCTS -outDir timingReports
###############################################################
Path 1: MET Recovery Check with Pin u_ALU/ALU_Out_reg[2]/CK 
Endpoint:   u_ALU/ALU_Out_reg[2]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.172
= Slack Time                   18.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.294 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.300 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.639 | 
     | u_ALU/ALU_Out_reg[2]/RN         |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.028 |   1.172 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.495 | 
     | u_ALU/ALU_Out_reg[2]/CK  |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.495 | 
     +---------------------------------------------------------------------------------------+ 
Path 2: MET Recovery Check with Pin u_ALU/Out_Valid_reg/CK 
Endpoint:   u_ALU/Out_Valid_reg/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.172
= Slack Time                   18.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.294 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.300 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.639 | 
     | u_ALU/Out_Valid_reg/RN          |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.028 |   1.172 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.495 | 
     | u_ALU/Out_Valid_reg/CK   |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.495 | 
     +---------------------------------------------------------------------------------------+ 
Path 3: MET Recovery Check with Pin u_ALU/ALU_Out_reg[0]/CK 
Endpoint:   u_ALU/ALU_Out_reg[0]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.172
= Slack Time                   18.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.294 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.300 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.639 | 
     | u_ALU/ALU_Out_reg[0]/RN         |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.028 |   1.172 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.495 | 
     | u_ALU/ALU_Out_reg[0]/CK  |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.495 | 
     +---------------------------------------------------------------------------------------+ 
Path 4: MET Recovery Check with Pin u_ALU/ALU_Out_reg[1]/CK 
Endpoint:   u_ALU/ALU_Out_reg[1]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.172
= Slack Time                   18.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.294 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.300 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.639 | 
     | u_ALU/ALU_Out_reg[1]/RN         |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.028 |   1.172 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.495 | 
     | u_ALU/ALU_Out_reg[1]/CK  |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.495 | 
     +---------------------------------------------------------------------------------------+ 
Path 5: MET Recovery Check with Pin u_ALU/ALU_Out_reg[3]/CK 
Endpoint:   u_ALU/ALU_Out_reg[3]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.172
= Slack Time                   18.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.294 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.300 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.640 | 
     | u_ALU/ALU_Out_reg[3]/RN         |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.028 |   1.172 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.495 | 
     | u_ALU/ALU_Out_reg[3]/CK  |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.495 | 
     +---------------------------------------------------------------------------------------+ 
Path 6: MET Recovery Check with Pin u_ALU/ALU_Out_reg[4]/CK 
Endpoint:   u_ALU/ALU_Out_reg[4]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.172
= Slack Time                   18.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.294 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.300 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.640 | 
     | u_ALU/ALU_Out_reg[4]/RN         |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.028 |   1.172 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.495 | 
     | u_ALU/ALU_Out_reg[4]/CK  |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.495 | 
     +---------------------------------------------------------------------------------------+ 
Path 7: MET Recovery Check with Pin u_ALU/ALU_Out_reg[5]/CK 
Endpoint:   u_ALU/ALU_Out_reg[5]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.172
= Slack Time                   18.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.294 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.300 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.640 | 
     | u_ALU/ALU_Out_reg[5]/RN         |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.027 |   1.172 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.495 | 
     | u_ALU/ALU_Out_reg[5]/CK  |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.495 | 
     +---------------------------------------------------------------------------------------+ 
Path 8: MET Recovery Check with Pin u_ALU/ALU_Out_reg[7]/CK 
Endpoint:   u_ALU/ALU_Out_reg[7]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.172
= Slack Time                   18.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.294 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.300 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.640 | 
     | u_ALU/ALU_Out_reg[7]/RN         |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.027 |   1.172 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.495 | 
     | u_ALU/ALU_Out_reg[7]/CK  |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.495 | 
     +---------------------------------------------------------------------------------------+ 
Path 9: MET Recovery Check with Pin u_ALU/ALU_Out_reg[8]/CK 
Endpoint:   u_ALU/ALU_Out_reg[8]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.172
= Slack Time                   18.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.294 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.301 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.640 | 
     | u_ALU/ALU_Out_reg[8]/RN         |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.027 |   1.172 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.495 | 
     | u_ALU/ALU_Out_reg[8]/CK  |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.495 | 
     +---------------------------------------------------------------------------------------+ 
Path 10: MET Recovery Check with Pin u_ALU/ALU_Out_reg[9]/CK 
Endpoint:   u_ALU/ALU_Out_reg[9]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.172
= Slack Time                   18.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.496 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.294 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.301 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.640 | 
     | u_ALU/ALU_Out_reg[9]/RN         |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.027 |   1.172 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.495 | 
     | u_ALU/ALU_Out_reg[9]/CK  |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.495 | 
     +---------------------------------------------------------------------------------------+ 
Path 11: MET Recovery Check with Pin u_ALU/ALU_Out_reg[6]/CK 
Endpoint:   u_ALU/ALU_Out_reg[6]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.172
= Slack Time                   18.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.496 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.294 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.301 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.640 | 
     | u_ALU/ALU_Out_reg[6]/RN         |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.027 |   1.172 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.495 | 
     | u_ALU/ALU_Out_reg[6]/CK  |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.495 | 
     +---------------------------------------------------------------------------------------+ 
Path 12: MET Recovery Check with Pin u_ALU/ALU_Out_reg[10]/CK 
Endpoint:   u_ALU/ALU_Out_reg[10]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.171
= Slack Time                   18.496
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.496 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.496 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.295 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.301 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.640 | 
     | u_ALU/ALU_Out_reg[10]/RN        |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.027 |   1.171 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.496 | 
     | u_ALU/ALU_Out_reg[10]/CK |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.496 | 
     +---------------------------------------------------------------------------------------+ 
Path 13: MET Recovery Check with Pin u_ALU/ALU_Out_reg[11]/CK 
Endpoint:   u_ALU/ALU_Out_reg[11]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.171
= Slack Time                   18.496
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.496 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.496 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.295 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.301 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.640 | 
     | u_ALU/ALU_Out_reg[11]/RN        |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.027 |   1.171 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.496 | 
     | u_ALU/ALU_Out_reg[11]/CK |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.496 | 
     +---------------------------------------------------------------------------------------+ 
Path 14: MET Recovery Check with Pin u_ALU/ALU_Out_reg[15]/CK 
Endpoint:   u_ALU/ALU_Out_reg[15]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.171
= Slack Time                   18.496
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.496 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.496 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.295 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.301 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.641 | 
     | u_ALU/ALU_Out_reg[15]/RN        |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.026 |   1.171 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.496 | 
     | u_ALU/ALU_Out_reg[15]/CK |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.496 | 
     +---------------------------------------------------------------------------------------+ 
Path 15: MET Recovery Check with Pin u_ALU/ALU_Out_reg[12]/CK 
Endpoint:   u_ALU/ALU_Out_reg[12]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.171
= Slack Time                   18.496
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.496 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.496 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.295 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.301 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.641 | 
     | u_ALU/ALU_Out_reg[12]/RN        |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.026 |   1.171 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.496 | 
     | u_ALU/ALU_Out_reg[12]/CK |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.496 | 
     +---------------------------------------------------------------------------------------+ 
Path 16: MET Recovery Check with Pin u_ALU/ALU_Out_reg[13]/CK 
Endpoint:   u_ALU/ALU_Out_reg[13]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.171
= Slack Time                   18.496
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.496 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.497 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.295 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.302 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.641 | 
     | u_ALU/ALU_Out_reg[13]/RN        |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.026 |   1.171 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.496 | 
     | u_ALU/ALU_Out_reg[13]/CK |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.496 | 
     +---------------------------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin u_ALU/ALU_Out_reg[14]/CK 
Endpoint:   u_ALU/ALU_Out_reg[14]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.170
= Slack Time                   18.497
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.497 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.497 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.296 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.302 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.641 | 
     | u_ALU/ALU_Out_reg[14]/RN        |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.026 |   1.170 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.497 | 
     | u_ALU/ALU_Out_reg[14]/CK |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.497 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin u_Tx_Data_Syn/Sync_Bus_reg[5]/CK 
Endpoint:   u_Tx_Data_Syn/Sync_Bus_reg[5]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.384
- Arrival Time                  3.822
= Slack Time                   95.562
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                        |            |       |  Time   |   Time   | 
     |---------------------------------+------+------------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk               |            |       |   0.000 |   95.562 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk               | CLKMX2X4M  | 0.000 |   0.000 |   95.562 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX            | CLKMX2X4M  | 0.000 |   0.000 |   95.562 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX            | SDFFRQX1M  | 0.000 |   0.000 |   95.562 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  ^   | RX_Valid_Syn           | SDFFRQX1M  | 0.661 |   0.661 |   96.223 | 
     | u_RX_Controler/U45/A            |  ^   | RX_Valid_Syn           | INVX2M     | 0.001 |   0.662 |   96.224 | 
     | u_RX_Controler/U45/Y            |  v   | u_RX_Controler/n64     | INVX2M     | 0.311 |   0.973 |   96.535 | 
     | u_RX_Controler/U24/A0           |  v   | u_RX_Controler/n64     | OAI21BX1M  | 0.000 |   0.973 |   96.535 | 
     | u_RX_Controler/U24/Y            |  ^   | u_RX_Controler/N88     | OAI21BX1M  | 0.217 |   1.190 |   96.752 | 
     | u_RX_Controler/U51/C            |  ^   | u_RX_Controler/N88     | MX4X1M     | 0.000 |   1.190 |   96.752 | 
     | u_RX_Controler/U51/Y            |  ^   | u_RX_Controler/n1      | MX4X1M     | 0.277 |   1.467 |   97.029 | 
     | u_RX_Controler/U50/A            |  ^   | u_RX_Controler/n1      | MX2X8M     | 0.000 |   1.467 |   97.029 | 
     | u_RX_Controler/U50/Y            |  ^   | REG_Address_Top[0]     | MX2X8M     | 0.761 |   2.228 |   97.790 | 
     | u_REG_File/U325/S0              |  ^   | REG_Address_Top[0]     | MX4X1M     | 0.029 |   2.257 |   97.819 | 
     | u_REG_File/U325/Y               |  v   | u_REG_File/n429        | MX4X1M     | 0.612 |   2.868 |   98.431 | 
     | u_REG_File/U335/B               |  v   | u_REG_File/n429        | MX4X1M     | 0.001 |   2.869 |   98.431 | 
     | u_REG_File/U335/Y               |  v   | REG_RdData_Top[5]      | MX4X1M     | 0.425 |   3.294 |   98.856 | 
     | u_Tx_Controler/U22/A0N          |  v   | REG_RdData_Top[5]      | OAI2BB1X2M | 0.000 |   3.294 |   98.856 | 
     | u_Tx_Controler/U22/Y            |  v   | Tx_P_Data_Top_UnSyn[5] | OAI2BB1X2M | 0.204 |   3.498 |   99.060 | 
     | u_Tx_Data_Syn/U9/A0             |  v   | Tx_P_Data_Top_UnSyn[5] | AO22X1M    | 0.000 |   3.498 |   99.060 | 
     | u_Tx_Data_Syn/U9/Y              |  v   | u_Tx_Data_Syn/n23      | AO22X1M    | 0.324 |   3.822 |   99.384 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[5]/D |  v   | u_Tx_Data_Syn/n23      | SDFFRQX2M  | 0.000 |   3.822 |   99.384 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |      |            |           |       |  Time   |   Time   | 
     |----------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                         |  ^   | scan_clk   |           |       |   0.000 |  -95.562 | 
     | u_MUX2/U1/B                      |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |  -95.562 | 
     | u_MUX2/U1/Y                      |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |  -95.562 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[5]/CK |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |  -95.562 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin u_Tx_Data_Syn/Sync_Bus_reg[6]/CK 
Endpoint:   u_Tx_Data_Syn/Sync_Bus_reg[6]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.382
- Arrival Time                  3.818
= Slack Time                   95.565
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                        |            |       |  Time   |   Time   | 
     |---------------------------------+------+------------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk               |            |       |   0.000 |   95.565 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk               | CLKMX2X4M  | 0.000 |   0.000 |   95.565 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX            | CLKMX2X4M  | 0.000 |   0.000 |   95.565 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX            | SDFFRQX1M  | 0.000 |   0.000 |   95.565 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  ^   | RX_Valid_Syn           | SDFFRQX1M  | 0.661 |   0.661 |   96.226 | 
     | u_RX_Controler/U45/A            |  ^   | RX_Valid_Syn           | INVX2M     | 0.001 |   0.662 |   96.227 | 
     | u_RX_Controler/U45/Y            |  v   | u_RX_Controler/n64     | INVX2M     | 0.311 |   0.973 |   96.537 | 
     | u_RX_Controler/U24/A0           |  v   | u_RX_Controler/n64     | OAI21BX1M  | 0.000 |   0.973 |   96.538 | 
     | u_RX_Controler/U24/Y            |  ^   | u_RX_Controler/N88     | OAI21BX1M  | 0.217 |   1.190 |   96.754 | 
     | u_RX_Controler/U51/C            |  ^   | u_RX_Controler/N88     | MX4X1M     | 0.000 |   1.190 |   96.754 | 
     | u_RX_Controler/U51/Y            |  ^   | u_RX_Controler/n1      | MX4X1M     | 0.277 |   1.467 |   97.031 | 
     | u_RX_Controler/U50/A            |  ^   | u_RX_Controler/n1      | MX2X8M     | 0.000 |   1.467 |   97.031 | 
     | u_RX_Controler/U50/Y            |  ^   | REG_Address_Top[0]     | MX2X8M     | 0.761 |   2.228 |   97.792 | 
     | u_REG_File/U326/S0              |  ^   | REG_Address_Top[0]     | MX4X1M     | 0.029 |   2.257 |   97.821 | 
     | u_REG_File/U326/Y               |  v   | u_REG_File/n433        | MX4X1M     | 0.597 |   2.854 |   98.418 | 
     | u_REG_File/U336/B               |  v   | u_REG_File/n433        | MX4X1M     | 0.001 |   2.854 |   98.419 | 
     | u_REG_File/U336/Y               |  v   | REG_RdData_Top[6]      | MX4X1M     | 0.430 |   3.285 |   98.849 | 
     | u_Tx_Controler/U24/A0N          |  v   | REG_RdData_Top[6]      | OAI2BB1X2M | 0.000 |   3.285 |   98.849 | 
     | u_Tx_Controler/U24/Y            |  v   | Tx_P_Data_Top_UnSyn[6] | OAI2BB1X2M | 0.201 |   3.486 |   99.050 | 
     | u_Tx_Data_Syn/U10/A0            |  v   | Tx_P_Data_Top_UnSyn[6] | AO22X1M    | 0.000 |   3.486 |   99.050 | 
     | u_Tx_Data_Syn/U10/Y             |  v   | u_Tx_Data_Syn/n21      | AO22X1M    | 0.332 |   3.818 |   99.382 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[6]/D |  v   | u_Tx_Data_Syn/n21      | SDFFRQX2M  | 0.000 |   3.818 |   99.382 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |      |            |           |       |  Time   |   Time   | 
     |----------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                         |  ^   | scan_clk   |           |       |   0.000 |  -95.565 | 
     | u_MUX2/U1/B                      |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |  -95.565 | 
     | u_MUX2/U1/Y                      |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |  -95.565 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[6]/CK |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |  -95.565 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin u_Tx_Data_Syn/Sync_Bus_reg[4]/CK 
Endpoint:   u_Tx_Data_Syn/Sync_Bus_reg[4]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.420
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.380
- Arrival Time                  3.815
= Slack Time                   95.565
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                        |            |       |  Time   |   Time   | 
     |---------------------------------+------+------------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk               |            |       |   0.000 |   95.565 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk               | CLKMX2X4M  | 0.000 |   0.000 |   95.565 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX            | CLKMX2X4M  | 0.000 |   0.000 |   95.565 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX            | SDFFRQX1M  | 0.000 |   0.000 |   95.565 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  ^   | RX_Valid_Syn           | SDFFRQX1M  | 0.661 |   0.661 |   96.226 | 
     | u_RX_Controler/U45/A            |  ^   | RX_Valid_Syn           | INVX2M     | 0.001 |   0.662 |   96.227 | 
     | u_RX_Controler/U45/Y            |  v   | u_RX_Controler/n64     | INVX2M     | 0.311 |   0.973 |   96.538 | 
     | u_RX_Controler/U24/A0           |  v   | u_RX_Controler/n64     | OAI21BX1M  | 0.000 |   0.973 |   96.538 | 
     | u_RX_Controler/U24/Y            |  ^   | u_RX_Controler/N88     | OAI21BX1M  | 0.217 |   1.190 |   96.755 | 
     | u_RX_Controler/U51/C            |  ^   | u_RX_Controler/N88     | MX4X1M     | 0.000 |   1.190 |   96.755 | 
     | u_RX_Controler/U51/Y            |  ^   | u_RX_Controler/n1      | MX4X1M     | 0.277 |   1.467 |   97.032 | 
     | u_RX_Controler/U50/A            |  ^   | u_RX_Controler/n1      | MX2X8M     | 0.000 |   1.467 |   97.032 | 
     | u_RX_Controler/U50/Y            |  ^   | REG_Address_Top[0]     | MX2X8M     | 0.761 |   2.227 |   97.792 | 
     | u_REG_File/U324/S0              |  ^   | REG_Address_Top[0]     | MX4X1M     | 0.030 |   2.257 |   97.822 | 
     | u_REG_File/U324/Y               |  v   | u_REG_File/n425        | MX4X1M     | 0.619 |   2.876 |   98.441 | 
     | u_REG_File/U334/B               |  v   | u_REG_File/n425        | MX4X1M     | 0.001 |   2.877 |   98.442 | 
     | u_REG_File/U334/Y               |  v   | REG_RdData_Top[4]      | MX4X1M     | 0.402 |   3.279 |   98.844 | 
     | u_Tx_Controler/U20/A0N          |  v   | REG_RdData_Top[4]      | OAI2BB1X2M | 0.000 |   3.279 |   98.844 | 
     | u_Tx_Controler/U20/Y            |  v   | Tx_P_Data_Top_UnSyn[4] | OAI2BB1X2M | 0.193 |   3.471 |   99.036 | 
     | u_Tx_Data_Syn/U8/A0             |  v   | Tx_P_Data_Top_UnSyn[4] | AO22X1M    | 0.000 |   3.471 |   99.036 | 
     | u_Tx_Data_Syn/U8/Y              |  v   | u_Tx_Data_Syn/n25      | AO22X1M    | 0.344 |   3.815 |   99.380 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[4]/D |  v   | u_Tx_Data_Syn/n25      | SDFFRQX2M  | 0.000 |   3.815 |   99.380 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |      |            |           |       |  Time   |   Time   | 
     |----------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                         |  ^   | scan_clk   |           |       |   0.000 |  -95.565 | 
     | u_MUX2/U1/B                      |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |  -95.565 | 
     | u_MUX2/U1/Y                      |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |  -95.565 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[4]/CK |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |  -95.565 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin u_Tx_Data_Syn/Sync_Bus_reg[7]/CK 
Endpoint:   u_Tx_Data_Syn/Sync_Bus_reg[7]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.384
- Arrival Time                  3.789
= Slack Time                   95.594
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                        |            |       |  Time   |   Time   | 
     |---------------------------------+------+------------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk               |            |       |   0.000 |   95.594 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk               | CLKMX2X4M  | 0.000 |   0.000 |   95.594 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX            | CLKMX2X4M  | 0.000 |   0.000 |   95.594 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX            | SDFFRQX1M  | 0.000 |   0.000 |   95.594 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  ^   | RX_Valid_Syn           | SDFFRQX1M  | 0.661 |   0.661 |   96.255 | 
     | u_RX_Controler/U45/A            |  ^   | RX_Valid_Syn           | INVX2M     | 0.001 |   0.662 |   96.256 | 
     | u_RX_Controler/U45/Y            |  v   | u_RX_Controler/n64     | INVX2M     | 0.311 |   0.973 |   96.567 | 
     | u_RX_Controler/U24/A0           |  v   | u_RX_Controler/n64     | OAI21BX1M  | 0.000 |   0.973 |   96.567 | 
     | u_RX_Controler/U24/Y            |  ^   | u_RX_Controler/N88     | OAI21BX1M  | 0.217 |   1.190 |   96.784 | 
     | u_RX_Controler/U51/C            |  ^   | u_RX_Controler/N88     | MX4X1M     | 0.000 |   1.190 |   96.784 | 
     | u_RX_Controler/U51/Y            |  ^   | u_RX_Controler/n1      | MX4X1M     | 0.277 |   1.467 |   97.061 | 
     | u_RX_Controler/U50/A            |  ^   | u_RX_Controler/n1      | MX2X8M     | 0.000 |   1.467 |   97.061 | 
     | u_RX_Controler/U50/Y            |  ^   | REG_Address_Top[0]     | MX2X8M     | 0.761 |   2.228 |   97.822 | 
     | u_REG_File/U319/S0              |  ^   | REG_Address_Top[0]     | MX4X1M     | 0.028 |   2.255 |   97.849 | 
     | u_REG_File/U319/Y               |  v   | u_REG_File/n436        | MX4X1M     | 0.552 |   2.807 |   98.401 | 
     | u_REG_File/U337/D               |  v   | u_REG_File/n436        | MX4X1M     | 0.000 |   2.808 |   98.402 | 
     | u_REG_File/U337/Y               |  v   | REG_RdData_Top[7]      | MX4X1M     | 0.449 |   3.257 |   98.851 | 
     | u_Tx_Controler/U26/A0N          |  v   | REG_RdData_Top[7]      | OAI2BB1X2M | 0.000 |   3.257 |   98.851 | 
     | u_Tx_Controler/U26/Y            |  v   | Tx_P_Data_Top_UnSyn[7] | OAI2BB1X2M | 0.207 |   3.464 |   99.059 | 
     | u_Tx_Data_Syn/U11/A0            |  v   | Tx_P_Data_Top_UnSyn[7] | AO22X1M    | 0.000 |   3.464 |   99.059 | 
     | u_Tx_Data_Syn/U11/Y             |  v   | u_Tx_Data_Syn/n19      | AO22X1M    | 0.325 |   3.789 |   99.384 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[7]/D |  v   | u_Tx_Data_Syn/n19      | SDFFRQX2M  | 0.000 |   3.789 |   99.384 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |      |            |           |       |  Time   |   Time   | 
     |----------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                         |  ^   | scan_clk   |           |       |   0.000 |  -95.594 | 
     | u_MUX2/U1/B                      |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |  -95.594 | 
     | u_MUX2/U1/Y                      |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |  -95.594 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[7]/CK |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |  -95.594 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin u_Tx_Data_Syn/Sync_Bus_reg[3]/CK 
Endpoint:   u_Tx_Data_Syn/Sync_Bus_reg[3]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.383
- Arrival Time                  3.779
= Slack Time                   95.603
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                        |            |       |  Time   |   Time   | 
     |---------------------------------+------+------------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk               |            |       |   0.000 |   95.603 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk               | CLKMX2X4M  | 0.000 |   0.000 |   95.603 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX            | CLKMX2X4M  | 0.000 |   0.000 |   95.603 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX            | SDFFRQX1M  | 0.000 |   0.000 |   95.603 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  ^   | RX_Valid_Syn           | SDFFRQX1M  | 0.661 |   0.661 |   96.265 | 
     | u_RX_Controler/U45/A            |  ^   | RX_Valid_Syn           | INVX2M     | 0.001 |   0.662 |   96.266 | 
     | u_RX_Controler/U45/Y            |  v   | u_RX_Controler/n64     | INVX2M     | 0.311 |   0.973 |   96.576 | 
     | u_RX_Controler/U24/A0           |  v   | u_RX_Controler/n64     | OAI21BX1M  | 0.000 |   0.973 |   96.576 | 
     | u_RX_Controler/U24/Y            |  ^   | u_RX_Controler/N88     | OAI21BX1M  | 0.217 |   1.190 |   96.793 | 
     | u_RX_Controler/U51/C            |  ^   | u_RX_Controler/N88     | MX4X1M     | 0.000 |   1.190 |   96.793 | 
     | u_RX_Controler/U51/Y            |  ^   | u_RX_Controler/n1      | MX4X1M     | 0.277 |   1.467 |   97.070 | 
     | u_RX_Controler/U50/A            |  ^   | u_RX_Controler/n1      | MX2X8M     | 0.000 |   1.467 |   97.070 | 
     | u_RX_Controler/U50/Y            |  ^   | REG_Address_Top[0]     | MX2X8M     | 0.761 |   2.228 |   97.831 | 
     | u_REG_File/U323/S0              |  ^   | REG_Address_Top[0]     | MX4X1M     | 0.030 |   2.257 |   97.860 | 
     | u_REG_File/U323/Y               |  v   | u_REG_File/n421        | MX4X1M     | 0.622 |   2.879 |   98.483 | 
     | u_REG_File/U333/B               |  v   | u_REG_File/n421        | MX4X1M     | 0.001 |   2.880 |   98.484 | 
     | u_REG_File/U333/Y               |  v   | REG_RdData_Top[3]      | MX4X1M     | 0.379 |   3.259 |   98.862 | 
     | u_Tx_Controler/U18/A0N          |  v   | REG_RdData_Top[3]      | OAI2BB1X2M | 0.000 |   3.259 |   98.862 | 
     | u_Tx_Controler/U18/Y            |  v   | Tx_P_Data_Top_UnSyn[3] | OAI2BB1X2M | 0.188 |   3.447 |   99.050 | 
     | u_Tx_Data_Syn/U7/A0             |  v   | Tx_P_Data_Top_UnSyn[3] | AO22X1M    | 0.000 |   3.447 |   99.050 | 
     | u_Tx_Data_Syn/U7/Y              |  v   | u_Tx_Data_Syn/n27      | AO22X1M    | 0.332 |   3.779 |   99.383 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[3]/D |  v   | u_Tx_Data_Syn/n27      | SDFFRQX2M  | 0.000 |   3.779 |   99.383 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |      |            |           |       |  Time   |   Time   | 
     |----------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                         |  ^   | scan_clk   |           |       |   0.000 |  -95.603 | 
     | u_MUX2/U1/B                      |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |  -95.603 | 
     | u_MUX2/U1/Y                      |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |  -95.603 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[3]/CK |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |  -95.603 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin u_Tx_Data_Syn/Sync_Bus_reg[0]/CK 
Endpoint:   u_Tx_Data_Syn/Sync_Bus_reg[0]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.383
- Arrival Time                  3.733
= Slack Time                   95.649
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                        |            |       |  Time   |   Time   | 
     |---------------------------------+------+------------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk               |            |       |   0.000 |   95.649 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk               | CLKMX2X4M  | 0.000 |   0.000 |   95.649 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX            | CLKMX2X4M  | 0.000 |   0.000 |   95.649 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX            | SDFFRQX1M  | 0.000 |   0.000 |   95.649 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  ^   | RX_Valid_Syn           | SDFFRQX1M  | 0.661 |   0.661 |   96.311 | 
     | u_RX_Controler/U45/A            |  ^   | RX_Valid_Syn           | INVX2M     | 0.001 |   0.662 |   96.312 | 
     | u_RX_Controler/U45/Y            |  v   | u_RX_Controler/n64     | INVX2M     | 0.311 |   0.973 |   96.622 | 
     | u_RX_Controler/U24/A0           |  v   | u_RX_Controler/n64     | OAI21BX1M  | 0.000 |   0.973 |   96.622 | 
     | u_RX_Controler/U24/Y            |  ^   | u_RX_Controler/N88     | OAI21BX1M  | 0.217 |   1.190 |   96.839 | 
     | u_RX_Controler/U51/C            |  ^   | u_RX_Controler/N88     | MX4X1M     | 0.000 |   1.190 |   96.839 | 
     | u_RX_Controler/U51/Y            |  ^   | u_RX_Controler/n1      | MX4X1M     | 0.277 |   1.467 |   97.116 | 
     | u_RX_Controler/U50/A            |  ^   | u_RX_Controler/n1      | MX2X8M     | 0.000 |   1.467 |   97.116 | 
     | u_RX_Controler/U50/Y            |  ^   | REG_Address_Top[0]     | MX2X8M     | 0.761 |   2.228 |   97.877 | 
     | u_REG_File/U304/S0              |  ^   | REG_Address_Top[0]     | MX4X1M     | 0.030 |   2.257 |   97.907 | 
     | u_REG_File/U304/Y               |  v   | u_REG_File/n410        | MX4X1M     | 0.557 |   2.814 |   98.463 | 
     | u_REG_File/U330/C               |  v   | u_REG_File/n410        | MX4X1M     | 0.000 |   2.814 |   98.463 | 
     | u_REG_File/U330/Y               |  v   | REG_RdData_Top[0]      | MX4X1M     | 0.383 |   3.197 |   98.846 | 
     | u_Tx_Controler/U12/A0N          |  v   | REG_RdData_Top[0]      | OAI2BB1X2M | 0.000 |   3.197 |   98.846 | 
     | u_Tx_Controler/U12/Y            |  v   | Tx_P_Data_Top_UnSyn[0] | OAI2BB1X2M | 0.201 |   3.397 |   99.047 | 
     | u_Tx_Data_Syn/U4/A0             |  v   | Tx_P_Data_Top_UnSyn[0] | AO22X1M    | 0.000 |   3.397 |   99.047 | 
     | u_Tx_Data_Syn/U4/Y              |  v   | u_Tx_Data_Syn/n33      | AO22X1M    | 0.336 |   3.733 |   99.383 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[0]/D |  v   | u_Tx_Data_Syn/n33      | SDFFRQX2M  | 0.000 |   3.733 |   99.383 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |      |            |           |       |  Time   |   Time   | 
     |----------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                         |  ^   | scan_clk   |           |       |   0.000 |  -95.649 | 
     | u_MUX2/U1/B                      |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |  -95.649 | 
     | u_MUX2/U1/Y                      |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |  -95.649 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[0]/CK |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |  -95.649 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin u_Tx_Data_Syn/Sync_Bus_reg[1]/CK 
Endpoint:   u_Tx_Data_Syn/Sync_Bus_reg[1]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.382
- Arrival Time                  3.731
= Slack Time                   95.651
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                        |            |       |  Time   |   Time   | 
     |---------------------------------+------+------------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk               |            |       |   0.000 |   95.651 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk               | CLKMX2X4M  | 0.000 |   0.000 |   95.651 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX            | CLKMX2X4M  | 0.000 |   0.000 |   95.651 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX            | SDFFRQX1M  | 0.000 |   0.000 |   95.651 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  ^   | RX_Valid_Syn           | SDFFRQX1M  | 0.661 |   0.661 |   96.312 | 
     | u_RX_Controler/U45/A            |  ^   | RX_Valid_Syn           | INVX2M     | 0.001 |   0.662 |   96.313 | 
     | u_RX_Controler/U45/Y            |  v   | u_RX_Controler/n64     | INVX2M     | 0.311 |   0.973 |   96.624 | 
     | u_RX_Controler/U24/A0           |  v   | u_RX_Controler/n64     | OAI21BX1M  | 0.000 |   0.973 |   96.624 | 
     | u_RX_Controler/U24/Y            |  ^   | u_RX_Controler/N88     | OAI21BX1M  | 0.217 |   1.190 |   96.841 | 
     | u_RX_Controler/U51/C            |  ^   | u_RX_Controler/N88     | MX4X1M     | 0.000 |   1.190 |   96.841 | 
     | u_RX_Controler/U51/Y            |  ^   | u_RX_Controler/n1      | MX4X1M     | 0.277 |   1.467 |   97.118 | 
     | u_RX_Controler/U50/A            |  ^   | u_RX_Controler/n1      | MX2X8M     | 0.000 |   1.467 |   97.118 | 
     | u_RX_Controler/U50/Y            |  ^   | REG_Address_Top[0]     | MX2X8M     | 0.761 |   2.228 |   97.878 | 
     | u_REG_File/U321/S0              |  ^   | REG_Address_Top[0]     | MX4X1M     | 0.029 |   2.256 |   97.907 | 
     | u_REG_File/U321/Y               |  v   | u_REG_File/n413        | MX4X1M     | 0.587 |   2.844 |   98.495 | 
     | u_REG_File/U331/B               |  v   | u_REG_File/n413        | MX4X1M     | 0.000 |   2.844 |   98.495 | 
     | u_REG_File/U331/Y               |  v   | REG_RdData_Top[1]      | MX4X1M     | 0.365 |   3.209 |   98.860 | 
     | u_Tx_Controler/U14/A0N          |  v   | REG_RdData_Top[1]      | OAI2BB1X2M | 0.000 |   3.209 |   98.860 | 
     | u_Tx_Controler/U14/Y            |  v   | Tx_P_Data_Top_UnSyn[1] | OAI2BB1X2M | 0.187 |   3.396 |   99.047 | 
     | u_Tx_Data_Syn/U5/A0             |  v   | Tx_P_Data_Top_UnSyn[1] | AO22X1M    | 0.000 |   3.396 |   99.047 | 
     | u_Tx_Data_Syn/U5/Y              |  v   | u_Tx_Data_Syn/n31      | AO22X1M    | 0.336 |   3.731 |   99.382 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[1]/D |  v   | u_Tx_Data_Syn/n31      | SDFFRQX2M  | 0.000 |   3.731 |   99.382 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |      |            |           |       |  Time   |   Time   | 
     |----------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                         |  ^   | scan_clk   |           |       |   0.000 |  -95.651 | 
     | u_MUX2/U1/B                      |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |  -95.651 | 
     | u_MUX2/U1/Y                      |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |  -95.651 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[1]/CK |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |  -95.651 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin u_Tx_Data_Syn/Sync_Bus_reg[2]/CK 
Endpoint:   u_Tx_Data_Syn/Sync_Bus_reg[2]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.384
- Arrival Time                  3.729
= Slack Time                   95.655
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                        |            |       |  Time   |   Time   | 
     |---------------------------------+------+------------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk               |            |       |   0.000 |   95.655 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk               | CLKMX2X4M  | 0.000 |   0.000 |   95.655 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX            | CLKMX2X4M  | 0.000 |   0.000 |   95.655 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX            | SDFFRQX1M  | 0.000 |   0.000 |   95.655 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  ^   | RX_Valid_Syn           | SDFFRQX1M  | 0.661 |   0.661 |   96.316 | 
     | u_RX_Controler/U45/A            |  ^   | RX_Valid_Syn           | INVX2M     | 0.001 |   0.662 |   96.317 | 
     | u_RX_Controler/U45/Y            |  v   | u_RX_Controler/n64     | INVX2M     | 0.311 |   0.973 |   96.628 | 
     | u_RX_Controler/U24/A0           |  v   | u_RX_Controler/n64     | OAI21BX1M  | 0.000 |   0.973 |   96.628 | 
     | u_RX_Controler/U24/Y            |  ^   | u_RX_Controler/N88     | OAI21BX1M  | 0.217 |   1.190 |   96.845 | 
     | u_RX_Controler/U51/C            |  ^   | u_RX_Controler/N88     | MX4X1M     | 0.000 |   1.190 |   96.845 | 
     | u_RX_Controler/U51/Y            |  ^   | u_RX_Controler/n1      | MX4X1M     | 0.277 |   1.467 |   97.122 | 
     | u_RX_Controler/U50/A            |  ^   | u_RX_Controler/n1      | MX2X8M     | 0.000 |   1.467 |   97.122 | 
     | u_RX_Controler/U50/Y            |  ^   | REG_Address_Top[0]     | MX2X8M     | 0.761 |   2.228 |   97.882 | 
     | u_REG_File/U322/S0              |  ^   | REG_Address_Top[0]     | MX4X1M     | 0.029 |   2.256 |   97.911 | 
     | u_REG_File/U322/Y               |  v   | u_REG_File/n417        | MX4X1M     | 0.592 |   2.849 |   98.503 | 
     | u_REG_File/U332/B               |  v   | u_REG_File/n417        | MX4X1M     | 0.000 |   2.849 |   98.504 | 
     | u_REG_File/U332/Y               |  v   | REG_RdData_Top[2]      | MX4X1M     | 0.368 |   3.217 |   98.872 | 
     | u_Tx_Controler/U16/A0N          |  v   | REG_RdData_Top[2]      | OAI2BB1X2M | 0.000 |   3.217 |   98.872 | 
     | u_Tx_Controler/U16/Y            |  v   | Tx_P_Data_Top_UnSyn[2] | OAI2BB1X2M | 0.186 |   3.403 |   99.058 | 
     | u_Tx_Data_Syn/U6/A0             |  v   | Tx_P_Data_Top_UnSyn[2] | AO22X1M    | 0.000 |   3.403 |   99.058 | 
     | u_Tx_Data_Syn/U6/Y              |  v   | u_Tx_Data_Syn/n29      | AO22X1M    | 0.326 |   3.729 |   99.384 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[2]/D |  v   | u_Tx_Data_Syn/n29      | SDFFRQX2M  | 0.000 |   3.729 |   99.384 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |      |            |           |       |  Time   |   Time   | 
     |----------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                         |  ^   | scan_clk   |           |       |   0.000 |  -95.655 | 
     | u_MUX2/U1/B                      |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |  -95.655 | 
     | u_MUX2/U1/Y                      |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |  -95.655 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[2]/CK |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |  -95.655 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin u_REG_File/Memory_reg[11][0]/CK 
Endpoint:   u_REG_File/Memory_reg[11][0]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.371
- Arrival Time                  3.353
= Slack Time                   96.019
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |   96.019 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk           | CLKMX2X4M  | 0.000 |   0.000 |   96.019 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | CLKMX2X4M  | 0.000 |   0.000 |   96.019 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX        | SDFFRQX1M  | 0.000 |   0.000 |   96.019 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.632 |   0.632 |   96.650 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   0.633 |   96.651 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.389 |   1.022 |   97.040 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.001 |   1.023 |   97.041 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.145 |   1.168 |   97.186 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.168 |   97.186 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.087 |   1.255 |   97.273 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.255 |   97.273 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.269 |   1.524 |   97.543 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   1.524 |   97.543 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.714 |   2.238 |   98.256 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.004 |   2.241 |   98.260 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.233 |   2.475 |   98.493 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   2.475 |   98.493 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.209 |   2.684 |   98.702 | 
     | u_REG_File/U269/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   2.684 |   98.703 | 
     | u_REG_File/U269/Y               |  v   | u_REG_File/n148    | NAND2X2M   | 0.314 |   2.998 |   99.016 | 
     | u_REG_File/U346/A1N             |  v   | u_REG_File/n148    | OAI2BB2X1M | 0.000 |   2.998 |   99.017 | 
     | u_REG_File/U346/Y               |  v   | u_REG_File/n198    | OAI2BB2X1M | 0.355 |   3.353 |   99.371 | 
     | u_REG_File/Memory_reg[11][0]/D  |  v   | u_REG_File/n198    | SDFFRQX1M  | 0.000 |   3.353 |   99.371 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |  -96.019 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -96.019 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -96.019 | 
     | u_REG_File/Memory_reg[11][0]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -96.019 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin u_REG_File/Memory_reg[11][5]/CK 
Endpoint:   u_REG_File/Memory_reg[11][5]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.371
- Arrival Time                  3.352
= Slack Time                   96.019
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |   96.019 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk           | CLKMX2X4M  | 0.000 |   0.000 |   96.019 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | CLKMX2X4M  | 0.000 |   0.000 |   96.019 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX        | SDFFRQX1M  | 0.000 |   0.000 |   96.019 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.632 |   0.632 |   96.651 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   0.633 |   96.652 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.389 |   1.022 |   97.041 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.001 |   1.023 |   97.042 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.145 |   1.168 |   97.187 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.168 |   97.187 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.087 |   1.255 |   97.274 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.255 |   97.274 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.269 |   1.524 |   97.543 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   1.524 |   97.543 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.714 |   2.238 |   98.257 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.004 |   2.241 |   98.260 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.233 |   2.475 |   98.494 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   2.475 |   98.494 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.209 |   2.684 |   98.703 | 
     | u_REG_File/U269/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   2.684 |   98.703 | 
     | u_REG_File/U269/Y               |  v   | u_REG_File/n148    | NAND2X2M   | 0.314 |   2.998 |   99.017 | 
     | u_REG_File/U351/A1N             |  v   | u_REG_File/n148    | OAI2BB2X1M | 0.001 |   2.999 |   99.018 | 
     | u_REG_File/U351/Y               |  v   | u_REG_File/n203    | OAI2BB2X1M | 0.353 |   3.352 |   99.371 | 
     | u_REG_File/Memory_reg[11][5]/D  |  v   | u_REG_File/n203    | SDFFRQX1M  | 0.000 |   3.352 |   99.371 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |  -96.019 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -96.019 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -96.019 | 
     | u_REG_File/Memory_reg[11][5]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -96.019 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin u_REG_File/Memory_reg[11][6]/CK 
Endpoint:   u_REG_File/Memory_reg[11][6]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.372
- Arrival Time                  3.347
= Slack Time                   96.026
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |   96.026 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk           | CLKMX2X4M  | 0.000 |   0.000 |   96.026 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | CLKMX2X4M  | 0.000 |   0.000 |   96.026 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX        | SDFFRQX1M  | 0.000 |   0.000 |   96.026 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.632 |   0.632 |   96.657 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   0.633 |   96.658 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.389 |   1.022 |   97.047 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.001 |   1.023 |   97.048 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.145 |   1.168 |   97.193 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.168 |   97.193 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.087 |   1.255 |   97.280 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.255 |   97.280 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.269 |   1.524 |   97.550 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   1.524 |   97.550 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.714 |   2.238 |   98.263 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.004 |   2.241 |   98.267 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.233 |   2.475 |   98.500 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   2.475 |   98.500 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.209 |   2.684 |   98.709 | 
     | u_REG_File/U269/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   2.684 |   98.710 | 
     | u_REG_File/U269/Y               |  v   | u_REG_File/n148    | NAND2X2M   | 0.314 |   2.998 |   99.023 | 
     | u_REG_File/U352/A1N             |  v   | u_REG_File/n148    | OAI2BB2X1M | 0.001 |   2.999 |   99.024 | 
     | u_REG_File/U352/Y               |  v   | u_REG_File/n204    | OAI2BB2X1M | 0.348 |   3.347 |   99.372 | 
     | u_REG_File/Memory_reg[11][6]/D  |  v   | u_REG_File/n204    | SDFFRQX1M  | 0.000 |   3.347 |   99.372 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |  -96.026 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -96.026 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -96.026 | 
     | u_REG_File/Memory_reg[11][6]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -96.026 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin u_REG_File/Memory_reg[15][6]/CK 
Endpoint:   u_REG_File/Memory_reg[15][6]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.431
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.369
- Arrival Time                  3.341
= Slack Time                   96.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |   96.028 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk           | CLKMX2X4M  | 0.000 |   0.000 |   96.028 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | CLKMX2X4M  | 0.000 |   0.000 |   96.028 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX        | SDFFRQX1M  | 0.000 |   0.000 |   96.028 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.632 |   0.632 |   96.660 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   0.633 |   96.660 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.389 |   1.022 |   97.050 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.001 |   1.023 |   97.050 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.145 |   1.168 |   97.195 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.168 |   97.195 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.087 |   1.255 |   97.283 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.255 |   97.283 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.269 |   1.524 |   97.552 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   1.524 |   97.552 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.714 |   2.238 |   98.265 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.004 |   2.241 |   98.269 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.233 |   2.475 |   98.502 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   2.475 |   98.502 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.209 |   2.684 |   98.712 | 
     | u_REG_File/U282/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   2.684 |   98.712 | 
     | u_REG_File/U282/Y               |  v   | u_REG_File/n140    | NAND2X2M   | 0.309 |   2.993 |   99.021 | 
     | u_REG_File/U344/A1N             |  v   | u_REG_File/n140    | OAI2BB2X1M | 0.001 |   2.995 |   99.023 | 
     | u_REG_File/U344/Y               |  v   | u_REG_File/n172    | OAI2BB2X1M | 0.346 |   3.341 |   99.369 | 
     | u_REG_File/Memory_reg[15][6]/D  |  v   | u_REG_File/n172    | SDFFRQX1M  | 0.000 |   3.341 |   99.369 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |  -96.028 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -96.028 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -96.028 | 
     | u_REG_File/Memory_reg[15][6]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -96.028 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin u_REG_File/Memory_reg[11][7]/CK 
Endpoint:   u_REG_File/Memory_reg[11][7]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.374
- Arrival Time                  3.346
= Slack Time                   96.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |   96.028 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk           | CLKMX2X4M  | 0.000 |   0.000 |   96.028 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | CLKMX2X4M  | 0.000 |   0.000 |   96.028 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX        | SDFFRQX1M  | 0.000 |   0.000 |   96.028 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.632 |   0.632 |   96.660 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   0.633 |   96.661 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.389 |   1.022 |   97.050 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.001 |   1.023 |   97.051 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.145 |   1.168 |   97.196 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.168 |   97.196 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.087 |   1.255 |   97.283 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.255 |   97.283 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.269 |   1.524 |   97.552 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   1.524 |   97.552 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.714 |   2.238 |   98.266 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.004 |   2.241 |   98.269 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.233 |   2.475 |   98.503 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   2.475 |   98.503 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.209 |   2.684 |   98.712 | 
     | u_REG_File/U269/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   2.684 |   98.712 | 
     | u_REG_File/U269/Y               |  v   | u_REG_File/n148    | NAND2X2M   | 0.314 |   2.998 |   99.026 | 
     | u_REG_File/U353/A1N             |  v   | u_REG_File/n148    | OAI2BB2X1M | 0.001 |   2.998 |   99.027 | 
     | u_REG_File/U353/Y               |  v   | u_REG_File/n205    | OAI2BB2X1M | 0.348 |   3.346 |   99.374 | 
     | u_REG_File/Memory_reg[11][7]/D  |  v   | u_REG_File/n205    | SDFFRQX1M  | 0.000 |   3.346 |   99.374 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |  -96.028 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -96.028 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -96.028 | 
     | u_REG_File/Memory_reg[11][7]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -96.028 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin u_REG_File/Memory_reg[15][0]/CK 
Endpoint:   u_REG_File/Memory_reg[15][0]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.430
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.370
- Arrival Time                  3.341
= Slack Time                   96.029
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |   96.029 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk           | CLKMX2X4M  | 0.000 |   0.000 |   96.029 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | CLKMX2X4M  | 0.000 |   0.000 |   96.029 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX        | SDFFRQX1M  | 0.000 |   0.000 |   96.029 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.632 |   0.632 |   96.660 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   0.632 |   96.661 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.389 |   1.022 |   97.051 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.001 |   1.022 |   97.051 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.145 |   1.167 |   97.196 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.167 |   97.196 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.087 |   1.255 |   97.284 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.255 |   97.284 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.269 |   1.524 |   97.553 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   1.524 |   97.553 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.714 |   2.238 |   98.266 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.004 |   2.241 |   98.270 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.233 |   2.475 |   98.503 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   2.475 |   98.503 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.209 |   2.684 |   98.713 | 
     | u_REG_File/U282/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   2.684 |   98.713 | 
     | u_REG_File/U282/Y               |  v   | u_REG_File/n140    | NAND2X2M   | 0.309 |   2.993 |   99.022 | 
     | u_REG_File/U338/A1N             |  v   | u_REG_File/n140    | OAI2BB2X1M | 0.001 |   2.995 |   99.024 | 
     | u_REG_File/U338/Y               |  v   | u_REG_File/n166    | OAI2BB2X1M | 0.346 |   3.341 |   99.370 | 
     | u_REG_File/Memory_reg[15][0]/D  |  v   | u_REG_File/n166    | SDFFRQX1M  | 0.000 |   3.341 |   99.370 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |  -96.029 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -96.029 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -96.029 | 
     | u_REG_File/Memory_reg[15][0]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -96.029 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin u_REG_File/Memory_reg[14][1]/CK 
Endpoint:   u_REG_File/Memory_reg[14][1]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.372
- Arrival Time                  3.341
= Slack Time                   96.031
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |   96.031 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk           | CLKMX2X4M  | 0.000 |   0.000 |   96.031 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | CLKMX2X4M  | 0.000 |   0.000 |   96.031 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX        | SDFFRQX1M  | 0.000 |   0.000 |   96.031 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.632 |   0.632 |   96.663 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   0.633 |   96.664 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.389 |   1.022 |   97.053 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.001 |   1.023 |   97.054 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.145 |   1.168 |   97.199 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.168 |   97.199 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.087 |   1.255 |   97.286 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.255 |   97.286 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.269 |   1.524 |   97.555 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   1.524 |   97.555 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.714 |   2.238 |   98.269 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.004 |   2.241 |   98.272 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.233 |   2.475 |   98.506 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   2.475 |   98.506 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.210 |   2.685 |   98.716 | 
     | u_REG_File/U274/A               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   2.685 |   98.716 | 
     | u_REG_File/U274/Y               |  v   | u_REG_File/n143    | NAND2X2M   | 0.306 |   2.991 |   99.022 | 
     | u_REG_File/U395/A1N             |  v   | u_REG_File/n143    | OAI2BB2X1M | 0.001 |   2.992 |   99.023 | 
     | u_REG_File/U395/Y               |  v   | u_REG_File/n175    | OAI2BB2X1M | 0.349 |   3.341 |   99.372 | 
     | u_REG_File/Memory_reg[14][1]/D  |  v   | u_REG_File/n175    | SDFFRQX1M  | 0.000 |   3.341 |   99.372 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |  -96.031 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -96.031 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -96.031 | 
     | u_REG_File/Memory_reg[14][1]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -96.031 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin u_REG_File/Memory_reg[15][4]/CK 
Endpoint:   u_REG_File/Memory_reg[15][4]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.433
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.367
- Arrival Time                  3.334
= Slack Time                   96.033
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |   96.033 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk           | CLKMX2X4M  | 0.000 |   0.000 |   96.033 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | CLKMX2X4M  | 0.000 |   0.000 |   96.033 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX        | SDFFRQX1M  | 0.000 |   0.000 |   96.033 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.632 |   0.632 |   96.665 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   0.633 |   96.666 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.389 |   1.022 |   97.055 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.001 |   1.023 |   97.056 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.145 |   1.168 |   97.201 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.168 |   97.201 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.087 |   1.255 |   97.288 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.255 |   97.288 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.269 |   1.524 |   97.557 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   1.524 |   97.557 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.714 |   2.238 |   98.271 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.004 |   2.241 |   98.274 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.233 |   2.475 |   98.508 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   2.475 |   98.508 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.209 |   2.684 |   98.717 | 
     | u_REG_File/U282/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   2.684 |   98.717 | 
     | u_REG_File/U282/Y               |  v   | u_REG_File/n140    | NAND2X2M   | 0.309 |   2.993 |   99.026 | 
     | u_REG_File/U342/A1N             |  v   | u_REG_File/n140    | OAI2BB2X1M | 0.001 |   2.994 |   99.027 | 
     | u_REG_File/U342/Y               |  v   | u_REG_File/n170    | OAI2BB2X1M | 0.340 |   3.334 |   99.367 | 
     | u_REG_File/Memory_reg[15][4]/D  |  v   | u_REG_File/n170    | SDFFRQX1M  | 0.000 |   3.334 |   99.367 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |  -96.033 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -96.033 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -96.033 | 
     | u_REG_File/Memory_reg[15][4]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -96.033 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin u_REG_File/Memory_reg[14][3]/CK 
Endpoint:   u_REG_File/Memory_reg[14][3]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.430
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.370
- Arrival Time                  3.335
= Slack Time                   96.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |   96.035 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk           | CLKMX2X4M  | 0.000 |   0.000 |   96.035 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | CLKMX2X4M  | 0.000 |   0.000 |   96.035 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX        | SDFFRQX1M  | 0.000 |   0.000 |   96.035 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.632 |   0.632 |   96.667 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   0.633 |   96.668 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.389 |   1.022 |   97.057 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.001 |   1.023 |   97.058 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.145 |   1.168 |   97.203 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.168 |   97.203 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.087 |   1.255 |   97.290 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.255 |   97.290 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.269 |   1.524 |   97.559 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   1.524 |   97.559 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.714 |   2.238 |   98.273 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.004 |   2.241 |   98.277 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.233 |   2.475 |   98.510 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   2.475 |   98.510 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.210 |   2.685 |   98.720 | 
     | u_REG_File/U274/A               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   2.685 |   98.720 | 
     | u_REG_File/U274/Y               |  v   | u_REG_File/n143    | NAND2X2M   | 0.306 |   2.991 |   99.026 | 
     | u_REG_File/U397/A1N             |  v   | u_REG_File/n143    | OAI2BB2X1M | 0.002 |   2.993 |   99.028 | 
     | u_REG_File/U397/Y               |  v   | u_REG_File/n177    | OAI2BB2X1M | 0.342 |   3.335 |   99.370 | 
     | u_REG_File/Memory_reg[14][3]/D  |  v   | u_REG_File/n177    | SDFFRQX1M  | 0.000 |   3.335 |   99.370 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |  -96.035 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -96.035 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -96.035 | 
     | u_REG_File/Memory_reg[14][3]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -96.035 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u_REG_File/Memory_reg[11][1]/CK 
Endpoint:   u_REG_File/Memory_reg[11][1]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.376
- Arrival Time                  3.340
= Slack Time                   96.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |   96.035 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk           | CLKMX2X4M  | 0.000 |   0.000 |   96.035 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | CLKMX2X4M  | 0.000 |   0.000 |   96.035 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX        | SDFFRQX1M  | 0.000 |   0.000 |   96.035 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.632 |   0.632 |   96.667 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   0.633 |   96.668 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.389 |   1.022 |   97.057 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.001 |   1.023 |   97.058 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.145 |   1.168 |   97.203 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.168 |   97.203 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.087 |   1.255 |   97.290 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.255 |   97.290 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.269 |   1.524 |   97.559 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   1.524 |   97.559 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.714 |   2.238 |   98.273 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.004 |   2.241 |   98.277 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.233 |   2.475 |   98.510 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   2.475 |   98.510 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.209 |   2.684 |   98.719 | 
     | u_REG_File/U269/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   2.684 |   98.719 | 
     | u_REG_File/U269/Y               |  v   | u_REG_File/n148    | NAND2X2M   | 0.314 |   2.998 |   99.033 | 
     | u_REG_File/U347/A1N             |  v   | u_REG_File/n148    | OAI2BB2X1M | 0.002 |   3.000 |   99.035 | 
     | u_REG_File/U347/Y               |  v   | u_REG_File/n199    | OAI2BB2X1M | 0.340 |   3.340 |   99.376 | 
     | u_REG_File/Memory_reg[11][1]/D  |  v   | u_REG_File/n199    | SDFFRQX1M  | 0.000 |   3.340 |   99.376 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |  -96.035 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -96.035 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -96.035 | 
     | u_REG_File/Memory_reg[11][1]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -96.035 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin u_REG_File/Memory_reg[15][2]/CK 
Endpoint:   u_REG_File/Memory_reg[15][2]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.371
- Arrival Time                  3.333
= Slack Time                   96.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |   96.038 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk           | CLKMX2X4M  | 0.000 |   0.000 |   96.038 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | CLKMX2X4M  | 0.000 |   0.000 |   96.038 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX        | SDFFRQX1M  | 0.000 |   0.000 |   96.038 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.632 |   0.632 |   96.669 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   0.632 |   96.670 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.389 |   1.022 |   97.060 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.001 |   1.022 |   97.060 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.145 |   1.167 |   97.205 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.167 |   97.205 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.087 |   1.255 |   97.292 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.255 |   97.292 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.269 |   1.524 |   97.562 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   1.524 |   97.562 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.714 |   2.238 |   98.275 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.004 |   2.241 |   98.279 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.233 |   2.475 |   98.512 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   2.475 |   98.512 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.209 |   2.684 |   98.722 | 
     | u_REG_File/U282/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   2.684 |   98.722 | 
     | u_REG_File/U282/Y               |  v   | u_REG_File/n140    | NAND2X2M   | 0.309 |   2.993 |   99.031 | 
     | u_REG_File/U340/A1N             |  v   | u_REG_File/n140    | OAI2BB2X1M | 0.001 |   2.995 |   99.033 | 
     | u_REG_File/U340/Y               |  v   | u_REG_File/n168    | OAI2BB2X1M | 0.338 |   3.333 |   99.371 | 
     | u_REG_File/Memory_reg[15][2]/D  |  v   | u_REG_File/n168    | SDFFRQX1M  | 0.000 |   3.333 |   99.371 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |  -96.038 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -96.038 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -96.038 | 
     | u_REG_File/Memory_reg[15][2]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -96.038 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin u_REG_File/Memory_reg[14][2]/CK 
Endpoint:   u_REG_File/Memory_reg[14][2]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.373
- Arrival Time                  3.335
= Slack Time                   96.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |   96.038 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk           | CLKMX2X4M  | 0.000 |   0.000 |   96.038 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | CLKMX2X4M  | 0.000 |   0.000 |   96.038 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX        | SDFFRQX1M  | 0.000 |   0.000 |   96.038 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.632 |   0.632 |   96.670 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   0.633 |   96.671 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.389 |   1.022 |   97.060 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.001 |   1.023 |   97.061 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.145 |   1.168 |   97.206 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.168 |   97.206 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.087 |   1.255 |   97.293 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.255 |   97.293 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.269 |   1.524 |   97.562 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   1.524 |   97.562 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.714 |   2.238 |   98.276 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.004 |   2.241 |   98.279 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.233 |   2.475 |   98.513 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   2.475 |   98.513 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.210 |   2.685 |   98.723 | 
     | u_REG_File/U274/A               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   2.685 |   98.723 | 
     | u_REG_File/U274/Y               |  v   | u_REG_File/n143    | NAND2X2M   | 0.306 |   2.991 |   99.029 | 
     | u_REG_File/U396/A1N             |  v   | u_REG_File/n143    | OAI2BB2X1M | 0.000 |   2.992 |   99.030 | 
     | u_REG_File/U396/Y               |  v   | u_REG_File/n176    | OAI2BB2X1M | 0.343 |   3.335 |   99.373 | 
     | u_REG_File/Memory_reg[14][2]/D  |  v   | u_REG_File/n176    | SDFFRQX1M  | 0.000 |   3.335 |   99.373 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |  -96.038 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -96.038 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -96.038 | 
     | u_REG_File/Memory_reg[14][2]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -96.038 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin u_REG_File/Memory_reg[15][7]/CK 
Endpoint:   u_REG_File/Memory_reg[15][7]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.373
- Arrival Time                  3.333
= Slack Time                   96.040
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |   96.040 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk           | CLKMX2X4M  | 0.000 |   0.000 |   96.040 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | CLKMX2X4M  | 0.000 |   0.000 |   96.040 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX        | SDFFRQX1M  | 0.000 |   0.000 |   96.040 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.632 |   0.632 |   96.671 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   0.633 |   96.672 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.389 |   1.022 |   97.062 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.001 |   1.023 |   97.062 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.145 |   1.168 |   97.207 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.168 |   97.207 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.087 |   1.255 |   97.294 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.255 |   97.294 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.269 |   1.524 |   97.564 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   1.524 |   97.564 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.714 |   2.238 |   98.277 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.004 |   2.241 |   98.281 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.233 |   2.475 |   98.514 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   2.475 |   98.514 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.209 |   2.684 |   98.724 | 
     | u_REG_File/U282/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   2.684 |   98.724 | 
     | u_REG_File/U282/Y               |  v   | u_REG_File/n140    | NAND2X2M   | 0.309 |   2.993 |   99.033 | 
     | u_REG_File/U345/A1N             |  v   | u_REG_File/n140    | OAI2BB2X1M | 0.001 |   2.995 |   99.035 | 
     | u_REG_File/U345/Y               |  v   | u_REG_File/n173    | OAI2BB2X1M | 0.338 |   3.333 |   99.373 | 
     | u_REG_File/Memory_reg[15][7]/D  |  v   | u_REG_File/n173    | SDFFRQX1M  | 0.000 |   3.333 |   99.373 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |  -96.040 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -96.040 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -96.040 | 
     | u_REG_File/Memory_reg[15][7]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -96.040 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin u_REG_File/Memory_reg[11][4]/CK 
Endpoint:   u_REG_File/Memory_reg[11][4]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.373
- Arrival Time                  3.333
= Slack Time                   96.040
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |   96.040 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk           | CLKMX2X4M  | 0.000 |   0.000 |   96.040 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | CLKMX2X4M  | 0.000 |   0.000 |   96.040 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX        | SDFFRQX1M  | 0.000 |   0.000 |   96.040 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.632 |   0.632 |   96.671 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   0.633 |   96.672 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.389 |   1.022 |   97.062 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.001 |   1.023 |   97.062 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.145 |   1.168 |   97.207 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.168 |   97.207 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.087 |   1.255 |   97.294 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.255 |   97.294 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.269 |   1.524 |   97.564 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   1.524 |   97.564 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.714 |   2.238 |   98.277 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.004 |   2.241 |   98.281 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.233 |   2.475 |   98.514 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   2.475 |   98.514 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.209 |   2.684 |   98.724 | 
     | u_REG_File/U269/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   2.684 |   98.724 | 
     | u_REG_File/U269/Y               |  v   | u_REG_File/n148    | NAND2X2M   | 0.314 |   2.998 |   99.038 | 
     | u_REG_File/U350/A1N             |  v   | u_REG_File/n148    | OAI2BB2X1M | 0.001 |   2.999 |   99.039 | 
     | u_REG_File/U350/Y               |  v   | u_REG_File/n202    | OAI2BB2X1M | 0.334 |   3.333 |   99.373 | 
     | u_REG_File/Memory_reg[11][4]/D  |  v   | u_REG_File/n202    | SDFFRQX1M  | 0.000 |   3.333 |   99.373 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |  -96.040 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -96.040 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -96.040 | 
     | u_REG_File/Memory_reg[11][4]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -96.040 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin u_REG_File/Memory_reg[14][5]/CK 
Endpoint:   u_REG_File/Memory_reg[14][5]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.373
- Arrival Time                  3.333
= Slack Time                   96.040
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |   96.040 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk           | CLKMX2X4M  | 0.000 |   0.000 |   96.040 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | CLKMX2X4M  | 0.000 |   0.000 |   96.040 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX        | SDFFRQX1M  | 0.000 |   0.000 |   96.040 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.632 |   0.632 |   96.671 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   0.633 |   96.672 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.389 |   1.022 |   97.062 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.001 |   1.023 |   97.062 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.145 |   1.168 |   97.207 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.168 |   97.207 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.087 |   1.255 |   97.295 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.255 |   97.295 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.269 |   1.524 |   97.564 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   1.524 |   97.564 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.714 |   2.238 |   98.277 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.004 |   2.241 |   98.281 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.233 |   2.475 |   98.514 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   2.475 |   98.514 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.210 |   2.685 |   98.725 | 
     | u_REG_File/U274/A               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   2.685 |   98.725 | 
     | u_REG_File/U274/Y               |  v   | u_REG_File/n143    | NAND2X2M   | 0.306 |   2.991 |   99.031 | 
     | u_REG_File/U399/A1N             |  v   | u_REG_File/n143    | OAI2BB2X1M | 0.002 |   2.993 |   99.033 | 
     | u_REG_File/U399/Y               |  v   | u_REG_File/n179    | OAI2BB2X1M | 0.341 |   3.333 |   99.373 | 
     | u_REG_File/Memory_reg[14][5]/D  |  v   | u_REG_File/n179    | SDFFRQX1M  | 0.000 |   3.333 |   99.373 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |  -96.040 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -96.040 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -96.040 | 
     | u_REG_File/Memory_reg[14][5]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -96.040 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin u_REG_File/Memory_reg[11][3]/CK 
Endpoint:   u_REG_File/Memory_reg[11][3]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.374
- Arrival Time                  3.333
= Slack Time                   96.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |   96.041 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk           | CLKMX2X4M  | 0.000 |   0.000 |   96.041 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | CLKMX2X4M  | 0.000 |   0.000 |   96.041 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX        | SDFFRQX1M  | 0.000 |   0.000 |   96.041 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.632 |   0.632 |   96.672 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   0.633 |   96.673 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.389 |   1.022 |   97.062 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.001 |   1.023 |   97.063 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.145 |   1.168 |   97.208 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.168 |   97.208 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.087 |   1.255 |   97.295 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.255 |   97.295 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.269 |   1.524 |   97.565 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   1.524 |   97.565 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.714 |   2.238 |   98.278 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.004 |   2.241 |   98.282 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.233 |   2.475 |   98.515 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   2.475 |   98.515 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.209 |   2.684 |   98.724 | 
     | u_REG_File/U269/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   2.684 |   98.725 | 
     | u_REG_File/U269/Y               |  v   | u_REG_File/n148    | NAND2X2M   | 0.314 |   2.998 |   99.038 | 
     | u_REG_File/U349/A1N             |  v   | u_REG_File/n148    | OAI2BB2X1M | 0.002 |   2.999 |   99.040 | 
     | u_REG_File/U349/Y               |  v   | u_REG_File/n201    | OAI2BB2X1M | 0.333 |   3.333 |   99.374 | 
     | u_REG_File/Memory_reg[11][3]/D  |  v   | u_REG_File/n201    | SDFFRQX1M  | 0.000 |   3.333 |   99.374 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |  -96.041 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -96.041 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -96.041 | 
     | u_REG_File/Memory_reg[11][3]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -96.041 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin u_REG_File/Memory_reg[15][3]/CK 
Endpoint:   u_REG_File/Memory_reg[15][3]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.431
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.369
- Arrival Time                  3.328
= Slack Time                   96.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |   96.041 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk           | CLKMX2X4M  | 0.000 |   0.000 |   96.041 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | CLKMX2X4M  | 0.000 |   0.000 |   96.041 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX        | SDFFRQX1M  | 0.000 |   0.000 |   96.041 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.632 |   0.632 |   96.673 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   0.633 |   96.673 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.389 |   1.022 |   97.063 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.001 |   1.023 |   97.063 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.145 |   1.168 |   97.208 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.168 |   97.208 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.087 |   1.255 |   97.296 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.255 |   97.296 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.269 |   1.524 |   97.565 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   1.524 |   97.565 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.714 |   2.238 |   98.279 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.004 |   2.241 |   98.282 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.233 |   2.475 |   98.516 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   2.475 |   98.516 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.209 |   2.684 |   98.725 | 
     | u_REG_File/U282/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   2.684 |   98.725 | 
     | u_REG_File/U282/Y               |  v   | u_REG_File/n140    | NAND2X2M   | 0.309 |   2.993 |   99.034 | 
     | u_REG_File/U341/A1N             |  v   | u_REG_File/n140    | OAI2BB2X1M | 0.001 |   2.994 |   99.035 | 
     | u_REG_File/U341/Y               |  v   | u_REG_File/n169    | OAI2BB2X1M | 0.334 |   3.328 |   99.369 | 
     | u_REG_File/Memory_reg[15][3]/D  |  v   | u_REG_File/n169    | SDFFRQX1M  | 0.000 |   3.328 |   99.369 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |  -96.041 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -96.041 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -96.041 | 
     | u_REG_File/Memory_reg[15][3]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -96.041 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin u_REG_File/Memory_reg[10][6]/CK 
Endpoint:   u_REG_File/Memory_reg[10][6]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.373
- Arrival Time                  3.332
= Slack Time                   96.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |   96.041 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk           | CLKMX2X4M  | 0.000 |   0.000 |   96.041 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | CLKMX2X4M  | 0.000 |   0.000 |   96.041 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX        | SDFFRQX1M  | 0.000 |   0.000 |   96.041 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.632 |   0.632 |   96.673 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   0.633 |   96.674 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.389 |   1.022 |   97.063 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.001 |   1.023 |   97.064 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.145 |   1.168 |   97.209 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.168 |   97.209 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.087 |   1.255 |   97.296 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.255 |   97.296 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.269 |   1.524 |   97.565 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   1.524 |   97.565 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.714 |   2.238 |   98.279 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.004 |   2.241 |   98.283 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.233 |   2.475 |   98.516 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   2.475 |   98.516 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.210 |   2.685 |   98.726 | 
     | u_REG_File/U270/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   2.685 |   98.726 | 
     | u_REG_File/U270/Y               |  v   | u_REG_File/n150    | NAND2X2M   | 0.304 |   2.989 |   99.030 | 
     | u_REG_File/U360/A1N             |  v   | u_REG_File/n150    | OAI2BB2X1M | 0.001 |   2.990 |   99.031 | 
     | u_REG_File/U360/Y               |  v   | u_REG_File/n212    | OAI2BB2X1M | 0.342 |   3.332 |   99.373 | 
     | u_REG_File/Memory_reg[10][6]/D  |  v   | u_REG_File/n212    | SDFFRQX1M  | 0.000 |   3.332 |   99.373 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |  -96.041 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -96.041 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -96.041 | 
     | u_REG_File/Memory_reg[10][6]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -96.041 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin u_REG_File/Memory_reg[10][0]/CK 
Endpoint:   u_REG_File/Memory_reg[10][0]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.374
- Arrival Time                  3.332
= Slack Time                   96.042
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |   96.042 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk           | CLKMX2X4M  | 0.000 |   0.000 |   96.042 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | CLKMX2X4M  | 0.000 |   0.000 |   96.042 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX        | SDFFRQX1M  | 0.000 |   0.000 |   96.042 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.632 |   0.632 |   96.673 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   0.633 |   96.674 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.389 |   1.022 |   97.064 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.001 |   1.023 |   97.064 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.145 |   1.168 |   97.209 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.168 |   97.209 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.087 |   1.255 |   97.296 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.255 |   97.296 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.269 |   1.524 |   97.566 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   1.524 |   97.566 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.714 |   2.238 |   98.279 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.004 |   2.241 |   98.283 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.233 |   2.475 |   98.516 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   2.475 |   98.516 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.210 |   2.685 |   98.726 | 
     | u_REG_File/U270/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   2.685 |   98.726 | 
     | u_REG_File/U270/Y               |  v   | u_REG_File/n150    | NAND2X2M   | 0.304 |   2.989 |   99.030 | 
     | u_REG_File/U354/A1N             |  v   | u_REG_File/n150    | OAI2BB2X1M | 0.001 |   2.989 |   99.031 | 
     | u_REG_File/U354/Y               |  v   | u_REG_File/n206    | OAI2BB2X1M | 0.343 |   3.332 |   99.374 | 
     | u_REG_File/Memory_reg[10][0]/D  |  v   | u_REG_File/n206    | SDFFRQX1M  | 0.000 |   3.332 |   99.374 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |  -96.042 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -96.042 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -96.042 | 
     | u_REG_File/Memory_reg[10][0]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -96.042 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin u_REG_File/Memory_reg[15][5]/CK 
Endpoint:   u_REG_File/Memory_reg[15][5]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.372
- Arrival Time                  3.330
= Slack Time                   96.042
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |   96.042 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk           | CLKMX2X4M  | 0.000 |   0.000 |   96.042 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | CLKMX2X4M  | 0.000 |   0.000 |   96.042 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX        | SDFFRQX1M  | 0.000 |   0.000 |   96.042 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.632 |   0.632 |   96.673 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   0.633 |   96.674 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.389 |   1.022 |   97.064 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.001 |   1.023 |   97.064 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.145 |   1.168 |   97.209 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.168 |   97.209 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.087 |   1.255 |   97.297 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.255 |   97.297 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.269 |   1.524 |   97.566 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   1.524 |   97.566 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.714 |   2.238 |   98.279 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.004 |   2.241 |   98.283 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.233 |   2.475 |   98.516 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   2.475 |   98.516 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.209 |   2.684 |   98.726 | 
     | u_REG_File/U282/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   2.684 |   98.726 | 
     | u_REG_File/U282/Y               |  v   | u_REG_File/n140    | NAND2X2M   | 0.309 |   2.993 |   99.035 | 
     | u_REG_File/U343/A1N             |  v   | u_REG_File/n140    | OAI2BB2X1M | 0.001 |   2.995 |   99.037 | 
     | u_REG_File/U343/Y               |  v   | u_REG_File/n171    | OAI2BB2X1M | 0.335 |   3.330 |   99.372 | 
     | u_REG_File/Memory_reg[15][5]/D  |  v   | u_REG_File/n171    | SDFFRQX1M  | 0.000 |   3.330 |   99.372 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |  -96.042 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -96.042 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -96.042 | 
     | u_REG_File/Memory_reg[15][5]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -96.042 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin u_REG_File/Memory_reg[14][0]/CK 
Endpoint:   u_REG_File/Memory_reg[14][0]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.375
- Arrival Time                  3.332
= Slack Time                   96.042
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |   96.042 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk           | CLKMX2X4M  | 0.000 |   0.000 |   96.042 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | CLKMX2X4M  | 0.000 |   0.000 |   96.042 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX        | SDFFRQX1M  | 0.000 |   0.000 |   96.042 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.632 |   0.632 |   96.674 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   0.633 |   96.675 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.389 |   1.022 |   97.064 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.001 |   1.023 |   97.065 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.145 |   1.168 |   97.210 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.168 |   97.210 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.087 |   1.255 |   97.297 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.255 |   97.297 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.269 |   1.524 |   97.566 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   1.524 |   97.566 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.714 |   2.238 |   98.280 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.004 |   2.241 |   98.284 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.233 |   2.475 |   98.517 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   2.475 |   98.517 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.210 |   2.685 |   98.727 | 
     | u_REG_File/U274/A               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   2.685 |   98.727 | 
     | u_REG_File/U274/Y               |  v   | u_REG_File/n143    | NAND2X2M   | 0.306 |   2.991 |   99.034 | 
     | u_REG_File/U394/A1N             |  v   | u_REG_File/n143    | OAI2BB2X1M | 0.001 |   2.992 |   99.035 | 
     | u_REG_File/U394/Y               |  v   | u_REG_File/n174    | OAI2BB2X1M | 0.340 |   3.332 |   99.375 | 
     | u_REG_File/Memory_reg[14][0]/D  |  v   | u_REG_File/n174    | SDFFRQX1M  | 0.000 |   3.332 |   99.375 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |  -96.042 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -96.042 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -96.042 | 
     | u_REG_File/Memory_reg[14][0]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -96.042 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin u_REG_File/Memory_reg[14][7]/CK 
Endpoint:   u_REG_File/Memory_reg[14][7]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.375
- Arrival Time                  3.333
= Slack Time                   96.043
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |   96.043 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk           | CLKMX2X4M  | 0.000 |   0.000 |   96.043 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | CLKMX2X4M  | 0.000 |   0.000 |   96.043 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX        | SDFFRQX1M  | 0.000 |   0.000 |   96.043 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.632 |   0.632 |   96.674 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   0.633 |   96.675 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.389 |   1.022 |   97.065 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.001 |   1.023 |   97.065 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.145 |   1.168 |   97.210 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.168 |   97.210 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.087 |   1.255 |   97.297 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.255 |   97.297 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.269 |   1.524 |   97.567 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   1.524 |   97.567 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.714 |   2.238 |   98.280 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.004 |   2.241 |   98.284 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.233 |   2.475 |   98.517 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   2.475 |   98.517 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.210 |   2.685 |   98.727 | 
     | u_REG_File/U274/A               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   2.685 |   98.728 | 
     | u_REG_File/U274/Y               |  v   | u_REG_File/n143    | NAND2X2M   | 0.306 |   2.991 |   99.034 | 
     | u_REG_File/U401/A1N             |  v   | u_REG_File/n143    | OAI2BB2X1M | 0.001 |   2.992 |   99.035 | 
     | u_REG_File/U401/Y               |  v   | u_REG_File/n181    | OAI2BB2X1M | 0.341 |   3.333 |   99.375 | 
     | u_REG_File/Memory_reg[14][7]/D  |  v   | u_REG_File/n181    | SDFFRQX1M  | 0.000 |   3.333 |   99.375 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |  -96.043 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -96.043 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -96.043 | 
     | u_REG_File/Memory_reg[14][7]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -96.043 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin u_REG_File/Memory_reg[10][1]/CK 
Endpoint:   u_REG_File/Memory_reg[10][1]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.374
- Arrival Time                  3.331
= Slack Time                   96.044
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |   96.044 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk           | CLKMX2X4M  | 0.000 |   0.000 |   96.044 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | CLKMX2X4M  | 0.000 |   0.000 |   96.044 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX        | SDFFRQX1M  | 0.000 |   0.000 |   96.044 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.632 |   0.632 |   96.675 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   0.632 |   96.676 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.389 |   1.022 |   97.066 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.001 |   1.022 |   97.066 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.145 |   1.167 |   97.211 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.167 |   97.211 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.087 |   1.255 |   97.298 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.255 |   97.298 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.269 |   1.524 |   97.568 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   1.524 |   97.568 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.714 |   2.238 |   98.281 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.004 |   2.241 |   98.285 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.233 |   2.475 |   98.518 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   2.475 |   98.518 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.210 |   2.685 |   98.728 | 
     | u_REG_File/U270/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   2.685 |   98.729 | 
     | u_REG_File/U270/Y               |  v   | u_REG_File/n150    | NAND2X2M   | 0.304 |   2.989 |   99.033 | 
     | u_REG_File/U355/A1N             |  v   | u_REG_File/n150    | OAI2BB2X1M | 0.001 |   2.990 |   99.033 | 
     | u_REG_File/U355/Y               |  v   | u_REG_File/n207    | OAI2BB2X1M | 0.341 |   3.331 |   99.374 | 
     | u_REG_File/Memory_reg[10][1]/D  |  v   | u_REG_File/n207    | SDFFRQX1M  | 0.000 |   3.331 |   99.374 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |  -96.044 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -96.044 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -96.044 | 
     | u_REG_File/Memory_reg[10][1]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -96.044 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin u_REG_File/Memory_reg[14][4]/CK 
Endpoint:   u_REG_File/Memory_reg[14][4]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.372
- Arrival Time                  3.327
= Slack Time                   96.045
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |   96.045 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk           | CLKMX2X4M  | 0.000 |   0.000 |   96.045 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | CLKMX2X4M  | 0.000 |   0.000 |   96.045 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX        | SDFFRQX1M  | 0.000 |   0.000 |   96.045 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.632 |   0.632 |   96.676 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   0.633 |   96.677 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.389 |   1.022 |   97.067 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.001 |   1.023 |   97.067 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.145 |   1.168 |   97.212 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.168 |   97.212 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.087 |   1.255 |   97.300 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.255 |   97.300 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.269 |   1.524 |   97.569 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   1.524 |   97.569 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.714 |   2.238 |   98.282 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.004 |   2.241 |   98.286 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.233 |   2.475 |   98.519 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   2.475 |   98.519 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.210 |   2.685 |   98.730 | 
     | u_REG_File/U274/A               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   2.685 |   98.730 | 
     | u_REG_File/U274/Y               |  v   | u_REG_File/n143    | NAND2X2M   | 0.306 |   2.991 |   99.036 | 
     | u_REG_File/U398/A1N             |  v   | u_REG_File/n143    | OAI2BB2X1M | 0.002 |   2.993 |   99.038 | 
     | u_REG_File/U398/Y               |  v   | u_REG_File/n178    | OAI2BB2X1M | 0.334 |   3.327 |   99.372 | 
     | u_REG_File/Memory_reg[14][4]/D  |  v   | u_REG_File/n178    | SDFFRQX1M  | 0.000 |   3.327 |   99.372 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |  -96.045 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -96.045 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -96.045 | 
     | u_REG_File/Memory_reg[14][4]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -96.045 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin u_REG_File/Memory_reg[10][7]/CK 
Endpoint:   u_REG_File/Memory_reg[10][7]/D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.376
- Arrival Time                  3.329
= Slack Time                   96.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |   96.047 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk           | CLKMX2X4M  | 0.000 |   0.000 |   96.047 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | CLKMX2X4M  | 0.000 |   0.000 |   96.047 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX        | SDFFRQX1M  | 0.000 |   0.000 |   96.047 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.632 |   0.632 |   96.678 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   0.633 |   96.679 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.389 |   1.022 |   97.069 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.001 |   1.023 |   97.069 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.145 |   1.168 |   97.214 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.168 |   97.214 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.087 |   1.255 |   97.302 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.255 |   97.302 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.269 |   1.524 |   97.571 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   1.524 |   97.571 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.714 |   2.238 |   98.284 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.004 |   2.241 |   98.288 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.233 |   2.475 |   98.521 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   2.475 |   98.521 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.210 |   2.685 |   98.732 | 
     | u_REG_File/U270/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   2.685 |   98.732 | 
     | u_REG_File/U270/Y               |  v   | u_REG_File/n150    | NAND2X2M   | 0.304 |   2.989 |   99.036 | 
     | u_REG_File/U361/A1N             |  v   | u_REG_File/n150    | OAI2BB2X1M | 0.000 |   2.989 |   99.036 | 
     | u_REG_File/U361/Y               |  v   | u_REG_File/n213    | OAI2BB2X1M | 0.340 |   3.329 |   99.376 | 
     | u_REG_File/Memory_reg[10][7]/D  |  v   | u_REG_File/n213    | SDFFRQX1M  | 0.000 |   3.329 |   99.376 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |  -96.047 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -96.047 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -96.047 | 
     | u_REG_File/Memory_reg[10][7]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -96.047 | 
     +-----------------------------------------------------------------------------------------------+ 

